
FREERTOS_BINARY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010378  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001da4  08010568  08010568  00020568  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801230c  0801230c  000301ec  2**0
                  CONTENTS
  4 .ARM          00000000  0801230c  0801230c  000301ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801230c  0801230c  000301ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801230c  0801230c  0002230c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012310  08012310  00022310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08012314  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b6c  200001ec  08012500  000301ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d58  08012500  00031d58  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023158  00000000  00000000  00030215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000570f  00000000  00000000  0005336d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e18  00000000  00000000  00058a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001bc0  00000000  00000000  0005a898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000210c7  00000000  00000000  0005c458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000259b0  00000000  00000000  0007d51f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b1e90  00000000  00000000  000a2ecf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00154d5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009148  00000000  00000000  00154db0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200001ec 	.word	0x200001ec
 800020c:	00000000 	.word	0x00000000
 8000210:	08010550 	.word	0x08010550

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200001f0 	.word	0x200001f0
 800022c:	08010550 	.word	0x08010550

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2uiz>:
 8000b68:	004a      	lsls	r2, r1, #1
 8000b6a:	d211      	bcs.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d211      	bcs.n	8000b96 <__aeabi_d2uiz+0x2e>
 8000b72:	d50d      	bpl.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d40e      	bmi.n	8000b9c <__aeabi_d2uiz+0x34>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_d2uiz+0x3a>
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0000 	mov.w	r0, #0
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_d2lz>:
 8000c48:	b538      	push	{r3, r4, r5, lr}
 8000c4a:	4605      	mov	r5, r0
 8000c4c:	460c      	mov	r4, r1
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2300      	movs	r3, #0
 8000c52:	4628      	mov	r0, r5
 8000c54:	4621      	mov	r1, r4
 8000c56:	f7ff ff21 	bl	8000a9c <__aeabi_dcmplt>
 8000c5a:	b928      	cbnz	r0, 8000c68 <__aeabi_d2lz+0x20>
 8000c5c:	4628      	mov	r0, r5
 8000c5e:	4621      	mov	r1, r4
 8000c60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c64:	f000 b80a 	b.w	8000c7c <__aeabi_d2ulz>
 8000c68:	4628      	mov	r0, r5
 8000c6a:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000c6e:	f000 f805 	bl	8000c7c <__aeabi_d2ulz>
 8000c72:	4240      	negs	r0, r0
 8000c74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c78:	bd38      	pop	{r3, r4, r5, pc}
 8000c7a:	bf00      	nop

08000c7c <__aeabi_d2ulz>:
 8000c7c:	b5d0      	push	{r4, r6, r7, lr}
 8000c7e:	2200      	movs	r2, #0
 8000c80:	4b0b      	ldr	r3, [pc, #44]	; (8000cb0 <__aeabi_d2ulz+0x34>)
 8000c82:	4606      	mov	r6, r0
 8000c84:	460f      	mov	r7, r1
 8000c86:	f7ff fc97 	bl	80005b8 <__aeabi_dmul>
 8000c8a:	f7ff ff6d 	bl	8000b68 <__aeabi_d2uiz>
 8000c8e:	4604      	mov	r4, r0
 8000c90:	f7ff fc18 	bl	80004c4 <__aeabi_ui2d>
 8000c94:	2200      	movs	r2, #0
 8000c96:	4b07      	ldr	r3, [pc, #28]	; (8000cb4 <__aeabi_d2ulz+0x38>)
 8000c98:	f7ff fc8e 	bl	80005b8 <__aeabi_dmul>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	4630      	mov	r0, r6
 8000ca2:	4639      	mov	r1, r7
 8000ca4:	f7ff fad0 	bl	8000248 <__aeabi_dsub>
 8000ca8:	f7ff ff5e 	bl	8000b68 <__aeabi_d2uiz>
 8000cac:	4621      	mov	r1, r4
 8000cae:	bdd0      	pop	{r4, r6, r7, pc}
 8000cb0:	3df00000 	.word	0x3df00000
 8000cb4:	41f00000 	.word	0x41f00000

08000cb8 <LCD_WR_REG>:
_lcd_dev lcddev;

//写寄存器函数
//regval:寄存器值
void LCD_WR_REG(vu16 regval)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	80fb      	strh	r3, [r7, #6]
    regval = regval;        //使用-O2优化的时候,必须插入的延时
 8000cc2:	88fb      	ldrh	r3, [r7, #6]
 8000cc4:	b29b      	uxth	r3, r3
 8000cc6:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_REG = regval;  //写入要写的寄存器序号
 8000cc8:	4b04      	ldr	r3, [pc, #16]	; (8000cdc <LCD_WR_REG+0x24>)
 8000cca:	88fa      	ldrh	r2, [r7, #6]
 8000ccc:	b292      	uxth	r2, r2
 8000cce:	801a      	strh	r2, [r3, #0]
}
 8000cd0:	bf00      	nop
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bc80      	pop	{r7}
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	6c0007fe 	.word	0x6c0007fe

08000ce0 <LCD_WR_DATA>:

//写LCD数据
//data:要写入的值
void LCD_WR_DATA(vu16 data)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	80fb      	strh	r3, [r7, #6]
    data = data;            //使用-O2优化的时候,必须插入的延时
 8000cea:	88fb      	ldrh	r3, [r7, #6]
 8000cec:	b29b      	uxth	r3, r3
 8000cee:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_RAM = data;
 8000cf0:	4b04      	ldr	r3, [pc, #16]	; (8000d04 <LCD_WR_DATA+0x24>)
 8000cf2:	88fa      	ldrh	r2, [r7, #6]
 8000cf4:	b292      	uxth	r2, r2
 8000cf6:	805a      	strh	r2, [r3, #2]
}
 8000cf8:	bf00      	nop
 8000cfa:	370c      	adds	r7, #12
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bc80      	pop	{r7}
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	6c0007fe 	.word	0x6c0007fe

08000d08 <LCD_RD_DATA>:

//读LCD数据
//返回值:读到的值
u16 LCD_RD_DATA(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
    vu16 ram;               //防止被优化
    ram = LCD->LCD_RAM;
 8000d0e:	4b05      	ldr	r3, [pc, #20]	; (8000d24 <LCD_RD_DATA+0x1c>)
 8000d10:	885b      	ldrh	r3, [r3, #2]
 8000d12:	b29b      	uxth	r3, r3
 8000d14:	80fb      	strh	r3, [r7, #6]
    return ram;
 8000d16:	88fb      	ldrh	r3, [r7, #6]
 8000d18:	b29b      	uxth	r3, r3
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr
 8000d24:	6c0007fe 	.word	0x6c0007fe

08000d28 <LCD_WriteReg>:

//写寄存器
//LCD_Reg:寄存器地址
//LCD_RegValue:要写入的数据
void LCD_WriteReg(u16 LCD_Reg,u16 LCD_RegValue)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	460a      	mov	r2, r1
 8000d32:	80fb      	strh	r3, [r7, #6]
 8000d34:	4613      	mov	r3, r2
 8000d36:	80bb      	strh	r3, [r7, #4]
    LCD->LCD_REG = LCD_Reg;         //写入要写的寄存器序号
 8000d38:	4a05      	ldr	r2, [pc, #20]	; (8000d50 <LCD_WriteReg+0x28>)
 8000d3a:	88fb      	ldrh	r3, [r7, #6]
 8000d3c:	8013      	strh	r3, [r2, #0]
    LCD->LCD_RAM = LCD_RegValue;    //写入数据
 8000d3e:	4a04      	ldr	r2, [pc, #16]	; (8000d50 <LCD_WriteReg+0x28>)
 8000d40:	88bb      	ldrh	r3, [r7, #4]
 8000d42:	8053      	strh	r3, [r2, #2]
}
 8000d44:	bf00      	nop
 8000d46:	370c      	adds	r7, #12
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bc80      	pop	{r7}
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	6c0007fe 	.word	0x6c0007fe

08000d54 <LCD_WriteRAM_Prepare>:
    return LCD_RD_DATA();           //返回读到的值
}

//开始写GRAM
void LCD_WriteRAM_Prepare(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
    LCD->LCD_REG = lcddev.wramcmd;
 8000d58:	4b03      	ldr	r3, [pc, #12]	; (8000d68 <LCD_WriteRAM_Prepare+0x14>)
 8000d5a:	4a04      	ldr	r2, [pc, #16]	; (8000d6c <LCD_WriteRAM_Prepare+0x18>)
 8000d5c:	8912      	ldrh	r2, [r2, #8]
 8000d5e:	801a      	strh	r2, [r3, #0]
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bc80      	pop	{r7}
 8000d66:	4770      	bx	lr
 8000d68:	6c0007fe 	.word	0x6c0007fe
 8000d6c:	20000208 	.word	0x20000208

08000d70 <LCD_SetCursor>:

//设置光标位置
//Xpos:横坐标
//Ypos:纵坐标
void LCD_SetCursor(u16 Xpos, u16 Ypos)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	460a      	mov	r2, r1
 8000d7a:	80fb      	strh	r3, [r7, #6]
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	80bb      	strh	r3, [r7, #4]
    if (lcddev.id == 0X1963)
 8000d80:	4b65      	ldr	r3, [pc, #404]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000d82:	889b      	ldrh	r3, [r3, #4]
 8000d84:	f641 1263 	movw	r2, #6499	; 0x1963
 8000d88:	4293      	cmp	r3, r2
 8000d8a:	d167      	bne.n	8000e5c <LCD_SetCursor+0xec>
    {
        if (lcddev.dir == 0)   //x坐标需要变换
 8000d8c:	4b62      	ldr	r3, [pc, #392]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000d8e:	799b      	ldrb	r3, [r3, #6]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d11e      	bne.n	8000dd2 <LCD_SetCursor+0x62>
        {
            Xpos = lcddev.width - 1 - Xpos;
 8000d94:	4b60      	ldr	r3, [pc, #384]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000d96:	881a      	ldrh	r2, [r3, #0]
 8000d98:	88fb      	ldrh	r3, [r7, #6]
 8000d9a:	1ad3      	subs	r3, r2, r3
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	3b01      	subs	r3, #1
 8000da0:	80fb      	strh	r3, [r7, #6]
            LCD_WR_REG(lcddev.setxcmd);
 8000da2:	4b5d      	ldr	r3, [pc, #372]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000da4:	895b      	ldrh	r3, [r3, #10]
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff ff86 	bl	8000cb8 <LCD_WR_REG>
            LCD_WR_DATA(0);
 8000dac:	2000      	movs	r0, #0
 8000dae:	f7ff ff97 	bl	8000ce0 <LCD_WR_DATA>
            LCD_WR_DATA(0);
 8000db2:	2000      	movs	r0, #0
 8000db4:	f7ff ff94 	bl	8000ce0 <LCD_WR_DATA>
            LCD_WR_DATA(Xpos >> 8);
 8000db8:	88fb      	ldrh	r3, [r7, #6]
 8000dba:	0a1b      	lsrs	r3, r3, #8
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff ff8e 	bl	8000ce0 <LCD_WR_DATA>
            LCD_WR_DATA(Xpos & 0XFF);
 8000dc4:	88fb      	ldrh	r3, [r7, #6]
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	b29b      	uxth	r3, r3
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff ff88 	bl	8000ce0 <LCD_WR_DATA>
 8000dd0:	e021      	b.n	8000e16 <LCD_SetCursor+0xa6>
        }
        else
        {
            LCD_WR_REG(lcddev.setxcmd);
 8000dd2:	4b51      	ldr	r3, [pc, #324]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000dd4:	895b      	ldrh	r3, [r3, #10]
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f7ff ff6e 	bl	8000cb8 <LCD_WR_REG>
            LCD_WR_DATA(Xpos >> 8);
 8000ddc:	88fb      	ldrh	r3, [r7, #6]
 8000dde:	0a1b      	lsrs	r3, r3, #8
 8000de0:	b29b      	uxth	r3, r3
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff ff7c 	bl	8000ce0 <LCD_WR_DATA>
            LCD_WR_DATA(Xpos & 0XFF);
 8000de8:	88fb      	ldrh	r3, [r7, #6]
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	4618      	mov	r0, r3
 8000df0:	f7ff ff76 	bl	8000ce0 <LCD_WR_DATA>
            LCD_WR_DATA((lcddev.width - 1) >> 8);
 8000df4:	4b48      	ldr	r3, [pc, #288]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000df6:	881b      	ldrh	r3, [r3, #0]
 8000df8:	3b01      	subs	r3, #1
 8000dfa:	121b      	asrs	r3, r3, #8
 8000dfc:	b29b      	uxth	r3, r3
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f7ff ff6e 	bl	8000ce0 <LCD_WR_DATA>
            LCD_WR_DATA((lcddev.width - 1) & 0XFF);
 8000e04:	4b44      	ldr	r3, [pc, #272]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e06:	881b      	ldrh	r3, [r3, #0]
 8000e08:	3b01      	subs	r3, #1
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	b29b      	uxth	r3, r3
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff ff65 	bl	8000ce0 <LCD_WR_DATA>
        }

        LCD_WR_REG(lcddev.setycmd);
 8000e16:	4b40      	ldr	r3, [pc, #256]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e18:	899b      	ldrh	r3, [r3, #12]
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff ff4c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(Ypos >> 8);
 8000e20:	88bb      	ldrh	r3, [r7, #4]
 8000e22:	0a1b      	lsrs	r3, r3, #8
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	4618      	mov	r0, r3
 8000e28:	f7ff ff5a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(Ypos & 0XFF);
 8000e2c:	88bb      	ldrh	r3, [r7, #4]
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	b29b      	uxth	r3, r3
 8000e32:	4618      	mov	r0, r3
 8000e34:	f7ff ff54 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA((lcddev.height - 1) >> 8);
 8000e38:	4b37      	ldr	r3, [pc, #220]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e3a:	885b      	ldrh	r3, [r3, #2]
 8000e3c:	3b01      	subs	r3, #1
 8000e3e:	121b      	asrs	r3, r3, #8
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	4618      	mov	r0, r3
 8000e44:	f7ff ff4c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA((lcddev.height - 1) & 0XFF);
 8000e48:	4b33      	ldr	r3, [pc, #204]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e4a:	885b      	ldrh	r3, [r3, #2]
 8000e4c:	3b01      	subs	r3, #1
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	b29b      	uxth	r3, r3
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff ff43 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(Xpos & 0XFF);
        LCD_WR_REG(lcddev.setycmd);
        LCD_WR_DATA(Ypos >> 8);
        LCD_WR_DATA(Ypos & 0XFF);
    }
}
 8000e5a:	e058      	b.n	8000f0e <LCD_SetCursor+0x19e>
    else if (lcddev.id == 0X5510)
 8000e5c:	4b2e      	ldr	r3, [pc, #184]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e5e:	889b      	ldrh	r3, [r3, #4]
 8000e60:	f245 5210 	movw	r2, #21776	; 0x5510
 8000e64:	4293      	cmp	r3, r2
 8000e66:	d130      	bne.n	8000eca <LCD_SetCursor+0x15a>
        LCD_WR_REG(lcddev.setxcmd);
 8000e68:	4b2b      	ldr	r3, [pc, #172]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e6a:	895b      	ldrh	r3, [r3, #10]
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff ff23 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(Xpos >> 8);
 8000e72:	88fb      	ldrh	r3, [r7, #6]
 8000e74:	0a1b      	lsrs	r3, r3, #8
 8000e76:	b29b      	uxth	r3, r3
 8000e78:	4618      	mov	r0, r3
 8000e7a:	f7ff ff31 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setxcmd + 1);
 8000e7e:	4b26      	ldr	r3, [pc, #152]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e80:	895b      	ldrh	r3, [r3, #10]
 8000e82:	3301      	adds	r3, #1
 8000e84:	b29b      	uxth	r3, r3
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff ff16 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(Xpos & 0XFF);
 8000e8c:	88fb      	ldrh	r3, [r7, #6]
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff ff24 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd);
 8000e98:	4b1f      	ldr	r3, [pc, #124]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000e9a:	899b      	ldrh	r3, [r3, #12]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f7ff ff0b 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(Ypos >> 8);
 8000ea2:	88bb      	ldrh	r3, [r7, #4]
 8000ea4:	0a1b      	lsrs	r3, r3, #8
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff ff19 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd + 1);
 8000eae:	4b1a      	ldr	r3, [pc, #104]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000eb0:	899b      	ldrh	r3, [r3, #12]
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	b29b      	uxth	r3, r3
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff fefe 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(Ypos & 0XFF);
 8000ebc:	88bb      	ldrh	r3, [r7, #4]
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	b29b      	uxth	r3, r3
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff ff0c 	bl	8000ce0 <LCD_WR_DATA>
}
 8000ec8:	e021      	b.n	8000f0e <LCD_SetCursor+0x19e>
        LCD_WR_REG(lcddev.setxcmd);
 8000eca:	4b13      	ldr	r3, [pc, #76]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000ecc:	895b      	ldrh	r3, [r3, #10]
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f7ff fef2 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(Xpos >> 8);
 8000ed4:	88fb      	ldrh	r3, [r7, #6]
 8000ed6:	0a1b      	lsrs	r3, r3, #8
 8000ed8:	b29b      	uxth	r3, r3
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff ff00 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(Xpos & 0XFF);
 8000ee0:	88fb      	ldrh	r3, [r7, #6]
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff fefa 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd);
 8000eec:	4b0a      	ldr	r3, [pc, #40]	; (8000f18 <LCD_SetCursor+0x1a8>)
 8000eee:	899b      	ldrh	r3, [r3, #12]
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f7ff fee1 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(Ypos >> 8);
 8000ef6:	88bb      	ldrh	r3, [r7, #4]
 8000ef8:	0a1b      	lsrs	r3, r3, #8
 8000efa:	b29b      	uxth	r3, r3
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff feef 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(Ypos & 0XFF);
 8000f02:	88bb      	ldrh	r3, [r7, #4]
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	b29b      	uxth	r3, r3
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff fee9 	bl	8000ce0 <LCD_WR_DATA>
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000208 	.word	0x20000208

08000f1c <LCD_Scan_Dir>:
//dir:0~7,代表8个方向(具体定义见lcd.h)
//9341/5310/5510/1963/7789等IC已经实际测试
//注意:其他函数可能会受到此函数设置的影响(尤其是9341),
//所以,一般设置为L2R_U2D即可,如果设置为其他扫描方式,可能导致显示不正常.
void LCD_Scan_Dir(u8 dir)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	71fb      	strb	r3, [r7, #7]
    u16 regval = 0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	81fb      	strh	r3, [r7, #14]
    u16 dirreg = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	81bb      	strh	r3, [r7, #12]
    u16 temp;

    //横屏时，对1963不改变扫描方向, 其他IC改变扫描方向！竖屏时1963改变方向, 其他IC不改变扫描方向
    if ((lcddev.dir == 1 && lcddev.id != 0X1963) || (lcddev.dir == 0 && lcddev.id == 0X1963))
 8000f2e:	4b9a      	ldr	r3, [pc, #616]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8000f30:	799b      	ldrb	r3, [r3, #6]
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d105      	bne.n	8000f42 <LCD_Scan_Dir+0x26>
 8000f36:	4b98      	ldr	r3, [pc, #608]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8000f38:	889b      	ldrh	r3, [r3, #4]
 8000f3a:	f641 1263 	movw	r2, #6499	; 0x1963
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d109      	bne.n	8000f56 <LCD_Scan_Dir+0x3a>
 8000f42:	4b95      	ldr	r3, [pc, #596]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8000f44:	799b      	ldrb	r3, [r3, #6]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d134      	bne.n	8000fb4 <LCD_Scan_Dir+0x98>
 8000f4a:	4b93      	ldr	r3, [pc, #588]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8000f4c:	889b      	ldrh	r3, [r3, #4]
 8000f4e:	f641 1263 	movw	r2, #6499	; 0x1963
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d12e      	bne.n	8000fb4 <LCD_Scan_Dir+0x98>
    {
        switch (dir)   //方向转换
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	2b07      	cmp	r3, #7
 8000f5a:	d82c      	bhi.n	8000fb6 <LCD_Scan_Dir+0x9a>
 8000f5c:	a201      	add	r2, pc, #4	; (adr r2, 8000f64 <LCD_Scan_Dir+0x48>)
 8000f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f62:	bf00      	nop
 8000f64:	08000f85 	.word	0x08000f85
 8000f68:	08000f8b 	.word	0x08000f8b
 8000f6c:	08000f91 	.word	0x08000f91
 8000f70:	08000f97 	.word	0x08000f97
 8000f74:	08000f9d 	.word	0x08000f9d
 8000f78:	08000fa3 	.word	0x08000fa3
 8000f7c:	08000fa9 	.word	0x08000fa9
 8000f80:	08000faf 	.word	0x08000faf
        {
            case 0:
                dir = 6;
 8000f84:	2306      	movs	r3, #6
 8000f86:	71fb      	strb	r3, [r7, #7]
                break;
 8000f88:	e015      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>

            case 1:
                dir = 7;
 8000f8a:	2307      	movs	r3, #7
 8000f8c:	71fb      	strb	r3, [r7, #7]
                break;
 8000f8e:	e012      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>

            case 2:
                dir = 4;
 8000f90:	2304      	movs	r3, #4
 8000f92:	71fb      	strb	r3, [r7, #7]
                break;
 8000f94:	e00f      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>

            case 3:
                dir = 5;
 8000f96:	2305      	movs	r3, #5
 8000f98:	71fb      	strb	r3, [r7, #7]
                break;
 8000f9a:	e00c      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>

            case 4:
                dir = 1;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	71fb      	strb	r3, [r7, #7]
                break;
 8000fa0:	e009      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>

            case 5:
                dir = 0;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	71fb      	strb	r3, [r7, #7]
                break;
 8000fa6:	e006      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>

            case 6:
                dir = 3;
 8000fa8:	2303      	movs	r3, #3
 8000faa:	71fb      	strb	r3, [r7, #7]
                break;
 8000fac:	e003      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>

            case 7:
                dir = 2;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	71fb      	strb	r3, [r7, #7]
                break;
 8000fb2:	e000      	b.n	8000fb6 <LCD_Scan_Dir+0x9a>
        }
    }
 8000fb4:	bf00      	nop

    switch (dir)
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	2b07      	cmp	r3, #7
 8000fba:	d836      	bhi.n	800102a <LCD_Scan_Dir+0x10e>
 8000fbc:	a201      	add	r2, pc, #4	; (adr r2, 8000fc4 <LCD_Scan_Dir+0xa8>)
 8000fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fc2:	bf00      	nop
 8000fc4:	0800102b 	.word	0x0800102b
 8000fc8:	08000fe5 	.word	0x08000fe5
 8000fcc:	08000fef 	.word	0x08000fef
 8000fd0:	08000ff9 	.word	0x08000ff9
 8000fd4:	08001003 	.word	0x08001003
 8000fd8:	0800100d 	.word	0x0800100d
 8000fdc:	08001017 	.word	0x08001017
 8000fe0:	08001021 	.word	0x08001021
        case L2R_U2D://从左到右,从上到下
            regval |= (0 << 7) | (0 << 6) | (0 << 5);
            break;

        case L2R_D2U://从左到右,从下到上
            regval |= (1 << 7) | (0 << 6) | (0 << 5);
 8000fe4:	89fb      	ldrh	r3, [r7, #14]
 8000fe6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fea:	81fb      	strh	r3, [r7, #14]
            break;
 8000fec:	e01d      	b.n	800102a <LCD_Scan_Dir+0x10e>

        case R2L_U2D://从右到左,从上到下
            regval |= (0 << 7) | (1 << 6) | (0 << 5);
 8000fee:	89fb      	ldrh	r3, [r7, #14]
 8000ff0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ff4:	81fb      	strh	r3, [r7, #14]
            break;
 8000ff6:	e018      	b.n	800102a <LCD_Scan_Dir+0x10e>

        case R2L_D2U://从右到左,从下到上
            regval |= (1 << 7) | (1 << 6) | (0 << 5);
 8000ff8:	89fb      	ldrh	r3, [r7, #14]
 8000ffa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000ffe:	81fb      	strh	r3, [r7, #14]
            break;
 8001000:	e013      	b.n	800102a <LCD_Scan_Dir+0x10e>

        case U2D_L2R://从上到下,从左到右
            regval |= (0 << 7) | (0 << 6) | (1 << 5);
 8001002:	89fb      	ldrh	r3, [r7, #14]
 8001004:	f043 0320 	orr.w	r3, r3, #32
 8001008:	81fb      	strh	r3, [r7, #14]
            break;
 800100a:	e00e      	b.n	800102a <LCD_Scan_Dir+0x10e>

        case U2D_R2L://从上到下,从右到左
            regval |= (0 << 7) | (1 << 6) | (1 << 5);
 800100c:	89fb      	ldrh	r3, [r7, #14]
 800100e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001012:	81fb      	strh	r3, [r7, #14]
            break;
 8001014:	e009      	b.n	800102a <LCD_Scan_Dir+0x10e>

        case D2U_L2R://从下到上,从左到右
            regval |= (1 << 7) | (0 << 6) | (1 << 5);
 8001016:	89fb      	ldrh	r3, [r7, #14]
 8001018:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800101c:	81fb      	strh	r3, [r7, #14]
            break;
 800101e:	e004      	b.n	800102a <LCD_Scan_Dir+0x10e>

        case D2U_R2L://从下到上,从右到左
            regval |= (1 << 7) | (1 << 6) | (1 << 5);
 8001020:	89fb      	ldrh	r3, [r7, #14]
 8001022:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8001026:	81fb      	strh	r3, [r7, #14]
            break;
 8001028:	bf00      	nop
    }

    if (lcddev.id == 0X5510)dirreg = 0X3600;
 800102a:	4b5b      	ldr	r3, [pc, #364]	; (8001198 <LCD_Scan_Dir+0x27c>)
 800102c:	889b      	ldrh	r3, [r3, #4]
 800102e:	f245 5210 	movw	r2, #21776	; 0x5510
 8001032:	4293      	cmp	r3, r2
 8001034:	d103      	bne.n	800103e <LCD_Scan_Dir+0x122>
 8001036:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 800103a:	81bb      	strh	r3, [r7, #12]
 800103c:	e001      	b.n	8001042 <LCD_Scan_Dir+0x126>
    else dirreg = 0X36;
 800103e:	2336      	movs	r3, #54	; 0x36
 8001040:	81bb      	strh	r3, [r7, #12]

    if (lcddev.id == 0X9341 || lcddev.id == 0X7789)   //9341 & 7789 要设置BGR位
 8001042:	4b55      	ldr	r3, [pc, #340]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001044:	889b      	ldrh	r3, [r3, #4]
 8001046:	f249 3241 	movw	r2, #37697	; 0x9341
 800104a:	4293      	cmp	r3, r2
 800104c:	d005      	beq.n	800105a <LCD_Scan_Dir+0x13e>
 800104e:	4b52      	ldr	r3, [pc, #328]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001050:	889b      	ldrh	r3, [r3, #4]
 8001052:	f247 7289 	movw	r2, #30601	; 0x7789
 8001056:	4293      	cmp	r3, r2
 8001058:	d103      	bne.n	8001062 <LCD_Scan_Dir+0x146>
    {
        regval |= 0X08;
 800105a:	89fb      	ldrh	r3, [r7, #14]
 800105c:	f043 0308 	orr.w	r3, r3, #8
 8001060:	81fb      	strh	r3, [r7, #14]
    }

    LCD_WriteReg(dirreg, regval);
 8001062:	89fa      	ldrh	r2, [r7, #14]
 8001064:	89bb      	ldrh	r3, [r7, #12]
 8001066:	4611      	mov	r1, r2
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fe5d 	bl	8000d28 <LCD_WriteReg>

    if (lcddev.id != 0X1963)   //1963不做坐标处理
 800106e:	4b4a      	ldr	r3, [pc, #296]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001070:	889b      	ldrh	r3, [r3, #4]
 8001072:	f641 1263 	movw	r2, #6499	; 0x1963
 8001076:	4293      	cmp	r3, r2
 8001078:	d025      	beq.n	80010c6 <LCD_Scan_Dir+0x1aa>
    {
        if (regval & 0X20)
 800107a:	89fb      	ldrh	r3, [r7, #14]
 800107c:	f003 0320 	and.w	r3, r3, #32
 8001080:	2b00      	cmp	r3, #0
 8001082:	d010      	beq.n	80010a6 <LCD_Scan_Dir+0x18a>
        {
            if (lcddev.width < lcddev.height)   //交换X,Y
 8001084:	4b44      	ldr	r3, [pc, #272]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001086:	881a      	ldrh	r2, [r3, #0]
 8001088:	4b43      	ldr	r3, [pc, #268]	; (8001198 <LCD_Scan_Dir+0x27c>)
 800108a:	885b      	ldrh	r3, [r3, #2]
 800108c:	429a      	cmp	r2, r3
 800108e:	d21a      	bcs.n	80010c6 <LCD_Scan_Dir+0x1aa>
            {
                temp = lcddev.width;
 8001090:	4b41      	ldr	r3, [pc, #260]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001092:	881b      	ldrh	r3, [r3, #0]
 8001094:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 8001096:	4b40      	ldr	r3, [pc, #256]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001098:	885a      	ldrh	r2, [r3, #2]
 800109a:	4b3f      	ldr	r3, [pc, #252]	; (8001198 <LCD_Scan_Dir+0x27c>)
 800109c:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 800109e:	4a3e      	ldr	r2, [pc, #248]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010a0:	897b      	ldrh	r3, [r7, #10]
 80010a2:	8053      	strh	r3, [r2, #2]
 80010a4:	e00f      	b.n	80010c6 <LCD_Scan_Dir+0x1aa>
            }
        }
        else
        {
            if (lcddev.width > lcddev.height)   //交换X,Y
 80010a6:	4b3c      	ldr	r3, [pc, #240]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010a8:	881a      	ldrh	r2, [r3, #0]
 80010aa:	4b3b      	ldr	r3, [pc, #236]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010ac:	885b      	ldrh	r3, [r3, #2]
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d909      	bls.n	80010c6 <LCD_Scan_Dir+0x1aa>
            {
                temp = lcddev.width;
 80010b2:	4b39      	ldr	r3, [pc, #228]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010b4:	881b      	ldrh	r3, [r3, #0]
 80010b6:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 80010b8:	4b37      	ldr	r3, [pc, #220]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010ba:	885a      	ldrh	r2, [r3, #2]
 80010bc:	4b36      	ldr	r3, [pc, #216]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010be:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 80010c0:	4a35      	ldr	r2, [pc, #212]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010c2:	897b      	ldrh	r3, [r7, #10]
 80010c4:	8053      	strh	r3, [r2, #2]
            }
        }
    }

    //设置显示区域(开窗)大小
    if (lcddev.id == 0X5510)
 80010c6:	4b34      	ldr	r3, [pc, #208]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010c8:	889b      	ldrh	r3, [r3, #4]
 80010ca:	f245 5210 	movw	r2, #21776	; 0x5510
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d164      	bne.n	800119c <LCD_Scan_Dir+0x280>
    {
        LCD_WR_REG(lcddev.setxcmd);
 80010d2:	4b31      	ldr	r3, [pc, #196]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010d4:	895b      	ldrh	r3, [r3, #10]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff fdee 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0);
 80010dc:	2000      	movs	r0, #0
 80010de:	f7ff fdff 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setxcmd + 1);
 80010e2:	4b2d      	ldr	r3, [pc, #180]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010e4:	895b      	ldrh	r3, [r3, #10]
 80010e6:	3301      	adds	r3, #1
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fde4 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0);
 80010f0:	2000      	movs	r0, #0
 80010f2:	f7ff fdf5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setxcmd + 2);
 80010f6:	4b28      	ldr	r3, [pc, #160]	; (8001198 <LCD_Scan_Dir+0x27c>)
 80010f8:	895b      	ldrh	r3, [r3, #10]
 80010fa:	3302      	adds	r3, #2
 80010fc:	b29b      	uxth	r3, r3
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff fdda 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA((lcddev.width - 1) >> 8);
 8001104:	4b24      	ldr	r3, [pc, #144]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001106:	881b      	ldrh	r3, [r3, #0]
 8001108:	3b01      	subs	r3, #1
 800110a:	121b      	asrs	r3, r3, #8
 800110c:	b29b      	uxth	r3, r3
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff fde6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setxcmd + 3);
 8001114:	4b20      	ldr	r3, [pc, #128]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001116:	895b      	ldrh	r3, [r3, #10]
 8001118:	3303      	adds	r3, #3
 800111a:	b29b      	uxth	r3, r3
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff fdcb 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA((lcddev.width - 1) & 0XFF);
 8001122:	4b1d      	ldr	r3, [pc, #116]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001124:	881b      	ldrh	r3, [r3, #0]
 8001126:	3b01      	subs	r3, #1
 8001128:	b29b      	uxth	r3, r3
 800112a:	b2db      	uxtb	r3, r3
 800112c:	b29b      	uxth	r3, r3
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff fdd6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd);
 8001134:	4b18      	ldr	r3, [pc, #96]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001136:	899b      	ldrh	r3, [r3, #12]
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff fdbd 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0);
 800113e:	2000      	movs	r0, #0
 8001140:	f7ff fdce 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd + 1);
 8001144:	4b14      	ldr	r3, [pc, #80]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001146:	899b      	ldrh	r3, [r3, #12]
 8001148:	3301      	adds	r3, #1
 800114a:	b29b      	uxth	r3, r3
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff fdb3 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0);
 8001152:	2000      	movs	r0, #0
 8001154:	f7ff fdc4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd + 2);
 8001158:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <LCD_Scan_Dir+0x27c>)
 800115a:	899b      	ldrh	r3, [r3, #12]
 800115c:	3302      	adds	r3, #2
 800115e:	b29b      	uxth	r3, r3
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff fda9 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA((lcddev.height - 1) >> 8);
 8001166:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001168:	885b      	ldrh	r3, [r3, #2]
 800116a:	3b01      	subs	r3, #1
 800116c:	121b      	asrs	r3, r3, #8
 800116e:	b29b      	uxth	r3, r3
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff fdb5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd + 3);
 8001176:	4b08      	ldr	r3, [pc, #32]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001178:	899b      	ldrh	r3, [r3, #12]
 800117a:	3303      	adds	r3, #3
 800117c:	b29b      	uxth	r3, r3
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff fd9a 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA((lcddev.height - 1) & 0XFF);
 8001184:	4b04      	ldr	r3, [pc, #16]	; (8001198 <LCD_Scan_Dir+0x27c>)
 8001186:	885b      	ldrh	r3, [r3, #2]
 8001188:	3b01      	subs	r3, #1
 800118a:	b29b      	uxth	r3, r3
 800118c:	b2db      	uxtb	r3, r3
 800118e:	b29b      	uxth	r3, r3
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff fda5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0);
        LCD_WR_DATA(0);
        LCD_WR_DATA((lcddev.height - 1) >> 8);
        LCD_WR_DATA((lcddev.height - 1) & 0XFF);
    }
}
 8001196:	e039      	b.n	800120c <LCD_Scan_Dir+0x2f0>
 8001198:	20000208 	.word	0x20000208
        LCD_WR_REG(lcddev.setxcmd);
 800119c:	4b1d      	ldr	r3, [pc, #116]	; (8001214 <LCD_Scan_Dir+0x2f8>)
 800119e:	895b      	ldrh	r3, [r3, #10]
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff fd89 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0);
 80011a6:	2000      	movs	r0, #0
 80011a8:	f7ff fd9a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0);
 80011ac:	2000      	movs	r0, #0
 80011ae:	f7ff fd97 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA((lcddev.width - 1) >> 8);
 80011b2:	4b18      	ldr	r3, [pc, #96]	; (8001214 <LCD_Scan_Dir+0x2f8>)
 80011b4:	881b      	ldrh	r3, [r3, #0]
 80011b6:	3b01      	subs	r3, #1
 80011b8:	121b      	asrs	r3, r3, #8
 80011ba:	b29b      	uxth	r3, r3
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff fd8f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA((lcddev.width - 1) & 0XFF);
 80011c2:	4b14      	ldr	r3, [pc, #80]	; (8001214 <LCD_Scan_Dir+0x2f8>)
 80011c4:	881b      	ldrh	r3, [r3, #0]
 80011c6:	3b01      	subs	r3, #1
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff fd86 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd);
 80011d4:	4b0f      	ldr	r3, [pc, #60]	; (8001214 <LCD_Scan_Dir+0x2f8>)
 80011d6:	899b      	ldrh	r3, [r3, #12]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff fd6d 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0);
 80011de:	2000      	movs	r0, #0
 80011e0:	f7ff fd7e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0);
 80011e4:	2000      	movs	r0, #0
 80011e6:	f7ff fd7b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA((lcddev.height - 1) >> 8);
 80011ea:	4b0a      	ldr	r3, [pc, #40]	; (8001214 <LCD_Scan_Dir+0x2f8>)
 80011ec:	885b      	ldrh	r3, [r3, #2]
 80011ee:	3b01      	subs	r3, #1
 80011f0:	121b      	asrs	r3, r3, #8
 80011f2:	b29b      	uxth	r3, r3
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff fd73 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA((lcddev.height - 1) & 0XFF);
 80011fa:	4b06      	ldr	r3, [pc, #24]	; (8001214 <LCD_Scan_Dir+0x2f8>)
 80011fc:	885b      	ldrh	r3, [r3, #2]
 80011fe:	3b01      	subs	r3, #1
 8001200:	b29b      	uxth	r3, r3
 8001202:	b2db      	uxtb	r3, r3
 8001204:	b29b      	uxth	r3, r3
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff fd6a 	bl	8000ce0 <LCD_WR_DATA>
}
 800120c:	bf00      	nop
 800120e:	3710      	adds	r7, #16
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000208 	.word	0x20000208

08001218 <LCD_Fast_DrawPoint>:

//快速画点
//x,y:坐标
//color:颜色
void LCD_Fast_DrawPoint(u16 x, u16 y, u16 color)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	80fb      	strh	r3, [r7, #6]
 8001222:	460b      	mov	r3, r1
 8001224:	80bb      	strh	r3, [r7, #4]
 8001226:	4613      	mov	r3, r2
 8001228:	807b      	strh	r3, [r7, #2]
    if (lcddev.id == 0X5510)
 800122a:	4b58      	ldr	r3, [pc, #352]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 800122c:	889b      	ldrh	r3, [r3, #4]
 800122e:	f245 5210 	movw	r2, #21776	; 0x5510
 8001232:	4293      	cmp	r3, r2
 8001234:	d130      	bne.n	8001298 <LCD_Fast_DrawPoint+0x80>
    {
        LCD_WR_REG(lcddev.setxcmd);
 8001236:	4b55      	ldr	r3, [pc, #340]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 8001238:	895b      	ldrh	r3, [r3, #10]
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff fd3c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(x >> 8);
 8001240:	88fb      	ldrh	r3, [r7, #6]
 8001242:	0a1b      	lsrs	r3, r3, #8
 8001244:	b29b      	uxth	r3, r3
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff fd4a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setxcmd + 1);
 800124c:	4b4f      	ldr	r3, [pc, #316]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 800124e:	895b      	ldrh	r3, [r3, #10]
 8001250:	3301      	adds	r3, #1
 8001252:	b29b      	uxth	r3, r3
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff fd2f 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(x & 0XFF);
 800125a:	88fb      	ldrh	r3, [r7, #6]
 800125c:	b2db      	uxtb	r3, r3
 800125e:	b29b      	uxth	r3, r3
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff fd3d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd);
 8001266:	4b49      	ldr	r3, [pc, #292]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 8001268:	899b      	ldrh	r3, [r3, #12]
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff fd24 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(y >> 8);
 8001270:	88bb      	ldrh	r3, [r7, #4]
 8001272:	0a1b      	lsrs	r3, r3, #8
 8001274:	b29b      	uxth	r3, r3
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff fd32 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd + 1);
 800127c:	4b43      	ldr	r3, [pc, #268]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 800127e:	899b      	ldrh	r3, [r3, #12]
 8001280:	3301      	adds	r3, #1
 8001282:	b29b      	uxth	r3, r3
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff fd17 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(y & 0XFF);
 800128a:	88bb      	ldrh	r3, [r7, #4]
 800128c:	b2db      	uxtb	r3, r3
 800128e:	b29b      	uxth	r3, r3
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff fd25 	bl	8000ce0 <LCD_WR_DATA>
 8001296:	e06d      	b.n	8001374 <LCD_Fast_DrawPoint+0x15c>
    }
    else if (lcddev.id == 0X1963)
 8001298:	4b3c      	ldr	r3, [pc, #240]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 800129a:	889b      	ldrh	r3, [r3, #4]
 800129c:	f641 1263 	movw	r2, #6499	; 0x1963
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d145      	bne.n	8001330 <LCD_Fast_DrawPoint+0x118>
    {
        if (lcddev.dir == 0)x = lcddev.width - 1 - x;
 80012a4:	4b39      	ldr	r3, [pc, #228]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 80012a6:	799b      	ldrb	r3, [r3, #6]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d106      	bne.n	80012ba <LCD_Fast_DrawPoint+0xa2>
 80012ac:	4b37      	ldr	r3, [pc, #220]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 80012ae:	881a      	ldrh	r2, [r3, #0]
 80012b0:	88fb      	ldrh	r3, [r7, #6]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	3b01      	subs	r3, #1
 80012b8:	80fb      	strh	r3, [r7, #6]

        LCD_WR_REG(lcddev.setxcmd);
 80012ba:	4b34      	ldr	r3, [pc, #208]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 80012bc:	895b      	ldrh	r3, [r3, #10]
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff fcfa 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(x >> 8);
 80012c4:	88fb      	ldrh	r3, [r7, #6]
 80012c6:	0a1b      	lsrs	r3, r3, #8
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fd08 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(x & 0XFF);
 80012d0:	88fb      	ldrh	r3, [r7, #6]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff fd02 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(x >> 8);
 80012dc:	88fb      	ldrh	r3, [r7, #6]
 80012de:	0a1b      	lsrs	r3, r3, #8
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff fcfc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(x & 0XFF);
 80012e8:	88fb      	ldrh	r3, [r7, #6]
 80012ea:	b2db      	uxtb	r3, r3
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fcf6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd);
 80012f4:	4b25      	ldr	r3, [pc, #148]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 80012f6:	899b      	ldrh	r3, [r3, #12]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff fcdd 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(y >> 8);
 80012fe:	88bb      	ldrh	r3, [r7, #4]
 8001300:	0a1b      	lsrs	r3, r3, #8
 8001302:	b29b      	uxth	r3, r3
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fceb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(y & 0XFF);
 800130a:	88bb      	ldrh	r3, [r7, #4]
 800130c:	b2db      	uxtb	r3, r3
 800130e:	b29b      	uxth	r3, r3
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff fce5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(y >> 8);
 8001316:	88bb      	ldrh	r3, [r7, #4]
 8001318:	0a1b      	lsrs	r3, r3, #8
 800131a:	b29b      	uxth	r3, r3
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff fcdf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(y & 0XFF);
 8001322:	88bb      	ldrh	r3, [r7, #4]
 8001324:	b2db      	uxtb	r3, r3
 8001326:	b29b      	uxth	r3, r3
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff fcd9 	bl	8000ce0 <LCD_WR_DATA>
 800132e:	e021      	b.n	8001374 <LCD_Fast_DrawPoint+0x15c>
    }
    else     //9341/5310/7789等设置坐标
    {
        LCD_WR_REG(lcddev.setxcmd);
 8001330:	4b16      	ldr	r3, [pc, #88]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 8001332:	895b      	ldrh	r3, [r3, #10]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fcbf 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(x >> 8);
 800133a:	88fb      	ldrh	r3, [r7, #6]
 800133c:	0a1b      	lsrs	r3, r3, #8
 800133e:	b29b      	uxth	r3, r3
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff fccd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(x & 0XFF);
 8001346:	88fb      	ldrh	r3, [r7, #6]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	b29b      	uxth	r3, r3
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff fcc7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(lcddev.setycmd);
 8001352:	4b0e      	ldr	r3, [pc, #56]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 8001354:	899b      	ldrh	r3, [r3, #12]
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fcae 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(y >> 8);
 800135c:	88bb      	ldrh	r3, [r7, #4]
 800135e:	0a1b      	lsrs	r3, r3, #8
 8001360:	b29b      	uxth	r3, r3
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff fcbc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(y & 0XFF);
 8001368:	88bb      	ldrh	r3, [r7, #4]
 800136a:	b2db      	uxtb	r3, r3
 800136c:	b29b      	uxth	r3, r3
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fcb6 	bl	8000ce0 <LCD_WR_DATA>
    }

    LCD->LCD_REG=lcddev.wramcmd; 
 8001374:	4b06      	ldr	r3, [pc, #24]	; (8001390 <LCD_Fast_DrawPoint+0x178>)
 8001376:	4a05      	ldr	r2, [pc, #20]	; (800138c <LCD_Fast_DrawPoint+0x174>)
 8001378:	8912      	ldrh	r2, [r2, #8]
 800137a:	801a      	strh	r2, [r3, #0]
    LCD->LCD_RAM=color; 
 800137c:	4a04      	ldr	r2, [pc, #16]	; (8001390 <LCD_Fast_DrawPoint+0x178>)
 800137e:	887b      	ldrh	r3, [r7, #2]
 8001380:	8053      	strh	r3, [r2, #2]
}
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000208 	.word	0x20000208
 8001390:	6c0007fe 	.word	0x6c0007fe
 8001394:	00000000 	.word	0x00000000

08001398 <LCD_SSD_BackLightSet>:

//SSD1963 背光设置
//pwm:背光等级,0~100.越大越亮.
void LCD_SSD_BackLightSet(u8 pwm)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	71fb      	strb	r3, [r7, #7]
    LCD_WR_REG(0xBE);           //配置PWM输出
 80013a2:	20be      	movs	r0, #190	; 0xbe
 80013a4:	f7ff fc88 	bl	8000cb8 <LCD_WR_REG>
    LCD_WR_DATA(0x05);          //1设置PWM频率
 80013a8:	2005      	movs	r0, #5
 80013aa:	f7ff fc99 	bl	8000ce0 <LCD_WR_DATA>
    LCD_WR_DATA(pwm * 2.55);    //2设置PWM占空比
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff f897 	bl	80004e4 <__aeabi_i2d>
 80013b6:	a310      	add	r3, pc, #64	; (adr r3, 80013f8 <LCD_SSD_BackLightSet+0x60>)
 80013b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013bc:	f7ff f8fc 	bl	80005b8 <__aeabi_dmul>
 80013c0:	4602      	mov	r2, r0
 80013c2:	460b      	mov	r3, r1
 80013c4:	4610      	mov	r0, r2
 80013c6:	4619      	mov	r1, r3
 80013c8:	f7ff fbce 	bl	8000b68 <__aeabi_d2uiz>
 80013cc:	4603      	mov	r3, r0
 80013ce:	b29b      	uxth	r3, r3
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff fc85 	bl	8000ce0 <LCD_WR_DATA>
    LCD_WR_DATA(0x01);          //3设置C
 80013d6:	2001      	movs	r0, #1
 80013d8:	f7ff fc82 	bl	8000ce0 <LCD_WR_DATA>
    LCD_WR_DATA(0xFF);          //4设置D
 80013dc:	20ff      	movs	r0, #255	; 0xff
 80013de:	f7ff fc7f 	bl	8000ce0 <LCD_WR_DATA>
    LCD_WR_DATA(0x00);          //5设置E
 80013e2:	2000      	movs	r0, #0
 80013e4:	f7ff fc7c 	bl	8000ce0 <LCD_WR_DATA>
    LCD_WR_DATA(0x00);          //6设置F
 80013e8:	2000      	movs	r0, #0
 80013ea:	f7ff fc79 	bl	8000ce0 <LCD_WR_DATA>
}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	66666666 	.word	0x66666666
 80013fc:	40046666 	.word	0x40046666

08001400 <LCD_Display_Dir>:

//设置LCD显示方向
//dir:0,竖屏；1,横屏
void LCD_Display_Dir(u8 dir)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b082      	sub	sp, #8
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
    lcddev.dir = dir;       //竖屏/横屏
 800140a:	4a58      	ldr	r2, [pc, #352]	; (800156c <LCD_Display_Dir+0x16c>)
 800140c:	79fb      	ldrb	r3, [r7, #7]
 800140e:	7193      	strb	r3, [r2, #6]

    if (dir == 0)           //竖屏
 8001410:	79fb      	ldrb	r3, [r7, #7]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d151      	bne.n	80014ba <LCD_Display_Dir+0xba>
    {
        lcddev.width = 240;
 8001416:	4b55      	ldr	r3, [pc, #340]	; (800156c <LCD_Display_Dir+0x16c>)
 8001418:	22f0      	movs	r2, #240	; 0xf0
 800141a:	801a      	strh	r2, [r3, #0]
        lcddev.height = 320;
 800141c:	4b53      	ldr	r3, [pc, #332]	; (800156c <LCD_Display_Dir+0x16c>)
 800141e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001422:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 8001424:	4b51      	ldr	r3, [pc, #324]	; (800156c <LCD_Display_Dir+0x16c>)
 8001426:	889b      	ldrh	r3, [r3, #4]
 8001428:	f245 5210 	movw	r2, #21776	; 0x5510
 800142c:	4293      	cmp	r3, r2
 800142e:	d114      	bne.n	800145a <LCD_Display_Dir+0x5a>
        {
            lcddev.wramcmd = 0X2C00;
 8001430:	4b4e      	ldr	r3, [pc, #312]	; (800156c <LCD_Display_Dir+0x16c>)
 8001432:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8001436:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A00;
 8001438:	4b4c      	ldr	r3, [pc, #304]	; (800156c <LCD_Display_Dir+0x16c>)
 800143a:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 800143e:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B00;
 8001440:	4b4a      	ldr	r3, [pc, #296]	; (800156c <LCD_Display_Dir+0x16c>)
 8001442:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 8001446:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;
 8001448:	4b48      	ldr	r3, [pc, #288]	; (800156c <LCD_Display_Dir+0x16c>)
 800144a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800144e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 8001450:	4b46      	ldr	r3, [pc, #280]	; (800156c <LCD_Display_Dir+0x16c>)
 8001452:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001456:	805a      	strh	r2, [r3, #2]
 8001458:	e020      	b.n	800149c <LCD_Display_Dir+0x9c>
        }
        else if (lcddev.id == 0X1963)
 800145a:	4b44      	ldr	r3, [pc, #272]	; (800156c <LCD_Display_Dir+0x16c>)
 800145c:	889b      	ldrh	r3, [r3, #4]
 800145e:	f641 1263 	movw	r2, #6499	; 0x1963
 8001462:	4293      	cmp	r3, r2
 8001464:	d111      	bne.n	800148a <LCD_Display_Dir+0x8a>
        {
            lcddev.wramcmd = 0X2C;  //设置写入GRAM的指令
 8001466:	4b41      	ldr	r3, [pc, #260]	; (800156c <LCD_Display_Dir+0x16c>)
 8001468:	222c      	movs	r2, #44	; 0x2c
 800146a:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2B;  //设置写X坐标指令
 800146c:	4b3f      	ldr	r3, [pc, #252]	; (800156c <LCD_Display_Dir+0x16c>)
 800146e:	222b      	movs	r2, #43	; 0x2b
 8001470:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2A;  //设置写Y坐标指令
 8001472:	4b3e      	ldr	r3, [pc, #248]	; (800156c <LCD_Display_Dir+0x16c>)
 8001474:	222a      	movs	r2, #42	; 0x2a
 8001476:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;     //设置宽度480
 8001478:	4b3c      	ldr	r3, [pc, #240]	; (800156c <LCD_Display_Dir+0x16c>)
 800147a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800147e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;    //设置高度800
 8001480:	4b3a      	ldr	r3, [pc, #232]	; (800156c <LCD_Display_Dir+0x16c>)
 8001482:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001486:	805a      	strh	r2, [r3, #2]
 8001488:	e008      	b.n	800149c <LCD_Display_Dir+0x9c>
        }
        else                        //其他IC, 包括: 9341 / 5310 / 7789等IC
        {
            lcddev.wramcmd = 0X2C;
 800148a:	4b38      	ldr	r3, [pc, #224]	; (800156c <LCD_Display_Dir+0x16c>)
 800148c:	222c      	movs	r2, #44	; 0x2c
 800148e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;
 8001490:	4b36      	ldr	r3, [pc, #216]	; (800156c <LCD_Display_Dir+0x16c>)
 8001492:	222a      	movs	r2, #42	; 0x2a
 8001494:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;
 8001496:	4b35      	ldr	r3, [pc, #212]	; (800156c <LCD_Display_Dir+0x16c>)
 8001498:	222b      	movs	r2, #43	; 0x2b
 800149a:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0X5310)    //如果是5310 则表示是 320*480分辨率
 800149c:	4b33      	ldr	r3, [pc, #204]	; (800156c <LCD_Display_Dir+0x16c>)
 800149e:	889b      	ldrh	r3, [r3, #4]
 80014a0:	f245 3210 	movw	r2, #21264	; 0x5310
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d159      	bne.n	800155c <LCD_Display_Dir+0x15c>
        {
            lcddev.width = 320;
 80014a8:	4b30      	ldr	r3, [pc, #192]	; (800156c <LCD_Display_Dir+0x16c>)
 80014aa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80014ae:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 80014b0:	4b2e      	ldr	r3, [pc, #184]	; (800156c <LCD_Display_Dir+0x16c>)
 80014b2:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80014b6:	805a      	strh	r2, [r3, #2]
 80014b8:	e050      	b.n	800155c <LCD_Display_Dir+0x15c>
        }
    }
    else     //横屏
    {
        lcddev.width = 320;
 80014ba:	4b2c      	ldr	r3, [pc, #176]	; (800156c <LCD_Display_Dir+0x16c>)
 80014bc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80014c0:	801a      	strh	r2, [r3, #0]
        lcddev.height = 240;
 80014c2:	4b2a      	ldr	r3, [pc, #168]	; (800156c <LCD_Display_Dir+0x16c>)
 80014c4:	22f0      	movs	r2, #240	; 0xf0
 80014c6:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 80014c8:	4b28      	ldr	r3, [pc, #160]	; (800156c <LCD_Display_Dir+0x16c>)
 80014ca:	889b      	ldrh	r3, [r3, #4]
 80014cc:	f245 5210 	movw	r2, #21776	; 0x5510
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d114      	bne.n	80014fe <LCD_Display_Dir+0xfe>
        {
            lcddev.wramcmd = 0X2C00;
 80014d4:	4b25      	ldr	r3, [pc, #148]	; (800156c <LCD_Display_Dir+0x16c>)
 80014d6:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 80014da:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A00;
 80014dc:	4b23      	ldr	r3, [pc, #140]	; (800156c <LCD_Display_Dir+0x16c>)
 80014de:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 80014e2:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B00;
 80014e4:	4b21      	ldr	r3, [pc, #132]	; (800156c <LCD_Display_Dir+0x16c>)
 80014e6:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 80014ea:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;
 80014ec:	4b1f      	ldr	r3, [pc, #124]	; (800156c <LCD_Display_Dir+0x16c>)
 80014ee:	f44f 7248 	mov.w	r2, #800	; 0x320
 80014f2:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 80014f4:	4b1d      	ldr	r3, [pc, #116]	; (800156c <LCD_Display_Dir+0x16c>)
 80014f6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80014fa:	805a      	strh	r2, [r3, #2]
 80014fc:	e020      	b.n	8001540 <LCD_Display_Dir+0x140>
        }
        else if (lcddev.id == 0X1963)
 80014fe:	4b1b      	ldr	r3, [pc, #108]	; (800156c <LCD_Display_Dir+0x16c>)
 8001500:	889b      	ldrh	r3, [r3, #4]
 8001502:	f641 1263 	movw	r2, #6499	; 0x1963
 8001506:	4293      	cmp	r3, r2
 8001508:	d111      	bne.n	800152e <LCD_Display_Dir+0x12e>
        {
            lcddev.wramcmd = 0X2C;  //设置写入GRAM的指令
 800150a:	4b18      	ldr	r3, [pc, #96]	; (800156c <LCD_Display_Dir+0x16c>)
 800150c:	222c      	movs	r2, #44	; 0x2c
 800150e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;  //设置写X坐标指令
 8001510:	4b16      	ldr	r3, [pc, #88]	; (800156c <LCD_Display_Dir+0x16c>)
 8001512:	222a      	movs	r2, #42	; 0x2a
 8001514:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;  //设置写Y坐标指令
 8001516:	4b15      	ldr	r3, [pc, #84]	; (800156c <LCD_Display_Dir+0x16c>)
 8001518:	222b      	movs	r2, #43	; 0x2b
 800151a:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;     //设置宽度800
 800151c:	4b13      	ldr	r3, [pc, #76]	; (800156c <LCD_Display_Dir+0x16c>)
 800151e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001522:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;    //设置高度480
 8001524:	4b11      	ldr	r3, [pc, #68]	; (800156c <LCD_Display_Dir+0x16c>)
 8001526:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800152a:	805a      	strh	r2, [r3, #2]
 800152c:	e008      	b.n	8001540 <LCD_Display_Dir+0x140>
        }
        else                        //其他IC, 包括: 9341 / 5310 / 7789等IC
        {
            lcddev.wramcmd = 0X2C;
 800152e:	4b0f      	ldr	r3, [pc, #60]	; (800156c <LCD_Display_Dir+0x16c>)
 8001530:	222c      	movs	r2, #44	; 0x2c
 8001532:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;
 8001534:	4b0d      	ldr	r3, [pc, #52]	; (800156c <LCD_Display_Dir+0x16c>)
 8001536:	222a      	movs	r2, #42	; 0x2a
 8001538:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;
 800153a:	4b0c      	ldr	r3, [pc, #48]	; (800156c <LCD_Display_Dir+0x16c>)
 800153c:	222b      	movs	r2, #43	; 0x2b
 800153e:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0X5310)    //如果是5310 则表示是 320*480分辨率
 8001540:	4b0a      	ldr	r3, [pc, #40]	; (800156c <LCD_Display_Dir+0x16c>)
 8001542:	889b      	ldrh	r3, [r3, #4]
 8001544:	f245 3210 	movw	r2, #21264	; 0x5310
 8001548:	4293      	cmp	r3, r2
 800154a:	d107      	bne.n	800155c <LCD_Display_Dir+0x15c>
        {
            lcddev.width = 480;
 800154c:	4b07      	ldr	r3, [pc, #28]	; (800156c <LCD_Display_Dir+0x16c>)
 800154e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001552:	801a      	strh	r2, [r3, #0]
            lcddev.height = 320;
 8001554:	4b05      	ldr	r3, [pc, #20]	; (800156c <LCD_Display_Dir+0x16c>)
 8001556:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800155a:	805a      	strh	r2, [r3, #2]
        }
    }

    LCD_Scan_Dir(DFT_SCAN_DIR);     //默认扫描方向
 800155c:	2000      	movs	r0, #0
 800155e:	f7ff fcdd 	bl	8000f1c <LCD_Scan_Dir>
}
 8001562:	bf00      	nop
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	20000208 	.word	0x20000208

08001570 <LCD_Init>:

//初始化lcd
//该初始化函数可以初始化各种ILI93XX液晶,但是其他函数是基于ILI9320的!!!
//在其他型号的驱动芯片上没有测试!
void LCD_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b086      	sub	sp, #24
 8001574:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_Initure;
//    FSMC_NORSRAM_TimingTypeDef FSMC_ReadWriteTim;
//    FSMC_NORSRAM_TimingTypeDef FSMC_WriteTim;

    __HAL_RCC_GPIOB_CLK_ENABLE();           //开启GPIOB时钟
 8001576:	4b8c      	ldr	r3, [pc, #560]	; (80017a8 <LCD_Init+0x238>)
 8001578:	699b      	ldr	r3, [r3, #24]
 800157a:	4a8b      	ldr	r2, [pc, #556]	; (80017a8 <LCD_Init+0x238>)
 800157c:	f043 0308 	orr.w	r3, r3, #8
 8001580:	6193      	str	r3, [r2, #24]
 8001582:	4b89      	ldr	r3, [pc, #548]	; (80017a8 <LCD_Init+0x238>)
 8001584:	699b      	ldr	r3, [r3, #24]
 8001586:	f003 0308 	and.w	r3, r3, #8
 800158a:	607b      	str	r3, [r7, #4]
 800158c:	687b      	ldr	r3, [r7, #4]
    GPIO_Initure.Pin=GPIO_PIN_0;            //PB0,背光控制
 800158e:	2301      	movs	r3, #1
 8001590:	60bb      	str	r3, [r7, #8]
    GPIO_Initure.Mode=GPIO_MODE_OUTPUT_PP;  //推挽输出
 8001592:	2301      	movs	r3, #1
 8001594:	60fb      	str	r3, [r7, #12]
    GPIO_Initure.Pull=GPIO_PULLUP;          //上拉
 8001596:	2301      	movs	r3, #1
 8001598:	613b      	str	r3, [r7, #16]
    GPIO_Initure.Speed=GPIO_SPEED_FREQ_HIGH;//高速
 800159a:	2303      	movs	r3, #3
 800159c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB,&GPIO_Initure); 
 800159e:	f107 0308 	add.w	r3, r7, #8
 80015a2:	4619      	mov	r1, r3
 80015a4:	4881      	ldr	r0, [pc, #516]	; (80017ac <LCD_Init+0x23c>)
 80015a6:	f004 fc49 	bl	8005e3c <HAL_GPIO_Init>
//    FSMC_WriteTim.AddressHoldTime=0;
//    FSMC_WriteTim.DataSetupTime=0x06;               //数据保存时间为13.8ns*7个HCLK=96.6ns
//    FSMC_WriteTim.AccessMode=FSMC_ACCESS_MODE_A;    //模式A
//    HAL_SRAM_Init(&TFTSRAM_Handler,&FSMC_ReadWriteTim,&FSMC_WriteTim);

    delay_ms(50); // delay 50 ms 
 80015aa:	2032      	movs	r0, #50	; 0x32
 80015ac:	f003 f82e 	bl	800460c <delay_ms>

    //尝试9341 ID的读取
    LCD_WR_REG(0XD3);
 80015b0:	20d3      	movs	r0, #211	; 0xd3
 80015b2:	f7ff fb81 	bl	8000cb8 <LCD_WR_REG>
    lcddev.id = LCD_RD_DATA();          //dummy read
 80015b6:	f7ff fba7 	bl	8000d08 <LCD_RD_DATA>
 80015ba:	4603      	mov	r3, r0
 80015bc:	461a      	mov	r2, r3
 80015be:	4b7c      	ldr	r3, [pc, #496]	; (80017b0 <LCD_Init+0x240>)
 80015c0:	809a      	strh	r2, [r3, #4]
    lcddev.id = LCD_RD_DATA();          //读到0X00
 80015c2:	f7ff fba1 	bl	8000d08 <LCD_RD_DATA>
 80015c6:	4603      	mov	r3, r0
 80015c8:	461a      	mov	r2, r3
 80015ca:	4b79      	ldr	r3, [pc, #484]	; (80017b0 <LCD_Init+0x240>)
 80015cc:	809a      	strh	r2, [r3, #4]
    lcddev.id = LCD_RD_DATA();          //读取0X93
 80015ce:	f7ff fb9b 	bl	8000d08 <LCD_RD_DATA>
 80015d2:	4603      	mov	r3, r0
 80015d4:	461a      	mov	r2, r3
 80015d6:	4b76      	ldr	r3, [pc, #472]	; (80017b0 <LCD_Init+0x240>)
 80015d8:	809a      	strh	r2, [r3, #4]
    lcddev.id <<= 8;
 80015da:	4b75      	ldr	r3, [pc, #468]	; (80017b0 <LCD_Init+0x240>)
 80015dc:	889b      	ldrh	r3, [r3, #4]
 80015de:	021b      	lsls	r3, r3, #8
 80015e0:	b29a      	uxth	r2, r3
 80015e2:	4b73      	ldr	r3, [pc, #460]	; (80017b0 <LCD_Init+0x240>)
 80015e4:	809a      	strh	r2, [r3, #4]
    lcddev.id |= LCD_RD_DATA();         //读取0X41
 80015e6:	f7ff fb8f 	bl	8000d08 <LCD_RD_DATA>
 80015ea:	4603      	mov	r3, r0
 80015ec:	461a      	mov	r2, r3
 80015ee:	4b70      	ldr	r3, [pc, #448]	; (80017b0 <LCD_Init+0x240>)
 80015f0:	889b      	ldrh	r3, [r3, #4]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	b29a      	uxth	r2, r3
 80015f6:	4b6e      	ldr	r3, [pc, #440]	; (80017b0 <LCD_Init+0x240>)
 80015f8:	809a      	strh	r2, [r3, #4]

    if (lcddev.id != 0X9341)            //不是 9341 , 尝试看看是不是 ST7789
 80015fa:	4b6d      	ldr	r3, [pc, #436]	; (80017b0 <LCD_Init+0x240>)
 80015fc:	889b      	ldrh	r3, [r3, #4]
 80015fe:	f249 3241 	movw	r2, #37697	; 0x9341
 8001602:	4293      	cmp	r3, r2
 8001604:	f000 80c7 	beq.w	8001796 <LCD_Init+0x226>
    {
        LCD_WR_REG(0X04);
 8001608:	2004      	movs	r0, #4
 800160a:	f7ff fb55 	bl	8000cb8 <LCD_WR_REG>
        lcddev.id = LCD_RD_DATA();      //dummy read
 800160e:	f7ff fb7b 	bl	8000d08 <LCD_RD_DATA>
 8001612:	4603      	mov	r3, r0
 8001614:	461a      	mov	r2, r3
 8001616:	4b66      	ldr	r3, [pc, #408]	; (80017b0 <LCD_Init+0x240>)
 8001618:	809a      	strh	r2, [r3, #4]
        lcddev.id = LCD_RD_DATA();      //读到0X85
 800161a:	f7ff fb75 	bl	8000d08 <LCD_RD_DATA>
 800161e:	4603      	mov	r3, r0
 8001620:	461a      	mov	r2, r3
 8001622:	4b63      	ldr	r3, [pc, #396]	; (80017b0 <LCD_Init+0x240>)
 8001624:	809a      	strh	r2, [r3, #4]
        lcddev.id = LCD_RD_DATA();      //读取0X85
 8001626:	f7ff fb6f 	bl	8000d08 <LCD_RD_DATA>
 800162a:	4603      	mov	r3, r0
 800162c:	461a      	mov	r2, r3
 800162e:	4b60      	ldr	r3, [pc, #384]	; (80017b0 <LCD_Init+0x240>)
 8001630:	809a      	strh	r2, [r3, #4]
        lcddev.id <<= 8;
 8001632:	4b5f      	ldr	r3, [pc, #380]	; (80017b0 <LCD_Init+0x240>)
 8001634:	889b      	ldrh	r3, [r3, #4]
 8001636:	021b      	lsls	r3, r3, #8
 8001638:	b29a      	uxth	r2, r3
 800163a:	4b5d      	ldr	r3, [pc, #372]	; (80017b0 <LCD_Init+0x240>)
 800163c:	809a      	strh	r2, [r3, #4]
        lcddev.id |= LCD_RD_DATA();     //读取0X52
 800163e:	f7ff fb63 	bl	8000d08 <LCD_RD_DATA>
 8001642:	4603      	mov	r3, r0
 8001644:	461a      	mov	r2, r3
 8001646:	4b5a      	ldr	r3, [pc, #360]	; (80017b0 <LCD_Init+0x240>)
 8001648:	889b      	ldrh	r3, [r3, #4]
 800164a:	4313      	orrs	r3, r2
 800164c:	b29a      	uxth	r2, r3
 800164e:	4b58      	ldr	r3, [pc, #352]	; (80017b0 <LCD_Init+0x240>)
 8001650:	809a      	strh	r2, [r3, #4]

        if (lcddev.id == 0X8552)        //将8552的ID转换成7789
 8001652:	4b57      	ldr	r3, [pc, #348]	; (80017b0 <LCD_Init+0x240>)
 8001654:	889b      	ldrh	r3, [r3, #4]
 8001656:	f248 5252 	movw	r2, #34130	; 0x8552
 800165a:	4293      	cmp	r3, r2
 800165c:	d103      	bne.n	8001666 <LCD_Init+0xf6>
        {
            lcddev.id = 0x7789;
 800165e:	4b54      	ldr	r3, [pc, #336]	; (80017b0 <LCD_Init+0x240>)
 8001660:	f247 7289 	movw	r2, #30601	; 0x7789
 8001664:	809a      	strh	r2, [r3, #4]
        }

        if (lcddev.id != 0x7789)        //也不是ST7789, 尝试是不是 NT35310
 8001666:	4b52      	ldr	r3, [pc, #328]	; (80017b0 <LCD_Init+0x240>)
 8001668:	889b      	ldrh	r3, [r3, #4]
 800166a:	f247 7289 	movw	r2, #30601	; 0x7789
 800166e:	4293      	cmp	r3, r2
 8001670:	f000 8091 	beq.w	8001796 <LCD_Init+0x226>
        {
            LCD_WR_REG(0XD4);
 8001674:	20d4      	movs	r0, #212	; 0xd4
 8001676:	f7ff fb1f 	bl	8000cb8 <LCD_WR_REG>
            lcddev.id = LCD_RD_DATA();  //dummy read
 800167a:	f7ff fb45 	bl	8000d08 <LCD_RD_DATA>
 800167e:	4603      	mov	r3, r0
 8001680:	461a      	mov	r2, r3
 8001682:	4b4b      	ldr	r3, [pc, #300]	; (80017b0 <LCD_Init+0x240>)
 8001684:	809a      	strh	r2, [r3, #4]
            lcddev.id = LCD_RD_DATA();  //读回0X01
 8001686:	f7ff fb3f 	bl	8000d08 <LCD_RD_DATA>
 800168a:	4603      	mov	r3, r0
 800168c:	461a      	mov	r2, r3
 800168e:	4b48      	ldr	r3, [pc, #288]	; (80017b0 <LCD_Init+0x240>)
 8001690:	809a      	strh	r2, [r3, #4]
            lcddev.id = LCD_RD_DATA();  //读回0X53
 8001692:	f7ff fb39 	bl	8000d08 <LCD_RD_DATA>
 8001696:	4603      	mov	r3, r0
 8001698:	461a      	mov	r2, r3
 800169a:	4b45      	ldr	r3, [pc, #276]	; (80017b0 <LCD_Init+0x240>)
 800169c:	809a      	strh	r2, [r3, #4]
            lcddev.id <<= 8;
 800169e:	4b44      	ldr	r3, [pc, #272]	; (80017b0 <LCD_Init+0x240>)
 80016a0:	889b      	ldrh	r3, [r3, #4]
 80016a2:	021b      	lsls	r3, r3, #8
 80016a4:	b29a      	uxth	r2, r3
 80016a6:	4b42      	ldr	r3, [pc, #264]	; (80017b0 <LCD_Init+0x240>)
 80016a8:	809a      	strh	r2, [r3, #4]
            lcddev.id |= LCD_RD_DATA(); //这里读回0X10
 80016aa:	f7ff fb2d 	bl	8000d08 <LCD_RD_DATA>
 80016ae:	4603      	mov	r3, r0
 80016b0:	461a      	mov	r2, r3
 80016b2:	4b3f      	ldr	r3, [pc, #252]	; (80017b0 <LCD_Init+0x240>)
 80016b4:	889b      	ldrh	r3, [r3, #4]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	4b3d      	ldr	r3, [pc, #244]	; (80017b0 <LCD_Init+0x240>)
 80016bc:	809a      	strh	r2, [r3, #4]

            if (lcddev.id != 0X5310)    //也不是NT35310,尝试看看是不是NT35510
 80016be:	4b3c      	ldr	r3, [pc, #240]	; (80017b0 <LCD_Init+0x240>)
 80016c0:	889b      	ldrh	r3, [r3, #4]
 80016c2:	f245 3210 	movw	r2, #21264	; 0x5310
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d065      	beq.n	8001796 <LCD_Init+0x226>
            {
                //发送秘钥（厂家提供,照搬即可）
                LCD_WriteReg(0xF000, 0x0055);
 80016ca:	2155      	movs	r1, #85	; 0x55
 80016cc:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 80016d0:	f7ff fb2a 	bl	8000d28 <LCD_WriteReg>
                LCD_WriteReg(0xF001, 0x00AA);
 80016d4:	21aa      	movs	r1, #170	; 0xaa
 80016d6:	f24f 0001 	movw	r0, #61441	; 0xf001
 80016da:	f7ff fb25 	bl	8000d28 <LCD_WriteReg>
                LCD_WriteReg(0xF002, 0x0052);
 80016de:	2152      	movs	r1, #82	; 0x52
 80016e0:	f24f 0002 	movw	r0, #61442	; 0xf002
 80016e4:	f7ff fb20 	bl	8000d28 <LCD_WriteReg>
                LCD_WriteReg(0xF003, 0x0008);
 80016e8:	2108      	movs	r1, #8
 80016ea:	f24f 0003 	movw	r0, #61443	; 0xf003
 80016ee:	f7ff fb1b 	bl	8000d28 <LCD_WriteReg>
                LCD_WriteReg(0xF004, 0x0001);
 80016f2:	2101      	movs	r1, #1
 80016f4:	f24f 0004 	movw	r0, #61444	; 0xf004
 80016f8:	f7ff fb16 	bl	8000d28 <LCD_WriteReg>

                LCD_WR_REG(0xC500);             //读取ID高8位
 80016fc:	f44f 4045 	mov.w	r0, #50432	; 0xc500
 8001700:	f7ff fada 	bl	8000cb8 <LCD_WR_REG>
                lcddev.id = LCD_RD_DATA();      //读回0X55
 8001704:	f7ff fb00 	bl	8000d08 <LCD_RD_DATA>
 8001708:	4603      	mov	r3, r0
 800170a:	461a      	mov	r2, r3
 800170c:	4b28      	ldr	r3, [pc, #160]	; (80017b0 <LCD_Init+0x240>)
 800170e:	809a      	strh	r2, [r3, #4]
                lcddev.id <<= 8;
 8001710:	4b27      	ldr	r3, [pc, #156]	; (80017b0 <LCD_Init+0x240>)
 8001712:	889b      	ldrh	r3, [r3, #4]
 8001714:	021b      	lsls	r3, r3, #8
 8001716:	b29a      	uxth	r2, r3
 8001718:	4b25      	ldr	r3, [pc, #148]	; (80017b0 <LCD_Init+0x240>)
 800171a:	809a      	strh	r2, [r3, #4]

                LCD_WR_REG(0xC501);             //读取ID低8位
 800171c:	f24c 5001 	movw	r0, #50433	; 0xc501
 8001720:	f7ff faca 	bl	8000cb8 <LCD_WR_REG>
                lcddev.id |= LCD_RD_DATA();     //读回0X10
 8001724:	f7ff faf0 	bl	8000d08 <LCD_RD_DATA>
 8001728:	4603      	mov	r3, r0
 800172a:	461a      	mov	r2, r3
 800172c:	4b20      	ldr	r3, [pc, #128]	; (80017b0 <LCD_Init+0x240>)
 800172e:	889b      	ldrh	r3, [r3, #4]
 8001730:	4313      	orrs	r3, r2
 8001732:	b29a      	uxth	r2, r3
 8001734:	4b1e      	ldr	r3, [pc, #120]	; (80017b0 <LCD_Init+0x240>)
 8001736:	809a      	strh	r2, [r3, #4]

                if (lcddev.id != 0X5510)        //也不是NT5510,尝试看看是不是SSD1963
 8001738:	4b1d      	ldr	r3, [pc, #116]	; (80017b0 <LCD_Init+0x240>)
 800173a:	889b      	ldrh	r3, [r3, #4]
 800173c:	f245 5210 	movw	r2, #21776	; 0x5510
 8001740:	4293      	cmp	r3, r2
 8001742:	d028      	beq.n	8001796 <LCD_Init+0x226>
                {
                    LCD_WR_REG(0XA1);
 8001744:	20a1      	movs	r0, #161	; 0xa1
 8001746:	f7ff fab7 	bl	8000cb8 <LCD_WR_REG>
                    lcddev.id = LCD_RD_DATA();
 800174a:	f7ff fadd 	bl	8000d08 <LCD_RD_DATA>
 800174e:	4603      	mov	r3, r0
 8001750:	461a      	mov	r2, r3
 8001752:	4b17      	ldr	r3, [pc, #92]	; (80017b0 <LCD_Init+0x240>)
 8001754:	809a      	strh	r2, [r3, #4]
                    lcddev.id = LCD_RD_DATA();  //读回0X57
 8001756:	f7ff fad7 	bl	8000d08 <LCD_RD_DATA>
 800175a:	4603      	mov	r3, r0
 800175c:	461a      	mov	r2, r3
 800175e:	4b14      	ldr	r3, [pc, #80]	; (80017b0 <LCD_Init+0x240>)
 8001760:	809a      	strh	r2, [r3, #4]
                    lcddev.id <<= 8;
 8001762:	4b13      	ldr	r3, [pc, #76]	; (80017b0 <LCD_Init+0x240>)
 8001764:	889b      	ldrh	r3, [r3, #4]
 8001766:	021b      	lsls	r3, r3, #8
 8001768:	b29a      	uxth	r2, r3
 800176a:	4b11      	ldr	r3, [pc, #68]	; (80017b0 <LCD_Init+0x240>)
 800176c:	809a      	strh	r2, [r3, #4]
                    lcddev.id |= LCD_RD_DATA(); //读回0X61
 800176e:	f7ff facb 	bl	8000d08 <LCD_RD_DATA>
 8001772:	4603      	mov	r3, r0
 8001774:	461a      	mov	r2, r3
 8001776:	4b0e      	ldr	r3, [pc, #56]	; (80017b0 <LCD_Init+0x240>)
 8001778:	889b      	ldrh	r3, [r3, #4]
 800177a:	4313      	orrs	r3, r2
 800177c:	b29a      	uxth	r2, r3
 800177e:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <LCD_Init+0x240>)
 8001780:	809a      	strh	r2, [r3, #4]

                    if (lcddev.id == 0X5761)lcddev.id = 0X1963; //SSD1963读回的ID是5761H,为方便区分,我们强制设置为1963
 8001782:	4b0b      	ldr	r3, [pc, #44]	; (80017b0 <LCD_Init+0x240>)
 8001784:	889b      	ldrh	r3, [r3, #4]
 8001786:	f245 7261 	movw	r2, #22369	; 0x5761
 800178a:	4293      	cmp	r3, r2
 800178c:	d103      	bne.n	8001796 <LCD_Init+0x226>
 800178e:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <LCD_Init+0x240>)
 8001790:	f641 1263 	movw	r2, #6499	; 0x1963
 8001794:	809a      	strh	r2, [r3, #4]
        }
    }

    //printf(" LCD ID:%x\r\n", lcddev.id); //打印LCD ID

    if (lcddev.id == 0X9341)    //9341初始化
 8001796:	4b06      	ldr	r3, [pc, #24]	; (80017b0 <LCD_Init+0x240>)
 8001798:	889b      	ldrh	r3, [r3, #4]
 800179a:	f249 3241 	movw	r2, #37697	; 0x9341
 800179e:	4293      	cmp	r3, r2
 80017a0:	f040 811e 	bne.w	80019e0 <LCD_Init+0x470>
 80017a4:	e006      	b.n	80017b4 <LCD_Init+0x244>
 80017a6:	bf00      	nop
 80017a8:	40021000 	.word	0x40021000
 80017ac:	40010c00 	.word	0x40010c00
 80017b0:	20000208 	.word	0x20000208
    {
        LCD_WR_REG(0xCF);
 80017b4:	20cf      	movs	r0, #207	; 0xcf
 80017b6:	f7ff fa7f 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 80017ba:	2000      	movs	r0, #0
 80017bc:	f7ff fa90 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC1);
 80017c0:	20c1      	movs	r0, #193	; 0xc1
 80017c2:	f7ff fa8d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0X30);
 80017c6:	2030      	movs	r0, #48	; 0x30
 80017c8:	f7ff fa8a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xED);
 80017cc:	20ed      	movs	r0, #237	; 0xed
 80017ce:	f7ff fa73 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x64);
 80017d2:	2064      	movs	r0, #100	; 0x64
 80017d4:	f7ff fa84 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x03);
 80017d8:	2003      	movs	r0, #3
 80017da:	f7ff fa81 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0X12);
 80017de:	2012      	movs	r0, #18
 80017e0:	f7ff fa7e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0X81);
 80017e4:	2081      	movs	r0, #129	; 0x81
 80017e6:	f7ff fa7b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xE8);
 80017ea:	20e8      	movs	r0, #232	; 0xe8
 80017ec:	f7ff fa64 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x85);
 80017f0:	2085      	movs	r0, #133	; 0x85
 80017f2:	f7ff fa75 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x10);
 80017f6:	2010      	movs	r0, #16
 80017f8:	f7ff fa72 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x7A);
 80017fc:	207a      	movs	r0, #122	; 0x7a
 80017fe:	f7ff fa6f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xCB);
 8001802:	20cb      	movs	r0, #203	; 0xcb
 8001804:	f7ff fa58 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x39);
 8001808:	2039      	movs	r0, #57	; 0x39
 800180a:	f7ff fa69 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2C);
 800180e:	202c      	movs	r0, #44	; 0x2c
 8001810:	f7ff fa66 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001814:	2000      	movs	r0, #0
 8001816:	f7ff fa63 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x34);
 800181a:	2034      	movs	r0, #52	; 0x34
 800181c:	f7ff fa60 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x02);
 8001820:	2002      	movs	r0, #2
 8001822:	f7ff fa5d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xF7);
 8001826:	20f7      	movs	r0, #247	; 0xf7
 8001828:	f7ff fa46 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x20);
 800182c:	2020      	movs	r0, #32
 800182e:	f7ff fa57 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xEA);
 8001832:	20ea      	movs	r0, #234	; 0xea
 8001834:	f7ff fa40 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001838:	2000      	movs	r0, #0
 800183a:	f7ff fa51 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800183e:	2000      	movs	r0, #0
 8001840:	f7ff fa4e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xC0);       //Power control
 8001844:	20c0      	movs	r0, #192	; 0xc0
 8001846:	f7ff fa37 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x1B);      //VRH[5:0]
 800184a:	201b      	movs	r0, #27
 800184c:	f7ff fa48 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xC1);       //Power control
 8001850:	20c1      	movs	r0, #193	; 0xc1
 8001852:	f7ff fa31 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x01);      //SAP[2:0];BT[3:0]
 8001856:	2001      	movs	r0, #1
 8001858:	f7ff fa42 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xC5);       //VCM control
 800185c:	20c5      	movs	r0, #197	; 0xc5
 800185e:	f7ff fa2b 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x30);      //3F
 8001862:	2030      	movs	r0, #48	; 0x30
 8001864:	f7ff fa3c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x30);      //3C
 8001868:	2030      	movs	r0, #48	; 0x30
 800186a:	f7ff fa39 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xC7);       //VCM control2
 800186e:	20c7      	movs	r0, #199	; 0xc7
 8001870:	f7ff fa22 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0XB7);
 8001874:	20b7      	movs	r0, #183	; 0xb7
 8001876:	f7ff fa33 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x36);       // Memory Access Control
 800187a:	2036      	movs	r0, #54	; 0x36
 800187c:	f7ff fa1c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x48);
 8001880:	2048      	movs	r0, #72	; 0x48
 8001882:	f7ff fa2d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x3A);
 8001886:	203a      	movs	r0, #58	; 0x3a
 8001888:	f7ff fa16 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x55);
 800188c:	2055      	movs	r0, #85	; 0x55
 800188e:	f7ff fa27 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xB1);
 8001892:	20b1      	movs	r0, #177	; 0xb1
 8001894:	f7ff fa10 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001898:	2000      	movs	r0, #0
 800189a:	f7ff fa21 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1A);
 800189e:	201a      	movs	r0, #26
 80018a0:	f7ff fa1e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xB6);       // Display Function Control
 80018a4:	20b6      	movs	r0, #182	; 0xb6
 80018a6:	f7ff fa07 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x0A);
 80018aa:	200a      	movs	r0, #10
 80018ac:	f7ff fa18 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA2);
 80018b0:	20a2      	movs	r0, #162	; 0xa2
 80018b2:	f7ff fa15 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xF2);       // 3Gamma Function Disable
 80018b6:	20f2      	movs	r0, #242	; 0xf2
 80018b8:	f7ff f9fe 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 80018bc:	2000      	movs	r0, #0
 80018be:	f7ff fa0f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x26);       //Gamma curve selected
 80018c2:	2026      	movs	r0, #38	; 0x26
 80018c4:	f7ff f9f8 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x01);
 80018c8:	2001      	movs	r0, #1
 80018ca:	f7ff fa09 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xE0);       //Set Gamma
 80018ce:	20e0      	movs	r0, #224	; 0xe0
 80018d0:	f7ff f9f2 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x0F);
 80018d4:	200f      	movs	r0, #15
 80018d6:	f7ff fa03 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2A);
 80018da:	202a      	movs	r0, #42	; 0x2a
 80018dc:	f7ff fa00 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x28);
 80018e0:	2028      	movs	r0, #40	; 0x28
 80018e2:	f7ff f9fd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x08);
 80018e6:	2008      	movs	r0, #8
 80018e8:	f7ff f9fa 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0E);
 80018ec:	200e      	movs	r0, #14
 80018ee:	f7ff f9f7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x08);
 80018f2:	2008      	movs	r0, #8
 80018f4:	f7ff f9f4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x54);
 80018f8:	2054      	movs	r0, #84	; 0x54
 80018fa:	f7ff f9f1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0XA9);
 80018fe:	20a9      	movs	r0, #169	; 0xa9
 8001900:	f7ff f9ee 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x43);
 8001904:	2043      	movs	r0, #67	; 0x43
 8001906:	f7ff f9eb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0A);
 800190a:	200a      	movs	r0, #10
 800190c:	f7ff f9e8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0F);
 8001910:	200f      	movs	r0, #15
 8001912:	f7ff f9e5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001916:	2000      	movs	r0, #0
 8001918:	f7ff f9e2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800191c:	2000      	movs	r0, #0
 800191e:	f7ff f9df 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001922:	2000      	movs	r0, #0
 8001924:	f7ff f9dc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001928:	2000      	movs	r0, #0
 800192a:	f7ff f9d9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0XE1);       //Set Gamma
 800192e:	20e1      	movs	r0, #225	; 0xe1
 8001930:	f7ff f9c2 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001934:	2000      	movs	r0, #0
 8001936:	f7ff f9d3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x15);
 800193a:	2015      	movs	r0, #21
 800193c:	f7ff f9d0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x17);
 8001940:	2017      	movs	r0, #23
 8001942:	f7ff f9cd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x07);
 8001946:	2007      	movs	r0, #7
 8001948:	f7ff f9ca 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x11);
 800194c:	2011      	movs	r0, #17
 800194e:	f7ff f9c7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x06);
 8001952:	2006      	movs	r0, #6
 8001954:	f7ff f9c4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2B);
 8001958:	202b      	movs	r0, #43	; 0x2b
 800195a:	f7ff f9c1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x56);
 800195e:	2056      	movs	r0, #86	; 0x56
 8001960:	f7ff f9be 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3C);
 8001964:	203c      	movs	r0, #60	; 0x3c
 8001966:	f7ff f9bb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x05);
 800196a:	2005      	movs	r0, #5
 800196c:	f7ff f9b8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x10);
 8001970:	2010      	movs	r0, #16
 8001972:	f7ff f9b5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0F);
 8001976:	200f      	movs	r0, #15
 8001978:	f7ff f9b2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3F);
 800197c:	203f      	movs	r0, #63	; 0x3f
 800197e:	f7ff f9af 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3F);
 8001982:	203f      	movs	r0, #63	; 0x3f
 8001984:	f7ff f9ac 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0F);
 8001988:	200f      	movs	r0, #15
 800198a:	f7ff f9a9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x2B);
 800198e:	202b      	movs	r0, #43	; 0x2b
 8001990:	f7ff f992 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001994:	2000      	movs	r0, #0
 8001996:	f7ff f9a3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800199a:	2000      	movs	r0, #0
 800199c:	f7ff f9a0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x01);
 80019a0:	2001      	movs	r0, #1
 80019a2:	f7ff f99d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3f);
 80019a6:	203f      	movs	r0, #63	; 0x3f
 80019a8:	f7ff f99a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x2A);
 80019ac:	202a      	movs	r0, #42	; 0x2a
 80019ae:	f7ff f983 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 80019b2:	2000      	movs	r0, #0
 80019b4:	f7ff f994 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80019b8:	2000      	movs	r0, #0
 80019ba:	f7ff f991 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80019be:	2000      	movs	r0, #0
 80019c0:	f7ff f98e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xef);
 80019c4:	20ef      	movs	r0, #239	; 0xef
 80019c6:	f7ff f98b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x11);       //Exit Sleep
 80019ca:	2011      	movs	r0, #17
 80019cc:	f7ff f974 	bl	8000cb8 <LCD_WR_REG>
        delay_ms(120);
 80019d0:	2078      	movs	r0, #120	; 0x78
 80019d2:	f002 fe1b 	bl	800460c <delay_ms>
        LCD_WR_REG(0x29);       //display on
 80019d6:	2029      	movs	r0, #41	; 0x29
 80019d8:	f7ff f96e 	bl	8000cb8 <LCD_WR_REG>
 80019dc:	f002 b8a8 	b.w	8003b30 <LCD_Init+0x25c0>
    }
    else if (lcddev.id == 0x7789)   //7789初始化
 80019e0:	4b6d      	ldr	r3, [pc, #436]	; (8001b98 <LCD_Init+0x628>)
 80019e2:	889b      	ldrh	r3, [r3, #4]
 80019e4:	f247 7289 	movw	r2, #30601	; 0x7789
 80019e8:	4293      	cmp	r3, r2
 80019ea:	f040 80d7 	bne.w	8001b9c <LCD_Init+0x62c>
    {
        LCD_WR_REG(0x11);
 80019ee:	2011      	movs	r0, #17
 80019f0:	f7ff f962 	bl	8000cb8 <LCD_WR_REG>

        delay_ms(120);
 80019f4:	2078      	movs	r0, #120	; 0x78
 80019f6:	f002 fe09 	bl	800460c <delay_ms>

        LCD_WR_REG(0x36);
 80019fa:	2036      	movs	r0, #54	; 0x36
 80019fc:	f7ff f95c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001a00:	2000      	movs	r0, #0
 8001a02:	f7ff f96d 	bl	8000ce0 <LCD_WR_DATA>


        LCD_WR_REG(0x3A);
 8001a06:	203a      	movs	r0, #58	; 0x3a
 8001a08:	f7ff f956 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0X05);
 8001a0c:	2005      	movs	r0, #5
 8001a0e:	f7ff f967 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB2);
 8001a12:	20b2      	movs	r0, #178	; 0xb2
 8001a14:	f7ff f950 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x0C);
 8001a18:	200c      	movs	r0, #12
 8001a1a:	f7ff f961 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0C);
 8001a1e:	200c      	movs	r0, #12
 8001a20:	f7ff f95e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001a24:	2000      	movs	r0, #0
 8001a26:	f7ff f95b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x33);
 8001a2a:	2033      	movs	r0, #51	; 0x33
 8001a2c:	f7ff f958 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x33);
 8001a30:	2033      	movs	r0, #51	; 0x33
 8001a32:	f7ff f955 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB7);
 8001a36:	20b7      	movs	r0, #183	; 0xb7
 8001a38:	f7ff f93e 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x35);
 8001a3c:	2035      	movs	r0, #53	; 0x35
 8001a3e:	f7ff f94f 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xBB);       //vcom
 8001a42:	20bb      	movs	r0, #187	; 0xbb
 8001a44:	f7ff f938 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x32);      //30
 8001a48:	2032      	movs	r0, #50	; 0x32
 8001a4a:	f7ff f949 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC0);
 8001a4e:	20c0      	movs	r0, #192	; 0xc0
 8001a50:	f7ff f932 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x0C);
 8001a54:	200c      	movs	r0, #12
 8001a56:	f7ff f943 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC2);
 8001a5a:	20c2      	movs	r0, #194	; 0xc2
 8001a5c:	f7ff f92c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x01);
 8001a60:	2001      	movs	r0, #1
 8001a62:	f7ff f93d 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC3);       //vrh
 8001a66:	20c3      	movs	r0, #195	; 0xc3
 8001a68:	f7ff f926 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x10);      //17 0D
 8001a6c:	2010      	movs	r0, #16
 8001a6e:	f7ff f937 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC4);       //vdv
 8001a72:	20c4      	movs	r0, #196	; 0xc4
 8001a74:	f7ff f920 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x20);      //20
 8001a78:	2020      	movs	r0, #32
 8001a7a:	f7ff f931 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC6);
 8001a7e:	20c6      	movs	r0, #198	; 0xc6
 8001a80:	f7ff f91a 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x0f);
 8001a84:	200f      	movs	r0, #15
 8001a86:	f7ff f92b 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xD0);
 8001a8a:	20d0      	movs	r0, #208	; 0xd0
 8001a8c:	f7ff f914 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xA4);
 8001a90:	20a4      	movs	r0, #164	; 0xa4
 8001a92:	f7ff f925 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA1);
 8001a96:	20a1      	movs	r0, #161	; 0xa1
 8001a98:	f7ff f922 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE0);       //Set Gamma
 8001a9c:	20e0      	movs	r0, #224	; 0xe0
 8001a9e:	f7ff f90b 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xd0);
 8001aa2:	20d0      	movs	r0, #208	; 0xd0
 8001aa4:	f7ff f91c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f7ff f919 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x02);
 8001aae:	2002      	movs	r0, #2
 8001ab0:	f7ff f916 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x07);
 8001ab4:	2007      	movs	r0, #7
 8001ab6:	f7ff f913 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0a);
 8001aba:	200a      	movs	r0, #10
 8001abc:	f7ff f910 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x28);
 8001ac0:	2028      	movs	r0, #40	; 0x28
 8001ac2:	f7ff f90d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x32);
 8001ac6:	2032      	movs	r0, #50	; 0x32
 8001ac8:	f7ff f90a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0X44);
 8001acc:	2044      	movs	r0, #68	; 0x44
 8001ace:	f7ff f907 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x42);
 8001ad2:	2042      	movs	r0, #66	; 0x42
 8001ad4:	f7ff f904 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x06);
 8001ad8:	2006      	movs	r0, #6
 8001ada:	f7ff f901 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0e);
 8001ade:	200e      	movs	r0, #14
 8001ae0:	f7ff f8fe 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x12);
 8001ae4:	2012      	movs	r0, #18
 8001ae6:	f7ff f8fb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x14);
 8001aea:	2014      	movs	r0, #20
 8001aec:	f7ff f8f8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x17);
 8001af0:	2017      	movs	r0, #23
 8001af2:	f7ff f8f5 	bl	8000ce0 <LCD_WR_DATA>


        LCD_WR_REG(0XE1);       //Set Gamma
 8001af6:	20e1      	movs	r0, #225	; 0xe1
 8001af8:	f7ff f8de 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xd0);
 8001afc:	20d0      	movs	r0, #208	; 0xd0
 8001afe:	f7ff f8ef 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001b02:	2000      	movs	r0, #0
 8001b04:	f7ff f8ec 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x02);
 8001b08:	2002      	movs	r0, #2
 8001b0a:	f7ff f8e9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x07);
 8001b0e:	2007      	movs	r0, #7
 8001b10:	f7ff f8e6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0a);
 8001b14:	200a      	movs	r0, #10
 8001b16:	f7ff f8e3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x28);
 8001b1a:	2028      	movs	r0, #40	; 0x28
 8001b1c:	f7ff f8e0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x31);
 8001b20:	2031      	movs	r0, #49	; 0x31
 8001b22:	f7ff f8dd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x54);
 8001b26:	2054      	movs	r0, #84	; 0x54
 8001b28:	f7ff f8da 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x47);
 8001b2c:	2047      	movs	r0, #71	; 0x47
 8001b2e:	f7ff f8d7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0e);
 8001b32:	200e      	movs	r0, #14
 8001b34:	f7ff f8d4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1c);
 8001b38:	201c      	movs	r0, #28
 8001b3a:	f7ff f8d1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x17);
 8001b3e:	2017      	movs	r0, #23
 8001b40:	f7ff f8ce 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1b);
 8001b44:	201b      	movs	r0, #27
 8001b46:	f7ff f8cb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1e);
 8001b4a:	201e      	movs	r0, #30
 8001b4c:	f7ff f8c8 	bl	8000ce0 <LCD_WR_DATA>


        LCD_WR_REG(0x2A);
 8001b50:	202a      	movs	r0, #42	; 0x2a
 8001b52:	f7ff f8b1 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001b56:	2000      	movs	r0, #0
 8001b58:	f7ff f8c2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001b5c:	2000      	movs	r0, #0
 8001b5e:	f7ff f8bf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001b62:	2000      	movs	r0, #0
 8001b64:	f7ff f8bc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xef);
 8001b68:	20ef      	movs	r0, #239	; 0xef
 8001b6a:	f7ff f8b9 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0x2B);
 8001b6e:	202b      	movs	r0, #43	; 0x2b
 8001b70:	f7ff f8a2 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001b74:	2000      	movs	r0, #0
 8001b76:	f7ff f8b3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001b7a:	2000      	movs	r0, #0
 8001b7c:	f7ff f8b0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x01);
 8001b80:	2001      	movs	r0, #1
 8001b82:	f7ff f8ad 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3f);
 8001b86:	203f      	movs	r0, #63	; 0x3f
 8001b88:	f7ff f8aa 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0x29);       //display on
 8001b8c:	2029      	movs	r0, #41	; 0x29
 8001b8e:	f7ff f893 	bl	8000cb8 <LCD_WR_REG>
 8001b92:	f001 bfcd 	b.w	8003b30 <LCD_Init+0x25c0>
 8001b96:	bf00      	nop
 8001b98:	20000208 	.word	0x20000208
    }
    else if (lcddev.id == 0x5310)
 8001b9c:	4b03      	ldr	r3, [pc, #12]	; (8001bac <LCD_Init+0x63c>)
 8001b9e:	889b      	ldrh	r3, [r3, #4]
 8001ba0:	f245 3210 	movw	r2, #21264	; 0x5310
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	f040 877c 	bne.w	8002aa2 <LCD_Init+0x1532>
 8001baa:	e001      	b.n	8001bb0 <LCD_Init+0x640>
 8001bac:	20000208 	.word	0x20000208
    {
        LCD_WR_REG(0xED);
 8001bb0:	20ed      	movs	r0, #237	; 0xed
 8001bb2:	f7ff f881 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x01);
 8001bb6:	2001      	movs	r0, #1
 8001bb8:	f7ff f892 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xFE);
 8001bbc:	20fe      	movs	r0, #254	; 0xfe
 8001bbe:	f7ff f88f 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xEE);
 8001bc2:	20ee      	movs	r0, #238	; 0xee
 8001bc4:	f7ff f878 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xDE);
 8001bc8:	20de      	movs	r0, #222	; 0xde
 8001bca:	f7ff f889 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x21);
 8001bce:	2021      	movs	r0, #33	; 0x21
 8001bd0:	f7ff f886 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xF1);
 8001bd4:	20f1      	movs	r0, #241	; 0xf1
 8001bd6:	f7ff f86f 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x01);
 8001bda:	2001      	movs	r0, #1
 8001bdc:	f7ff f880 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xDF);
 8001be0:	20df      	movs	r0, #223	; 0xdf
 8001be2:	f7ff f869 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x10);
 8001be6:	2010      	movs	r0, #16
 8001be8:	f7ff f87a 	bl	8000ce0 <LCD_WR_DATA>

        //VCOMvoltage//
        LCD_WR_REG(0xC4);
 8001bec:	20c4      	movs	r0, #196	; 0xc4
 8001bee:	f7ff f863 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x8F);      //5f
 8001bf2:	208f      	movs	r0, #143	; 0x8f
 8001bf4:	f7ff f874 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC6);
 8001bf8:	20c6      	movs	r0, #198	; 0xc6
 8001bfa:	f7ff f85d 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001bfe:	2000      	movs	r0, #0
 8001c00:	f7ff f86e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xE2);
 8001c04:	20e2      	movs	r0, #226	; 0xe2
 8001c06:	f7ff f86b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xE2);
 8001c0a:	20e2      	movs	r0, #226	; 0xe2
 8001c0c:	f7ff f868 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xE2);
 8001c10:	20e2      	movs	r0, #226	; 0xe2
 8001c12:	f7ff f865 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xBF);
 8001c16:	20bf      	movs	r0, #191	; 0xbf
 8001c18:	f7ff f84e 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xAA);
 8001c1c:	20aa      	movs	r0, #170	; 0xaa
 8001c1e:	f7ff f85f 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB0);
 8001c22:	20b0      	movs	r0, #176	; 0xb0
 8001c24:	f7ff f848 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x0D);
 8001c28:	200d      	movs	r0, #13
 8001c2a:	f7ff f859 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c2e:	2000      	movs	r0, #0
 8001c30:	f7ff f856 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0D);
 8001c34:	200d      	movs	r0, #13
 8001c36:	f7ff f853 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	f7ff f850 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x11);
 8001c40:	2011      	movs	r0, #17
 8001c42:	f7ff f84d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c46:	2000      	movs	r0, #0
 8001c48:	f7ff f84a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x19);
 8001c4c:	2019      	movs	r0, #25
 8001c4e:	f7ff f847 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c52:	2000      	movs	r0, #0
 8001c54:	f7ff f844 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x21);
 8001c58:	2021      	movs	r0, #33	; 0x21
 8001c5a:	f7ff f841 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f7ff f83e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2D);
 8001c64:	202d      	movs	r0, #45	; 0x2d
 8001c66:	f7ff f83b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c6a:	2000      	movs	r0, #0
 8001c6c:	f7ff f838 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3D);
 8001c70:	203d      	movs	r0, #61	; 0x3d
 8001c72:	f7ff f835 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c76:	2000      	movs	r0, #0
 8001c78:	f7ff f832 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x5D);
 8001c7c:	205d      	movs	r0, #93	; 0x5d
 8001c7e:	f7ff f82f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c82:	2000      	movs	r0, #0
 8001c84:	f7ff f82c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x5D);
 8001c88:	205d      	movs	r0, #93	; 0x5d
 8001c8a:	f7ff f829 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001c8e:	2000      	movs	r0, #0
 8001c90:	f7ff f826 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB1);
 8001c94:	20b1      	movs	r0, #177	; 0xb1
 8001c96:	f7ff f80f 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x80);
 8001c9a:	2080      	movs	r0, #128	; 0x80
 8001c9c:	f7ff f820 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001ca0:	2000      	movs	r0, #0
 8001ca2:	f7ff f81d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x8B);
 8001ca6:	208b      	movs	r0, #139	; 0x8b
 8001ca8:	f7ff f81a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001cac:	2000      	movs	r0, #0
 8001cae:	f7ff f817 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x96);
 8001cb2:	2096      	movs	r0, #150	; 0x96
 8001cb4:	f7ff f814 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001cb8:	2000      	movs	r0, #0
 8001cba:	f7ff f811 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB2);
 8001cbe:	20b2      	movs	r0, #178	; 0xb2
 8001cc0:	f7fe fffa 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001cc4:	2000      	movs	r0, #0
 8001cc6:	f7ff f80b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001cca:	2000      	movs	r0, #0
 8001ccc:	f7ff f808 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x02);
 8001cd0:	2002      	movs	r0, #2
 8001cd2:	f7ff f805 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001cd6:	2000      	movs	r0, #0
 8001cd8:	f7ff f802 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x03);
 8001cdc:	2003      	movs	r0, #3
 8001cde:	f7fe ffff 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001ce2:	2000      	movs	r0, #0
 8001ce4:	f7fe fffc 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB3);
 8001ce8:	20b3      	movs	r0, #179	; 0xb3
 8001cea:	f7fe ffe5 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001cee:	2000      	movs	r0, #0
 8001cf0:	f7fe fff6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001cf4:	2000      	movs	r0, #0
 8001cf6:	f7fe fff3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	f7fe fff0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d00:	2000      	movs	r0, #0
 8001d02:	f7fe ffed 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d06:	2000      	movs	r0, #0
 8001d08:	f7fe ffea 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d0c:	2000      	movs	r0, #0
 8001d0e:	f7fe ffe7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d12:	2000      	movs	r0, #0
 8001d14:	f7fe ffe4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f7fe ffe1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d1e:	2000      	movs	r0, #0
 8001d20:	f7fe ffde 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d24:	2000      	movs	r0, #0
 8001d26:	f7fe ffdb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d2a:	2000      	movs	r0, #0
 8001d2c:	f7fe ffd8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d30:	2000      	movs	r0, #0
 8001d32:	f7fe ffd5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d36:	2000      	movs	r0, #0
 8001d38:	f7fe ffd2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	f7fe ffcf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d42:	2000      	movs	r0, #0
 8001d44:	f7fe ffcc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d48:	2000      	movs	r0, #0
 8001d4a:	f7fe ffc9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d4e:	2000      	movs	r0, #0
 8001d50:	f7fe ffc6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d54:	2000      	movs	r0, #0
 8001d56:	f7fe ffc3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d5a:	2000      	movs	r0, #0
 8001d5c:	f7fe ffc0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d60:	2000      	movs	r0, #0
 8001d62:	f7fe ffbd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d66:	2000      	movs	r0, #0
 8001d68:	f7fe ffba 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	f7fe ffb7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d72:	2000      	movs	r0, #0
 8001d74:	f7fe ffb4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d78:	2000      	movs	r0, #0
 8001d7a:	f7fe ffb1 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB4);
 8001d7e:	20b4      	movs	r0, #180	; 0xb4
 8001d80:	f7fe ff9a 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x8B);
 8001d84:	208b      	movs	r0, #139	; 0x8b
 8001d86:	f7fe ffab 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	f7fe ffa8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x96);
 8001d90:	2096      	movs	r0, #150	; 0x96
 8001d92:	f7fe ffa5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001d96:	2000      	movs	r0, #0
 8001d98:	f7fe ffa2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA1);
 8001d9c:	20a1      	movs	r0, #161	; 0xa1
 8001d9e:	f7fe ff9f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001da2:	2000      	movs	r0, #0
 8001da4:	f7fe ff9c 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB5);
 8001da8:	20b5      	movs	r0, #181	; 0xb5
 8001daa:	f7fe ff85 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x02);
 8001dae:	2002      	movs	r0, #2
 8001db0:	f7fe ff96 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001db4:	2000      	movs	r0, #0
 8001db6:	f7fe ff93 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x03);
 8001dba:	2003      	movs	r0, #3
 8001dbc:	f7fe ff90 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001dc0:	2000      	movs	r0, #0
 8001dc2:	f7fe ff8d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x04);
 8001dc6:	2004      	movs	r0, #4
 8001dc8:	f7fe ff8a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001dcc:	2000      	movs	r0, #0
 8001dce:	f7fe ff87 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB6);
 8001dd2:	20b6      	movs	r0, #182	; 0xb6
 8001dd4:	f7fe ff70 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001dd8:	2000      	movs	r0, #0
 8001dda:	f7fe ff81 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001dde:	2000      	movs	r0, #0
 8001de0:	f7fe ff7e 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB7);
 8001de4:	20b7      	movs	r0, #183	; 0xb7
 8001de6:	f7fe ff67 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001dea:	2000      	movs	r0, #0
 8001dec:	f7fe ff78 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001df0:	2000      	movs	r0, #0
 8001df2:	f7fe ff75 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3F);
 8001df6:	203f      	movs	r0, #63	; 0x3f
 8001df8:	f7fe ff72 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001dfc:	2000      	movs	r0, #0
 8001dfe:	f7fe ff6f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x5E);
 8001e02:	205e      	movs	r0, #94	; 0x5e
 8001e04:	f7fe ff6c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e08:	2000      	movs	r0, #0
 8001e0a:	f7fe ff69 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x64);
 8001e0e:	2064      	movs	r0, #100	; 0x64
 8001e10:	f7fe ff66 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e14:	2000      	movs	r0, #0
 8001e16:	f7fe ff63 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x8C);
 8001e1a:	208c      	movs	r0, #140	; 0x8c
 8001e1c:	f7fe ff60 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e20:	2000      	movs	r0, #0
 8001e22:	f7fe ff5d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xAC);
 8001e26:	20ac      	movs	r0, #172	; 0xac
 8001e28:	f7fe ff5a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e2c:	2000      	movs	r0, #0
 8001e2e:	f7fe ff57 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xDC);
 8001e32:	20dc      	movs	r0, #220	; 0xdc
 8001e34:	f7fe ff54 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e38:	2000      	movs	r0, #0
 8001e3a:	f7fe ff51 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x70);
 8001e3e:	2070      	movs	r0, #112	; 0x70
 8001e40:	f7fe ff4e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e44:	2000      	movs	r0, #0
 8001e46:	f7fe ff4b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x90);
 8001e4a:	2090      	movs	r0, #144	; 0x90
 8001e4c:	f7fe ff48 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e50:	2000      	movs	r0, #0
 8001e52:	f7fe ff45 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xEB);
 8001e56:	20eb      	movs	r0, #235	; 0xeb
 8001e58:	f7fe ff42 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e5c:	2000      	movs	r0, #0
 8001e5e:	f7fe ff3f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xDC);
 8001e62:	20dc      	movs	r0, #220	; 0xdc
 8001e64:	f7fe ff3c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e68:	2000      	movs	r0, #0
 8001e6a:	f7fe ff39 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB8);
 8001e6e:	20b8      	movs	r0, #184	; 0xb8
 8001e70:	f7fe ff22 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8001e74:	2000      	movs	r0, #0
 8001e76:	f7fe ff33 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e7a:	2000      	movs	r0, #0
 8001e7c:	f7fe ff30 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e80:	2000      	movs	r0, #0
 8001e82:	f7fe ff2d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e86:	2000      	movs	r0, #0
 8001e88:	f7fe ff2a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f7fe ff27 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e92:	2000      	movs	r0, #0
 8001e94:	f7fe ff24 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e98:	2000      	movs	r0, #0
 8001e9a:	f7fe ff21 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f7fe ff1e 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xBA);
 8001ea4:	20ba      	movs	r0, #186	; 0xba
 8001ea6:	f7fe ff07 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x24);
 8001eaa:	2024      	movs	r0, #36	; 0x24
 8001eac:	f7fe ff18 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001eb0:	2000      	movs	r0, #0
 8001eb2:	f7fe ff15 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001eb6:	2000      	movs	r0, #0
 8001eb8:	f7fe ff12 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001ebc:	2000      	movs	r0, #0
 8001ebe:	f7fe ff0f 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC1);
 8001ec2:	20c1      	movs	r0, #193	; 0xc1
 8001ec4:	f7fe fef8 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x20);
 8001ec8:	2020      	movs	r0, #32
 8001eca:	f7fe ff09 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001ece:	2000      	movs	r0, #0
 8001ed0:	f7fe ff06 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x54);
 8001ed4:	2054      	movs	r0, #84	; 0x54
 8001ed6:	f7fe ff03 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001eda:	2000      	movs	r0, #0
 8001edc:	f7fe ff00 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xFF);
 8001ee0:	20ff      	movs	r0, #255	; 0xff
 8001ee2:	f7fe fefd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001ee6:	2000      	movs	r0, #0
 8001ee8:	f7fe fefa 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC2);
 8001eec:	20c2      	movs	r0, #194	; 0xc2
 8001eee:	f7fe fee3 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x0A);
 8001ef2:	200a      	movs	r0, #10
 8001ef4:	f7fe fef4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001ef8:	2000      	movs	r0, #0
 8001efa:	f7fe fef1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x04);
 8001efe:	2004      	movs	r0, #4
 8001f00:	f7fe feee 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f04:	2000      	movs	r0, #0
 8001f06:	f7fe feeb 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC3);
 8001f0a:	20c3      	movs	r0, #195	; 0xc3
 8001f0c:	f7fe fed4 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x3C);
 8001f10:	203c      	movs	r0, #60	; 0x3c
 8001f12:	f7fe fee5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f16:	2000      	movs	r0, #0
 8001f18:	f7fe fee2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3A);
 8001f1c:	203a      	movs	r0, #58	; 0x3a
 8001f1e:	f7fe fedf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f22:	2000      	movs	r0, #0
 8001f24:	f7fe fedc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x39);
 8001f28:	2039      	movs	r0, #57	; 0x39
 8001f2a:	f7fe fed9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f2e:	2000      	movs	r0, #0
 8001f30:	f7fe fed6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x37);
 8001f34:	2037      	movs	r0, #55	; 0x37
 8001f36:	f7fe fed3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	f7fe fed0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3C);
 8001f40:	203c      	movs	r0, #60	; 0x3c
 8001f42:	f7fe fecd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f46:	2000      	movs	r0, #0
 8001f48:	f7fe feca 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x36);
 8001f4c:	2036      	movs	r0, #54	; 0x36
 8001f4e:	f7fe fec7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f52:	2000      	movs	r0, #0
 8001f54:	f7fe fec4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x32);
 8001f58:	2032      	movs	r0, #50	; 0x32
 8001f5a:	f7fe fec1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f7fe febe 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2F);
 8001f64:	202f      	movs	r0, #47	; 0x2f
 8001f66:	f7fe febb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	f7fe feb8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2C);
 8001f70:	202c      	movs	r0, #44	; 0x2c
 8001f72:	f7fe feb5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f76:	2000      	movs	r0, #0
 8001f78:	f7fe feb2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x29);
 8001f7c:	2029      	movs	r0, #41	; 0x29
 8001f7e:	f7fe feaf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f82:	2000      	movs	r0, #0
 8001f84:	f7fe feac 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x26);
 8001f88:	2026      	movs	r0, #38	; 0x26
 8001f8a:	f7fe fea9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f8e:	2000      	movs	r0, #0
 8001f90:	f7fe fea6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x24);
 8001f94:	2024      	movs	r0, #36	; 0x24
 8001f96:	f7fe fea3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001f9a:	2000      	movs	r0, #0
 8001f9c:	f7fe fea0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x24);
 8001fa0:	2024      	movs	r0, #36	; 0x24
 8001fa2:	f7fe fe9d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001fa6:	2000      	movs	r0, #0
 8001fa8:	f7fe fe9a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x23);
 8001fac:	2023      	movs	r0, #35	; 0x23
 8001fae:	f7fe fe97 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001fb2:	2000      	movs	r0, #0
 8001fb4:	f7fe fe94 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3C);
 8001fb8:	203c      	movs	r0, #60	; 0x3c
 8001fba:	f7fe fe91 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001fbe:	2000      	movs	r0, #0
 8001fc0:	f7fe fe8e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x36);
 8001fc4:	2036      	movs	r0, #54	; 0x36
 8001fc6:	f7fe fe8b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001fca:	2000      	movs	r0, #0
 8001fcc:	f7fe fe88 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x32);
 8001fd0:	2032      	movs	r0, #50	; 0x32
 8001fd2:	f7fe fe85 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001fd6:	2000      	movs	r0, #0
 8001fd8:	f7fe fe82 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2F);
 8001fdc:	202f      	movs	r0, #47	; 0x2f
 8001fde:	f7fe fe7f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001fe2:	2000      	movs	r0, #0
 8001fe4:	f7fe fe7c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2C);
 8001fe8:	202c      	movs	r0, #44	; 0x2c
 8001fea:	f7fe fe79 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001fee:	2000      	movs	r0, #0
 8001ff0:	f7fe fe76 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x29);
 8001ff4:	2029      	movs	r0, #41	; 0x29
 8001ff6:	f7fe fe73 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8001ffa:	2000      	movs	r0, #0
 8001ffc:	f7fe fe70 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x26);
 8002000:	2026      	movs	r0, #38	; 0x26
 8002002:	f7fe fe6d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002006:	2000      	movs	r0, #0
 8002008:	f7fe fe6a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x24);
 800200c:	2024      	movs	r0, #36	; 0x24
 800200e:	f7fe fe67 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002012:	2000      	movs	r0, #0
 8002014:	f7fe fe64 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x24);
 8002018:	2024      	movs	r0, #36	; 0x24
 800201a:	f7fe fe61 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800201e:	2000      	movs	r0, #0
 8002020:	f7fe fe5e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x23);
 8002024:	2023      	movs	r0, #35	; 0x23
 8002026:	f7fe fe5b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800202a:	2000      	movs	r0, #0
 800202c:	f7fe fe58 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC4);
 8002030:	20c4      	movs	r0, #196	; 0xc4
 8002032:	f7fe fe41 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x62);
 8002036:	2062      	movs	r0, #98	; 0x62
 8002038:	f7fe fe52 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800203c:	2000      	movs	r0, #0
 800203e:	f7fe fe4f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x05);
 8002042:	2005      	movs	r0, #5
 8002044:	f7fe fe4c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002048:	2000      	movs	r0, #0
 800204a:	f7fe fe49 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x84);
 800204e:	2084      	movs	r0, #132	; 0x84
 8002050:	f7fe fe46 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002054:	2000      	movs	r0, #0
 8002056:	f7fe fe43 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF0);
 800205a:	20f0      	movs	r0, #240	; 0xf0
 800205c:	f7fe fe40 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002060:	2000      	movs	r0, #0
 8002062:	f7fe fe3d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x18);
 8002066:	2018      	movs	r0, #24
 8002068:	f7fe fe3a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800206c:	2000      	movs	r0, #0
 800206e:	f7fe fe37 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA4);
 8002072:	20a4      	movs	r0, #164	; 0xa4
 8002074:	f7fe fe34 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002078:	2000      	movs	r0, #0
 800207a:	f7fe fe31 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x18);
 800207e:	2018      	movs	r0, #24
 8002080:	f7fe fe2e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002084:	2000      	movs	r0, #0
 8002086:	f7fe fe2b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x50);
 800208a:	2050      	movs	r0, #80	; 0x50
 800208c:	f7fe fe28 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002090:	2000      	movs	r0, #0
 8002092:	f7fe fe25 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0C);
 8002096:	200c      	movs	r0, #12
 8002098:	f7fe fe22 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800209c:	2000      	movs	r0, #0
 800209e:	f7fe fe1f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x17);
 80020a2:	2017      	movs	r0, #23
 80020a4:	f7fe fe1c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80020a8:	2000      	movs	r0, #0
 80020aa:	f7fe fe19 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x95);
 80020ae:	2095      	movs	r0, #149	; 0x95
 80020b0:	f7fe fe16 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80020b4:	2000      	movs	r0, #0
 80020b6:	f7fe fe13 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF3);
 80020ba:	20f3      	movs	r0, #243	; 0xf3
 80020bc:	f7fe fe10 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80020c0:	2000      	movs	r0, #0
 80020c2:	f7fe fe0d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xE6);
 80020c6:	20e6      	movs	r0, #230	; 0xe6
 80020c8:	f7fe fe0a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80020cc:	2000      	movs	r0, #0
 80020ce:	f7fe fe07 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC5);
 80020d2:	20c5      	movs	r0, #197	; 0xc5
 80020d4:	f7fe fdf0 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x32);
 80020d8:	2032      	movs	r0, #50	; 0x32
 80020da:	f7fe fe01 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80020de:	2000      	movs	r0, #0
 80020e0:	f7fe fdfe 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x44);
 80020e4:	2044      	movs	r0, #68	; 0x44
 80020e6:	f7fe fdfb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80020ea:	2000      	movs	r0, #0
 80020ec:	f7fe fdf8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x65);
 80020f0:	2065      	movs	r0, #101	; 0x65
 80020f2:	f7fe fdf5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80020f6:	2000      	movs	r0, #0
 80020f8:	f7fe fdf2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x76);
 80020fc:	2076      	movs	r0, #118	; 0x76
 80020fe:	f7fe fdef 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002102:	2000      	movs	r0, #0
 8002104:	f7fe fdec 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x88);
 8002108:	2088      	movs	r0, #136	; 0x88
 800210a:	f7fe fde9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800210e:	2000      	movs	r0, #0
 8002110:	f7fe fde6 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC6);
 8002114:	20c6      	movs	r0, #198	; 0xc6
 8002116:	f7fe fdcf 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x20);
 800211a:	2020      	movs	r0, #32
 800211c:	f7fe fde0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002120:	2000      	movs	r0, #0
 8002122:	f7fe fddd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x17);
 8002126:	2017      	movs	r0, #23
 8002128:	f7fe fdda 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800212c:	2000      	movs	r0, #0
 800212e:	f7fe fdd7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x01);
 8002132:	2001      	movs	r0, #1
 8002134:	f7fe fdd4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002138:	2000      	movs	r0, #0
 800213a:	f7fe fdd1 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC7);
 800213e:	20c7      	movs	r0, #199	; 0xc7
 8002140:	f7fe fdba 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8002144:	2000      	movs	r0, #0
 8002146:	f7fe fdcb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800214a:	2000      	movs	r0, #0
 800214c:	f7fe fdc8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002150:	2000      	movs	r0, #0
 8002152:	f7fe fdc5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002156:	2000      	movs	r0, #0
 8002158:	f7fe fdc2 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC8);
 800215c:	20c8      	movs	r0, #200	; 0xc8
 800215e:	f7fe fdab 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8002162:	2000      	movs	r0, #0
 8002164:	f7fe fdbc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002168:	2000      	movs	r0, #0
 800216a:	f7fe fdb9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800216e:	2000      	movs	r0, #0
 8002170:	f7fe fdb6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002174:	2000      	movs	r0, #0
 8002176:	f7fe fdb3 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xC9);
 800217a:	20c9      	movs	r0, #201	; 0xc9
 800217c:	f7fe fd9c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8002180:	2000      	movs	r0, #0
 8002182:	f7fe fdad 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002186:	2000      	movs	r0, #0
 8002188:	f7fe fdaa 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800218c:	2000      	movs	r0, #0
 800218e:	f7fe fda7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002192:	2000      	movs	r0, #0
 8002194:	f7fe fda4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002198:	2000      	movs	r0, #0
 800219a:	f7fe fda1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800219e:	2000      	movs	r0, #0
 80021a0:	f7fe fd9e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021a4:	2000      	movs	r0, #0
 80021a6:	f7fe fd9b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021aa:	2000      	movs	r0, #0
 80021ac:	f7fe fd98 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021b0:	2000      	movs	r0, #0
 80021b2:	f7fe fd95 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021b6:	2000      	movs	r0, #0
 80021b8:	f7fe fd92 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021bc:	2000      	movs	r0, #0
 80021be:	f7fe fd8f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021c2:	2000      	movs	r0, #0
 80021c4:	f7fe fd8c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021c8:	2000      	movs	r0, #0
 80021ca:	f7fe fd89 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021ce:	2000      	movs	r0, #0
 80021d0:	f7fe fd86 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021d4:	2000      	movs	r0, #0
 80021d6:	f7fe fd83 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021da:	2000      	movs	r0, #0
 80021dc:	f7fe fd80 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE0);
 80021e0:	20e0      	movs	r0, #224	; 0xe0
 80021e2:	f7fe fd69 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x16);
 80021e6:	2016      	movs	r0, #22
 80021e8:	f7fe fd7a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021ec:	2000      	movs	r0, #0
 80021ee:	f7fe fd77 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1C);
 80021f2:	201c      	movs	r0, #28
 80021f4:	f7fe fd74 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80021f8:	2000      	movs	r0, #0
 80021fa:	f7fe fd71 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x21);
 80021fe:	2021      	movs	r0, #33	; 0x21
 8002200:	f7fe fd6e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002204:	2000      	movs	r0, #0
 8002206:	f7fe fd6b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x36);
 800220a:	2036      	movs	r0, #54	; 0x36
 800220c:	f7fe fd68 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002210:	2000      	movs	r0, #0
 8002212:	f7fe fd65 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x46);
 8002216:	2046      	movs	r0, #70	; 0x46
 8002218:	f7fe fd62 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800221c:	2000      	movs	r0, #0
 800221e:	f7fe fd5f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x52);
 8002222:	2052      	movs	r0, #82	; 0x52
 8002224:	f7fe fd5c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002228:	2000      	movs	r0, #0
 800222a:	f7fe fd59 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x64);
 800222e:	2064      	movs	r0, #100	; 0x64
 8002230:	f7fe fd56 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002234:	2000      	movs	r0, #0
 8002236:	f7fe fd53 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x7A);
 800223a:	207a      	movs	r0, #122	; 0x7a
 800223c:	f7fe fd50 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002240:	2000      	movs	r0, #0
 8002242:	f7fe fd4d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x8B);
 8002246:	208b      	movs	r0, #139	; 0x8b
 8002248:	f7fe fd4a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800224c:	2000      	movs	r0, #0
 800224e:	f7fe fd47 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 8002252:	2099      	movs	r0, #153	; 0x99
 8002254:	f7fe fd44 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002258:	2000      	movs	r0, #0
 800225a:	f7fe fd41 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA8);
 800225e:	20a8      	movs	r0, #168	; 0xa8
 8002260:	f7fe fd3e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002264:	2000      	movs	r0, #0
 8002266:	f7fe fd3b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xB9);
 800226a:	20b9      	movs	r0, #185	; 0xb9
 800226c:	f7fe fd38 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002270:	2000      	movs	r0, #0
 8002272:	f7fe fd35 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC4);
 8002276:	20c4      	movs	r0, #196	; 0xc4
 8002278:	f7fe fd32 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800227c:	2000      	movs	r0, #0
 800227e:	f7fe fd2f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xCA);
 8002282:	20ca      	movs	r0, #202	; 0xca
 8002284:	f7fe fd2c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002288:	2000      	movs	r0, #0
 800228a:	f7fe fd29 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD2);
 800228e:	20d2      	movs	r0, #210	; 0xd2
 8002290:	f7fe fd26 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002294:	2000      	movs	r0, #0
 8002296:	f7fe fd23 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD9);
 800229a:	20d9      	movs	r0, #217	; 0xd9
 800229c:	f7fe fd20 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022a0:	2000      	movs	r0, #0
 80022a2:	f7fe fd1d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xE0);
 80022a6:	20e0      	movs	r0, #224	; 0xe0
 80022a8:	f7fe fd1a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022ac:	2000      	movs	r0, #0
 80022ae:	f7fe fd17 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF3);
 80022b2:	20f3      	movs	r0, #243	; 0xf3
 80022b4:	f7fe fd14 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022b8:	2000      	movs	r0, #0
 80022ba:	f7fe fd11 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE1);
 80022be:	20e1      	movs	r0, #225	; 0xe1
 80022c0:	f7fe fcfa 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x16);
 80022c4:	2016      	movs	r0, #22
 80022c6:	f7fe fd0b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022ca:	2000      	movs	r0, #0
 80022cc:	f7fe fd08 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1C);
 80022d0:	201c      	movs	r0, #28
 80022d2:	f7fe fd05 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022d6:	2000      	movs	r0, #0
 80022d8:	f7fe fd02 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x22);
 80022dc:	2022      	movs	r0, #34	; 0x22
 80022de:	f7fe fcff 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022e2:	2000      	movs	r0, #0
 80022e4:	f7fe fcfc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x36);
 80022e8:	2036      	movs	r0, #54	; 0x36
 80022ea:	f7fe fcf9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022ee:	2000      	movs	r0, #0
 80022f0:	f7fe fcf6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x45);
 80022f4:	2045      	movs	r0, #69	; 0x45
 80022f6:	f7fe fcf3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80022fa:	2000      	movs	r0, #0
 80022fc:	f7fe fcf0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x52);
 8002300:	2052      	movs	r0, #82	; 0x52
 8002302:	f7fe fced 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002306:	2000      	movs	r0, #0
 8002308:	f7fe fcea 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x64);
 800230c:	2064      	movs	r0, #100	; 0x64
 800230e:	f7fe fce7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002312:	2000      	movs	r0, #0
 8002314:	f7fe fce4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x7A);
 8002318:	207a      	movs	r0, #122	; 0x7a
 800231a:	f7fe fce1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800231e:	2000      	movs	r0, #0
 8002320:	f7fe fcde 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x8B);
 8002324:	208b      	movs	r0, #139	; 0x8b
 8002326:	f7fe fcdb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800232a:	2000      	movs	r0, #0
 800232c:	f7fe fcd8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 8002330:	2099      	movs	r0, #153	; 0x99
 8002332:	f7fe fcd5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002336:	2000      	movs	r0, #0
 8002338:	f7fe fcd2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA8);
 800233c:	20a8      	movs	r0, #168	; 0xa8
 800233e:	f7fe fccf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002342:	2000      	movs	r0, #0
 8002344:	f7fe fccc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xB9);
 8002348:	20b9      	movs	r0, #185	; 0xb9
 800234a:	f7fe fcc9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800234e:	2000      	movs	r0, #0
 8002350:	f7fe fcc6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC4);
 8002354:	20c4      	movs	r0, #196	; 0xc4
 8002356:	f7fe fcc3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800235a:	2000      	movs	r0, #0
 800235c:	f7fe fcc0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xCA);
 8002360:	20ca      	movs	r0, #202	; 0xca
 8002362:	f7fe fcbd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002366:	2000      	movs	r0, #0
 8002368:	f7fe fcba 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD2);
 800236c:	20d2      	movs	r0, #210	; 0xd2
 800236e:	f7fe fcb7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002372:	2000      	movs	r0, #0
 8002374:	f7fe fcb4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD8);
 8002378:	20d8      	movs	r0, #216	; 0xd8
 800237a:	f7fe fcb1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800237e:	2000      	movs	r0, #0
 8002380:	f7fe fcae 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xE0);
 8002384:	20e0      	movs	r0, #224	; 0xe0
 8002386:	f7fe fcab 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800238a:	2000      	movs	r0, #0
 800238c:	f7fe fca8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF3);
 8002390:	20f3      	movs	r0, #243	; 0xf3
 8002392:	f7fe fca5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002396:	2000      	movs	r0, #0
 8002398:	f7fe fca2 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE2);
 800239c:	20e2      	movs	r0, #226	; 0xe2
 800239e:	f7fe fc8b 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x05);
 80023a2:	2005      	movs	r0, #5
 80023a4:	f7fe fc9c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023a8:	2000      	movs	r0, #0
 80023aa:	f7fe fc99 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x0B);
 80023ae:	200b      	movs	r0, #11
 80023b0:	f7fe fc96 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023b4:	2000      	movs	r0, #0
 80023b6:	f7fe fc93 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1B);
 80023ba:	201b      	movs	r0, #27
 80023bc:	f7fe fc90 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023c0:	2000      	movs	r0, #0
 80023c2:	f7fe fc8d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x34);
 80023c6:	2034      	movs	r0, #52	; 0x34
 80023c8:	f7fe fc8a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023cc:	2000      	movs	r0, #0
 80023ce:	f7fe fc87 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x44);
 80023d2:	2044      	movs	r0, #68	; 0x44
 80023d4:	f7fe fc84 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023d8:	2000      	movs	r0, #0
 80023da:	f7fe fc81 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x4F);
 80023de:	204f      	movs	r0, #79	; 0x4f
 80023e0:	f7fe fc7e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023e4:	2000      	movs	r0, #0
 80023e6:	f7fe fc7b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x61);
 80023ea:	2061      	movs	r0, #97	; 0x61
 80023ec:	f7fe fc78 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023f0:	2000      	movs	r0, #0
 80023f2:	f7fe fc75 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x79);
 80023f6:	2079      	movs	r0, #121	; 0x79
 80023f8:	f7fe fc72 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80023fc:	2000      	movs	r0, #0
 80023fe:	f7fe fc6f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x88);
 8002402:	2088      	movs	r0, #136	; 0x88
 8002404:	f7fe fc6c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002408:	2000      	movs	r0, #0
 800240a:	f7fe fc69 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x97);
 800240e:	2097      	movs	r0, #151	; 0x97
 8002410:	f7fe fc66 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002414:	2000      	movs	r0, #0
 8002416:	f7fe fc63 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA6);
 800241a:	20a6      	movs	r0, #166	; 0xa6
 800241c:	f7fe fc60 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002420:	2000      	movs	r0, #0
 8002422:	f7fe fc5d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xB7);
 8002426:	20b7      	movs	r0, #183	; 0xb7
 8002428:	f7fe fc5a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800242c:	2000      	movs	r0, #0
 800242e:	f7fe fc57 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC2);
 8002432:	20c2      	movs	r0, #194	; 0xc2
 8002434:	f7fe fc54 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002438:	2000      	movs	r0, #0
 800243a:	f7fe fc51 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC7);
 800243e:	20c7      	movs	r0, #199	; 0xc7
 8002440:	f7fe fc4e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002444:	2000      	movs	r0, #0
 8002446:	f7fe fc4b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD1);
 800244a:	20d1      	movs	r0, #209	; 0xd1
 800244c:	f7fe fc48 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002450:	2000      	movs	r0, #0
 8002452:	f7fe fc45 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD6);
 8002456:	20d6      	movs	r0, #214	; 0xd6
 8002458:	f7fe fc42 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800245c:	2000      	movs	r0, #0
 800245e:	f7fe fc3f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xDD);
 8002462:	20dd      	movs	r0, #221	; 0xdd
 8002464:	f7fe fc3c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002468:	2000      	movs	r0, #0
 800246a:	f7fe fc39 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF3);
 800246e:	20f3      	movs	r0, #243	; 0xf3
 8002470:	f7fe fc36 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002474:	2000      	movs	r0, #0
 8002476:	f7fe fc33 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xE3);
 800247a:	20e3      	movs	r0, #227	; 0xe3
 800247c:	f7fe fc1c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x05);
 8002480:	2005      	movs	r0, #5
 8002482:	f7fe fc2d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002486:	2000      	movs	r0, #0
 8002488:	f7fe fc2a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA);
 800248c:	200a      	movs	r0, #10
 800248e:	f7fe fc27 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002492:	2000      	movs	r0, #0
 8002494:	f7fe fc24 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x1C);
 8002498:	201c      	movs	r0, #28
 800249a:	f7fe fc21 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800249e:	2000      	movs	r0, #0
 80024a0:	f7fe fc1e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x33);
 80024a4:	2033      	movs	r0, #51	; 0x33
 80024a6:	f7fe fc1b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024aa:	2000      	movs	r0, #0
 80024ac:	f7fe fc18 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x44);
 80024b0:	2044      	movs	r0, #68	; 0x44
 80024b2:	f7fe fc15 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024b6:	2000      	movs	r0, #0
 80024b8:	f7fe fc12 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x50);
 80024bc:	2050      	movs	r0, #80	; 0x50
 80024be:	f7fe fc0f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024c2:	2000      	movs	r0, #0
 80024c4:	f7fe fc0c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x62);
 80024c8:	2062      	movs	r0, #98	; 0x62
 80024ca:	f7fe fc09 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024ce:	2000      	movs	r0, #0
 80024d0:	f7fe fc06 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x78);
 80024d4:	2078      	movs	r0, #120	; 0x78
 80024d6:	f7fe fc03 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024da:	2000      	movs	r0, #0
 80024dc:	f7fe fc00 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x88);
 80024e0:	2088      	movs	r0, #136	; 0x88
 80024e2:	f7fe fbfd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024e6:	2000      	movs	r0, #0
 80024e8:	f7fe fbfa 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x97);
 80024ec:	2097      	movs	r0, #151	; 0x97
 80024ee:	f7fe fbf7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024f2:	2000      	movs	r0, #0
 80024f4:	f7fe fbf4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA6);
 80024f8:	20a6      	movs	r0, #166	; 0xa6
 80024fa:	f7fe fbf1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80024fe:	2000      	movs	r0, #0
 8002500:	f7fe fbee 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xB7);
 8002504:	20b7      	movs	r0, #183	; 0xb7
 8002506:	f7fe fbeb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800250a:	2000      	movs	r0, #0
 800250c:	f7fe fbe8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC2);
 8002510:	20c2      	movs	r0, #194	; 0xc2
 8002512:	f7fe fbe5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002516:	2000      	movs	r0, #0
 8002518:	f7fe fbe2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC7);
 800251c:	20c7      	movs	r0, #199	; 0xc7
 800251e:	f7fe fbdf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002522:	2000      	movs	r0, #0
 8002524:	f7fe fbdc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD1);
 8002528:	20d1      	movs	r0, #209	; 0xd1
 800252a:	f7fe fbd9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800252e:	2000      	movs	r0, #0
 8002530:	f7fe fbd6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD5);
 8002534:	20d5      	movs	r0, #213	; 0xd5
 8002536:	f7fe fbd3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800253a:	2000      	movs	r0, #0
 800253c:	f7fe fbd0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xDD);
 8002540:	20dd      	movs	r0, #221	; 0xdd
 8002542:	f7fe fbcd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002546:	2000      	movs	r0, #0
 8002548:	f7fe fbca 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF3);
 800254c:	20f3      	movs	r0, #243	; 0xf3
 800254e:	f7fe fbc7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002552:	2000      	movs	r0, #0
 8002554:	f7fe fbc4 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE4);
 8002558:	20e4      	movs	r0, #228	; 0xe4
 800255a:	f7fe fbad 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x01);
 800255e:	2001      	movs	r0, #1
 8002560:	f7fe fbbe 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002564:	2000      	movs	r0, #0
 8002566:	f7fe fbbb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x01);
 800256a:	2001      	movs	r0, #1
 800256c:	f7fe fbb8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002570:	2000      	movs	r0, #0
 8002572:	f7fe fbb5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x02);
 8002576:	2002      	movs	r0, #2
 8002578:	f7fe fbb2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800257c:	2000      	movs	r0, #0
 800257e:	f7fe fbaf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x2A);
 8002582:	202a      	movs	r0, #42	; 0x2a
 8002584:	f7fe fbac 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002588:	2000      	movs	r0, #0
 800258a:	f7fe fba9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3C);
 800258e:	203c      	movs	r0, #60	; 0x3c
 8002590:	f7fe fba6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002594:	2000      	movs	r0, #0
 8002596:	f7fe fba3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x4B);
 800259a:	204b      	movs	r0, #75	; 0x4b
 800259c:	f7fe fba0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025a0:	2000      	movs	r0, #0
 80025a2:	f7fe fb9d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x5D);
 80025a6:	205d      	movs	r0, #93	; 0x5d
 80025a8:	f7fe fb9a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025ac:	2000      	movs	r0, #0
 80025ae:	f7fe fb97 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x74);
 80025b2:	2074      	movs	r0, #116	; 0x74
 80025b4:	f7fe fb94 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025b8:	2000      	movs	r0, #0
 80025ba:	f7fe fb91 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x84);
 80025be:	2084      	movs	r0, #132	; 0x84
 80025c0:	f7fe fb8e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025c4:	2000      	movs	r0, #0
 80025c6:	f7fe fb8b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x93);
 80025ca:	2093      	movs	r0, #147	; 0x93
 80025cc:	f7fe fb88 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025d0:	2000      	movs	r0, #0
 80025d2:	f7fe fb85 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA2);
 80025d6:	20a2      	movs	r0, #162	; 0xa2
 80025d8:	f7fe fb82 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025dc:	2000      	movs	r0, #0
 80025de:	f7fe fb7f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xB3);
 80025e2:	20b3      	movs	r0, #179	; 0xb3
 80025e4:	f7fe fb7c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025e8:	2000      	movs	r0, #0
 80025ea:	f7fe fb79 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xBE);
 80025ee:	20be      	movs	r0, #190	; 0xbe
 80025f0:	f7fe fb76 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80025f4:	2000      	movs	r0, #0
 80025f6:	f7fe fb73 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC4);
 80025fa:	20c4      	movs	r0, #196	; 0xc4
 80025fc:	f7fe fb70 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002600:	2000      	movs	r0, #0
 8002602:	f7fe fb6d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xCD);
 8002606:	20cd      	movs	r0, #205	; 0xcd
 8002608:	f7fe fb6a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800260c:	2000      	movs	r0, #0
 800260e:	f7fe fb67 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD3);
 8002612:	20d3      	movs	r0, #211	; 0xd3
 8002614:	f7fe fb64 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002618:	2000      	movs	r0, #0
 800261a:	f7fe fb61 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xDD);
 800261e:	20dd      	movs	r0, #221	; 0xdd
 8002620:	f7fe fb5e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002624:	2000      	movs	r0, #0
 8002626:	f7fe fb5b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF3);
 800262a:	20f3      	movs	r0, #243	; 0xf3
 800262c:	f7fe fb58 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002630:	2000      	movs	r0, #0
 8002632:	f7fe fb55 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xE5);
 8002636:	20e5      	movs	r0, #229	; 0xe5
 8002638:	f7fe fb3e 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 800263c:	2000      	movs	r0, #0
 800263e:	f7fe fb4f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002642:	2000      	movs	r0, #0
 8002644:	f7fe fb4c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002648:	2000      	movs	r0, #0
 800264a:	f7fe fb49 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800264e:	2000      	movs	r0, #0
 8002650:	f7fe fb46 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x02);
 8002654:	2002      	movs	r0, #2
 8002656:	f7fe fb43 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800265a:	2000      	movs	r0, #0
 800265c:	f7fe fb40 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x29);
 8002660:	2029      	movs	r0, #41	; 0x29
 8002662:	f7fe fb3d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002666:	2000      	movs	r0, #0
 8002668:	f7fe fb3a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x3C);
 800266c:	203c      	movs	r0, #60	; 0x3c
 800266e:	f7fe fb37 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002672:	2000      	movs	r0, #0
 8002674:	f7fe fb34 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x4B);
 8002678:	204b      	movs	r0, #75	; 0x4b
 800267a:	f7fe fb31 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800267e:	2000      	movs	r0, #0
 8002680:	f7fe fb2e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x5D);
 8002684:	205d      	movs	r0, #93	; 0x5d
 8002686:	f7fe fb2b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800268a:	2000      	movs	r0, #0
 800268c:	f7fe fb28 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x74);
 8002690:	2074      	movs	r0, #116	; 0x74
 8002692:	f7fe fb25 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002696:	2000      	movs	r0, #0
 8002698:	f7fe fb22 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x84);
 800269c:	2084      	movs	r0, #132	; 0x84
 800269e:	f7fe fb1f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026a2:	2000      	movs	r0, #0
 80026a4:	f7fe fb1c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x93);
 80026a8:	2093      	movs	r0, #147	; 0x93
 80026aa:	f7fe fb19 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026ae:	2000      	movs	r0, #0
 80026b0:	f7fe fb16 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xA2);
 80026b4:	20a2      	movs	r0, #162	; 0xa2
 80026b6:	f7fe fb13 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026ba:	2000      	movs	r0, #0
 80026bc:	f7fe fb10 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xB3);
 80026c0:	20b3      	movs	r0, #179	; 0xb3
 80026c2:	f7fe fb0d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026c6:	2000      	movs	r0, #0
 80026c8:	f7fe fb0a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xBE);
 80026cc:	20be      	movs	r0, #190	; 0xbe
 80026ce:	f7fe fb07 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026d2:	2000      	movs	r0, #0
 80026d4:	f7fe fb04 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xC4);
 80026d8:	20c4      	movs	r0, #196	; 0xc4
 80026da:	f7fe fb01 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026de:	2000      	movs	r0, #0
 80026e0:	f7fe fafe 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xCD);
 80026e4:	20cd      	movs	r0, #205	; 0xcd
 80026e6:	f7fe fafb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026ea:	2000      	movs	r0, #0
 80026ec:	f7fe faf8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xD3);
 80026f0:	20d3      	movs	r0, #211	; 0xd3
 80026f2:	f7fe faf5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80026f6:	2000      	movs	r0, #0
 80026f8:	f7fe faf2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xDC);
 80026fc:	20dc      	movs	r0, #220	; 0xdc
 80026fe:	f7fe faef 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002702:	2000      	movs	r0, #0
 8002704:	f7fe faec 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xF3);
 8002708:	20f3      	movs	r0, #243	; 0xf3
 800270a:	f7fe fae9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800270e:	2000      	movs	r0, #0
 8002710:	f7fe fae6 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE6);
 8002714:	20e6      	movs	r0, #230	; 0xe6
 8002716:	f7fe facf 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x11);
 800271a:	2011      	movs	r0, #17
 800271c:	f7fe fae0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002720:	2000      	movs	r0, #0
 8002722:	f7fe fadd 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x34);
 8002726:	2034      	movs	r0, #52	; 0x34
 8002728:	f7fe fada 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800272c:	2000      	movs	r0, #0
 800272e:	f7fe fad7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x56);
 8002732:	2056      	movs	r0, #86	; 0x56
 8002734:	f7fe fad4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002738:	2000      	movs	r0, #0
 800273a:	f7fe fad1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x76);
 800273e:	2076      	movs	r0, #118	; 0x76
 8002740:	f7fe face 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002744:	2000      	movs	r0, #0
 8002746:	f7fe facb 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x77);
 800274a:	2077      	movs	r0, #119	; 0x77
 800274c:	f7fe fac8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002750:	2000      	movs	r0, #0
 8002752:	f7fe fac5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x66);
 8002756:	2066      	movs	r0, #102	; 0x66
 8002758:	f7fe fac2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800275c:	2000      	movs	r0, #0
 800275e:	f7fe fabf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x88);
 8002762:	2088      	movs	r0, #136	; 0x88
 8002764:	f7fe fabc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002768:	2000      	movs	r0, #0
 800276a:	f7fe fab9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 800276e:	2099      	movs	r0, #153	; 0x99
 8002770:	f7fe fab6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002774:	2000      	movs	r0, #0
 8002776:	f7fe fab3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xBB);
 800277a:	20bb      	movs	r0, #187	; 0xbb
 800277c:	f7fe fab0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002780:	2000      	movs	r0, #0
 8002782:	f7fe faad 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 8002786:	2099      	movs	r0, #153	; 0x99
 8002788:	f7fe faaa 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800278c:	2000      	movs	r0, #0
 800278e:	f7fe faa7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x66);
 8002792:	2066      	movs	r0, #102	; 0x66
 8002794:	f7fe faa4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002798:	2000      	movs	r0, #0
 800279a:	f7fe faa1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x55);
 800279e:	2055      	movs	r0, #85	; 0x55
 80027a0:	f7fe fa9e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027a4:	2000      	movs	r0, #0
 80027a6:	f7fe fa9b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x55);
 80027aa:	2055      	movs	r0, #85	; 0x55
 80027ac:	f7fe fa98 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027b0:	2000      	movs	r0, #0
 80027b2:	f7fe fa95 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x45);
 80027b6:	2045      	movs	r0, #69	; 0x45
 80027b8:	f7fe fa92 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027bc:	2000      	movs	r0, #0
 80027be:	f7fe fa8f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x43);
 80027c2:	2043      	movs	r0, #67	; 0x43
 80027c4:	f7fe fa8c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027c8:	2000      	movs	r0, #0
 80027ca:	f7fe fa89 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x44);
 80027ce:	2044      	movs	r0, #68	; 0x44
 80027d0:	f7fe fa86 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027d4:	2000      	movs	r0, #0
 80027d6:	f7fe fa83 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE7);
 80027da:	20e7      	movs	r0, #231	; 0xe7
 80027dc:	f7fe fa6c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x32);
 80027e0:	2032      	movs	r0, #50	; 0x32
 80027e2:	f7fe fa7d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027e6:	2000      	movs	r0, #0
 80027e8:	f7fe fa7a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x55);
 80027ec:	2055      	movs	r0, #85	; 0x55
 80027ee:	f7fe fa77 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027f2:	2000      	movs	r0, #0
 80027f4:	f7fe fa74 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x76);
 80027f8:	2076      	movs	r0, #118	; 0x76
 80027fa:	f7fe fa71 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80027fe:	2000      	movs	r0, #0
 8002800:	f7fe fa6e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x66);
 8002804:	2066      	movs	r0, #102	; 0x66
 8002806:	f7fe fa6b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800280a:	2000      	movs	r0, #0
 800280c:	f7fe fa68 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x67);
 8002810:	2067      	movs	r0, #103	; 0x67
 8002812:	f7fe fa65 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002816:	2000      	movs	r0, #0
 8002818:	f7fe fa62 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x67);
 800281c:	2067      	movs	r0, #103	; 0x67
 800281e:	f7fe fa5f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002822:	2000      	movs	r0, #0
 8002824:	f7fe fa5c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x87);
 8002828:	2087      	movs	r0, #135	; 0x87
 800282a:	f7fe fa59 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800282e:	2000      	movs	r0, #0
 8002830:	f7fe fa56 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 8002834:	2099      	movs	r0, #153	; 0x99
 8002836:	f7fe fa53 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800283a:	2000      	movs	r0, #0
 800283c:	f7fe fa50 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xBB);
 8002840:	20bb      	movs	r0, #187	; 0xbb
 8002842:	f7fe fa4d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002846:	2000      	movs	r0, #0
 8002848:	f7fe fa4a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 800284c:	2099      	movs	r0, #153	; 0x99
 800284e:	f7fe fa47 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002852:	2000      	movs	r0, #0
 8002854:	f7fe fa44 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x77);
 8002858:	2077      	movs	r0, #119	; 0x77
 800285a:	f7fe fa41 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800285e:	2000      	movs	r0, #0
 8002860:	f7fe fa3e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x44);
 8002864:	2044      	movs	r0, #68	; 0x44
 8002866:	f7fe fa3b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800286a:	2000      	movs	r0, #0
 800286c:	f7fe fa38 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x56);
 8002870:	2056      	movs	r0, #86	; 0x56
 8002872:	f7fe fa35 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002876:	2000      	movs	r0, #0
 8002878:	f7fe fa32 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x23);
 800287c:	2023      	movs	r0, #35	; 0x23
 800287e:	f7fe fa2f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002882:	2000      	movs	r0, #0
 8002884:	f7fe fa2c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x33);
 8002888:	2033      	movs	r0, #51	; 0x33
 800288a:	f7fe fa29 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800288e:	2000      	movs	r0, #0
 8002890:	f7fe fa26 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x45);
 8002894:	2045      	movs	r0, #69	; 0x45
 8002896:	f7fe fa23 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800289a:	2000      	movs	r0, #0
 800289c:	f7fe fa20 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE8);
 80028a0:	20e8      	movs	r0, #232	; 0xe8
 80028a2:	f7fe fa09 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 80028a6:	2000      	movs	r0, #0
 80028a8:	f7fe fa1a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80028ac:	2000      	movs	r0, #0
 80028ae:	f7fe fa17 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 80028b2:	2099      	movs	r0, #153	; 0x99
 80028b4:	f7fe fa14 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80028b8:	2000      	movs	r0, #0
 80028ba:	f7fe fa11 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x87);
 80028be:	2087      	movs	r0, #135	; 0x87
 80028c0:	f7fe fa0e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80028c4:	2000      	movs	r0, #0
 80028c6:	f7fe fa0b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x88);
 80028ca:	2088      	movs	r0, #136	; 0x88
 80028cc:	f7fe fa08 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80028d0:	2000      	movs	r0, #0
 80028d2:	f7fe fa05 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x77);
 80028d6:	2077      	movs	r0, #119	; 0x77
 80028d8:	f7fe fa02 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80028dc:	2000      	movs	r0, #0
 80028de:	f7fe f9ff 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x66);
 80028e2:	2066      	movs	r0, #102	; 0x66
 80028e4:	f7fe f9fc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80028e8:	2000      	movs	r0, #0
 80028ea:	f7fe f9f9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x88);
 80028ee:	2088      	movs	r0, #136	; 0x88
 80028f0:	f7fe f9f6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80028f4:	2000      	movs	r0, #0
 80028f6:	f7fe f9f3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xAA);
 80028fa:	20aa      	movs	r0, #170	; 0xaa
 80028fc:	f7fe f9f0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002900:	2000      	movs	r0, #0
 8002902:	f7fe f9ed 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xBB);
 8002906:	20bb      	movs	r0, #187	; 0xbb
 8002908:	f7fe f9ea 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800290c:	2000      	movs	r0, #0
 800290e:	f7fe f9e7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x99);
 8002912:	2099      	movs	r0, #153	; 0x99
 8002914:	f7fe f9e4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002918:	2000      	movs	r0, #0
 800291a:	f7fe f9e1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x66);
 800291e:	2066      	movs	r0, #102	; 0x66
 8002920:	f7fe f9de 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002924:	2000      	movs	r0, #0
 8002926:	f7fe f9db 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x55);
 800292a:	2055      	movs	r0, #85	; 0x55
 800292c:	f7fe f9d8 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002930:	2000      	movs	r0, #0
 8002932:	f7fe f9d5 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x55);
 8002936:	2055      	movs	r0, #85	; 0x55
 8002938:	f7fe f9d2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800293c:	2000      	movs	r0, #0
 800293e:	f7fe f9cf 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x44);
 8002942:	2044      	movs	r0, #68	; 0x44
 8002944:	f7fe f9cc 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002948:	2000      	movs	r0, #0
 800294a:	f7fe f9c9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x44);
 800294e:	2044      	movs	r0, #68	; 0x44
 8002950:	f7fe f9c6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002954:	2000      	movs	r0, #0
 8002956:	f7fe f9c3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x55);
 800295a:	2055      	movs	r0, #85	; 0x55
 800295c:	f7fe f9c0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002960:	2000      	movs	r0, #0
 8002962:	f7fe f9bd 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xE9);
 8002966:	20e9      	movs	r0, #233	; 0xe9
 8002968:	f7fe f9a6 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xAA);
 800296c:	20aa      	movs	r0, #170	; 0xaa
 800296e:	f7fe f9b7 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002972:	2000      	movs	r0, #0
 8002974:	f7fe f9b4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002978:	2000      	movs	r0, #0
 800297a:	f7fe f9b1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800297e:	2000      	movs	r0, #0
 8002980:	f7fe f9ae 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0x00);
 8002984:	2000      	movs	r0, #0
 8002986:	f7fe f997 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xAA);
 800298a:	20aa      	movs	r0, #170	; 0xaa
 800298c:	f7fe f9a8 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xCF);
 8002990:	20cf      	movs	r0, #207	; 0xcf
 8002992:	f7fe f991 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8002996:	2000      	movs	r0, #0
 8002998:	f7fe f9a2 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 800299c:	2000      	movs	r0, #0
 800299e:	f7fe f99f 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029a2:	2000      	movs	r0, #0
 80029a4:	f7fe f99c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029a8:	2000      	movs	r0, #0
 80029aa:	f7fe f999 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029ae:	2000      	movs	r0, #0
 80029b0:	f7fe f996 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029b4:	2000      	movs	r0, #0
 80029b6:	f7fe f993 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029ba:	2000      	movs	r0, #0
 80029bc:	f7fe f990 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029c0:	2000      	movs	r0, #0
 80029c2:	f7fe f98d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029c6:	2000      	movs	r0, #0
 80029c8:	f7fe f98a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029cc:	2000      	movs	r0, #0
 80029ce:	f7fe f987 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029d2:	2000      	movs	r0, #0
 80029d4:	f7fe f984 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029d8:	2000      	movs	r0, #0
 80029da:	f7fe f981 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029de:	2000      	movs	r0, #0
 80029e0:	f7fe f97e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029e4:	2000      	movs	r0, #0
 80029e6:	f7fe f97b 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029ea:	2000      	movs	r0, #0
 80029ec:	f7fe f978 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029f0:	2000      	movs	r0, #0
 80029f2:	f7fe f975 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 80029f6:	2000      	movs	r0, #0
 80029f8:	f7fe f972 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xF0);
 80029fc:	20f0      	movs	r0, #240	; 0xf0
 80029fe:	f7fe f95b 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8002a02:	2000      	movs	r0, #0
 8002a04:	f7fe f96c 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x50);
 8002a08:	2050      	movs	r0, #80	; 0x50
 8002a0a:	f7fe f969 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002a0e:	2000      	movs	r0, #0
 8002a10:	f7fe f966 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002a14:	2000      	movs	r0, #0
 8002a16:	f7fe f963 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002a1a:	2000      	movs	r0, #0
 8002a1c:	f7fe f960 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xF3);
 8002a20:	20f3      	movs	r0, #243	; 0xf3
 8002a22:	f7fe f949 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8002a26:	2000      	movs	r0, #0
 8002a28:	f7fe f95a 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xF9);
 8002a2c:	20f9      	movs	r0, #249	; 0xf9
 8002a2e:	f7fe f943 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x06);
 8002a32:	2006      	movs	r0, #6
 8002a34:	f7fe f954 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x10);
 8002a38:	2010      	movs	r0, #16
 8002a3a:	f7fe f951 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x29);
 8002a3e:	2029      	movs	r0, #41	; 0x29
 8002a40:	f7fe f94e 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8002a44:	2000      	movs	r0, #0
 8002a46:	f7fe f94b 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0x3A);
 8002a4a:	203a      	movs	r0, #58	; 0x3a
 8002a4c:	f7fe f934 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x55);	//66
 8002a50:	2055      	movs	r0, #85	; 0x55
 8002a52:	f7fe f945 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0x11);
 8002a56:	2011      	movs	r0, #17
 8002a58:	f7fe f92e 	bl	8000cb8 <LCD_WR_REG>
        delay_ms(100);
 8002a5c:	2064      	movs	r0, #100	; 0x64
 8002a5e:	f001 fdd5 	bl	800460c <delay_ms>
        LCD_WR_REG(0x29);
 8002a62:	2029      	movs	r0, #41	; 0x29
 8002a64:	f7fe f928 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_REG(0x35);
 8002a68:	2035      	movs	r0, #53	; 0x35
 8002a6a:	f7fe f925 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);
 8002a6e:	2000      	movs	r0, #0
 8002a70:	f7fe f936 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0x51);
 8002a74:	2051      	movs	r0, #81	; 0x51
 8002a76:	f7fe f91f 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0xFF);
 8002a7a:	20ff      	movs	r0, #255	; 0xff
 8002a7c:	f7fe f930 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x53);
 8002a80:	2053      	movs	r0, #83	; 0x53
 8002a82:	f7fe f919 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x2C);
 8002a86:	202c      	movs	r0, #44	; 0x2c
 8002a88:	f7fe f92a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x55);
 8002a8c:	2055      	movs	r0, #85	; 0x55
 8002a8e:	f7fe f913 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x82);
 8002a92:	2082      	movs	r0, #130	; 0x82
 8002a94:	f7fe f924 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0x2c);
 8002a98:	202c      	movs	r0, #44	; 0x2c
 8002a9a:	f7fe f90d 	bl	8000cb8 <LCD_WR_REG>
 8002a9e:	f001 b847 	b.w	8003b30 <LCD_Init+0x25c0>
    }
    else if (lcddev.id == 0x5510)
 8002aa2:	4b04      	ldr	r3, [pc, #16]	; (8002ab4 <LCD_Init+0x1544>)
 8002aa4:	889b      	ldrh	r3, [r3, #4]
 8002aa6:	f245 5210 	movw	r2, #21776	; 0x5510
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	f040 8781 	bne.w	80039b2 <LCD_Init+0x2442>
 8002ab0:	e002      	b.n	8002ab8 <LCD_Init+0x1548>
 8002ab2:	bf00      	nop
 8002ab4:	20000208 	.word	0x20000208
    {
        LCD_WriteReg(0xF000, 0x55);
 8002ab8:	2155      	movs	r1, #85	; 0x55
 8002aba:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8002abe:	f7fe f933 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF001, 0xAA);
 8002ac2:	21aa      	movs	r1, #170	; 0xaa
 8002ac4:	f24f 0001 	movw	r0, #61441	; 0xf001
 8002ac8:	f7fe f92e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF002, 0x52);
 8002acc:	2152      	movs	r1, #82	; 0x52
 8002ace:	f24f 0002 	movw	r0, #61442	; 0xf002
 8002ad2:	f7fe f929 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF003, 0x08);
 8002ad6:	2108      	movs	r1, #8
 8002ad8:	f24f 0003 	movw	r0, #61443	; 0xf003
 8002adc:	f7fe f924 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF004, 0x01);
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	f24f 0004 	movw	r0, #61444	; 0xf004
 8002ae6:	f7fe f91f 	bl	8000d28 <LCD_WriteReg>
        //AVDD Set AVDD 5.2V
        LCD_WriteReg(0xB000, 0x0D);
 8002aea:	210d      	movs	r1, #13
 8002aec:	f44f 4030 	mov.w	r0, #45056	; 0xb000
 8002af0:	f7fe f91a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB001, 0x0D);
 8002af4:	210d      	movs	r1, #13
 8002af6:	f24b 0001 	movw	r0, #45057	; 0xb001
 8002afa:	f7fe f915 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB002, 0x0D);
 8002afe:	210d      	movs	r1, #13
 8002b00:	f24b 0002 	movw	r0, #45058	; 0xb002
 8002b04:	f7fe f910 	bl	8000d28 <LCD_WriteReg>
        //AVDD ratio
        LCD_WriteReg(0xB600, 0x34);
 8002b08:	2134      	movs	r1, #52	; 0x34
 8002b0a:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8002b0e:	f7fe f90b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB601, 0x34);
 8002b12:	2134      	movs	r1, #52	; 0x34
 8002b14:	f24b 6001 	movw	r0, #46593	; 0xb601
 8002b18:	f7fe f906 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB602, 0x34);
 8002b1c:	2134      	movs	r1, #52	; 0x34
 8002b1e:	f24b 6002 	movw	r0, #46594	; 0xb602
 8002b22:	f7fe f901 	bl	8000d28 <LCD_WriteReg>
        //AVEE -5.2V
        LCD_WriteReg(0xB100, 0x0D);
 8002b26:	210d      	movs	r1, #13
 8002b28:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8002b2c:	f7fe f8fc 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB101, 0x0D);
 8002b30:	210d      	movs	r1, #13
 8002b32:	f24b 1001 	movw	r0, #45313	; 0xb101
 8002b36:	f7fe f8f7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB102, 0x0D);
 8002b3a:	210d      	movs	r1, #13
 8002b3c:	f24b 1002 	movw	r0, #45314	; 0xb102
 8002b40:	f7fe f8f2 	bl	8000d28 <LCD_WriteReg>
        //AVEE ratio
        LCD_WriteReg(0xB700, 0x34);
 8002b44:	2134      	movs	r1, #52	; 0x34
 8002b46:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8002b4a:	f7fe f8ed 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB701, 0x34);
 8002b4e:	2134      	movs	r1, #52	; 0x34
 8002b50:	f24b 7001 	movw	r0, #46849	; 0xb701
 8002b54:	f7fe f8e8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB702, 0x34);
 8002b58:	2134      	movs	r1, #52	; 0x34
 8002b5a:	f24b 7002 	movw	r0, #46850	; 0xb702
 8002b5e:	f7fe f8e3 	bl	8000d28 <LCD_WriteReg>
        //VCL -2.5V
        LCD_WriteReg(0xB200, 0x00);
 8002b62:	2100      	movs	r1, #0
 8002b64:	f44f 4032 	mov.w	r0, #45568	; 0xb200
 8002b68:	f7fe f8de 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB201, 0x00);
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	f24b 2001 	movw	r0, #45569	; 0xb201
 8002b72:	f7fe f8d9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB202, 0x00);
 8002b76:	2100      	movs	r1, #0
 8002b78:	f24b 2002 	movw	r0, #45570	; 0xb202
 8002b7c:	f7fe f8d4 	bl	8000d28 <LCD_WriteReg>
        //VCL ratio
        LCD_WriteReg(0xB800, 0x24);
 8002b80:	2124      	movs	r1, #36	; 0x24
 8002b82:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8002b86:	f7fe f8cf 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB801, 0x24);
 8002b8a:	2124      	movs	r1, #36	; 0x24
 8002b8c:	f64b 0001 	movw	r0, #47105	; 0xb801
 8002b90:	f7fe f8ca 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB802, 0x24);
 8002b94:	2124      	movs	r1, #36	; 0x24
 8002b96:	f64b 0002 	movw	r0, #47106	; 0xb802
 8002b9a:	f7fe f8c5 	bl	8000d28 <LCD_WriteReg>
        //VGH 15V (Free pump)
        LCD_WriteReg(0xBF00, 0x01);
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
 8002ba4:	f7fe f8c0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB300, 0x0F);
 8002ba8:	210f      	movs	r1, #15
 8002baa:	f44f 4033 	mov.w	r0, #45824	; 0xb300
 8002bae:	f7fe f8bb 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB301, 0x0F);
 8002bb2:	210f      	movs	r1, #15
 8002bb4:	f24b 3001 	movw	r0, #45825	; 0xb301
 8002bb8:	f7fe f8b6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB302, 0x0F);
 8002bbc:	210f      	movs	r1, #15
 8002bbe:	f24b 3002 	movw	r0, #45826	; 0xb302
 8002bc2:	f7fe f8b1 	bl	8000d28 <LCD_WriteReg>
        //VGH ratio
        LCD_WriteReg(0xB900, 0x34);
 8002bc6:	2134      	movs	r1, #52	; 0x34
 8002bc8:	f44f 4039 	mov.w	r0, #47360	; 0xb900
 8002bcc:	f7fe f8ac 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB901, 0x34);
 8002bd0:	2134      	movs	r1, #52	; 0x34
 8002bd2:	f64b 1001 	movw	r0, #47361	; 0xb901
 8002bd6:	f7fe f8a7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB902, 0x34);
 8002bda:	2134      	movs	r1, #52	; 0x34
 8002bdc:	f64b 1002 	movw	r0, #47362	; 0xb902
 8002be0:	f7fe f8a2 	bl	8000d28 <LCD_WriteReg>
        //VGL_REG -10V
        LCD_WriteReg(0xB500, 0x08);
 8002be4:	2108      	movs	r1, #8
 8002be6:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 8002bea:	f7fe f89d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB501, 0x08);
 8002bee:	2108      	movs	r1, #8
 8002bf0:	f24b 5001 	movw	r0, #46337	; 0xb501
 8002bf4:	f7fe f898 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB502, 0x08);
 8002bf8:	2108      	movs	r1, #8
 8002bfa:	f24b 5002 	movw	r0, #46338	; 0xb502
 8002bfe:	f7fe f893 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xC200, 0x03);
 8002c02:	2103      	movs	r1, #3
 8002c04:	f44f 4042 	mov.w	r0, #49664	; 0xc200
 8002c08:	f7fe f88e 	bl	8000d28 <LCD_WriteReg>
        //VGLX ratio
        LCD_WriteReg(0xBA00, 0x24);
 8002c0c:	2124      	movs	r1, #36	; 0x24
 8002c0e:	f44f 403a 	mov.w	r0, #47616	; 0xba00
 8002c12:	f7fe f889 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBA01, 0x24);
 8002c16:	2124      	movs	r1, #36	; 0x24
 8002c18:	f64b 2001 	movw	r0, #47617	; 0xba01
 8002c1c:	f7fe f884 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBA02, 0x24);
 8002c20:	2124      	movs	r1, #36	; 0x24
 8002c22:	f64b 2002 	movw	r0, #47618	; 0xba02
 8002c26:	f7fe f87f 	bl	8000d28 <LCD_WriteReg>
        //VGMP/VGSP 4.5V/0V
        LCD_WriteReg(0xBC00, 0x00);
 8002c2a:	2100      	movs	r1, #0
 8002c2c:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 8002c30:	f7fe f87a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBC01, 0x78);
 8002c34:	2178      	movs	r1, #120	; 0x78
 8002c36:	f64b 4001 	movw	r0, #48129	; 0xbc01
 8002c3a:	f7fe f875 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBC02, 0x00);
 8002c3e:	2100      	movs	r1, #0
 8002c40:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8002c44:	f7fe f870 	bl	8000d28 <LCD_WriteReg>
        //VGMN/VGSN -4.5V/0V
        LCD_WriteReg(0xBD00, 0x00);
 8002c48:	2100      	movs	r1, #0
 8002c4a:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
 8002c4e:	f7fe f86b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBD01, 0x78);
 8002c52:	2178      	movs	r1, #120	; 0x78
 8002c54:	f64b 5001 	movw	r0, #48385	; 0xbd01
 8002c58:	f7fe f866 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBD02, 0x00);
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	f64b 5002 	movw	r0, #48386	; 0xbd02
 8002c62:	f7fe f861 	bl	8000d28 <LCD_WriteReg>
        //VCOM
        LCD_WriteReg(0xBE00, 0x00);
 8002c66:	2100      	movs	r1, #0
 8002c68:	f44f 403e 	mov.w	r0, #48640	; 0xbe00
 8002c6c:	f7fe f85c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBE01, 0x64);
 8002c70:	2164      	movs	r1, #100	; 0x64
 8002c72:	f64b 6001 	movw	r0, #48641	; 0xbe01
 8002c76:	f7fe f857 	bl	8000d28 <LCD_WriteReg>
        //Gamma Setting
        LCD_WriteReg(0xD100, 0x00);
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	f44f 4051 	mov.w	r0, #53504	; 0xd100
 8002c80:	f7fe f852 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD101, 0x33);
 8002c84:	2133      	movs	r1, #51	; 0x33
 8002c86:	f24d 1001 	movw	r0, #53505	; 0xd101
 8002c8a:	f7fe f84d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD102, 0x00);
 8002c8e:	2100      	movs	r1, #0
 8002c90:	f24d 1002 	movw	r0, #53506	; 0xd102
 8002c94:	f7fe f848 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD103, 0x34);
 8002c98:	2134      	movs	r1, #52	; 0x34
 8002c9a:	f24d 1003 	movw	r0, #53507	; 0xd103
 8002c9e:	f7fe f843 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD104, 0x00);
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	f24d 1004 	movw	r0, #53508	; 0xd104
 8002ca8:	f7fe f83e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD105, 0x3A);
 8002cac:	213a      	movs	r1, #58	; 0x3a
 8002cae:	f24d 1005 	movw	r0, #53509	; 0xd105
 8002cb2:	f7fe f839 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD106, 0x00);
 8002cb6:	2100      	movs	r1, #0
 8002cb8:	f24d 1006 	movw	r0, #53510	; 0xd106
 8002cbc:	f7fe f834 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD107, 0x4A);
 8002cc0:	214a      	movs	r1, #74	; 0x4a
 8002cc2:	f24d 1007 	movw	r0, #53511	; 0xd107
 8002cc6:	f7fe f82f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD108, 0x00);
 8002cca:	2100      	movs	r1, #0
 8002ccc:	f24d 1008 	movw	r0, #53512	; 0xd108
 8002cd0:	f7fe f82a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD109, 0x5C);
 8002cd4:	215c      	movs	r1, #92	; 0x5c
 8002cd6:	f24d 1009 	movw	r0, #53513	; 0xd109
 8002cda:	f7fe f825 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD10A, 0x00);
 8002cde:	2100      	movs	r1, #0
 8002ce0:	f24d 100a 	movw	r0, #53514	; 0xd10a
 8002ce4:	f7fe f820 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD10B, 0x81);
 8002ce8:	2181      	movs	r1, #129	; 0x81
 8002cea:	f24d 100b 	movw	r0, #53515	; 0xd10b
 8002cee:	f7fe f81b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD10C, 0x00);
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	f24d 100c 	movw	r0, #53516	; 0xd10c
 8002cf8:	f7fe f816 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD10D, 0xA6);
 8002cfc:	21a6      	movs	r1, #166	; 0xa6
 8002cfe:	f24d 100d 	movw	r0, #53517	; 0xd10d
 8002d02:	f7fe f811 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD10E, 0x00);
 8002d06:	2100      	movs	r1, #0
 8002d08:	f24d 100e 	movw	r0, #53518	; 0xd10e
 8002d0c:	f7fe f80c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD10F, 0xE5);
 8002d10:	21e5      	movs	r1, #229	; 0xe5
 8002d12:	f24d 100f 	movw	r0, #53519	; 0xd10f
 8002d16:	f7fe f807 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD110, 0x01);
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	f24d 1010 	movw	r0, #53520	; 0xd110
 8002d20:	f7fe f802 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD111, 0x13);
 8002d24:	2113      	movs	r1, #19
 8002d26:	f24d 1011 	movw	r0, #53521	; 0xd111
 8002d2a:	f7fd fffd 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD112, 0x01);
 8002d2e:	2101      	movs	r1, #1
 8002d30:	f24d 1012 	movw	r0, #53522	; 0xd112
 8002d34:	f7fd fff8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD113, 0x54);
 8002d38:	2154      	movs	r1, #84	; 0x54
 8002d3a:	f24d 1013 	movw	r0, #53523	; 0xd113
 8002d3e:	f7fd fff3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD114, 0x01);
 8002d42:	2101      	movs	r1, #1
 8002d44:	f24d 1014 	movw	r0, #53524	; 0xd114
 8002d48:	f7fd ffee 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD115, 0x82);
 8002d4c:	2182      	movs	r1, #130	; 0x82
 8002d4e:	f24d 1015 	movw	r0, #53525	; 0xd115
 8002d52:	f7fd ffe9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD116, 0x01);
 8002d56:	2101      	movs	r1, #1
 8002d58:	f24d 1016 	movw	r0, #53526	; 0xd116
 8002d5c:	f7fd ffe4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD117, 0xCA);
 8002d60:	21ca      	movs	r1, #202	; 0xca
 8002d62:	f24d 1017 	movw	r0, #53527	; 0xd117
 8002d66:	f7fd ffdf 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD118, 0x02);
 8002d6a:	2102      	movs	r1, #2
 8002d6c:	f24d 1018 	movw	r0, #53528	; 0xd118
 8002d70:	f7fd ffda 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD119, 0x00);
 8002d74:	2100      	movs	r1, #0
 8002d76:	f24d 1019 	movw	r0, #53529	; 0xd119
 8002d7a:	f7fd ffd5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD11A, 0x02);
 8002d7e:	2102      	movs	r1, #2
 8002d80:	f24d 101a 	movw	r0, #53530	; 0xd11a
 8002d84:	f7fd ffd0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD11B, 0x01);
 8002d88:	2101      	movs	r1, #1
 8002d8a:	f24d 101b 	movw	r0, #53531	; 0xd11b
 8002d8e:	f7fd ffcb 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD11C, 0x02);
 8002d92:	2102      	movs	r1, #2
 8002d94:	f24d 101c 	movw	r0, #53532	; 0xd11c
 8002d98:	f7fd ffc6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD11D, 0x34);
 8002d9c:	2134      	movs	r1, #52	; 0x34
 8002d9e:	f24d 101d 	movw	r0, #53533	; 0xd11d
 8002da2:	f7fd ffc1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD11E, 0x02);
 8002da6:	2102      	movs	r1, #2
 8002da8:	f24d 101e 	movw	r0, #53534	; 0xd11e
 8002dac:	f7fd ffbc 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD11F, 0x67);
 8002db0:	2167      	movs	r1, #103	; 0x67
 8002db2:	f24d 101f 	movw	r0, #53535	; 0xd11f
 8002db6:	f7fd ffb7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD120, 0x02);
 8002dba:	2102      	movs	r1, #2
 8002dbc:	f24d 1020 	movw	r0, #53536	; 0xd120
 8002dc0:	f7fd ffb2 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD121, 0x84);
 8002dc4:	2184      	movs	r1, #132	; 0x84
 8002dc6:	f24d 1021 	movw	r0, #53537	; 0xd121
 8002dca:	f7fd ffad 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD122, 0x02);
 8002dce:	2102      	movs	r1, #2
 8002dd0:	f24d 1022 	movw	r0, #53538	; 0xd122
 8002dd4:	f7fd ffa8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD123, 0xA4);
 8002dd8:	21a4      	movs	r1, #164	; 0xa4
 8002dda:	f24d 1023 	movw	r0, #53539	; 0xd123
 8002dde:	f7fd ffa3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD124, 0x02);
 8002de2:	2102      	movs	r1, #2
 8002de4:	f24d 1024 	movw	r0, #53540	; 0xd124
 8002de8:	f7fd ff9e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD125, 0xB7);
 8002dec:	21b7      	movs	r1, #183	; 0xb7
 8002dee:	f24d 1025 	movw	r0, #53541	; 0xd125
 8002df2:	f7fd ff99 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD126, 0x02);
 8002df6:	2102      	movs	r1, #2
 8002df8:	f24d 1026 	movw	r0, #53542	; 0xd126
 8002dfc:	f7fd ff94 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD127, 0xCF);
 8002e00:	21cf      	movs	r1, #207	; 0xcf
 8002e02:	f24d 1027 	movw	r0, #53543	; 0xd127
 8002e06:	f7fd ff8f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD128, 0x02);
 8002e0a:	2102      	movs	r1, #2
 8002e0c:	f24d 1028 	movw	r0, #53544	; 0xd128
 8002e10:	f7fd ff8a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD129, 0xDE);
 8002e14:	21de      	movs	r1, #222	; 0xde
 8002e16:	f24d 1029 	movw	r0, #53545	; 0xd129
 8002e1a:	f7fd ff85 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD12A, 0x02);
 8002e1e:	2102      	movs	r1, #2
 8002e20:	f24d 102a 	movw	r0, #53546	; 0xd12a
 8002e24:	f7fd ff80 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD12B, 0xF2);
 8002e28:	21f2      	movs	r1, #242	; 0xf2
 8002e2a:	f24d 102b 	movw	r0, #53547	; 0xd12b
 8002e2e:	f7fd ff7b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD12C, 0x02);
 8002e32:	2102      	movs	r1, #2
 8002e34:	f24d 102c 	movw	r0, #53548	; 0xd12c
 8002e38:	f7fd ff76 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD12D, 0xFE);
 8002e3c:	21fe      	movs	r1, #254	; 0xfe
 8002e3e:	f24d 102d 	movw	r0, #53549	; 0xd12d
 8002e42:	f7fd ff71 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD12E, 0x03);
 8002e46:	2103      	movs	r1, #3
 8002e48:	f24d 102e 	movw	r0, #53550	; 0xd12e
 8002e4c:	f7fd ff6c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD12F, 0x10);
 8002e50:	2110      	movs	r1, #16
 8002e52:	f24d 102f 	movw	r0, #53551	; 0xd12f
 8002e56:	f7fd ff67 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD130, 0x03);
 8002e5a:	2103      	movs	r1, #3
 8002e5c:	f24d 1030 	movw	r0, #53552	; 0xd130
 8002e60:	f7fd ff62 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD131, 0x33);
 8002e64:	2133      	movs	r1, #51	; 0x33
 8002e66:	f24d 1031 	movw	r0, #53553	; 0xd131
 8002e6a:	f7fd ff5d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD132, 0x03);
 8002e6e:	2103      	movs	r1, #3
 8002e70:	f24d 1032 	movw	r0, #53554	; 0xd132
 8002e74:	f7fd ff58 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD133, 0x6D);
 8002e78:	216d      	movs	r1, #109	; 0x6d
 8002e7a:	f24d 1033 	movw	r0, #53555	; 0xd133
 8002e7e:	f7fd ff53 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD200, 0x00);
 8002e82:	2100      	movs	r1, #0
 8002e84:	f44f 4052 	mov.w	r0, #53760	; 0xd200
 8002e88:	f7fd ff4e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD201, 0x33);
 8002e8c:	2133      	movs	r1, #51	; 0x33
 8002e8e:	f24d 2001 	movw	r0, #53761	; 0xd201
 8002e92:	f7fd ff49 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD202, 0x00);
 8002e96:	2100      	movs	r1, #0
 8002e98:	f24d 2002 	movw	r0, #53762	; 0xd202
 8002e9c:	f7fd ff44 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD203, 0x34);
 8002ea0:	2134      	movs	r1, #52	; 0x34
 8002ea2:	f24d 2003 	movw	r0, #53763	; 0xd203
 8002ea6:	f7fd ff3f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD204, 0x00);
 8002eaa:	2100      	movs	r1, #0
 8002eac:	f24d 2004 	movw	r0, #53764	; 0xd204
 8002eb0:	f7fd ff3a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD205, 0x3A);
 8002eb4:	213a      	movs	r1, #58	; 0x3a
 8002eb6:	f24d 2005 	movw	r0, #53765	; 0xd205
 8002eba:	f7fd ff35 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD206, 0x00);
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	f24d 2006 	movw	r0, #53766	; 0xd206
 8002ec4:	f7fd ff30 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD207, 0x4A);
 8002ec8:	214a      	movs	r1, #74	; 0x4a
 8002eca:	f24d 2007 	movw	r0, #53767	; 0xd207
 8002ece:	f7fd ff2b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD208, 0x00);
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	f24d 2008 	movw	r0, #53768	; 0xd208
 8002ed8:	f7fd ff26 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD209, 0x5C);
 8002edc:	215c      	movs	r1, #92	; 0x5c
 8002ede:	f24d 2009 	movw	r0, #53769	; 0xd209
 8002ee2:	f7fd ff21 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD20A, 0x00);
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	f24d 200a 	movw	r0, #53770	; 0xd20a
 8002eec:	f7fd ff1c 	bl	8000d28 <LCD_WriteReg>

        LCD_WriteReg(0xD20B, 0x81);
 8002ef0:	2181      	movs	r1, #129	; 0x81
 8002ef2:	f24d 200b 	movw	r0, #53771	; 0xd20b
 8002ef6:	f7fd ff17 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD20C, 0x00);
 8002efa:	2100      	movs	r1, #0
 8002efc:	f24d 200c 	movw	r0, #53772	; 0xd20c
 8002f00:	f7fd ff12 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD20D, 0xA6);
 8002f04:	21a6      	movs	r1, #166	; 0xa6
 8002f06:	f24d 200d 	movw	r0, #53773	; 0xd20d
 8002f0a:	f7fd ff0d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD20E, 0x00);
 8002f0e:	2100      	movs	r1, #0
 8002f10:	f24d 200e 	movw	r0, #53774	; 0xd20e
 8002f14:	f7fd ff08 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD20F, 0xE5);
 8002f18:	21e5      	movs	r1, #229	; 0xe5
 8002f1a:	f24d 200f 	movw	r0, #53775	; 0xd20f
 8002f1e:	f7fd ff03 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD210, 0x01);
 8002f22:	2101      	movs	r1, #1
 8002f24:	f24d 2010 	movw	r0, #53776	; 0xd210
 8002f28:	f7fd fefe 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD211, 0x13);
 8002f2c:	2113      	movs	r1, #19
 8002f2e:	f24d 2011 	movw	r0, #53777	; 0xd211
 8002f32:	f7fd fef9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD212, 0x01);
 8002f36:	2101      	movs	r1, #1
 8002f38:	f24d 2012 	movw	r0, #53778	; 0xd212
 8002f3c:	f7fd fef4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD213, 0x54);
 8002f40:	2154      	movs	r1, #84	; 0x54
 8002f42:	f24d 2013 	movw	r0, #53779	; 0xd213
 8002f46:	f7fd feef 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD214, 0x01);
 8002f4a:	2101      	movs	r1, #1
 8002f4c:	f24d 2014 	movw	r0, #53780	; 0xd214
 8002f50:	f7fd feea 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD215, 0x82);
 8002f54:	2182      	movs	r1, #130	; 0x82
 8002f56:	f24d 2015 	movw	r0, #53781	; 0xd215
 8002f5a:	f7fd fee5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD216, 0x01);
 8002f5e:	2101      	movs	r1, #1
 8002f60:	f24d 2016 	movw	r0, #53782	; 0xd216
 8002f64:	f7fd fee0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD217, 0xCA);
 8002f68:	21ca      	movs	r1, #202	; 0xca
 8002f6a:	f24d 2017 	movw	r0, #53783	; 0xd217
 8002f6e:	f7fd fedb 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD218, 0x02);
 8002f72:	2102      	movs	r1, #2
 8002f74:	f24d 2018 	movw	r0, #53784	; 0xd218
 8002f78:	f7fd fed6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD219, 0x00);
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	f24d 2019 	movw	r0, #53785	; 0xd219
 8002f82:	f7fd fed1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD21A, 0x02);
 8002f86:	2102      	movs	r1, #2
 8002f88:	f24d 201a 	movw	r0, #53786	; 0xd21a
 8002f8c:	f7fd fecc 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD21B, 0x01);
 8002f90:	2101      	movs	r1, #1
 8002f92:	f24d 201b 	movw	r0, #53787	; 0xd21b
 8002f96:	f7fd fec7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD21C, 0x02);
 8002f9a:	2102      	movs	r1, #2
 8002f9c:	f24d 201c 	movw	r0, #53788	; 0xd21c
 8002fa0:	f7fd fec2 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD21D, 0x34);
 8002fa4:	2134      	movs	r1, #52	; 0x34
 8002fa6:	f24d 201d 	movw	r0, #53789	; 0xd21d
 8002faa:	f7fd febd 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD21E, 0x02);
 8002fae:	2102      	movs	r1, #2
 8002fb0:	f24d 201e 	movw	r0, #53790	; 0xd21e
 8002fb4:	f7fd feb8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD21F, 0x67);
 8002fb8:	2167      	movs	r1, #103	; 0x67
 8002fba:	f24d 201f 	movw	r0, #53791	; 0xd21f
 8002fbe:	f7fd feb3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD220, 0x02);
 8002fc2:	2102      	movs	r1, #2
 8002fc4:	f24d 2020 	movw	r0, #53792	; 0xd220
 8002fc8:	f7fd feae 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD221, 0x84);
 8002fcc:	2184      	movs	r1, #132	; 0x84
 8002fce:	f24d 2021 	movw	r0, #53793	; 0xd221
 8002fd2:	f7fd fea9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD222, 0x02);
 8002fd6:	2102      	movs	r1, #2
 8002fd8:	f24d 2022 	movw	r0, #53794	; 0xd222
 8002fdc:	f7fd fea4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD223, 0xA4);
 8002fe0:	21a4      	movs	r1, #164	; 0xa4
 8002fe2:	f24d 2023 	movw	r0, #53795	; 0xd223
 8002fe6:	f7fd fe9f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD224, 0x02);
 8002fea:	2102      	movs	r1, #2
 8002fec:	f24d 2024 	movw	r0, #53796	; 0xd224
 8002ff0:	f7fd fe9a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD225, 0xB7);
 8002ff4:	21b7      	movs	r1, #183	; 0xb7
 8002ff6:	f24d 2025 	movw	r0, #53797	; 0xd225
 8002ffa:	f7fd fe95 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD226, 0x02);
 8002ffe:	2102      	movs	r1, #2
 8003000:	f24d 2026 	movw	r0, #53798	; 0xd226
 8003004:	f7fd fe90 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD227, 0xCF);
 8003008:	21cf      	movs	r1, #207	; 0xcf
 800300a:	f24d 2027 	movw	r0, #53799	; 0xd227
 800300e:	f7fd fe8b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD228, 0x02);
 8003012:	2102      	movs	r1, #2
 8003014:	f24d 2028 	movw	r0, #53800	; 0xd228
 8003018:	f7fd fe86 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD229, 0xDE);
 800301c:	21de      	movs	r1, #222	; 0xde
 800301e:	f24d 2029 	movw	r0, #53801	; 0xd229
 8003022:	f7fd fe81 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD22A, 0x02);
 8003026:	2102      	movs	r1, #2
 8003028:	f24d 202a 	movw	r0, #53802	; 0xd22a
 800302c:	f7fd fe7c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD22B, 0xF2);
 8003030:	21f2      	movs	r1, #242	; 0xf2
 8003032:	f24d 202b 	movw	r0, #53803	; 0xd22b
 8003036:	f7fd fe77 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD22C, 0x02);
 800303a:	2102      	movs	r1, #2
 800303c:	f24d 202c 	movw	r0, #53804	; 0xd22c
 8003040:	f7fd fe72 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD22D, 0xFE);
 8003044:	21fe      	movs	r1, #254	; 0xfe
 8003046:	f24d 202d 	movw	r0, #53805	; 0xd22d
 800304a:	f7fd fe6d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD22E, 0x03);
 800304e:	2103      	movs	r1, #3
 8003050:	f24d 202e 	movw	r0, #53806	; 0xd22e
 8003054:	f7fd fe68 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD22F, 0x10);
 8003058:	2110      	movs	r1, #16
 800305a:	f24d 202f 	movw	r0, #53807	; 0xd22f
 800305e:	f7fd fe63 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD230, 0x03);
 8003062:	2103      	movs	r1, #3
 8003064:	f24d 2030 	movw	r0, #53808	; 0xd230
 8003068:	f7fd fe5e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD231, 0x33);
 800306c:	2133      	movs	r1, #51	; 0x33
 800306e:	f24d 2031 	movw	r0, #53809	; 0xd231
 8003072:	f7fd fe59 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD232, 0x03);
 8003076:	2103      	movs	r1, #3
 8003078:	f24d 2032 	movw	r0, #53810	; 0xd232
 800307c:	f7fd fe54 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD233, 0x6D);
 8003080:	216d      	movs	r1, #109	; 0x6d
 8003082:	f24d 2033 	movw	r0, #53811	; 0xd233
 8003086:	f7fd fe4f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD300, 0x00);
 800308a:	2100      	movs	r1, #0
 800308c:	f44f 4053 	mov.w	r0, #54016	; 0xd300
 8003090:	f7fd fe4a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD301, 0x33);
 8003094:	2133      	movs	r1, #51	; 0x33
 8003096:	f24d 3001 	movw	r0, #54017	; 0xd301
 800309a:	f7fd fe45 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD302, 0x00);
 800309e:	2100      	movs	r1, #0
 80030a0:	f24d 3002 	movw	r0, #54018	; 0xd302
 80030a4:	f7fd fe40 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD303, 0x34);
 80030a8:	2134      	movs	r1, #52	; 0x34
 80030aa:	f24d 3003 	movw	r0, #54019	; 0xd303
 80030ae:	f7fd fe3b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD304, 0x00);
 80030b2:	2100      	movs	r1, #0
 80030b4:	f24d 3004 	movw	r0, #54020	; 0xd304
 80030b8:	f7fd fe36 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD305, 0x3A);
 80030bc:	213a      	movs	r1, #58	; 0x3a
 80030be:	f24d 3005 	movw	r0, #54021	; 0xd305
 80030c2:	f7fd fe31 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD306, 0x00);
 80030c6:	2100      	movs	r1, #0
 80030c8:	f24d 3006 	movw	r0, #54022	; 0xd306
 80030cc:	f7fd fe2c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD307, 0x4A);
 80030d0:	214a      	movs	r1, #74	; 0x4a
 80030d2:	f24d 3007 	movw	r0, #54023	; 0xd307
 80030d6:	f7fd fe27 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD308, 0x00);
 80030da:	2100      	movs	r1, #0
 80030dc:	f24d 3008 	movw	r0, #54024	; 0xd308
 80030e0:	f7fd fe22 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD309, 0x5C);
 80030e4:	215c      	movs	r1, #92	; 0x5c
 80030e6:	f24d 3009 	movw	r0, #54025	; 0xd309
 80030ea:	f7fd fe1d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD30A, 0x00);
 80030ee:	2100      	movs	r1, #0
 80030f0:	f24d 300a 	movw	r0, #54026	; 0xd30a
 80030f4:	f7fd fe18 	bl	8000d28 <LCD_WriteReg>

        LCD_WriteReg(0xD30B, 0x81);
 80030f8:	2181      	movs	r1, #129	; 0x81
 80030fa:	f24d 300b 	movw	r0, #54027	; 0xd30b
 80030fe:	f7fd fe13 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD30C, 0x00);
 8003102:	2100      	movs	r1, #0
 8003104:	f24d 300c 	movw	r0, #54028	; 0xd30c
 8003108:	f7fd fe0e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD30D, 0xA6);
 800310c:	21a6      	movs	r1, #166	; 0xa6
 800310e:	f24d 300d 	movw	r0, #54029	; 0xd30d
 8003112:	f7fd fe09 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD30E, 0x00);
 8003116:	2100      	movs	r1, #0
 8003118:	f24d 300e 	movw	r0, #54030	; 0xd30e
 800311c:	f7fd fe04 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD30F, 0xE5);
 8003120:	21e5      	movs	r1, #229	; 0xe5
 8003122:	f24d 300f 	movw	r0, #54031	; 0xd30f
 8003126:	f7fd fdff 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD310, 0x01);
 800312a:	2101      	movs	r1, #1
 800312c:	f24d 3010 	movw	r0, #54032	; 0xd310
 8003130:	f7fd fdfa 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD311, 0x13);
 8003134:	2113      	movs	r1, #19
 8003136:	f24d 3011 	movw	r0, #54033	; 0xd311
 800313a:	f7fd fdf5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD312, 0x01);
 800313e:	2101      	movs	r1, #1
 8003140:	f24d 3012 	movw	r0, #54034	; 0xd312
 8003144:	f7fd fdf0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD313, 0x54);
 8003148:	2154      	movs	r1, #84	; 0x54
 800314a:	f24d 3013 	movw	r0, #54035	; 0xd313
 800314e:	f7fd fdeb 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD314, 0x01);
 8003152:	2101      	movs	r1, #1
 8003154:	f24d 3014 	movw	r0, #54036	; 0xd314
 8003158:	f7fd fde6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD315, 0x82);
 800315c:	2182      	movs	r1, #130	; 0x82
 800315e:	f24d 3015 	movw	r0, #54037	; 0xd315
 8003162:	f7fd fde1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD316, 0x01);
 8003166:	2101      	movs	r1, #1
 8003168:	f24d 3016 	movw	r0, #54038	; 0xd316
 800316c:	f7fd fddc 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD317, 0xCA);
 8003170:	21ca      	movs	r1, #202	; 0xca
 8003172:	f24d 3017 	movw	r0, #54039	; 0xd317
 8003176:	f7fd fdd7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD318, 0x02);
 800317a:	2102      	movs	r1, #2
 800317c:	f24d 3018 	movw	r0, #54040	; 0xd318
 8003180:	f7fd fdd2 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD319, 0x00);
 8003184:	2100      	movs	r1, #0
 8003186:	f24d 3019 	movw	r0, #54041	; 0xd319
 800318a:	f7fd fdcd 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD31A, 0x02);
 800318e:	2102      	movs	r1, #2
 8003190:	f24d 301a 	movw	r0, #54042	; 0xd31a
 8003194:	f7fd fdc8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD31B, 0x01);
 8003198:	2101      	movs	r1, #1
 800319a:	f24d 301b 	movw	r0, #54043	; 0xd31b
 800319e:	f7fd fdc3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD31C, 0x02);
 80031a2:	2102      	movs	r1, #2
 80031a4:	f24d 301c 	movw	r0, #54044	; 0xd31c
 80031a8:	f7fd fdbe 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD31D, 0x34);
 80031ac:	2134      	movs	r1, #52	; 0x34
 80031ae:	f24d 301d 	movw	r0, #54045	; 0xd31d
 80031b2:	f7fd fdb9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD31E, 0x02);
 80031b6:	2102      	movs	r1, #2
 80031b8:	f24d 301e 	movw	r0, #54046	; 0xd31e
 80031bc:	f7fd fdb4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD31F, 0x67);
 80031c0:	2167      	movs	r1, #103	; 0x67
 80031c2:	f24d 301f 	movw	r0, #54047	; 0xd31f
 80031c6:	f7fd fdaf 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD320, 0x02);
 80031ca:	2102      	movs	r1, #2
 80031cc:	f24d 3020 	movw	r0, #54048	; 0xd320
 80031d0:	f7fd fdaa 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD321, 0x84);
 80031d4:	2184      	movs	r1, #132	; 0x84
 80031d6:	f24d 3021 	movw	r0, #54049	; 0xd321
 80031da:	f7fd fda5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD322, 0x02);
 80031de:	2102      	movs	r1, #2
 80031e0:	f24d 3022 	movw	r0, #54050	; 0xd322
 80031e4:	f7fd fda0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD323, 0xA4);
 80031e8:	21a4      	movs	r1, #164	; 0xa4
 80031ea:	f24d 3023 	movw	r0, #54051	; 0xd323
 80031ee:	f7fd fd9b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD324, 0x02);
 80031f2:	2102      	movs	r1, #2
 80031f4:	f24d 3024 	movw	r0, #54052	; 0xd324
 80031f8:	f7fd fd96 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD325, 0xB7);
 80031fc:	21b7      	movs	r1, #183	; 0xb7
 80031fe:	f24d 3025 	movw	r0, #54053	; 0xd325
 8003202:	f7fd fd91 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD326, 0x02);
 8003206:	2102      	movs	r1, #2
 8003208:	f24d 3026 	movw	r0, #54054	; 0xd326
 800320c:	f7fd fd8c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD327, 0xCF);
 8003210:	21cf      	movs	r1, #207	; 0xcf
 8003212:	f24d 3027 	movw	r0, #54055	; 0xd327
 8003216:	f7fd fd87 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD328, 0x02);
 800321a:	2102      	movs	r1, #2
 800321c:	f24d 3028 	movw	r0, #54056	; 0xd328
 8003220:	f7fd fd82 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD329, 0xDE);
 8003224:	21de      	movs	r1, #222	; 0xde
 8003226:	f24d 3029 	movw	r0, #54057	; 0xd329
 800322a:	f7fd fd7d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD32A, 0x02);
 800322e:	2102      	movs	r1, #2
 8003230:	f24d 302a 	movw	r0, #54058	; 0xd32a
 8003234:	f7fd fd78 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD32B, 0xF2);
 8003238:	21f2      	movs	r1, #242	; 0xf2
 800323a:	f24d 302b 	movw	r0, #54059	; 0xd32b
 800323e:	f7fd fd73 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD32C, 0x02);
 8003242:	2102      	movs	r1, #2
 8003244:	f24d 302c 	movw	r0, #54060	; 0xd32c
 8003248:	f7fd fd6e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD32D, 0xFE);
 800324c:	21fe      	movs	r1, #254	; 0xfe
 800324e:	f24d 302d 	movw	r0, #54061	; 0xd32d
 8003252:	f7fd fd69 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD32E, 0x03);
 8003256:	2103      	movs	r1, #3
 8003258:	f24d 302e 	movw	r0, #54062	; 0xd32e
 800325c:	f7fd fd64 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD32F, 0x10);
 8003260:	2110      	movs	r1, #16
 8003262:	f24d 302f 	movw	r0, #54063	; 0xd32f
 8003266:	f7fd fd5f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD330, 0x03);
 800326a:	2103      	movs	r1, #3
 800326c:	f24d 3030 	movw	r0, #54064	; 0xd330
 8003270:	f7fd fd5a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD331, 0x33);
 8003274:	2133      	movs	r1, #51	; 0x33
 8003276:	f24d 3031 	movw	r0, #54065	; 0xd331
 800327a:	f7fd fd55 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD332, 0x03);
 800327e:	2103      	movs	r1, #3
 8003280:	f24d 3032 	movw	r0, #54066	; 0xd332
 8003284:	f7fd fd50 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD333, 0x6D);
 8003288:	216d      	movs	r1, #109	; 0x6d
 800328a:	f24d 3033 	movw	r0, #54067	; 0xd333
 800328e:	f7fd fd4b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD400, 0x00);
 8003292:	2100      	movs	r1, #0
 8003294:	f44f 4054 	mov.w	r0, #54272	; 0xd400
 8003298:	f7fd fd46 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD401, 0x33);
 800329c:	2133      	movs	r1, #51	; 0x33
 800329e:	f24d 4001 	movw	r0, #54273	; 0xd401
 80032a2:	f7fd fd41 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD402, 0x00);
 80032a6:	2100      	movs	r1, #0
 80032a8:	f24d 4002 	movw	r0, #54274	; 0xd402
 80032ac:	f7fd fd3c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD403, 0x34);
 80032b0:	2134      	movs	r1, #52	; 0x34
 80032b2:	f24d 4003 	movw	r0, #54275	; 0xd403
 80032b6:	f7fd fd37 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD404, 0x00);
 80032ba:	2100      	movs	r1, #0
 80032bc:	f24d 4004 	movw	r0, #54276	; 0xd404
 80032c0:	f7fd fd32 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD405, 0x3A);
 80032c4:	213a      	movs	r1, #58	; 0x3a
 80032c6:	f24d 4005 	movw	r0, #54277	; 0xd405
 80032ca:	f7fd fd2d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD406, 0x00);
 80032ce:	2100      	movs	r1, #0
 80032d0:	f24d 4006 	movw	r0, #54278	; 0xd406
 80032d4:	f7fd fd28 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD407, 0x4A);
 80032d8:	214a      	movs	r1, #74	; 0x4a
 80032da:	f24d 4007 	movw	r0, #54279	; 0xd407
 80032de:	f7fd fd23 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD408, 0x00);
 80032e2:	2100      	movs	r1, #0
 80032e4:	f24d 4008 	movw	r0, #54280	; 0xd408
 80032e8:	f7fd fd1e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD409, 0x5C);
 80032ec:	215c      	movs	r1, #92	; 0x5c
 80032ee:	f24d 4009 	movw	r0, #54281	; 0xd409
 80032f2:	f7fd fd19 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD40A, 0x00);
 80032f6:	2100      	movs	r1, #0
 80032f8:	f24d 400a 	movw	r0, #54282	; 0xd40a
 80032fc:	f7fd fd14 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD40B, 0x81);
 8003300:	2181      	movs	r1, #129	; 0x81
 8003302:	f24d 400b 	movw	r0, #54283	; 0xd40b
 8003306:	f7fd fd0f 	bl	8000d28 <LCD_WriteReg>

        LCD_WriteReg(0xD40C, 0x00);
 800330a:	2100      	movs	r1, #0
 800330c:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8003310:	f7fd fd0a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD40D, 0xA6);
 8003314:	21a6      	movs	r1, #166	; 0xa6
 8003316:	f24d 400d 	movw	r0, #54285	; 0xd40d
 800331a:	f7fd fd05 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD40E, 0x00);
 800331e:	2100      	movs	r1, #0
 8003320:	f24d 400e 	movw	r0, #54286	; 0xd40e
 8003324:	f7fd fd00 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD40F, 0xE5);
 8003328:	21e5      	movs	r1, #229	; 0xe5
 800332a:	f24d 400f 	movw	r0, #54287	; 0xd40f
 800332e:	f7fd fcfb 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD410, 0x01);
 8003332:	2101      	movs	r1, #1
 8003334:	f24d 4010 	movw	r0, #54288	; 0xd410
 8003338:	f7fd fcf6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD411, 0x13);
 800333c:	2113      	movs	r1, #19
 800333e:	f24d 4011 	movw	r0, #54289	; 0xd411
 8003342:	f7fd fcf1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD412, 0x01);
 8003346:	2101      	movs	r1, #1
 8003348:	f24d 4012 	movw	r0, #54290	; 0xd412
 800334c:	f7fd fcec 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD413, 0x54);
 8003350:	2154      	movs	r1, #84	; 0x54
 8003352:	f24d 4013 	movw	r0, #54291	; 0xd413
 8003356:	f7fd fce7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD414, 0x01);
 800335a:	2101      	movs	r1, #1
 800335c:	f24d 4014 	movw	r0, #54292	; 0xd414
 8003360:	f7fd fce2 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD415, 0x82);
 8003364:	2182      	movs	r1, #130	; 0x82
 8003366:	f24d 4015 	movw	r0, #54293	; 0xd415
 800336a:	f7fd fcdd 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD416, 0x01);
 800336e:	2101      	movs	r1, #1
 8003370:	f24d 4016 	movw	r0, #54294	; 0xd416
 8003374:	f7fd fcd8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD417, 0xCA);
 8003378:	21ca      	movs	r1, #202	; 0xca
 800337a:	f24d 4017 	movw	r0, #54295	; 0xd417
 800337e:	f7fd fcd3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD418, 0x02);
 8003382:	2102      	movs	r1, #2
 8003384:	f24d 4018 	movw	r0, #54296	; 0xd418
 8003388:	f7fd fcce 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD419, 0x00);
 800338c:	2100      	movs	r1, #0
 800338e:	f24d 4019 	movw	r0, #54297	; 0xd419
 8003392:	f7fd fcc9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD41A, 0x02);
 8003396:	2102      	movs	r1, #2
 8003398:	f24d 401a 	movw	r0, #54298	; 0xd41a
 800339c:	f7fd fcc4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD41B, 0x01);
 80033a0:	2101      	movs	r1, #1
 80033a2:	f24d 401b 	movw	r0, #54299	; 0xd41b
 80033a6:	f7fd fcbf 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD41C, 0x02);
 80033aa:	2102      	movs	r1, #2
 80033ac:	f24d 401c 	movw	r0, #54300	; 0xd41c
 80033b0:	f7fd fcba 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD41D, 0x34);
 80033b4:	2134      	movs	r1, #52	; 0x34
 80033b6:	f24d 401d 	movw	r0, #54301	; 0xd41d
 80033ba:	f7fd fcb5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD41E, 0x02);
 80033be:	2102      	movs	r1, #2
 80033c0:	f24d 401e 	movw	r0, #54302	; 0xd41e
 80033c4:	f7fd fcb0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD41F, 0x67);
 80033c8:	2167      	movs	r1, #103	; 0x67
 80033ca:	f24d 401f 	movw	r0, #54303	; 0xd41f
 80033ce:	f7fd fcab 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD420, 0x02);
 80033d2:	2102      	movs	r1, #2
 80033d4:	f24d 4020 	movw	r0, #54304	; 0xd420
 80033d8:	f7fd fca6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD421, 0x84);
 80033dc:	2184      	movs	r1, #132	; 0x84
 80033de:	f24d 4021 	movw	r0, #54305	; 0xd421
 80033e2:	f7fd fca1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD422, 0x02);
 80033e6:	2102      	movs	r1, #2
 80033e8:	f24d 4022 	movw	r0, #54306	; 0xd422
 80033ec:	f7fd fc9c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD423, 0xA4);
 80033f0:	21a4      	movs	r1, #164	; 0xa4
 80033f2:	f24d 4023 	movw	r0, #54307	; 0xd423
 80033f6:	f7fd fc97 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD424, 0x02);
 80033fa:	2102      	movs	r1, #2
 80033fc:	f24d 4024 	movw	r0, #54308	; 0xd424
 8003400:	f7fd fc92 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD425, 0xB7);
 8003404:	21b7      	movs	r1, #183	; 0xb7
 8003406:	f24d 4025 	movw	r0, #54309	; 0xd425
 800340a:	f7fd fc8d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD426, 0x02);
 800340e:	2102      	movs	r1, #2
 8003410:	f24d 4026 	movw	r0, #54310	; 0xd426
 8003414:	f7fd fc88 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD427, 0xCF);
 8003418:	21cf      	movs	r1, #207	; 0xcf
 800341a:	f24d 4027 	movw	r0, #54311	; 0xd427
 800341e:	f7fd fc83 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD428, 0x02);
 8003422:	2102      	movs	r1, #2
 8003424:	f24d 4028 	movw	r0, #54312	; 0xd428
 8003428:	f7fd fc7e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD429, 0xDE);
 800342c:	21de      	movs	r1, #222	; 0xde
 800342e:	f24d 4029 	movw	r0, #54313	; 0xd429
 8003432:	f7fd fc79 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD42A, 0x02);
 8003436:	2102      	movs	r1, #2
 8003438:	f24d 402a 	movw	r0, #54314	; 0xd42a
 800343c:	f7fd fc74 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD42B, 0xF2);
 8003440:	21f2      	movs	r1, #242	; 0xf2
 8003442:	f24d 402b 	movw	r0, #54315	; 0xd42b
 8003446:	f7fd fc6f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD42C, 0x02);
 800344a:	2102      	movs	r1, #2
 800344c:	f24d 402c 	movw	r0, #54316	; 0xd42c
 8003450:	f7fd fc6a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD42D, 0xFE);
 8003454:	21fe      	movs	r1, #254	; 0xfe
 8003456:	f24d 402d 	movw	r0, #54317	; 0xd42d
 800345a:	f7fd fc65 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD42E, 0x03);
 800345e:	2103      	movs	r1, #3
 8003460:	f24d 402e 	movw	r0, #54318	; 0xd42e
 8003464:	f7fd fc60 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD42F, 0x10);
 8003468:	2110      	movs	r1, #16
 800346a:	f24d 402f 	movw	r0, #54319	; 0xd42f
 800346e:	f7fd fc5b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD430, 0x03);
 8003472:	2103      	movs	r1, #3
 8003474:	f24d 4030 	movw	r0, #54320	; 0xd430
 8003478:	f7fd fc56 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD431, 0x33);
 800347c:	2133      	movs	r1, #51	; 0x33
 800347e:	f24d 4031 	movw	r0, #54321	; 0xd431
 8003482:	f7fd fc51 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD432, 0x03);
 8003486:	2103      	movs	r1, #3
 8003488:	f24d 4032 	movw	r0, #54322	; 0xd432
 800348c:	f7fd fc4c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD433, 0x6D);
 8003490:	216d      	movs	r1, #109	; 0x6d
 8003492:	f24d 4033 	movw	r0, #54323	; 0xd433
 8003496:	f7fd fc47 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD500, 0x00);
 800349a:	2100      	movs	r1, #0
 800349c:	f44f 4055 	mov.w	r0, #54528	; 0xd500
 80034a0:	f7fd fc42 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD501, 0x33);
 80034a4:	2133      	movs	r1, #51	; 0x33
 80034a6:	f24d 5001 	movw	r0, #54529	; 0xd501
 80034aa:	f7fd fc3d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD502, 0x00);
 80034ae:	2100      	movs	r1, #0
 80034b0:	f24d 5002 	movw	r0, #54530	; 0xd502
 80034b4:	f7fd fc38 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD503, 0x34);
 80034b8:	2134      	movs	r1, #52	; 0x34
 80034ba:	f24d 5003 	movw	r0, #54531	; 0xd503
 80034be:	f7fd fc33 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD504, 0x00);
 80034c2:	2100      	movs	r1, #0
 80034c4:	f24d 5004 	movw	r0, #54532	; 0xd504
 80034c8:	f7fd fc2e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD505, 0x3A);
 80034cc:	213a      	movs	r1, #58	; 0x3a
 80034ce:	f24d 5005 	movw	r0, #54533	; 0xd505
 80034d2:	f7fd fc29 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD506, 0x00);
 80034d6:	2100      	movs	r1, #0
 80034d8:	f24d 5006 	movw	r0, #54534	; 0xd506
 80034dc:	f7fd fc24 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD507, 0x4A);
 80034e0:	214a      	movs	r1, #74	; 0x4a
 80034e2:	f24d 5007 	movw	r0, #54535	; 0xd507
 80034e6:	f7fd fc1f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD508, 0x00);
 80034ea:	2100      	movs	r1, #0
 80034ec:	f24d 5008 	movw	r0, #54536	; 0xd508
 80034f0:	f7fd fc1a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD509, 0x5C);
 80034f4:	215c      	movs	r1, #92	; 0x5c
 80034f6:	f24d 5009 	movw	r0, #54537	; 0xd509
 80034fa:	f7fd fc15 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD50A, 0x00);
 80034fe:	2100      	movs	r1, #0
 8003500:	f24d 500a 	movw	r0, #54538	; 0xd50a
 8003504:	f7fd fc10 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD50B, 0x81);
 8003508:	2181      	movs	r1, #129	; 0x81
 800350a:	f24d 500b 	movw	r0, #54539	; 0xd50b
 800350e:	f7fd fc0b 	bl	8000d28 <LCD_WriteReg>

        LCD_WriteReg(0xD50C, 0x00);
 8003512:	2100      	movs	r1, #0
 8003514:	f24d 500c 	movw	r0, #54540	; 0xd50c
 8003518:	f7fd fc06 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD50D, 0xA6);
 800351c:	21a6      	movs	r1, #166	; 0xa6
 800351e:	f24d 500d 	movw	r0, #54541	; 0xd50d
 8003522:	f7fd fc01 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD50E, 0x00);
 8003526:	2100      	movs	r1, #0
 8003528:	f24d 500e 	movw	r0, #54542	; 0xd50e
 800352c:	f7fd fbfc 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD50F, 0xE5);
 8003530:	21e5      	movs	r1, #229	; 0xe5
 8003532:	f24d 500f 	movw	r0, #54543	; 0xd50f
 8003536:	f7fd fbf7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD510, 0x01);
 800353a:	2101      	movs	r1, #1
 800353c:	f24d 5010 	movw	r0, #54544	; 0xd510
 8003540:	f7fd fbf2 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD511, 0x13);
 8003544:	2113      	movs	r1, #19
 8003546:	f24d 5011 	movw	r0, #54545	; 0xd511
 800354a:	f7fd fbed 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD512, 0x01);
 800354e:	2101      	movs	r1, #1
 8003550:	f24d 5012 	movw	r0, #54546	; 0xd512
 8003554:	f7fd fbe8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD513, 0x54);
 8003558:	2154      	movs	r1, #84	; 0x54
 800355a:	f24d 5013 	movw	r0, #54547	; 0xd513
 800355e:	f7fd fbe3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD514, 0x01);
 8003562:	2101      	movs	r1, #1
 8003564:	f24d 5014 	movw	r0, #54548	; 0xd514
 8003568:	f7fd fbde 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD515, 0x82);
 800356c:	2182      	movs	r1, #130	; 0x82
 800356e:	f24d 5015 	movw	r0, #54549	; 0xd515
 8003572:	f7fd fbd9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD516, 0x01);
 8003576:	2101      	movs	r1, #1
 8003578:	f24d 5016 	movw	r0, #54550	; 0xd516
 800357c:	f7fd fbd4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD517, 0xCA);
 8003580:	21ca      	movs	r1, #202	; 0xca
 8003582:	f24d 5017 	movw	r0, #54551	; 0xd517
 8003586:	f7fd fbcf 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD518, 0x02);
 800358a:	2102      	movs	r1, #2
 800358c:	f24d 5018 	movw	r0, #54552	; 0xd518
 8003590:	f7fd fbca 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD519, 0x00);
 8003594:	2100      	movs	r1, #0
 8003596:	f24d 5019 	movw	r0, #54553	; 0xd519
 800359a:	f7fd fbc5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD51A, 0x02);
 800359e:	2102      	movs	r1, #2
 80035a0:	f24d 501a 	movw	r0, #54554	; 0xd51a
 80035a4:	f7fd fbc0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD51B, 0x01);
 80035a8:	2101      	movs	r1, #1
 80035aa:	f24d 501b 	movw	r0, #54555	; 0xd51b
 80035ae:	f7fd fbbb 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD51C, 0x02);
 80035b2:	2102      	movs	r1, #2
 80035b4:	f24d 501c 	movw	r0, #54556	; 0xd51c
 80035b8:	f7fd fbb6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD51D, 0x34);
 80035bc:	2134      	movs	r1, #52	; 0x34
 80035be:	f24d 501d 	movw	r0, #54557	; 0xd51d
 80035c2:	f7fd fbb1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD51E, 0x02);
 80035c6:	2102      	movs	r1, #2
 80035c8:	f24d 501e 	movw	r0, #54558	; 0xd51e
 80035cc:	f7fd fbac 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD51F, 0x67);
 80035d0:	2167      	movs	r1, #103	; 0x67
 80035d2:	f24d 501f 	movw	r0, #54559	; 0xd51f
 80035d6:	f7fd fba7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD520, 0x02);
 80035da:	2102      	movs	r1, #2
 80035dc:	f24d 5020 	movw	r0, #54560	; 0xd520
 80035e0:	f7fd fba2 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD521, 0x84);
 80035e4:	2184      	movs	r1, #132	; 0x84
 80035e6:	f24d 5021 	movw	r0, #54561	; 0xd521
 80035ea:	f7fd fb9d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD522, 0x02);
 80035ee:	2102      	movs	r1, #2
 80035f0:	f24d 5022 	movw	r0, #54562	; 0xd522
 80035f4:	f7fd fb98 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD523, 0xA4);
 80035f8:	21a4      	movs	r1, #164	; 0xa4
 80035fa:	f24d 5023 	movw	r0, #54563	; 0xd523
 80035fe:	f7fd fb93 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD524, 0x02);
 8003602:	2102      	movs	r1, #2
 8003604:	f24d 5024 	movw	r0, #54564	; 0xd524
 8003608:	f7fd fb8e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD525, 0xB7);
 800360c:	21b7      	movs	r1, #183	; 0xb7
 800360e:	f24d 5025 	movw	r0, #54565	; 0xd525
 8003612:	f7fd fb89 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD526, 0x02);
 8003616:	2102      	movs	r1, #2
 8003618:	f24d 5026 	movw	r0, #54566	; 0xd526
 800361c:	f7fd fb84 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD527, 0xCF);
 8003620:	21cf      	movs	r1, #207	; 0xcf
 8003622:	f24d 5027 	movw	r0, #54567	; 0xd527
 8003626:	f7fd fb7f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD528, 0x02);
 800362a:	2102      	movs	r1, #2
 800362c:	f24d 5028 	movw	r0, #54568	; 0xd528
 8003630:	f7fd fb7a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD529, 0xDE);
 8003634:	21de      	movs	r1, #222	; 0xde
 8003636:	f24d 5029 	movw	r0, #54569	; 0xd529
 800363a:	f7fd fb75 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD52A, 0x02);
 800363e:	2102      	movs	r1, #2
 8003640:	f24d 502a 	movw	r0, #54570	; 0xd52a
 8003644:	f7fd fb70 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD52B, 0xF2);
 8003648:	21f2      	movs	r1, #242	; 0xf2
 800364a:	f24d 502b 	movw	r0, #54571	; 0xd52b
 800364e:	f7fd fb6b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD52C, 0x02);
 8003652:	2102      	movs	r1, #2
 8003654:	f24d 502c 	movw	r0, #54572	; 0xd52c
 8003658:	f7fd fb66 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD52D, 0xFE);
 800365c:	21fe      	movs	r1, #254	; 0xfe
 800365e:	f24d 502d 	movw	r0, #54573	; 0xd52d
 8003662:	f7fd fb61 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD52E, 0x03);
 8003666:	2103      	movs	r1, #3
 8003668:	f24d 502e 	movw	r0, #54574	; 0xd52e
 800366c:	f7fd fb5c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD52F, 0x10);
 8003670:	2110      	movs	r1, #16
 8003672:	f24d 502f 	movw	r0, #54575	; 0xd52f
 8003676:	f7fd fb57 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD530, 0x03);
 800367a:	2103      	movs	r1, #3
 800367c:	f24d 5030 	movw	r0, #54576	; 0xd530
 8003680:	f7fd fb52 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD531, 0x33);
 8003684:	2133      	movs	r1, #51	; 0x33
 8003686:	f24d 5031 	movw	r0, #54577	; 0xd531
 800368a:	f7fd fb4d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD532, 0x03);
 800368e:	2103      	movs	r1, #3
 8003690:	f24d 5032 	movw	r0, #54578	; 0xd532
 8003694:	f7fd fb48 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD533, 0x6D);
 8003698:	216d      	movs	r1, #109	; 0x6d
 800369a:	f24d 5033 	movw	r0, #54579	; 0xd533
 800369e:	f7fd fb43 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD600, 0x00);
 80036a2:	2100      	movs	r1, #0
 80036a4:	f44f 4056 	mov.w	r0, #54784	; 0xd600
 80036a8:	f7fd fb3e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD601, 0x33);
 80036ac:	2133      	movs	r1, #51	; 0x33
 80036ae:	f24d 6001 	movw	r0, #54785	; 0xd601
 80036b2:	f7fd fb39 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD602, 0x00);
 80036b6:	2100      	movs	r1, #0
 80036b8:	f24d 6002 	movw	r0, #54786	; 0xd602
 80036bc:	f7fd fb34 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD603, 0x34);
 80036c0:	2134      	movs	r1, #52	; 0x34
 80036c2:	f24d 6003 	movw	r0, #54787	; 0xd603
 80036c6:	f7fd fb2f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD604, 0x00);
 80036ca:	2100      	movs	r1, #0
 80036cc:	f24d 6004 	movw	r0, #54788	; 0xd604
 80036d0:	f7fd fb2a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD605, 0x3A);
 80036d4:	213a      	movs	r1, #58	; 0x3a
 80036d6:	f24d 6005 	movw	r0, #54789	; 0xd605
 80036da:	f7fd fb25 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD606, 0x00);
 80036de:	2100      	movs	r1, #0
 80036e0:	f24d 6006 	movw	r0, #54790	; 0xd606
 80036e4:	f7fd fb20 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD607, 0x4A);
 80036e8:	214a      	movs	r1, #74	; 0x4a
 80036ea:	f24d 6007 	movw	r0, #54791	; 0xd607
 80036ee:	f7fd fb1b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD608, 0x00);
 80036f2:	2100      	movs	r1, #0
 80036f4:	f24d 6008 	movw	r0, #54792	; 0xd608
 80036f8:	f7fd fb16 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD609, 0x5C);
 80036fc:	215c      	movs	r1, #92	; 0x5c
 80036fe:	f24d 6009 	movw	r0, #54793	; 0xd609
 8003702:	f7fd fb11 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD60A, 0x00);
 8003706:	2100      	movs	r1, #0
 8003708:	f24d 600a 	movw	r0, #54794	; 0xd60a
 800370c:	f7fd fb0c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD60B, 0x81);
 8003710:	2181      	movs	r1, #129	; 0x81
 8003712:	f24d 600b 	movw	r0, #54795	; 0xd60b
 8003716:	f7fd fb07 	bl	8000d28 <LCD_WriteReg>

        LCD_WriteReg(0xD60C, 0x00);
 800371a:	2100      	movs	r1, #0
 800371c:	f24d 600c 	movw	r0, #54796	; 0xd60c
 8003720:	f7fd fb02 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD60D, 0xA6);
 8003724:	21a6      	movs	r1, #166	; 0xa6
 8003726:	f24d 600d 	movw	r0, #54797	; 0xd60d
 800372a:	f7fd fafd 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD60E, 0x00);
 800372e:	2100      	movs	r1, #0
 8003730:	f24d 600e 	movw	r0, #54798	; 0xd60e
 8003734:	f7fd faf8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD60F, 0xE5);
 8003738:	21e5      	movs	r1, #229	; 0xe5
 800373a:	f24d 600f 	movw	r0, #54799	; 0xd60f
 800373e:	f7fd faf3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD610, 0x01);
 8003742:	2101      	movs	r1, #1
 8003744:	f24d 6010 	movw	r0, #54800	; 0xd610
 8003748:	f7fd faee 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD611, 0x13);
 800374c:	2113      	movs	r1, #19
 800374e:	f24d 6011 	movw	r0, #54801	; 0xd611
 8003752:	f7fd fae9 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD612, 0x01);
 8003756:	2101      	movs	r1, #1
 8003758:	f24d 6012 	movw	r0, #54802	; 0xd612
 800375c:	f7fd fae4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD613, 0x54);
 8003760:	2154      	movs	r1, #84	; 0x54
 8003762:	f24d 6013 	movw	r0, #54803	; 0xd613
 8003766:	f7fd fadf 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD614, 0x01);
 800376a:	2101      	movs	r1, #1
 800376c:	f24d 6014 	movw	r0, #54804	; 0xd614
 8003770:	f7fd fada 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD615, 0x82);
 8003774:	2182      	movs	r1, #130	; 0x82
 8003776:	f24d 6015 	movw	r0, #54805	; 0xd615
 800377a:	f7fd fad5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD616, 0x01);
 800377e:	2101      	movs	r1, #1
 8003780:	f24d 6016 	movw	r0, #54806	; 0xd616
 8003784:	f7fd fad0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD617, 0xCA);
 8003788:	21ca      	movs	r1, #202	; 0xca
 800378a:	f24d 6017 	movw	r0, #54807	; 0xd617
 800378e:	f7fd facb 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD618, 0x02);
 8003792:	2102      	movs	r1, #2
 8003794:	f24d 6018 	movw	r0, #54808	; 0xd618
 8003798:	f7fd fac6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD619, 0x00);
 800379c:	2100      	movs	r1, #0
 800379e:	f24d 6019 	movw	r0, #54809	; 0xd619
 80037a2:	f7fd fac1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD61A, 0x02);
 80037a6:	2102      	movs	r1, #2
 80037a8:	f24d 601a 	movw	r0, #54810	; 0xd61a
 80037ac:	f7fd fabc 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD61B, 0x01);
 80037b0:	2101      	movs	r1, #1
 80037b2:	f24d 601b 	movw	r0, #54811	; 0xd61b
 80037b6:	f7fd fab7 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD61C, 0x02);
 80037ba:	2102      	movs	r1, #2
 80037bc:	f24d 601c 	movw	r0, #54812	; 0xd61c
 80037c0:	f7fd fab2 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD61D, 0x34);
 80037c4:	2134      	movs	r1, #52	; 0x34
 80037c6:	f24d 601d 	movw	r0, #54813	; 0xd61d
 80037ca:	f7fd faad 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD61E, 0x02);
 80037ce:	2102      	movs	r1, #2
 80037d0:	f24d 601e 	movw	r0, #54814	; 0xd61e
 80037d4:	f7fd faa8 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD61F, 0x67);
 80037d8:	2167      	movs	r1, #103	; 0x67
 80037da:	f24d 601f 	movw	r0, #54815	; 0xd61f
 80037de:	f7fd faa3 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD620, 0x02);
 80037e2:	2102      	movs	r1, #2
 80037e4:	f24d 6020 	movw	r0, #54816	; 0xd620
 80037e8:	f7fd fa9e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD621, 0x84);
 80037ec:	2184      	movs	r1, #132	; 0x84
 80037ee:	f24d 6021 	movw	r0, #54817	; 0xd621
 80037f2:	f7fd fa99 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD622, 0x02);
 80037f6:	2102      	movs	r1, #2
 80037f8:	f24d 6022 	movw	r0, #54818	; 0xd622
 80037fc:	f7fd fa94 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD623, 0xA4);
 8003800:	21a4      	movs	r1, #164	; 0xa4
 8003802:	f24d 6023 	movw	r0, #54819	; 0xd623
 8003806:	f7fd fa8f 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD624, 0x02);
 800380a:	2102      	movs	r1, #2
 800380c:	f24d 6024 	movw	r0, #54820	; 0xd624
 8003810:	f7fd fa8a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD625, 0xB7);
 8003814:	21b7      	movs	r1, #183	; 0xb7
 8003816:	f24d 6025 	movw	r0, #54821	; 0xd625
 800381a:	f7fd fa85 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD626, 0x02);
 800381e:	2102      	movs	r1, #2
 8003820:	f24d 6026 	movw	r0, #54822	; 0xd626
 8003824:	f7fd fa80 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD627, 0xCF);
 8003828:	21cf      	movs	r1, #207	; 0xcf
 800382a:	f24d 6027 	movw	r0, #54823	; 0xd627
 800382e:	f7fd fa7b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD628, 0x02);
 8003832:	2102      	movs	r1, #2
 8003834:	f24d 6028 	movw	r0, #54824	; 0xd628
 8003838:	f7fd fa76 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD629, 0xDE);
 800383c:	21de      	movs	r1, #222	; 0xde
 800383e:	f24d 6029 	movw	r0, #54825	; 0xd629
 8003842:	f7fd fa71 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD62A, 0x02);
 8003846:	2102      	movs	r1, #2
 8003848:	f24d 602a 	movw	r0, #54826	; 0xd62a
 800384c:	f7fd fa6c 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD62B, 0xF2);
 8003850:	21f2      	movs	r1, #242	; 0xf2
 8003852:	f24d 602b 	movw	r0, #54827	; 0xd62b
 8003856:	f7fd fa67 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD62C, 0x02);
 800385a:	2102      	movs	r1, #2
 800385c:	f24d 602c 	movw	r0, #54828	; 0xd62c
 8003860:	f7fd fa62 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD62D, 0xFE);
 8003864:	21fe      	movs	r1, #254	; 0xfe
 8003866:	f24d 602d 	movw	r0, #54829	; 0xd62d
 800386a:	f7fd fa5d 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD62E, 0x03);
 800386e:	2103      	movs	r1, #3
 8003870:	f24d 602e 	movw	r0, #54830	; 0xd62e
 8003874:	f7fd fa58 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD62F, 0x10);
 8003878:	2110      	movs	r1, #16
 800387a:	f24d 602f 	movw	r0, #54831	; 0xd62f
 800387e:	f7fd fa53 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD630, 0x03);
 8003882:	2103      	movs	r1, #3
 8003884:	f24d 6030 	movw	r0, #54832	; 0xd630
 8003888:	f7fd fa4e 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD631, 0x33);
 800388c:	2133      	movs	r1, #51	; 0x33
 800388e:	f24d 6031 	movw	r0, #54833	; 0xd631
 8003892:	f7fd fa49 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD632, 0x03);
 8003896:	2103      	movs	r1, #3
 8003898:	f24d 6032 	movw	r0, #54834	; 0xd632
 800389c:	f7fd fa44 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xD633, 0x6D);
 80038a0:	216d      	movs	r1, #109	; 0x6d
 80038a2:	f24d 6033 	movw	r0, #54835	; 0xd633
 80038a6:	f7fd fa3f 	bl	8000d28 <LCD_WriteReg>
        //LV2 Page 0 enable
        LCD_WriteReg(0xF000, 0x55);
 80038aa:	2155      	movs	r1, #85	; 0x55
 80038ac:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 80038b0:	f7fd fa3a 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF001, 0xAA);
 80038b4:	21aa      	movs	r1, #170	; 0xaa
 80038b6:	f24f 0001 	movw	r0, #61441	; 0xf001
 80038ba:	f7fd fa35 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF002, 0x52);
 80038be:	2152      	movs	r1, #82	; 0x52
 80038c0:	f24f 0002 	movw	r0, #61442	; 0xf002
 80038c4:	f7fd fa30 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF003, 0x08);
 80038c8:	2108      	movs	r1, #8
 80038ca:	f24f 0003 	movw	r0, #61443	; 0xf003
 80038ce:	f7fd fa2b 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xF004, 0x00);
 80038d2:	2100      	movs	r1, #0
 80038d4:	f24f 0004 	movw	r0, #61444	; 0xf004
 80038d8:	f7fd fa26 	bl	8000d28 <LCD_WriteReg>
        //Display control
        LCD_WriteReg(0xB100, 0xCC);
 80038dc:	21cc      	movs	r1, #204	; 0xcc
 80038de:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 80038e2:	f7fd fa21 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB101, 0x00);
 80038e6:	2100      	movs	r1, #0
 80038e8:	f24b 1001 	movw	r0, #45313	; 0xb101
 80038ec:	f7fd fa1c 	bl	8000d28 <LCD_WriteReg>
        //Source hold time
        LCD_WriteReg(0xB600, 0x05);
 80038f0:	2105      	movs	r1, #5
 80038f2:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 80038f6:	f7fd fa17 	bl	8000d28 <LCD_WriteReg>
        //Gate EQ control
        LCD_WriteReg(0xB700, 0x70);
 80038fa:	2170      	movs	r1, #112	; 0x70
 80038fc:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8003900:	f7fd fa12 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB701, 0x70);
 8003904:	2170      	movs	r1, #112	; 0x70
 8003906:	f24b 7001 	movw	r0, #46849	; 0xb701
 800390a:	f7fd fa0d 	bl	8000d28 <LCD_WriteReg>
        //Source EQ control (Mode 2)
        LCD_WriteReg(0xB800, 0x01);
 800390e:	2101      	movs	r1, #1
 8003910:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8003914:	f7fd fa08 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB801, 0x03);
 8003918:	2103      	movs	r1, #3
 800391a:	f64b 0001 	movw	r0, #47105	; 0xb801
 800391e:	f7fd fa03 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB802, 0x03);
 8003922:	2103      	movs	r1, #3
 8003924:	f64b 0002 	movw	r0, #47106	; 0xb802
 8003928:	f7fd f9fe 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xB803, 0x03);
 800392c:	2103      	movs	r1, #3
 800392e:	f64b 0003 	movw	r0, #47107	; 0xb803
 8003932:	f7fd f9f9 	bl	8000d28 <LCD_WriteReg>
        //Inversion mode (2-dot)
        LCD_WriteReg(0xBC00, 0x02);
 8003936:	2102      	movs	r1, #2
 8003938:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 800393c:	f7fd f9f4 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBC01, 0x00);
 8003940:	2100      	movs	r1, #0
 8003942:	f64b 4001 	movw	r0, #48129	; 0xbc01
 8003946:	f7fd f9ef 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xBC02, 0x00);
 800394a:	2100      	movs	r1, #0
 800394c:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8003950:	f7fd f9ea 	bl	8000d28 <LCD_WriteReg>
        //Timing control 4H w/ 4-delay
        LCD_WriteReg(0xC900, 0xD0);
 8003954:	21d0      	movs	r1, #208	; 0xd0
 8003956:	f44f 4049 	mov.w	r0, #51456	; 0xc900
 800395a:	f7fd f9e5 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xC901, 0x02);
 800395e:	2102      	movs	r1, #2
 8003960:	f64c 1001 	movw	r0, #51457	; 0xc901
 8003964:	f7fd f9e0 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xC902, 0x50);
 8003968:	2150      	movs	r1, #80	; 0x50
 800396a:	f64c 1002 	movw	r0, #51458	; 0xc902
 800396e:	f7fd f9db 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xC903, 0x50);
 8003972:	2150      	movs	r1, #80	; 0x50
 8003974:	f64c 1003 	movw	r0, #51459	; 0xc903
 8003978:	f7fd f9d6 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0xC904, 0x50);
 800397c:	2150      	movs	r1, #80	; 0x50
 800397e:	f64c 1004 	movw	r0, #51460	; 0xc904
 8003982:	f7fd f9d1 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0x3500, 0x00);
 8003986:	2100      	movs	r1, #0
 8003988:	f44f 5054 	mov.w	r0, #13568	; 0x3500
 800398c:	f7fd f9cc 	bl	8000d28 <LCD_WriteReg>
        LCD_WriteReg(0x3A00, 0x55); //16-bit/pixel
 8003990:	2155      	movs	r1, #85	; 0x55
 8003992:	f44f 5068 	mov.w	r0, #14848	; 0x3a00
 8003996:	f7fd f9c7 	bl	8000d28 <LCD_WriteReg>
        LCD_WR_REG(0x1100);
 800399a:	f44f 5088 	mov.w	r0, #4352	; 0x1100
 800399e:	f7fd f98b 	bl	8000cb8 <LCD_WR_REG>
        delay_us(120);
 80039a2:	2078      	movs	r0, #120	; 0x78
 80039a4:	f000 fdf2 	bl	800458c <delay_us>
        LCD_WR_REG(0x2900);
 80039a8:	f44f 5024 	mov.w	r0, #10496	; 0x2900
 80039ac:	f7fd f984 	bl	8000cb8 <LCD_WR_REG>
 80039b0:	e0be      	b.n	8003b30 <LCD_Init+0x25c0>
    }
    else if (lcddev.id == 0X1963)
 80039b2:	4b66      	ldr	r3, [pc, #408]	; (8003b4c <LCD_Init+0x25dc>)
 80039b4:	889b      	ldrh	r3, [r3, #4]
 80039b6:	f641 1263 	movw	r2, #6499	; 0x1963
 80039ba:	4293      	cmp	r3, r2
 80039bc:	f040 80b8 	bne.w	8003b30 <LCD_Init+0x25c0>
    {
        LCD_WR_REG(0xE2);       //Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz
 80039c0:	20e2      	movs	r0, #226	; 0xe2
 80039c2:	f7fd f979 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x1D);      //参数1
 80039c6:	201d      	movs	r0, #29
 80039c8:	f7fd f98a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x02);      //参数2 Divider M = 2, PLL = 300/(M+1) = 100MHz
 80039cc:	2002      	movs	r0, #2
 80039ce:	f7fd f987 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x04);      //参数3 Validate M and N values
 80039d2:	2004      	movs	r0, #4
 80039d4:	f7fd f984 	bl	8000ce0 <LCD_WR_DATA>
        delay_us(100);
 80039d8:	2064      	movs	r0, #100	; 0x64
 80039da:	f000 fdd7 	bl	800458c <delay_us>
        LCD_WR_REG(0xE0);       // Start PLL command
 80039de:	20e0      	movs	r0, #224	; 0xe0
 80039e0:	f7fd f96a 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x01);      // enable PLL
 80039e4:	2001      	movs	r0, #1
 80039e6:	f7fd f97b 	bl	8000ce0 <LCD_WR_DATA>
        delay_ms(10);
 80039ea:	200a      	movs	r0, #10
 80039ec:	f000 fe0e 	bl	800460c <delay_ms>
        LCD_WR_REG(0xE0);       // Start PLL command again
 80039f0:	20e0      	movs	r0, #224	; 0xe0
 80039f2:	f7fd f961 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x03);      // now, use PLL output as system clock
 80039f6:	2003      	movs	r0, #3
 80039f8:	f7fd f972 	bl	8000ce0 <LCD_WR_DATA>
        delay_ms(12);
 80039fc:	200c      	movs	r0, #12
 80039fe:	f000 fe05 	bl	800460c <delay_ms>
        LCD_WR_REG(0x01);       //软复位
 8003a02:	2001      	movs	r0, #1
 8003a04:	f7fd f958 	bl	8000cb8 <LCD_WR_REG>
        delay_ms(10);
 8003a08:	200a      	movs	r0, #10
 8003a0a:	f000 fdff 	bl	800460c <delay_ms>

        LCD_WR_REG(0xE6);       //设置像素频率,33Mhz
 8003a0e:	20e6      	movs	r0, #230	; 0xe6
 8003a10:	f7fd f952 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x2F);
 8003a14:	202f      	movs	r0, #47	; 0x2f
 8003a16:	f7fd f963 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xFF);
 8003a1a:	20ff      	movs	r0, #255	; 0xff
 8003a1c:	f7fd f960 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xFF);
 8003a20:	20ff      	movs	r0, #255	; 0xff
 8003a22:	f7fd f95d 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB0);       //设置LCD模式
 8003a26:	20b0      	movs	r0, #176	; 0xb0
 8003a28:	f7fd f946 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x20);      //24位模式
 8003a2c:	2020      	movs	r0, #32
 8003a2e:	f7fd f957 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);      //TFT 模式
 8003a32:	2000      	movs	r0, #0
 8003a34:	f7fd f954 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_DATA((SSD_HOR_RESOLUTION - 1) >> 8); //设置LCD水平像素
 8003a38:	2003      	movs	r0, #3
 8003a3a:	f7fd f951 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_HOR_RESOLUTION - 1);
 8003a3e:	f240 301f 	movw	r0, #799	; 0x31f
 8003a42:	f7fd f94d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA((SSD_VER_RESOLUTION - 1) >> 8); //设置LCD垂直像素
 8003a46:	2001      	movs	r0, #1
 8003a48:	f7fd f94a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_VER_RESOLUTION - 1);
 8003a4c:	f240 10df 	movw	r0, #479	; 0x1df
 8003a50:	f7fd f946 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);      //RGB序列
 8003a54:	2000      	movs	r0, #0
 8003a56:	f7fd f943 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB4);       //Set horizontal period
 8003a5a:	20b4      	movs	r0, #180	; 0xb4
 8003a5c:	f7fd f92c 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA((SSD_HT - 1) >> 8);
 8003a60:	2004      	movs	r0, #4
 8003a62:	f7fd f93d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_HT - 1);
 8003a66:	f240 401f 	movw	r0, #1055	; 0x41f
 8003a6a:	f7fd f939 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_HPS >> 8);
 8003a6e:	2000      	movs	r0, #0
 8003a70:	f7fd f936 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_HPS);
 8003a74:	202e      	movs	r0, #46	; 0x2e
 8003a76:	f7fd f933 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_HOR_PULSE_WIDTH - 1);
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	f7fd f930 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8003a80:	2000      	movs	r0, #0
 8003a82:	f7fd f92d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8003a86:	2000      	movs	r0, #0
 8003a88:	f7fd f92a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	f7fd f927 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xB6);       //Set vertical period
 8003a92:	20b6      	movs	r0, #182	; 0xb6
 8003a94:	f7fd f910 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA((SSD_VT - 1) >> 8);
 8003a98:	2002      	movs	r0, #2
 8003a9a:	f7fd f921 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_VT - 1);
 8003a9e:	f44f 7003 	mov.w	r0, #524	; 0x20c
 8003aa2:	f7fd f91d 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_VPS >> 8);
 8003aa6:	2000      	movs	r0, #0
 8003aa8:	f7fd f91a 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_VPS);
 8003aac:	2017      	movs	r0, #23
 8003aae:	f7fd f917 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(SSD_VER_FRONT_PORCH - 1);
 8003ab2:	2015      	movs	r0, #21
 8003ab4:	f7fd f914 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8003ab8:	2000      	movs	r0, #0
 8003aba:	f7fd f911 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);
 8003abe:	2000      	movs	r0, #0
 8003ac0:	f7fd f90e 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xF0);       //设置SSD1963与CPU接口为16bit
 8003ac4:	20f0      	movs	r0, #240	; 0xf0
 8003ac6:	f7fd f8f7 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x03);      //16-bit(565 format) data for 16bpp
 8003aca:	2003      	movs	r0, #3
 8003acc:	f7fd f908 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0x29);       //开启显示
 8003ad0:	2029      	movs	r0, #41	; 0x29
 8003ad2:	f7fd f8f1 	bl	8000cb8 <LCD_WR_REG>
        //设置PWM输出  背光通过占空比可调
        LCD_WR_REG(0xD0);       //设置自动白平衡DBC
 8003ad6:	20d0      	movs	r0, #208	; 0xd0
 8003ad8:	f7fd f8ee 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x00);      //disable
 8003adc:	2000      	movs	r0, #0
 8003ade:	f7fd f8ff 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xBE);       //配置PWM输出
 8003ae2:	20be      	movs	r0, #190	; 0xbe
 8003ae4:	f7fd f8e8 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x05);      //1设置PWM频率
 8003ae8:	2005      	movs	r0, #5
 8003aea:	f7fd f8f9 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0xFE);      //2设置PWM占空比
 8003aee:	20fe      	movs	r0, #254	; 0xfe
 8003af0:	f7fd f8f6 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x01);      //3设置C
 8003af4:	2001      	movs	r0, #1
 8003af6:	f7fd f8f3 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);      //4设置D
 8003afa:	2000      	movs	r0, #0
 8003afc:	f7fd f8f0 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);      //5设置E
 8003b00:	2000      	movs	r0, #0
 8003b02:	f7fd f8ed 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x00);      //6设置F
 8003b06:	2000      	movs	r0, #0
 8003b08:	f7fd f8ea 	bl	8000ce0 <LCD_WR_DATA>

        LCD_WR_REG(0xB8);       //设置GPIO配置
 8003b0c:	20b8      	movs	r0, #184	; 0xb8
 8003b0e:	f7fd f8d3 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0x03);      //2个IO口设置成输出
 8003b12:	2003      	movs	r0, #3
 8003b14:	f7fd f8e4 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_DATA(0x01);      //GPIO使用正常的IO功能
 8003b18:	2001      	movs	r0, #1
 8003b1a:	f7fd f8e1 	bl	8000ce0 <LCD_WR_DATA>
        LCD_WR_REG(0xBA);
 8003b1e:	20ba      	movs	r0, #186	; 0xba
 8003b20:	f7fd f8ca 	bl	8000cb8 <LCD_WR_REG>
        LCD_WR_DATA(0X01);      //GPIO[1:0]=01,控制LCD方向
 8003b24:	2001      	movs	r0, #1
 8003b26:	f7fd f8db 	bl	8000ce0 <LCD_WR_DATA>

        LCD_SSD_BackLightSet(100);//背光设置为最亮
 8003b2a:	2064      	movs	r0, #100	; 0x64
 8003b2c:	f7fd fc34 	bl	8001398 <LCD_SSD_BackLightSet>
    }

    LCD_Display_Dir(0);         //默认为竖屏
 8003b30:	2000      	movs	r0, #0
 8003b32:	f7fd fc65 	bl	8001400 <LCD_Display_Dir>
    LCD_LED = 1;                //点亮背光
 8003b36:	4b06      	ldr	r3, [pc, #24]	; (8003b50 <LCD_Init+0x25e0>)
 8003b38:	2201      	movs	r2, #1
 8003b3a:	601a      	str	r2, [r3, #0]
    LCD_Clear(WHITE);
 8003b3c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003b40:	f000 f808 	bl	8003b54 <LCD_Clear>
}  
 8003b44:	bf00      	nop
 8003b46:	3718      	adds	r7, #24
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	bd80      	pop	{r7, pc}
 8003b4c:	20000208 	.word	0x20000208
 8003b50:	42218180 	.word	0x42218180

08003b54 <LCD_Clear>:
//清屏函数
//color:要清屏的填充色
void LCD_Clear(u16 color)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	80fb      	strh	r3, [r7, #6]
    u32 index = 0;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	60fb      	str	r3, [r7, #12]
    u32 totalpoint = lcddev.width;
 8003b62:	4b11      	ldr	r3, [pc, #68]	; (8003ba8 <LCD_Clear+0x54>)
 8003b64:	881b      	ldrh	r3, [r3, #0]
 8003b66:	60bb      	str	r3, [r7, #8]
    totalpoint *= lcddev.height;    //得到总点数
 8003b68:	4b0f      	ldr	r3, [pc, #60]	; (8003ba8 <LCD_Clear+0x54>)
 8003b6a:	885b      	ldrh	r3, [r3, #2]
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	fb02 f303 	mul.w	r3, r2, r3
 8003b74:	60bb      	str	r3, [r7, #8]

    LCD_SetCursor(0x00, 0x0000);    //设置光标位置
 8003b76:	2100      	movs	r1, #0
 8003b78:	2000      	movs	r0, #0
 8003b7a:	f7fd f8f9 	bl	8000d70 <LCD_SetCursor>
    LCD_WriteRAM_Prepare();         //开始写入GRAM
 8003b7e:	f7fd f8e9 	bl	8000d54 <LCD_WriteRAM_Prepare>

    for (index = 0; index < totalpoint; index++)
 8003b82:	2300      	movs	r3, #0
 8003b84:	60fb      	str	r3, [r7, #12]
 8003b86:	e005      	b.n	8003b94 <LCD_Clear+0x40>
    {
        LCD->LCD_RAM = color;
 8003b88:	4a08      	ldr	r2, [pc, #32]	; (8003bac <LCD_Clear+0x58>)
 8003b8a:	88fb      	ldrh	r3, [r7, #6]
 8003b8c:	8053      	strh	r3, [r2, #2]
    for (index = 0; index < totalpoint; index++)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	3301      	adds	r3, #1
 8003b92:	60fb      	str	r3, [r7, #12]
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d3f5      	bcc.n	8003b88 <LCD_Clear+0x34>
    }
}
 8003b9c:	bf00      	nop
 8003b9e:	bf00      	nop
 8003ba0:	3710      	adds	r7, #16
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	20000208 	.word	0x20000208
 8003bac:	6c0007fe 	.word	0x6c0007fe

08003bb0 <LCD_ShowChar>:
//x,y:起始坐标
//num:要显示的字符:" "--->"~"
//size:字体大小 12/16/24/32
//mode:叠加方式(1)还是非叠加方式(0)
void LCD_ShowChar(u16 x, u16 y, u8 num, u8 size, u8 mode)
{
 8003bb0:	b590      	push	{r4, r7, lr}
 8003bb2:	b085      	sub	sp, #20
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	4604      	mov	r4, r0
 8003bb8:	4608      	mov	r0, r1
 8003bba:	4611      	mov	r1, r2
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	4623      	mov	r3, r4
 8003bc0:	80fb      	strh	r3, [r7, #6]
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	80bb      	strh	r3, [r7, #4]
 8003bc6:	460b      	mov	r3, r1
 8003bc8:	70fb      	strb	r3, [r7, #3]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	70bb      	strb	r3, [r7, #2]
    u8 temp, t1, t;
    u16 y0 = y;
 8003bce:	88bb      	ldrh	r3, [r7, #4]
 8003bd0:	817b      	strh	r3, [r7, #10]
    u8 csize = (size / 8 + ((size % 8) ? 1 : 0)) * (size / 2);  //得到字体一个字符对应点阵集所占的字节数
 8003bd2:	78bb      	ldrb	r3, [r7, #2]
 8003bd4:	08db      	lsrs	r3, r3, #3
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	461a      	mov	r2, r3
 8003bda:	78bb      	ldrb	r3, [r7, #2]
 8003bdc:	f003 0307 	and.w	r3, r3, #7
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	bf14      	ite	ne
 8003be6:	2301      	movne	r3, #1
 8003be8:	2300      	moveq	r3, #0
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	4413      	add	r3, r2
 8003bee:	b2db      	uxtb	r3, r3
 8003bf0:	78ba      	ldrb	r2, [r7, #2]
 8003bf2:	0852      	lsrs	r2, r2, #1
 8003bf4:	b2d2      	uxtb	r2, r2
 8003bf6:	fb02 f303 	mul.w	r3, r2, r3
 8003bfa:	727b      	strb	r3, [r7, #9]
    num = num - ' ';    //得到偏移后的值（ASCII字库是从空格开始取模，所以-' '就是对应字符的字库）
 8003bfc:	78fb      	ldrb	r3, [r7, #3]
 8003bfe:	3b20      	subs	r3, #32
 8003c00:	70fb      	strb	r3, [r7, #3]

    for (t = 0; t < csize; t++)
 8003c02:	2300      	movs	r3, #0
 8003c04:	737b      	strb	r3, [r7, #13]
 8003c06:	e06b      	b.n	8003ce0 <LCD_ShowChar+0x130>
    {
        if (size == 12)temp = asc2_1206[num][t];        //调用1206字体
 8003c08:	78bb      	ldrb	r3, [r7, #2]
 8003c0a:	2b0c      	cmp	r3, #12
 8003c0c:	d10b      	bne.n	8003c26 <LCD_ShowChar+0x76>
 8003c0e:	78fa      	ldrb	r2, [r7, #3]
 8003c10:	7b79      	ldrb	r1, [r7, #13]
 8003c12:	4839      	ldr	r0, [pc, #228]	; (8003cf8 <LCD_ShowChar+0x148>)
 8003c14:	4613      	mov	r3, r2
 8003c16:	005b      	lsls	r3, r3, #1
 8003c18:	4413      	add	r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	4403      	add	r3, r0
 8003c1e:	440b      	add	r3, r1
 8003c20:	781b      	ldrb	r3, [r3, #0]
 8003c22:	73fb      	strb	r3, [r7, #15]
 8003c24:	e019      	b.n	8003c5a <LCD_ShowChar+0xaa>
        else if (size == 16)temp = asc2_1608[num][t];   //调用1608字体
 8003c26:	78bb      	ldrb	r3, [r7, #2]
 8003c28:	2b10      	cmp	r3, #16
 8003c2a:	d108      	bne.n	8003c3e <LCD_ShowChar+0x8e>
 8003c2c:	78fa      	ldrb	r2, [r7, #3]
 8003c2e:	7b7b      	ldrb	r3, [r7, #13]
 8003c30:	4932      	ldr	r1, [pc, #200]	; (8003cfc <LCD_ShowChar+0x14c>)
 8003c32:	0112      	lsls	r2, r2, #4
 8003c34:	440a      	add	r2, r1
 8003c36:	4413      	add	r3, r2
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	73fb      	strb	r3, [r7, #15]
 8003c3c:	e00d      	b.n	8003c5a <LCD_ShowChar+0xaa>
        else if (size == 24)temp = asc2_2412[num][t];   //调用2412字体
 8003c3e:	78bb      	ldrb	r3, [r7, #2]
 8003c40:	2b18      	cmp	r3, #24
 8003c42:	d152      	bne.n	8003cea <LCD_ShowChar+0x13a>
 8003c44:	78fa      	ldrb	r2, [r7, #3]
 8003c46:	7b79      	ldrb	r1, [r7, #13]
 8003c48:	482d      	ldr	r0, [pc, #180]	; (8003d00 <LCD_ShowChar+0x150>)
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	4413      	add	r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	4403      	add	r3, r0
 8003c54:	440b      	add	r3, r1
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	73fb      	strb	r3, [r7, #15]
        else return;                                    //没有的字库

        for (t1 = 0; t1 < 8; t1++)
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	73bb      	strb	r3, [r7, #14]
 8003c5e:	e037      	b.n	8003cd0 <LCD_ShowChar+0x120>
        {
            if (temp & 0x80)LCD_Fast_DrawPoint(x, y, POINT_COLOR);
 8003c60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	da08      	bge.n	8003c7a <LCD_ShowChar+0xca>
 8003c68:	4b26      	ldr	r3, [pc, #152]	; (8003d04 <LCD_ShowChar+0x154>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	b29a      	uxth	r2, r3
 8003c6e:	88b9      	ldrh	r1, [r7, #4]
 8003c70:	88fb      	ldrh	r3, [r7, #6]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f7fd fad0 	bl	8001218 <LCD_Fast_DrawPoint>
 8003c78:	e00b      	b.n	8003c92 <LCD_ShowChar+0xe2>
            else if (mode == 0)LCD_Fast_DrawPoint(x, y, BACK_COLOR);
 8003c7a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d107      	bne.n	8003c92 <LCD_ShowChar+0xe2>
 8003c82:	4b21      	ldr	r3, [pc, #132]	; (8003d08 <LCD_ShowChar+0x158>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	b29a      	uxth	r2, r3
 8003c88:	88b9      	ldrh	r1, [r7, #4]
 8003c8a:	88fb      	ldrh	r3, [r7, #6]
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f7fd fac3 	bl	8001218 <LCD_Fast_DrawPoint>

            temp <<= 1;
 8003c92:	7bfb      	ldrb	r3, [r7, #15]
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	73fb      	strb	r3, [r7, #15]
            y++;
 8003c98:	88bb      	ldrh	r3, [r7, #4]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	80bb      	strh	r3, [r7, #4]

            if (y >= lcddev.height)return;      //超区域了
 8003c9e:	4b1b      	ldr	r3, [pc, #108]	; (8003d0c <LCD_ShowChar+0x15c>)
 8003ca0:	885b      	ldrh	r3, [r3, #2]
 8003ca2:	88ba      	ldrh	r2, [r7, #4]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d222      	bcs.n	8003cee <LCD_ShowChar+0x13e>

            if ((y - y0) == size)
 8003ca8:	88ba      	ldrh	r2, [r7, #4]
 8003caa:	897b      	ldrh	r3, [r7, #10]
 8003cac:	1ad2      	subs	r2, r2, r3
 8003cae:	78bb      	ldrb	r3, [r7, #2]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d10a      	bne.n	8003cca <LCD_ShowChar+0x11a>
            {
                y = y0;
 8003cb4:	897b      	ldrh	r3, [r7, #10]
 8003cb6:	80bb      	strh	r3, [r7, #4]
                x++;
 8003cb8:	88fb      	ldrh	r3, [r7, #6]
 8003cba:	3301      	adds	r3, #1
 8003cbc:	80fb      	strh	r3, [r7, #6]

                if (x >= lcddev.width)return;   //超区域了
 8003cbe:	4b13      	ldr	r3, [pc, #76]	; (8003d0c <LCD_ShowChar+0x15c>)
 8003cc0:	881b      	ldrh	r3, [r3, #0]
 8003cc2:	88fa      	ldrh	r2, [r7, #6]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d307      	bcc.n	8003cd8 <LCD_ShowChar+0x128>
 8003cc8:	e012      	b.n	8003cf0 <LCD_ShowChar+0x140>
        for (t1 = 0; t1 < 8; t1++)
 8003cca:	7bbb      	ldrb	r3, [r7, #14]
 8003ccc:	3301      	adds	r3, #1
 8003cce:	73bb      	strb	r3, [r7, #14]
 8003cd0:	7bbb      	ldrb	r3, [r7, #14]
 8003cd2:	2b07      	cmp	r3, #7
 8003cd4:	d9c4      	bls.n	8003c60 <LCD_ShowChar+0xb0>
 8003cd6:	e000      	b.n	8003cda <LCD_ShowChar+0x12a>

                break;
 8003cd8:	bf00      	nop
    for (t = 0; t < csize; t++)
 8003cda:	7b7b      	ldrb	r3, [r7, #13]
 8003cdc:	3301      	adds	r3, #1
 8003cde:	737b      	strb	r3, [r7, #13]
 8003ce0:	7b7a      	ldrb	r2, [r7, #13]
 8003ce2:	7a7b      	ldrb	r3, [r7, #9]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d38f      	bcc.n	8003c08 <LCD_ShowChar+0x58>
 8003ce8:	e002      	b.n	8003cf0 <LCD_ShowChar+0x140>
        else return;                                    //没有的字库
 8003cea:	bf00      	nop
 8003cec:	e000      	b.n	8003cf0 <LCD_ShowChar+0x140>
            if (y >= lcddev.height)return;      //超区域了
 8003cee:	bf00      	nop
            }
        }
    }
}
 8003cf0:	3714      	adds	r7, #20
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd90      	pop	{r4, r7, pc}
 8003cf6:	bf00      	nop
 8003cf8:	08010618 	.word	0x08010618
 8003cfc:	08010a8c 	.word	0x08010a8c
 8003d00:	0801107c 	.word	0x0801107c
 8003d04:	20000000 	.word	0x20000000
 8003d08:	20000004 	.word	0x20000004
 8003d0c:	20000208 	.word	0x20000208

08003d10 <LCD_Pow>:

//m^n函数
//返回值:m^n次方.
u32 LCD_Pow(u8 m, u8 n)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	4603      	mov	r3, r0
 8003d18:	460a      	mov	r2, r1
 8003d1a:	71fb      	strb	r3, [r7, #7]
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	71bb      	strb	r3, [r7, #6]
    u32 result = 1;
 8003d20:	2301      	movs	r3, #1
 8003d22:	60fb      	str	r3, [r7, #12]

    while (n--)result *= m;
 8003d24:	e004      	b.n	8003d30 <LCD_Pow+0x20>
 8003d26:	79fa      	ldrb	r2, [r7, #7]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	fb02 f303 	mul.w	r3, r2, r3
 8003d2e:	60fb      	str	r3, [r7, #12]
 8003d30:	79bb      	ldrb	r3, [r7, #6]
 8003d32:	1e5a      	subs	r2, r3, #1
 8003d34:	71ba      	strb	r2, [r7, #6]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d1f5      	bne.n	8003d26 <LCD_Pow+0x16>

    return result;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3714      	adds	r7, #20
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bc80      	pop	{r7}
 8003d44:	4770      	bx	lr
	...

08003d48 <LCD_ShowNum>:
//len :数字的位数
//size:字体大小
//color:颜色 
//num:数值(0~4294967295);	 
void LCD_ShowNum(u16 x, u16 y, u32 num, u8 len, u8 size)
{
 8003d48:	b590      	push	{r4, r7, lr}
 8003d4a:	b089      	sub	sp, #36	; 0x24
 8003d4c:	af02      	add	r7, sp, #8
 8003d4e:	60ba      	str	r2, [r7, #8]
 8003d50:	461a      	mov	r2, r3
 8003d52:	4603      	mov	r3, r0
 8003d54:	81fb      	strh	r3, [r7, #14]
 8003d56:	460b      	mov	r3, r1
 8003d58:	81bb      	strh	r3, [r7, #12]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	71fb      	strb	r3, [r7, #7]
    u8 t, temp;
    u8 enshow = 0;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	75bb      	strb	r3, [r7, #22]

    for (t = 0; t < len; t++)
 8003d62:	2300      	movs	r3, #0
 8003d64:	75fb      	strb	r3, [r7, #23]
 8003d66:	e055      	b.n	8003e14 <LCD_ShowNum+0xcc>
    {
        temp = (num / LCD_Pow(10, len - t - 1)) % 10;
 8003d68:	79fa      	ldrb	r2, [r7, #7]
 8003d6a:	7dfb      	ldrb	r3, [r7, #23]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	3b01      	subs	r3, #1
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	4619      	mov	r1, r3
 8003d76:	200a      	movs	r0, #10
 8003d78:	f7ff ffca 	bl	8003d10 <LCD_Pow>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	fbb3 f1f2 	udiv	r1, r3, r2
 8003d84:	4b28      	ldr	r3, [pc, #160]	; (8003e28 <LCD_ShowNum+0xe0>)
 8003d86:	fba3 2301 	umull	r2, r3, r3, r1
 8003d8a:	08da      	lsrs	r2, r3, #3
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	4413      	add	r3, r2
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	1aca      	subs	r2, r1, r3
 8003d96:	4613      	mov	r3, r2
 8003d98:	757b      	strb	r3, [r7, #21]

        if (enshow == 0 && t < (len - 1))
 8003d9a:	7dbb      	ldrb	r3, [r7, #22]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d11f      	bne.n	8003de0 <LCD_ShowNum+0x98>
 8003da0:	7dfa      	ldrb	r2, [r7, #23]
 8003da2:	79fb      	ldrb	r3, [r7, #7]
 8003da4:	3b01      	subs	r3, #1
 8003da6:	429a      	cmp	r2, r3
 8003da8:	da1a      	bge.n	8003de0 <LCD_ShowNum+0x98>
        {
            if (temp == 0)
 8003daa:	7d7b      	ldrb	r3, [r7, #21]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d115      	bne.n	8003ddc <LCD_ShowNum+0x94>
            {
                LCD_ShowChar(x + (size / 2)*t, y, ' ', size, 0);
 8003db0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003db4:	085b      	lsrs	r3, r3, #1
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	7dfa      	ldrb	r2, [r7, #23]
 8003dbc:	b292      	uxth	r2, r2
 8003dbe:	fb02 f303 	mul.w	r3, r2, r3
 8003dc2:	b29a      	uxth	r2, r3
 8003dc4:	89fb      	ldrh	r3, [r7, #14]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	b298      	uxth	r0, r3
 8003dca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003dce:	89b9      	ldrh	r1, [r7, #12]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	9200      	str	r2, [sp, #0]
 8003dd4:	2220      	movs	r2, #32
 8003dd6:	f7ff feeb 	bl	8003bb0 <LCD_ShowChar>
                continue;
 8003dda:	e018      	b.n	8003e0e <LCD_ShowNum+0xc6>
            }
            else enshow = 1;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	75bb      	strb	r3, [r7, #22]

        }

        LCD_ShowChar(x + (size / 2)*t, y, temp + '0', size, 0);
 8003de0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003de4:	085b      	lsrs	r3, r3, #1
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	7dfa      	ldrb	r2, [r7, #23]
 8003dec:	b292      	uxth	r2, r2
 8003dee:	fb02 f303 	mul.w	r3, r2, r3
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	89fb      	ldrh	r3, [r7, #14]
 8003df6:	4413      	add	r3, r2
 8003df8:	b298      	uxth	r0, r3
 8003dfa:	7d7b      	ldrb	r3, [r7, #21]
 8003dfc:	3330      	adds	r3, #48	; 0x30
 8003dfe:	b2da      	uxtb	r2, r3
 8003e00:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003e04:	89b9      	ldrh	r1, [r7, #12]
 8003e06:	2400      	movs	r4, #0
 8003e08:	9400      	str	r4, [sp, #0]
 8003e0a:	f7ff fed1 	bl	8003bb0 <LCD_ShowChar>
    for (t = 0; t < len; t++)
 8003e0e:	7dfb      	ldrb	r3, [r7, #23]
 8003e10:	3301      	adds	r3, #1
 8003e12:	75fb      	strb	r3, [r7, #23]
 8003e14:	7dfa      	ldrb	r2, [r7, #23]
 8003e16:	79fb      	ldrb	r3, [r7, #7]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d3a5      	bcc.n	8003d68 <LCD_ShowNum+0x20>
    }
}
 8003e1c:	bf00      	nop
 8003e1e:	bf00      	nop
 8003e20:	371c      	adds	r7, #28
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd90      	pop	{r4, r7, pc}
 8003e26:	bf00      	nop
 8003e28:	cccccccd 	.word	0xcccccccd

08003e2c <LCD_ShowString>:
//x,y:起点坐标
//width,height:区域大小
//size:字体大小
//*p:字符串起始地址
void LCD_ShowString(u16 x, u16 y, u16 width, u16 height, u8 size, u8 *p)
{
 8003e2c:	b590      	push	{r4, r7, lr}
 8003e2e:	b087      	sub	sp, #28
 8003e30:	af02      	add	r7, sp, #8
 8003e32:	4604      	mov	r4, r0
 8003e34:	4608      	mov	r0, r1
 8003e36:	4611      	mov	r1, r2
 8003e38:	461a      	mov	r2, r3
 8003e3a:	4623      	mov	r3, r4
 8003e3c:	80fb      	strh	r3, [r7, #6]
 8003e3e:	4603      	mov	r3, r0
 8003e40:	80bb      	strh	r3, [r7, #4]
 8003e42:	460b      	mov	r3, r1
 8003e44:	807b      	strh	r3, [r7, #2]
 8003e46:	4613      	mov	r3, r2
 8003e48:	803b      	strh	r3, [r7, #0]
    u8 x0 = x;
 8003e4a:	88fb      	ldrh	r3, [r7, #6]
 8003e4c:	73fb      	strb	r3, [r7, #15]
    width += x;
 8003e4e:	887a      	ldrh	r2, [r7, #2]
 8003e50:	88fb      	ldrh	r3, [r7, #6]
 8003e52:	4413      	add	r3, r2
 8003e54:	807b      	strh	r3, [r7, #2]
    height += y;
 8003e56:	883a      	ldrh	r2, [r7, #0]
 8003e58:	88bb      	ldrh	r3, [r7, #4]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	803b      	strh	r3, [r7, #0]

    while ((*p <= '~') && (*p >= ' '))   //判断是不是非法字符!
 8003e5e:	e024      	b.n	8003eaa <LCD_ShowString+0x7e>
    {
        if (x >= width)
 8003e60:	88fa      	ldrh	r2, [r7, #6]
 8003e62:	887b      	ldrh	r3, [r7, #2]
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d307      	bcc.n	8003e78 <LCD_ShowString+0x4c>
        {
            x = x0;
 8003e68:	7bfb      	ldrb	r3, [r7, #15]
 8003e6a:	80fb      	strh	r3, [r7, #6]
            y += size;
 8003e6c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	88bb      	ldrh	r3, [r7, #4]
 8003e74:	4413      	add	r3, r2
 8003e76:	80bb      	strh	r3, [r7, #4]
        }

        if (y >= height)break; //退出
 8003e78:	88ba      	ldrh	r2, [r7, #4]
 8003e7a:	883b      	ldrh	r3, [r7, #0]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d21d      	bcs.n	8003ebc <LCD_ShowString+0x90>

        LCD_ShowChar(x, y, *p, size, 0);
 8003e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e82:	781a      	ldrb	r2, [r3, #0]
 8003e84:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003e88:	88b9      	ldrh	r1, [r7, #4]
 8003e8a:	88f8      	ldrh	r0, [r7, #6]
 8003e8c:	2400      	movs	r4, #0
 8003e8e:	9400      	str	r4, [sp, #0]
 8003e90:	f7ff fe8e 	bl	8003bb0 <LCD_ShowChar>
        x += size / 2;
 8003e94:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003e98:	085b      	lsrs	r3, r3, #1
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	b29a      	uxth	r2, r3
 8003e9e:	88fb      	ldrh	r3, [r7, #6]
 8003ea0:	4413      	add	r3, r2
 8003ea2:	80fb      	strh	r3, [r7, #6]
        p++;
 8003ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	627b      	str	r3, [r7, #36]	; 0x24
    while ((*p <= '~') && (*p >= ' '))   //判断是不是非法字符!
 8003eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	2b7e      	cmp	r3, #126	; 0x7e
 8003eb0:	d805      	bhi.n	8003ebe <LCD_ShowString+0x92>
 8003eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	2b1f      	cmp	r3, #31
 8003eb8:	d8d2      	bhi.n	8003e60 <LCD_ShowString+0x34>
    }
}
 8003eba:	e000      	b.n	8003ebe <LCD_ShowString+0x92>
        if (y >= height)break; //退出
 8003ebc:	bf00      	nop
}
 8003ebe:	bf00      	nop
 8003ec0:	3714      	adds	r7, #20
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd90      	pop	{r4, r7, pc}
	...

08003ec8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003ece:	1d3b      	adds	r3, r7, #4
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	601a      	str	r2, [r3, #0]
 8003ed4:	605a      	str	r2, [r3, #4]
 8003ed6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003ed8:	4b18      	ldr	r3, [pc, #96]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003eda:	4a19      	ldr	r2, [pc, #100]	; (8003f40 <MX_ADC1_Init+0x78>)
 8003edc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003ede:	4b17      	ldr	r3, [pc, #92]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003ee4:	4b15      	ldr	r3, [pc, #84]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003eea:	4b14      	ldr	r3, [pc, #80]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003eec:	2200      	movs	r2, #0
 8003eee:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8003ef0:	4b12      	ldr	r3, [pc, #72]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003ef2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003ef6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003ef8:	4b10      	ldr	r3, [pc, #64]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8003efe:	4b0f      	ldr	r3, [pc, #60]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003f00:	2201      	movs	r2, #1
 8003f02:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003f04:	480d      	ldr	r0, [pc, #52]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003f06:	f001 f967 	bl	80051d8 <HAL_ADC_Init>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d001      	beq.n	8003f14 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8003f10:	f000 fb9a 	bl	8004648 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003f14:	2301      	movs	r3, #1
 8003f16:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f20:	1d3b      	adds	r3, r7, #4
 8003f22:	4619      	mov	r1, r3
 8003f24:	4805      	ldr	r0, [pc, #20]	; (8003f3c <MX_ADC1_Init+0x74>)
 8003f26:	f001 fbcb 	bl	80056c0 <HAL_ADC_ConfigChannel>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d001      	beq.n	8003f34 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8003f30:	f000 fb8a 	bl	8004648 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003f34:	bf00      	nop
 8003f36:	3710      	adds	r7, #16
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}
 8003f3c:	20000218 	.word	0x20000218
 8003f40:	40012400 	.word	0x40012400

08003f44 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b088      	sub	sp, #32
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f4c:	f107 0310 	add.w	r3, r7, #16
 8003f50:	2200      	movs	r2, #0
 8003f52:	601a      	str	r2, [r3, #0]
 8003f54:	605a      	str	r2, [r3, #4]
 8003f56:	609a      	str	r2, [r3, #8]
 8003f58:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a18      	ldr	r2, [pc, #96]	; (8003fc0 <HAL_ADC_MspInit+0x7c>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d129      	bne.n	8003fb8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003f64:	4b17      	ldr	r3, [pc, #92]	; (8003fc4 <HAL_ADC_MspInit+0x80>)
 8003f66:	699b      	ldr	r3, [r3, #24]
 8003f68:	4a16      	ldr	r2, [pc, #88]	; (8003fc4 <HAL_ADC_MspInit+0x80>)
 8003f6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f6e:	6193      	str	r3, [r2, #24]
 8003f70:	4b14      	ldr	r3, [pc, #80]	; (8003fc4 <HAL_ADC_MspInit+0x80>)
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f78:	60fb      	str	r3, [r7, #12]
 8003f7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f7c:	4b11      	ldr	r3, [pc, #68]	; (8003fc4 <HAL_ADC_MspInit+0x80>)
 8003f7e:	699b      	ldr	r3, [r3, #24]
 8003f80:	4a10      	ldr	r2, [pc, #64]	; (8003fc4 <HAL_ADC_MspInit+0x80>)
 8003f82:	f043 0304 	orr.w	r3, r3, #4
 8003f86:	6193      	str	r3, [r2, #24]
 8003f88:	4b0e      	ldr	r3, [pc, #56]	; (8003fc4 <HAL_ADC_MspInit+0x80>)
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	f003 0304 	and.w	r3, r3, #4
 8003f90:	60bb      	str	r3, [r7, #8]
 8003f92:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003f94:	2302      	movs	r3, #2
 8003f96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f98:	2303      	movs	r3, #3
 8003f9a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f9c:	f107 0310 	add.w	r3, r7, #16
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4809      	ldr	r0, [pc, #36]	; (8003fc8 <HAL_ADC_MspInit+0x84>)
 8003fa4:	f001 ff4a 	bl	8005e3c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8003fa8:	2200      	movs	r2, #0
 8003faa:	2105      	movs	r1, #5
 8003fac:	2012      	movs	r0, #18
 8003fae:	f001 fdd8 	bl	8005b62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003fb2:	2012      	movs	r0, #18
 8003fb4:	f001 fdf1 	bl	8005b9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003fb8:	bf00      	nop
 8003fba:	3720      	adds	r7, #32
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	40012400 	.word	0x40012400
 8003fc4:	40021000 	.word	0x40021000
 8003fc8:	40010800 	.word	0x40010800

08003fcc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of BinSem_DataReady */
  BinSem_DataReadyHandle = osSemaphoreNew(1, 1, &BinSem_DataReady_attributes);
 8003fd0:	4a0c      	ldr	r2, [pc, #48]	; (8004004 <MX_FREERTOS_Init+0x38>)
 8003fd2:	2101      	movs	r1, #1
 8003fd4:	2001      	movs	r0, #1
 8003fd6:	f004 fdd7 	bl	8008b88 <osSemaphoreNew>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	4a0a      	ldr	r2, [pc, #40]	; (8004008 <MX_FREERTOS_Init+0x3c>)
 8003fde:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Queue_Keys */
  Queue_KeysHandle = osMessageQueueNew (10, sizeof(uint8_t), &Queue_Keys_attributes);
 8003fe0:	4a0a      	ldr	r2, [pc, #40]	; (800400c <MX_FREERTOS_Init+0x40>)
 8003fe2:	2101      	movs	r1, #1
 8003fe4:	200a      	movs	r0, #10
 8003fe6:	f004 fe6b 	bl	8008cc0 <osMessageQueueNew>
 8003fea:	4603      	mov	r3, r0
 8003fec:	4a08      	ldr	r2, [pc, #32]	; (8004010 <MX_FREERTOS_Init+0x44>)
 8003fee:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_Show */
  Task_ShowHandle = osThreadNew(AppTask_Show, NULL, &Task_Show_attributes);
 8003ff0:	4a08      	ldr	r2, [pc, #32]	; (8004014 <MX_FREERTOS_Init+0x48>)
 8003ff2:	2100      	movs	r1, #0
 8003ff4:	4808      	ldr	r0, [pc, #32]	; (8004018 <MX_FREERTOS_Init+0x4c>)
 8003ff6:	f004 fcef 	bl	80089d8 <osThreadNew>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	4a07      	ldr	r2, [pc, #28]	; (800401c <MX_FREERTOS_Init+0x50>)
 8003ffe:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8004000:	bf00      	nop
 8004002:	bd80      	pop	{r7, pc}
 8004004:	08011e14 	.word	0x08011e14
 8004008:	20000254 	.word	0x20000254
 800400c:	08011dfc 	.word	0x08011dfc
 8004010:	20000250 	.word	0x20000250
 8004014:	08011dd8 	.word	0x08011dd8
 8004018:	08004021 	.word	0x08004021
 800401c:	2000024c 	.word	0x2000024c

08004020 <AppTask_Show>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_AppTask_Show */
void AppTask_Show(void *argument)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b086      	sub	sp, #24
 8004024:	af02      	add	r7, sp, #8
 8004026:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AppTask_Show */
	LCD_ShowString(30,60,210,12,12,"ADC Value = ");
 8004028:	4b1d      	ldr	r3, [pc, #116]	; (80040a0 <AppTask_Show+0x80>)
 800402a:	9301      	str	r3, [sp, #4]
 800402c:	230c      	movs	r3, #12
 800402e:	9300      	str	r3, [sp, #0]
 8004030:	230c      	movs	r3, #12
 8004032:	22d2      	movs	r2, #210	; 0xd2
 8004034:	213c      	movs	r1, #60	; 0x3c
 8004036:	201e      	movs	r0, #30
 8004038:	f7ff fef8 	bl	8003e2c <LCD_ShowString>
	LCD_ShowString(30,80,210,12,12,"Voltage(mV) = ");
 800403c:	4b19      	ldr	r3, [pc, #100]	; (80040a4 <AppTask_Show+0x84>)
 800403e:	9301      	str	r3, [sp, #4]
 8004040:	230c      	movs	r3, #12
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	230c      	movs	r3, #12
 8004046:	22d2      	movs	r2, #210	; 0xd2
 8004048:	2150      	movs	r1, #80	; 0x50
 800404a:	201e      	movs	r0, #30
 800404c:	f7ff feee 	bl	8003e2c <LCD_ShowString>
  /* Infinite loop */
	for(;;)
	{
		if(xSemaphoreTake(BinSem_DataReadyHandle,portMAX_DELAY) == pdTRUE)
 8004050:	4b15      	ldr	r3, [pc, #84]	; (80040a8 <AppTask_Show+0x88>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f04f 31ff 	mov.w	r1, #4294967295
 8004058:	4618      	mov	r0, r3
 800405a:	f005 fc47 	bl	80098ec <xQueueSemaphoreTake>
 800405e:	4603      	mov	r3, r0
 8004060:	2b01      	cmp	r3, #1
 8004062:	d1f5      	bne.n	8004050 <AppTask_Show+0x30>
		{
			uint32_t tmpValue = adc_value;
 8004064:	4b11      	ldr	r3, [pc, #68]	; (80040ac <AppTask_Show+0x8c>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	60fb      	str	r3, [r7, #12]
			LCD_ShowNum(150,60,tmpValue,4,12);
 800406a:	230c      	movs	r3, #12
 800406c:	9300      	str	r3, [sp, #0]
 800406e:	2304      	movs	r3, #4
 8004070:	68fa      	ldr	r2, [r7, #12]
 8004072:	213c      	movs	r1, #60	; 0x3c
 8004074:	2096      	movs	r0, #150	; 0x96
 8004076:	f7ff fe67 	bl	8003d48 <LCD_ShowNum>
			uint32_t Volt = 3300 * tmpValue;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f640 42e4 	movw	r2, #3300	; 0xce4
 8004080:	fb02 f303 	mul.w	r3, r2, r3
 8004084:	60bb      	str	r3, [r7, #8]
			Volt = Volt >> 12;
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	0b1b      	lsrs	r3, r3, #12
 800408a:	60bb      	str	r3, [r7, #8]
			LCD_ShowNum(150,80,Volt,4,12);
 800408c:	230c      	movs	r3, #12
 800408e:	9300      	str	r3, [sp, #0]
 8004090:	2304      	movs	r3, #4
 8004092:	68ba      	ldr	r2, [r7, #8]
 8004094:	2150      	movs	r1, #80	; 0x50
 8004096:	2096      	movs	r0, #150	; 0x96
 8004098:	f7ff fe56 	bl	8003d48 <LCD_ShowNum>
		if(xSemaphoreTake(BinSem_DataReadyHandle,portMAX_DELAY) == pdTRUE)
 800409c:	e7d8      	b.n	8004050 <AppTask_Show+0x30>
 800409e:	bf00      	nop
 80040a0:	08010594 	.word	0x08010594
 80040a4:	080105a4 	.word	0x080105a4
 80040a8:	20000254 	.word	0x20000254
 80040ac:	20000248 	.word	0x20000248

080040b0 <HAL_ADC_ConvCpltCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a12      	ldr	r2, [pc, #72]	; (8004108 <HAL_ADC_ConvCpltCallback+0x58>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d11e      	bne.n	8004100 <HAL_ADC_ConvCpltCallback+0x50>
	{
		adc_value = HAL_ADC_GetValue(hadc);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f001 fa28 	bl	8005518 <HAL_ADC_GetValue>
 80040c8:	4603      	mov	r3, r0
 80040ca:	4a10      	ldr	r2, [pc, #64]	; (800410c <HAL_ADC_ConvCpltCallback+0x5c>)
 80040cc:	6013      	str	r3, [r2, #0]
		BaseType_t highTaskWoken = pdFALSE;
 80040ce:	2300      	movs	r3, #0
 80040d0:	60fb      	str	r3, [r7, #12]
		if(BinSem_DataReadyHandle != NULL)
 80040d2:	4b0f      	ldr	r3, [pc, #60]	; (8004110 <HAL_ADC_ConvCpltCallback+0x60>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d012      	beq.n	8004100 <HAL_ADC_ConvCpltCallback+0x50>
		{
			xSemaphoreGiveFromISR(BinSem_DataReadyHandle,&highTaskWoken);
 80040da:	4b0d      	ldr	r3, [pc, #52]	; (8004110 <HAL_ADC_ConvCpltCallback+0x60>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f107 020c 	add.w	r2, r7, #12
 80040e2:	4611      	mov	r1, r2
 80040e4:	4618      	mov	r0, r3
 80040e6:	f005 fa93 	bl	8009610 <xQueueGiveFromISR>
			portYIELD_FROM_ISR(highTaskWoken);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d007      	beq.n	8004100 <HAL_ADC_ConvCpltCallback+0x50>
 80040f0:	4b08      	ldr	r3, [pc, #32]	; (8004114 <HAL_ADC_ConvCpltCallback+0x64>)
 80040f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040f6:	601a      	str	r2, [r3, #0]
 80040f8:	f3bf 8f4f 	dsb	sy
 80040fc:	f3bf 8f6f 	isb	sy
		}
	}
}
 8004100:	bf00      	nop
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	40012400 	.word	0x40012400
 800410c:	20000248 	.word	0x20000248
 8004110:	20000254 	.word	0x20000254
 8004114:	e000ed04 	.word	0xe000ed04

08004118 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram4;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b08e      	sub	sp, #56	; 0x38
 800411c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800411e:	f107 031c 	add.w	r3, r7, #28
 8004122:	2200      	movs	r2, #0
 8004124:	601a      	str	r2, [r3, #0]
 8004126:	605a      	str	r2, [r3, #4]
 8004128:	609a      	str	r2, [r3, #8]
 800412a:	60da      	str	r2, [r3, #12]
 800412c:	611a      	str	r2, [r3, #16]
 800412e:	615a      	str	r2, [r3, #20]
 8004130:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8004132:	463b      	mov	r3, r7
 8004134:	2200      	movs	r2, #0
 8004136:	601a      	str	r2, [r3, #0]
 8004138:	605a      	str	r2, [r3, #4]
 800413a:	609a      	str	r2, [r3, #8]
 800413c:	60da      	str	r2, [r3, #12]
 800413e:	611a      	str	r2, [r3, #16]
 8004140:	615a      	str	r2, [r3, #20]
 8004142:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM4 memory initialization sequence
  */
  hsram4.Instance = FSMC_NORSRAM_DEVICE;
 8004144:	4b30      	ldr	r3, [pc, #192]	; (8004208 <MX_FSMC_Init+0xf0>)
 8004146:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800414a:	601a      	str	r2, [r3, #0]
  hsram4.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800414c:	4b2e      	ldr	r3, [pc, #184]	; (8004208 <MX_FSMC_Init+0xf0>)
 800414e:	4a2f      	ldr	r2, [pc, #188]	; (800420c <MX_FSMC_Init+0xf4>)
 8004150:	605a      	str	r2, [r3, #4]
  /* hsram4.Init */
  hsram4.Init.NSBank = FSMC_NORSRAM_BANK4;
 8004152:	4b2d      	ldr	r3, [pc, #180]	; (8004208 <MX_FSMC_Init+0xf0>)
 8004154:	2206      	movs	r2, #6
 8004156:	609a      	str	r2, [r3, #8]
  hsram4.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8004158:	4b2b      	ldr	r3, [pc, #172]	; (8004208 <MX_FSMC_Init+0xf0>)
 800415a:	2200      	movs	r2, #0
 800415c:	60da      	str	r2, [r3, #12]
  hsram4.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800415e:	4b2a      	ldr	r3, [pc, #168]	; (8004208 <MX_FSMC_Init+0xf0>)
 8004160:	2200      	movs	r2, #0
 8004162:	611a      	str	r2, [r3, #16]
  hsram4.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8004164:	4b28      	ldr	r3, [pc, #160]	; (8004208 <MX_FSMC_Init+0xf0>)
 8004166:	2210      	movs	r2, #16
 8004168:	615a      	str	r2, [r3, #20]
  hsram4.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800416a:	4b27      	ldr	r3, [pc, #156]	; (8004208 <MX_FSMC_Init+0xf0>)
 800416c:	2200      	movs	r2, #0
 800416e:	619a      	str	r2, [r3, #24]
  hsram4.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8004170:	4b25      	ldr	r3, [pc, #148]	; (8004208 <MX_FSMC_Init+0xf0>)
 8004172:	2200      	movs	r2, #0
 8004174:	61da      	str	r2, [r3, #28]
  hsram4.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8004176:	4b24      	ldr	r3, [pc, #144]	; (8004208 <MX_FSMC_Init+0xf0>)
 8004178:	2200      	movs	r2, #0
 800417a:	621a      	str	r2, [r3, #32]
  hsram4.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800417c:	4b22      	ldr	r3, [pc, #136]	; (8004208 <MX_FSMC_Init+0xf0>)
 800417e:	2200      	movs	r2, #0
 8004180:	625a      	str	r2, [r3, #36]	; 0x24
  hsram4.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8004182:	4b21      	ldr	r3, [pc, #132]	; (8004208 <MX_FSMC_Init+0xf0>)
 8004184:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004188:	629a      	str	r2, [r3, #40]	; 0x28
  hsram4.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800418a:	4b1f      	ldr	r3, [pc, #124]	; (8004208 <MX_FSMC_Init+0xf0>)
 800418c:	2200      	movs	r2, #0
 800418e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram4.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8004190:	4b1d      	ldr	r3, [pc, #116]	; (8004208 <MX_FSMC_Init+0xf0>)
 8004192:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004196:	631a      	str	r2, [r3, #48]	; 0x30
  hsram4.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8004198:	4b1b      	ldr	r3, [pc, #108]	; (8004208 <MX_FSMC_Init+0xf0>)
 800419a:	2200      	movs	r2, #0
 800419c:	635a      	str	r2, [r3, #52]	; 0x34
  hsram4.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800419e:	4b1a      	ldr	r3, [pc, #104]	; (8004208 <MX_FSMC_Init+0xf0>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 6;
 80041a4:	2306      	movs	r3, #6
 80041a6:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80041a8:	230f      	movs	r3, #15
 80041aa:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 26;
 80041ac:	231a      	movs	r3, #26
 80041ae:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80041b0:	2300      	movs	r3, #0
 80041b2:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80041b4:	2310      	movs	r3, #16
 80041b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80041b8:	2311      	movs	r3, #17
 80041ba:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80041bc:	2300      	movs	r3, #0
 80041be:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 3;
 80041c0:	2303      	movs	r3, #3
 80041c2:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80041c4:	230f      	movs	r3, #15
 80041c6:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 6;
 80041c8:	2306      	movs	r3, #6
 80041ca:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80041cc:	2300      	movs	r3, #0
 80041ce:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80041d0:	2310      	movs	r3, #16
 80041d2:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80041d4:	2311      	movs	r3, #17
 80041d6:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80041d8:	2300      	movs	r3, #0
 80041da:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram4, &Timing, &ExtTiming) != HAL_OK)
 80041dc:	463a      	mov	r2, r7
 80041de:	f107 031c 	add.w	r3, r7, #28
 80041e2:	4619      	mov	r1, r3
 80041e4:	4808      	ldr	r0, [pc, #32]	; (8004208 <MX_FSMC_Init+0xf0>)
 80041e6:	f002 ffc0 	bl	800716a <HAL_SRAM_Init>
 80041ea:	4603      	mov	r3, r0
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d001      	beq.n	80041f4 <MX_FSMC_Init+0xdc>
  {
    Error_Handler( );
 80041f0:	f000 fa2a 	bl	8004648 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 80041f4:	4b06      	ldr	r3, [pc, #24]	; (8004210 <MX_FSMC_Init+0xf8>)
 80041f6:	69db      	ldr	r3, [r3, #28]
 80041f8:	4a05      	ldr	r2, [pc, #20]	; (8004210 <MX_FSMC_Init+0xf8>)
 80041fa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80041fe:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8004200:	bf00      	nop
 8004202:	3738      	adds	r7, #56	; 0x38
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	20000258 	.word	0x20000258
 800420c:	a0000104 	.word	0xa0000104
 8004210:	40010000 	.word	0x40010000

08004214 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800421a:	f107 0308 	add.w	r3, r7, #8
 800421e:	2200      	movs	r2, #0
 8004220:	601a      	str	r2, [r3, #0]
 8004222:	605a      	str	r2, [r3, #4]
 8004224:	609a      	str	r2, [r3, #8]
 8004226:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8004228:	4b1f      	ldr	r3, [pc, #124]	; (80042a8 <HAL_FSMC_MspInit+0x94>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d136      	bne.n	800429e <HAL_FSMC_MspInit+0x8a>
    return;
  }
  FSMC_Initialized = 1;
 8004230:	4b1d      	ldr	r3, [pc, #116]	; (80042a8 <HAL_FSMC_MspInit+0x94>)
 8004232:	2201      	movs	r2, #1
 8004234:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8004236:	4b1d      	ldr	r3, [pc, #116]	; (80042ac <HAL_FSMC_MspInit+0x98>)
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	4a1c      	ldr	r2, [pc, #112]	; (80042ac <HAL_FSMC_MspInit+0x98>)
 800423c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004240:	6153      	str	r3, [r2, #20]
 8004242:	4b1a      	ldr	r3, [pc, #104]	; (80042ac <HAL_FSMC_MspInit+0x98>)
 8004244:	695b      	ldr	r3, [r3, #20]
 8004246:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800424a:	607b      	str	r3, [r7, #4]
 800424c:	687b      	ldr	r3, [r7, #4]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_12;
 800424e:	f241 0301 	movw	r3, #4097	; 0x1001
 8004252:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004254:	2302      	movs	r3, #2
 8004256:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004258:	2303      	movs	r3, #3
 800425a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800425c:	f107 0308 	add.w	r3, r7, #8
 8004260:	4619      	mov	r1, r3
 8004262:	4813      	ldr	r0, [pc, #76]	; (80042b0 <HAL_FSMC_MspInit+0x9c>)
 8004264:	f001 fdea 	bl	8005e3c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8004268:	f64f 7380 	movw	r3, #65408	; 0xff80
 800426c:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800426e:	2302      	movs	r3, #2
 8004270:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004272:	2303      	movs	r3, #3
 8004274:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004276:	f107 0308 	add.w	r3, r7, #8
 800427a:	4619      	mov	r1, r3
 800427c:	480d      	ldr	r0, [pc, #52]	; (80042b4 <HAL_FSMC_MspInit+0xa0>)
 800427e:	f001 fddd 	bl	8005e3c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8004282:	f24c 7333 	movw	r3, #50995	; 0xc733
 8004286:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004288:	2302      	movs	r3, #2
 800428a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800428c:	2303      	movs	r3, #3
 800428e:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004290:	f107 0308 	add.w	r3, r7, #8
 8004294:	4619      	mov	r1, r3
 8004296:	4808      	ldr	r0, [pc, #32]	; (80042b8 <HAL_FSMC_MspInit+0xa4>)
 8004298:	f001 fdd0 	bl	8005e3c <HAL_GPIO_Init>
 800429c:	e000      	b.n	80042a0 <HAL_FSMC_MspInit+0x8c>
    return;
 800429e:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80042a0:	3718      	adds	r7, #24
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
 80042a6:	bf00      	nop
 80042a8:	200002a0 	.word	0x200002a0
 80042ac:	40021000 	.word	0x40021000
 80042b0:	40012000 	.word	0x40012000
 80042b4:	40011800 	.word	0x40011800
 80042b8:	40011400 	.word	0x40011400

080042bc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80042bc:	b580      	push	{r7, lr}
 80042be:	b082      	sub	sp, #8
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80042c4:	f7ff ffa6 	bl	8004214 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80042c8:	bf00      	nop
 80042ca:	3708      	adds	r7, #8
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b08a      	sub	sp, #40	; 0x28
 80042d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042d6:	f107 0318 	add.w	r3, r7, #24
 80042da:	2200      	movs	r2, #0
 80042dc:	601a      	str	r2, [r3, #0]
 80042de:	605a      	str	r2, [r3, #4]
 80042e0:	609a      	str	r2, [r3, #8]
 80042e2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80042e4:	4b4f      	ldr	r3, [pc, #316]	; (8004424 <MX_GPIO_Init+0x154>)
 80042e6:	699b      	ldr	r3, [r3, #24]
 80042e8:	4a4e      	ldr	r2, [pc, #312]	; (8004424 <MX_GPIO_Init+0x154>)
 80042ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042ee:	6193      	str	r3, [r2, #24]
 80042f0:	4b4c      	ldr	r3, [pc, #304]	; (8004424 <MX_GPIO_Init+0x154>)
 80042f2:	699b      	ldr	r3, [r3, #24]
 80042f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042f8:	617b      	str	r3, [r7, #20]
 80042fa:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80042fc:	4b49      	ldr	r3, [pc, #292]	; (8004424 <MX_GPIO_Init+0x154>)
 80042fe:	699b      	ldr	r3, [r3, #24]
 8004300:	4a48      	ldr	r2, [pc, #288]	; (8004424 <MX_GPIO_Init+0x154>)
 8004302:	f043 0310 	orr.w	r3, r3, #16
 8004306:	6193      	str	r3, [r2, #24]
 8004308:	4b46      	ldr	r3, [pc, #280]	; (8004424 <MX_GPIO_Init+0x154>)
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	f003 0310 	and.w	r3, r3, #16
 8004310:	613b      	str	r3, [r7, #16]
 8004312:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004314:	4b43      	ldr	r3, [pc, #268]	; (8004424 <MX_GPIO_Init+0x154>)
 8004316:	699b      	ldr	r3, [r3, #24]
 8004318:	4a42      	ldr	r2, [pc, #264]	; (8004424 <MX_GPIO_Init+0x154>)
 800431a:	f043 0304 	orr.w	r3, r3, #4
 800431e:	6193      	str	r3, [r2, #24]
 8004320:	4b40      	ldr	r3, [pc, #256]	; (8004424 <MX_GPIO_Init+0x154>)
 8004322:	699b      	ldr	r3, [r3, #24]
 8004324:	f003 0304 	and.w	r3, r3, #4
 8004328:	60fb      	str	r3, [r7, #12]
 800432a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800432c:	4b3d      	ldr	r3, [pc, #244]	; (8004424 <MX_GPIO_Init+0x154>)
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	4a3c      	ldr	r2, [pc, #240]	; (8004424 <MX_GPIO_Init+0x154>)
 8004332:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004336:	6193      	str	r3, [r2, #24]
 8004338:	4b3a      	ldr	r3, [pc, #232]	; (8004424 <MX_GPIO_Init+0x154>)
 800433a:	699b      	ldr	r3, [r3, #24]
 800433c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004340:	60bb      	str	r3, [r7, #8]
 8004342:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004344:	4b37      	ldr	r3, [pc, #220]	; (8004424 <MX_GPIO_Init+0x154>)
 8004346:	699b      	ldr	r3, [r3, #24]
 8004348:	4a36      	ldr	r2, [pc, #216]	; (8004424 <MX_GPIO_Init+0x154>)
 800434a:	f043 0308 	orr.w	r3, r3, #8
 800434e:	6193      	str	r3, [r2, #24]
 8004350:	4b34      	ldr	r3, [pc, #208]	; (8004424 <MX_GPIO_Init+0x154>)
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	f003 0308 	and.w	r3, r3, #8
 8004358:	607b      	str	r3, [r7, #4]
 800435a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800435c:	4b31      	ldr	r3, [pc, #196]	; (8004424 <MX_GPIO_Init+0x154>)
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	4a30      	ldr	r2, [pc, #192]	; (8004424 <MX_GPIO_Init+0x154>)
 8004362:	f043 0320 	orr.w	r3, r3, #32
 8004366:	6193      	str	r3, [r2, #24]
 8004368:	4b2e      	ldr	r3, [pc, #184]	; (8004424 <MX_GPIO_Init+0x154>)
 800436a:	699b      	ldr	r3, [r3, #24]
 800436c:	f003 0320 	and.w	r3, r3, #32
 8004370:	603b      	str	r3, [r7, #0]
 8004372:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8004374:	2200      	movs	r2, #0
 8004376:	2120      	movs	r1, #32
 8004378:	482b      	ldr	r0, [pc, #172]	; (8004428 <MX_GPIO_Init+0x158>)
 800437a:	f001 fef3 	bl	8006164 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W25QXX_CS_GPIO_Port, W25QXX_CS_Pin, GPIO_PIN_SET);
 800437e:	2201      	movs	r2, #1
 8004380:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004384:	4829      	ldr	r0, [pc, #164]	; (800442c <MX_GPIO_Init+0x15c>)
 8004386:	f001 feed 	bl	8006164 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800438a:	2200      	movs	r2, #0
 800438c:	2120      	movs	r1, #32
 800438e:	4827      	ldr	r0, [pc, #156]	; (800442c <MX_GPIO_Init+0x15c>)
 8004390:	f001 fee8 	bl	8006164 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = KEY1_Pin|KEY0_Pin;
 8004394:	2318      	movs	r3, #24
 8004396:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004398:	2300      	movs	r3, #0
 800439a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800439c:	2301      	movs	r3, #1
 800439e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80043a0:	f107 0318 	add.w	r3, r7, #24
 80043a4:	4619      	mov	r1, r3
 80043a6:	4820      	ldr	r0, [pc, #128]	; (8004428 <MX_GPIO_Init+0x158>)
 80043a8:	f001 fd48 	bl	8005e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80043ac:	2320      	movs	r3, #32
 80043ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043b0:	2301      	movs	r3, #1
 80043b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043b4:	2300      	movs	r3, #0
 80043b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043b8:	2303      	movs	r3, #3
 80043ba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 80043bc:	f107 0318 	add.w	r3, r7, #24
 80043c0:	4619      	mov	r1, r3
 80043c2:	4819      	ldr	r0, [pc, #100]	; (8004428 <MX_GPIO_Init+0x158>)
 80043c4:	f001 fd3a 	bl	8005e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WK_UP_Pin;
 80043c8:	2301      	movs	r3, #1
 80043ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043cc:	2300      	movs	r3, #0
 80043ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80043d0:	2302      	movs	r3, #2
 80043d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WK_UP_GPIO_Port, &GPIO_InitStruct);
 80043d4:	f107 0318 	add.w	r3, r7, #24
 80043d8:	4619      	mov	r1, r3
 80043da:	4815      	ldr	r0, [pc, #84]	; (8004430 <MX_GPIO_Init+0x160>)
 80043dc:	f001 fd2e 	bl	8005e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = W25QXX_CS_Pin;
 80043e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043e6:	2301      	movs	r3, #1
 80043e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043ea:	2301      	movs	r3, #1
 80043ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043ee:	2303      	movs	r3, #3
 80043f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(W25QXX_CS_GPIO_Port, &GPIO_InitStruct);
 80043f2:	f107 0318 	add.w	r3, r7, #24
 80043f6:	4619      	mov	r1, r3
 80043f8:	480c      	ldr	r0, [pc, #48]	; (800442c <MX_GPIO_Init+0x15c>)
 80043fa:	f001 fd1f 	bl	8005e3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80043fe:	2320      	movs	r3, #32
 8004400:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004402:	2301      	movs	r3, #1
 8004404:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004406:	2300      	movs	r3, #0
 8004408:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800440a:	2303      	movs	r3, #3
 800440c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800440e:	f107 0318 	add.w	r3, r7, #24
 8004412:	4619      	mov	r1, r3
 8004414:	4805      	ldr	r0, [pc, #20]	; (800442c <MX_GPIO_Init+0x15c>)
 8004416:	f001 fd11 	bl	8005e3c <HAL_GPIO_Init>

}
 800441a:	bf00      	nop
 800441c:	3728      	adds	r7, #40	; 0x28
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	40021000 	.word	0x40021000
 8004428:	40011800 	.word	0x40011800
 800442c:	40010c00 	.word	0x40010c00
 8004430:	40010800 	.word	0x40010800

08004434 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b08c      	sub	sp, #48	; 0x30
 8004438:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	int x = 0,FLASH_SIZE,id;
 800443a:	2300      	movs	r3, #0
 800443c:	627b      	str	r3, [r7, #36]	; 0x24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800443e:	f000 fe75 	bl	800512c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004442:	f000 f841 	bl	80044c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004446:	f7ff ff43 	bl	80042d0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800444a:	f000 fdb5 	bl	8004fb8 <MX_USART1_UART_Init>
  MX_FSMC_Init();
 800444e:	f7ff fe63 	bl	8004118 <MX_FSMC_Init>
  MX_SPI2_Init();
 8004452:	f000 faff 	bl	8004a54 <MX_SPI2_Init>
  MX_RTC_Init();
 8004456:	f000 f8fd 	bl	8004654 <MX_RTC_Init>
  MX_ADC1_Init();
 800445a:	f7ff fd35 	bl	8003ec8 <MX_ADC1_Init>
  MX_TIM3_Init();
 800445e:	f000 fd3f 	bl	8004ee0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	LCD_Init();
 8004462:	f7fd f885 	bl	8001570 <LCD_Init>
	POINT_COLOR=RED;     				//画笔颜色：红�????????????????
 8004466:	4b13      	ldr	r3, [pc, #76]	; (80044b4 <main+0x80>)
 8004468:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800446c:	601a      	str	r2, [r3, #0]
//	sprintf((char*)lcd_id,"LCD ID:%04X",lcddev.id);//将LCD ID打印到lcd_id数组�????????????????
	LCD_Clear(WHITE);
 800446e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004472:	f7ff fb6f 	bl	8003b54 <LCD_Clear>
//	POINT_COLOR=RED;
	HAL_ADC_Start_IT(&hadc1); //以中断方式启动ADC
 8004476:	4810      	ldr	r0, [pc, #64]	; (80044b8 <main+0x84>)
 8004478:	f000 ff98 	bl	80053ac <HAL_ADC_Start_IT>
	HAL_TIM_Base_Start(&htim3); //启动定时器
 800447c:	480f      	ldr	r0, [pc, #60]	; (80044bc <main+0x88>)
 800447e:	f002 ff11 	bl	80072a4 <HAL_TIM_Base_Start>
	LCD_ShowString(30,40,210,12,12,"Demo5_1:Binary Semaphore");
 8004482:	4b0f      	ldr	r3, [pc, #60]	; (80044c0 <main+0x8c>)
 8004484:	9301      	str	r3, [sp, #4]
 8004486:	230c      	movs	r3, #12
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	230c      	movs	r3, #12
 800448c:	22d2      	movs	r2, #210	; 0xd2
 800448e:	2128      	movs	r1, #40	; 0x28
 8004490:	201e      	movs	r0, #30
 8004492:	f7ff fccb 	bl	8003e2c <LCD_ShowString>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8004496:	f004 fa39 	bl	800890c <osKernelInitialize>
  MX_FREERTOS_Init();
 800449a:	f7ff fd97 	bl	8003fcc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800449e:	f004 fa67 	bl	8008970 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{

		osDelay(500);
 80044a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80044a6:	f004 fb41 	bl	8008b2c <osDelay>
		HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 80044aa:	2120      	movs	r1, #32
 80044ac:	4805      	ldr	r0, [pc, #20]	; (80044c4 <main+0x90>)
 80044ae:	f001 fe71 	bl	8006194 <HAL_GPIO_TogglePin>
		osDelay(500);
 80044b2:	e7f6      	b.n	80044a2 <main+0x6e>
 80044b4:	20000000 	.word	0x20000000
 80044b8:	20000218 	.word	0x20000218
 80044bc:	2000036c 	.word	0x2000036c
 80044c0:	080105b4 	.word	0x080105b4
 80044c4:	40010c00 	.word	0x40010c00

080044c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b096      	sub	sp, #88	; 0x58
 80044cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80044ce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80044d2:	2228      	movs	r2, #40	; 0x28
 80044d4:	2100      	movs	r1, #0
 80044d6:	4618      	mov	r0, r3
 80044d8:	f007 fc10 	bl	800bcfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80044dc:	f107 031c 	add.w	r3, r7, #28
 80044e0:	2200      	movs	r2, #0
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	605a      	str	r2, [r3, #4]
 80044e6:	609a      	str	r2, [r3, #8]
 80044e8:	60da      	str	r2, [r3, #12]
 80044ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80044ec:	1d3b      	adds	r3, r7, #4
 80044ee:	2200      	movs	r2, #0
 80044f0:	601a      	str	r2, [r3, #0]
 80044f2:	605a      	str	r2, [r3, #4]
 80044f4:	609a      	str	r2, [r3, #8]
 80044f6:	60da      	str	r2, [r3, #12]
 80044f8:	611a      	str	r2, [r3, #16]
 80044fa:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80044fc:	2305      	movs	r3, #5
 80044fe:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004500:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004504:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004506:	2300      	movs	r3, #0
 8004508:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800450a:	2301      	movs	r3, #1
 800450c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800450e:	2301      	movs	r3, #1
 8004510:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004512:	2302      	movs	r3, #2
 8004514:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004516:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800451a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800451c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8004520:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004522:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004526:	4618      	mov	r0, r3
 8004528:	f001 fe5a 	bl	80061e0 <HAL_RCC_OscConfig>
 800452c:	4603      	mov	r3, r0
 800452e:	2b00      	cmp	r3, #0
 8004530:	d001      	beq.n	8004536 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8004532:	f000 f889 	bl	8004648 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004536:	230f      	movs	r3, #15
 8004538:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800453a:	2302      	movs	r3, #2
 800453c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800453e:	2300      	movs	r3, #0
 8004540:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004542:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004546:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004548:	2300      	movs	r3, #0
 800454a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800454c:	f107 031c 	add.w	r3, r7, #28
 8004550:	2102      	movs	r1, #2
 8004552:	4618      	mov	r0, r3
 8004554:	f002 f8c6 	bl	80066e4 <HAL_RCC_ClockConfig>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d001      	beq.n	8004562 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800455e:	f000 f873 	bl	8004648 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8004562:	2303      	movs	r3, #3
 8004564:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004566:	f44f 7380 	mov.w	r3, #256	; 0x100
 800456a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800456c:	2300      	movs	r3, #0
 800456e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004570:	1d3b      	adds	r3, r7, #4
 8004572:	4618      	mov	r0, r3
 8004574:	f002 fa74 	bl	8006a60 <HAL_RCCEx_PeriphCLKConfig>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d001      	beq.n	8004582 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800457e:	f000 f863 	bl	8004648 <Error_Handler>
  }
}
 8004582:	bf00      	nop
 8004584:	3758      	adds	r7, #88	; 0x58
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
	...

0800458c <delay_us>:

/* USER CODE BEGIN 4 */


void delay_us(uint32_t udelay)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  uint32_t startval,tickn,delays,wait;

  startval = SysTick->VAL;
 8004594:	4b1c      	ldr	r3, [pc, #112]	; (8004608 <delay_us+0x7c>)
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	617b      	str	r3, [r7, #20]
  tickn = HAL_GetTick();
 800459a:	f000 fdef 	bl	800517c <HAL_GetTick>
 800459e:	6138      	str	r0, [r7, #16]
  //sysc = 72000;  //SystemCoreClock / (1000U / uwTickFreq);
  delays =udelay * 72; //sysc / 1000 * udelay;
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	4613      	mov	r3, r2
 80045a4:	00db      	lsls	r3, r3, #3
 80045a6:	4413      	add	r3, r2
 80045a8:	00db      	lsls	r3, r3, #3
 80045aa:	60fb      	str	r3, [r7, #12]
  if(delays > startval)
 80045ac:	68fa      	ldr	r2, [r7, #12]
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d915      	bls.n	80045e0 <delay_us+0x54>
    {
      while(HAL_GetTick() == tickn)
 80045b4:	bf00      	nop
 80045b6:	f000 fde1 	bl	800517c <HAL_GetTick>
 80045ba:	4602      	mov	r2, r0
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	4293      	cmp	r3, r2
 80045c0:	d0f9      	beq.n	80045b6 <delay_us+0x2a>
        {

        }
      wait = 72000 + startval - delays;
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 80045cc:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80045d0:	60bb      	str	r3, [r7, #8]
      while(wait < SysTick->VAL)
 80045d2:	bf00      	nop
 80045d4:	4b0c      	ldr	r3, [pc, #48]	; (8004608 <delay_us+0x7c>)
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	68ba      	ldr	r2, [r7, #8]
 80045da:	429a      	cmp	r2, r3
 80045dc:	d3fa      	bcc.n	80045d4 <delay_us+0x48>
      while(wait < SysTick->VAL && HAL_GetTick() == tickn)
        {

        }
    }
}
 80045de:	e00f      	b.n	8004600 <delay_us+0x74>
      wait = startval - delays;
 80045e0:	697a      	ldr	r2, [r7, #20]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	60bb      	str	r3, [r7, #8]
      while(wait < SysTick->VAL && HAL_GetTick() == tickn)
 80045e8:	bf00      	nop
 80045ea:	4b07      	ldr	r3, [pc, #28]	; (8004608 <delay_us+0x7c>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d205      	bcs.n	8004600 <delay_us+0x74>
 80045f4:	f000 fdc2 	bl	800517c <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d0f4      	beq.n	80045ea <delay_us+0x5e>
}
 8004600:	bf00      	nop
 8004602:	3718      	adds	r7, #24
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	e000e010 	.word	0xe000e010

0800460c <delay_ms>:

void delay_ms(uint32_t udelay)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b082      	sub	sp, #8
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
	HAL_Delay(udelay);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f000 fdbb 	bl	8005190 <HAL_Delay>
	//osDelay(udelay);
}
 800461a:	bf00      	nop
 800461c:	3708      	adds	r7, #8
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
	...

08004624 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a04      	ldr	r2, [pc, #16]	; (8004644 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d101      	bne.n	800463a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004636:	f000 fd8f 	bl	8005158 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800463a:	bf00      	nop
 800463c:	3708      	adds	r7, #8
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
 8004642:	bf00      	nop
 8004644:	40001000 	.word	0x40001000

08004648 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004648:	b480      	push	{r7}
 800464a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800464c:	b672      	cpsid	i
}
 800464e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004650:	e7fe      	b.n	8004650 <Error_Handler+0x8>
	...

08004654 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8004658:	4b0a      	ldr	r3, [pc, #40]	; (8004684 <MX_RTC_Init+0x30>)
 800465a:	4a0b      	ldr	r2, [pc, #44]	; (8004688 <MX_RTC_Init+0x34>)
 800465c:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800465e:	4b09      	ldr	r3, [pc, #36]	; (8004684 <MX_RTC_Init+0x30>)
 8004660:	f04f 32ff 	mov.w	r2, #4294967295
 8004664:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8004666:	4b07      	ldr	r3, [pc, #28]	; (8004684 <MX_RTC_Init+0x30>)
 8004668:	f44f 7280 	mov.w	r2, #256	; 0x100
 800466c:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800466e:	4805      	ldr	r0, [pc, #20]	; (8004684 <MX_RTC_Init+0x30>)
 8004670:	f002 fb84 	bl	8006d7c <HAL_RTC_Init>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	d001      	beq.n	800467e <MX_RTC_Init+0x2a>
  {
    Error_Handler();
 800467a:	f7ff ffe5 	bl	8004648 <Error_Handler>
  ////3.秒中????
//  __HAL_RTC_ALARM_ENABLE_IT(&hrtc, RTC_IT_SEC);   /* 允许秒中???? */
//  __HAL_RTC_ALARM_ENABLE_IT(&hrtc, RTC_CRH_ALRIE);
  /* USER CODE END RTC_Init 2 */

}
 800467e:	bf00      	nop
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	200002b0 	.word	0x200002b0
 8004688:	40002800 	.word	0x40002800

0800468c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b084      	sub	sp, #16
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a13      	ldr	r2, [pc, #76]	; (80046e8 <HAL_RTC_MspInit+0x5c>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d120      	bne.n	80046e0 <HAL_RTC_MspInit+0x54>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800469e:	f001 fd93 	bl	80061c8 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80046a2:	4b12      	ldr	r3, [pc, #72]	; (80046ec <HAL_RTC_MspInit+0x60>)
 80046a4:	69db      	ldr	r3, [r3, #28]
 80046a6:	4a11      	ldr	r2, [pc, #68]	; (80046ec <HAL_RTC_MspInit+0x60>)
 80046a8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80046ac:	61d3      	str	r3, [r2, #28]
 80046ae:	4b0f      	ldr	r3, [pc, #60]	; (80046ec <HAL_RTC_MspInit+0x60>)
 80046b0:	69db      	ldr	r3, [r3, #28]
 80046b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80046b6:	60fb      	str	r3, [r7, #12]
 80046b8:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80046ba:	4b0d      	ldr	r3, [pc, #52]	; (80046f0 <HAL_RTC_MspInit+0x64>)
 80046bc:	2201      	movs	r2, #1
 80046be:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 5, 0);
 80046c0:	2200      	movs	r2, #0
 80046c2:	2105      	movs	r1, #5
 80046c4:	2003      	movs	r0, #3
 80046c6:	f001 fa4c 	bl	8005b62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80046ca:	2003      	movs	r0, #3
 80046cc:	f001 fa65 	bl	8005b9a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 80046d0:	2200      	movs	r2, #0
 80046d2:	2105      	movs	r1, #5
 80046d4:	2029      	movs	r0, #41	; 0x29
 80046d6:	f001 fa44 	bl	8005b62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80046da:	2029      	movs	r0, #41	; 0x29
 80046dc:	f001 fa5d 	bl	8005b9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80046e0:	bf00      	nop
 80046e2:	3710      	adds	r7, #16
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}
 80046e8:	40002800 	.word	0x40002800
 80046ec:	40021000 	.word	0x40021000
 80046f0:	4242043c 	.word	0x4242043c

080046f4 <rtc_is_leap_year>:
 *              非闰?????? 31 28 31 30 31 30 31 31 30 31 30 31
 * @param       year : 年份
 * @retval      0, 非闰??????; 1, 是闰??????;
 */
static uint8_t rtc_is_leap_year(uint16_t year)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	4603      	mov	r3, r0
 80046fc:	80fb      	strh	r3, [r7, #6]
    /* 闰年规则: 四年闰百年不闰，四百年又?????? */
    if ((year % 4 == 0 && year % 100 != 0) || (year % 400 == 0))
 80046fe:	88fb      	ldrh	r3, [r7, #6]
 8004700:	f003 0303 	and.w	r3, r3, #3
 8004704:	b29b      	uxth	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d10b      	bne.n	8004722 <rtc_is_leap_year+0x2e>
 800470a:	88fb      	ldrh	r3, [r7, #6]
 800470c:	4a0f      	ldr	r2, [pc, #60]	; (800474c <rtc_is_leap_year+0x58>)
 800470e:	fba2 1203 	umull	r1, r2, r2, r3
 8004712:	0952      	lsrs	r2, r2, #5
 8004714:	2164      	movs	r1, #100	; 0x64
 8004716:	fb01 f202 	mul.w	r2, r1, r2
 800471a:	1a9b      	subs	r3, r3, r2
 800471c:	b29b      	uxth	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d10c      	bne.n	800473c <rtc_is_leap_year+0x48>
 8004722:	88fb      	ldrh	r3, [r7, #6]
 8004724:	4a09      	ldr	r2, [pc, #36]	; (800474c <rtc_is_leap_year+0x58>)
 8004726:	fba2 1203 	umull	r1, r2, r2, r3
 800472a:	09d2      	lsrs	r2, r2, #7
 800472c:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8004730:	fb01 f202 	mul.w	r2, r1, r2
 8004734:	1a9b      	subs	r3, r3, r2
 8004736:	b29b      	uxth	r3, r3
 8004738:	2b00      	cmp	r3, #0
 800473a:	d101      	bne.n	8004740 <rtc_is_leap_year+0x4c>
    {
        return 1;
 800473c:	2301      	movs	r3, #1
 800473e:	e000      	b.n	8004742 <rtc_is_leap_year+0x4e>
    }
    else
    {
        return 0;
 8004740:	2300      	movs	r3, #0
    }
}
 8004742:	4618      	mov	r0, r3
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	bc80      	pop	{r7}
 800474a:	4770      	bx	lr
 800474c:	51eb851f 	.word	0x51eb851f

08004750 <rtc_get_time>:
 *   @note      该函数不直接返回时间, 时间数据保存在calendar结构体里??????
 * @param       ??????
 * @retval      ??????
 */
void rtc_get_time(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
    static uint16_t daycnt = 0;
    uint32_t seccount = 0;
 8004756:	2300      	movs	r3, #0
 8004758:	60fb      	str	r3, [r7, #12]
    uint32_t temp = 0;
 800475a:	2300      	movs	r3, #0
 800475c:	617b      	str	r3, [r7, #20]
    uint16_t temp1 = 0;
 800475e:	2300      	movs	r3, #0
 8004760:	827b      	strh	r3, [r7, #18]
    const uint8_t month_table[12] = {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31}; /* 平年的月份日期表 */
 8004762:	4a65      	ldr	r2, [pc, #404]	; (80048f8 <rtc_get_time+0x1a8>)
 8004764:	463b      	mov	r3, r7
 8004766:	ca07      	ldmia	r2, {r0, r1, r2}
 8004768:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    seccount = RTC->CNTH;       /* 得到计数器中的�??(秒钟??????) */
 800476c:	4b63      	ldr	r3, [pc, #396]	; (80048fc <rtc_get_time+0x1ac>)
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	60fb      	str	r3, [r7, #12]
    seccount <<= 16;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	041b      	lsls	r3, r3, #16
 8004776:	60fb      	str	r3, [r7, #12]
    seccount += RTC->CNTL;
 8004778:	4b60      	ldr	r3, [pc, #384]	; (80048fc <rtc_get_time+0x1ac>)
 800477a:	69db      	ldr	r3, [r3, #28]
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	4413      	add	r3, r2
 8004780:	60fb      	str	r3, [r7, #12]

    temp = seccount / 86400;    /* 得到天数(秒钟数对应的) */
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	4a5e      	ldr	r2, [pc, #376]	; (8004900 <rtc_get_time+0x1b0>)
 8004786:	fba2 2303 	umull	r2, r3, r2, r3
 800478a:	0c1b      	lsrs	r3, r3, #16
 800478c:	617b      	str	r3, [r7, #20]

    if (daycnt != temp)         /* 超过??????天了 */
 800478e:	4b5d      	ldr	r3, [pc, #372]	; (8004904 <rtc_get_time+0x1b4>)
 8004790:	881b      	ldrh	r3, [r3, #0]
 8004792:	461a      	mov	r2, r3
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	4293      	cmp	r3, r2
 8004798:	d064      	beq.n	8004864 <rtc_get_time+0x114>
    {
        daycnt = temp;
 800479a:	697b      	ldr	r3, [r7, #20]
 800479c:	b29a      	uxth	r2, r3
 800479e:	4b59      	ldr	r3, [pc, #356]	; (8004904 <rtc_get_time+0x1b4>)
 80047a0:	801a      	strh	r2, [r3, #0]
        temp1 = 1970;           /* ??????1970年开?????? */
 80047a2:	f240 73b2 	movw	r3, #1970	; 0x7b2
 80047a6:	827b      	strh	r3, [r7, #18]

        while (temp >= 365)
 80047a8:	e016      	b.n	80047d8 <rtc_get_time+0x88>
        {
            if (rtc_is_leap_year(temp1)) /* 是闰?????? */
 80047aa:	8a7b      	ldrh	r3, [r7, #18]
 80047ac:	4618      	mov	r0, r3
 80047ae:	f7ff ffa1 	bl	80046f4 <rtc_is_leap_year>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d008      	beq.n	80047ca <rtc_get_time+0x7a>
            {
                if (temp >= 366)
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	f5b3 7fb7 	cmp.w	r3, #366	; 0x16e
 80047be:	d310      	bcc.n	80047e2 <rtc_get_time+0x92>
                {
                    temp -= 366; /* 闰年的秒钟数 */
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	f5a3 73b7 	sub.w	r3, r3, #366	; 0x16e
 80047c6:	617b      	str	r3, [r7, #20]
 80047c8:	e003      	b.n	80047d2 <rtc_get_time+0x82>
                    break;
                }
            }
            else
            {
                temp -= 365;    /* 平年 */
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	f2a3 136d 	subw	r3, r3, #365	; 0x16d
 80047d0:	617b      	str	r3, [r7, #20]
            }

            temp1++;
 80047d2:	8a7b      	ldrh	r3, [r7, #18]
 80047d4:	3301      	adds	r3, #1
 80047d6:	827b      	strh	r3, [r7, #18]
        while (temp >= 365)
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	f5b3 7fb6 	cmp.w	r3, #364	; 0x16c
 80047de:	d8e4      	bhi.n	80047aa <rtc_get_time+0x5a>
 80047e0:	e000      	b.n	80047e4 <rtc_get_time+0x94>
                    break;
 80047e2:	bf00      	nop
        }

        calendar.year = temp1;  /* 得到年份 */
 80047e4:	4a48      	ldr	r2, [pc, #288]	; (8004908 <rtc_get_time+0x1b8>)
 80047e6:	8a7b      	ldrh	r3, [r7, #18]
 80047e8:	8093      	strh	r3, [r2, #4]
        temp1 = 0;
 80047ea:	2300      	movs	r3, #0
 80047ec:	827b      	strh	r3, [r7, #18]

        while (temp >= 28)      /* 超过了一个月 */
 80047ee:	e026      	b.n	800483e <rtc_get_time+0xee>
        {
            if (rtc_is_leap_year(calendar.year) && temp1 == 1) /* 当年是不是闰??????/2月份 */
 80047f0:	4b45      	ldr	r3, [pc, #276]	; (8004908 <rtc_get_time+0x1b8>)
 80047f2:	889b      	ldrh	r3, [r3, #4]
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7ff ff7d 	bl	80046f4 <rtc_is_leap_year>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d009      	beq.n	8004814 <rtc_get_time+0xc4>
 8004800:	8a7b      	ldrh	r3, [r7, #18]
 8004802:	2b01      	cmp	r3, #1
 8004804:	d106      	bne.n	8004814 <rtc_get_time+0xc4>
            {
                if (temp >= 29)
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	2b1c      	cmp	r3, #28
 800480a:	d91c      	bls.n	8004846 <rtc_get_time+0xf6>
                {
                    temp -= 29; /* 闰年的秒钟数 */
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	3b1d      	subs	r3, #29
 8004810:	617b      	str	r3, [r7, #20]
                if (temp >= 29)
 8004812:	e011      	b.n	8004838 <rtc_get_time+0xe8>
                    break;
                }
            }
            else
            {
                if (temp >= month_table[temp1])
 8004814:	8a7b      	ldrh	r3, [r7, #18]
 8004816:	3318      	adds	r3, #24
 8004818:	443b      	add	r3, r7
 800481a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800481e:	461a      	mov	r2, r3
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	4293      	cmp	r3, r2
 8004824:	d311      	bcc.n	800484a <rtc_get_time+0xfa>
                {
                    temp -= month_table[temp1]; /* 平年 */
 8004826:	8a7b      	ldrh	r3, [r7, #18]
 8004828:	3318      	adds	r3, #24
 800482a:	443b      	add	r3, r7
 800482c:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8004830:	461a      	mov	r2, r3
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	1a9b      	subs	r3, r3, r2
 8004836:	617b      	str	r3, [r7, #20]
                {
                    break;
                }
            }

            temp1++;
 8004838:	8a7b      	ldrh	r3, [r7, #18]
 800483a:	3301      	adds	r3, #1
 800483c:	827b      	strh	r3, [r7, #18]
        while (temp >= 28)      /* 超过了一个月 */
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	2b1b      	cmp	r3, #27
 8004842:	d8d5      	bhi.n	80047f0 <rtc_get_time+0xa0>
 8004844:	e002      	b.n	800484c <rtc_get_time+0xfc>
                    break;
 8004846:	bf00      	nop
 8004848:	e000      	b.n	800484c <rtc_get_time+0xfc>
                    break;
 800484a:	bf00      	nop
        }

        calendar.month = temp1 + 1; /* 得到月份 */
 800484c:	8a7b      	ldrh	r3, [r7, #18]
 800484e:	b2db      	uxtb	r3, r3
 8004850:	3301      	adds	r3, #1
 8004852:	b2da      	uxtb	r2, r3
 8004854:	4b2c      	ldr	r3, [pc, #176]	; (8004908 <rtc_get_time+0x1b8>)
 8004856:	719a      	strb	r2, [r3, #6]
        calendar.date = temp + 1;   /* 得到日期 */
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	b2db      	uxtb	r3, r3
 800485c:	3301      	adds	r3, #1
 800485e:	b2da      	uxtb	r2, r3
 8004860:	4b29      	ldr	r3, [pc, #164]	; (8004908 <rtc_get_time+0x1b8>)
 8004862:	71da      	strb	r2, [r3, #7]
    }

    temp = seccount % 86400;                                                    /* 得到秒钟?????? */
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	4a26      	ldr	r2, [pc, #152]	; (8004900 <rtc_get_time+0x1b0>)
 8004868:	fba2 1203 	umull	r1, r2, r2, r3
 800486c:	0c12      	lsrs	r2, r2, #16
 800486e:	4927      	ldr	r1, [pc, #156]	; (800490c <rtc_get_time+0x1bc>)
 8004870:	fb01 f202 	mul.w	r2, r1, r2
 8004874:	1a9b      	subs	r3, r3, r2
 8004876:	617b      	str	r3, [r7, #20]
    calendar.hour = temp / 3600;                                                /* 小时 */
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	4a25      	ldr	r2, [pc, #148]	; (8004910 <rtc_get_time+0x1c0>)
 800487c:	fba2 2303 	umull	r2, r3, r2, r3
 8004880:	0adb      	lsrs	r3, r3, #11
 8004882:	b2da      	uxtb	r2, r3
 8004884:	4b20      	ldr	r3, [pc, #128]	; (8004908 <rtc_get_time+0x1b8>)
 8004886:	701a      	strb	r2, [r3, #0]
    calendar.min = (temp % 3600) / 60;                                          /* 分钟 */
 8004888:	697a      	ldr	r2, [r7, #20]
 800488a:	4b21      	ldr	r3, [pc, #132]	; (8004910 <rtc_get_time+0x1c0>)
 800488c:	fba3 1302 	umull	r1, r3, r3, r2
 8004890:	0adb      	lsrs	r3, r3, #11
 8004892:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8004896:	fb01 f303 	mul.w	r3, r1, r3
 800489a:	1ad3      	subs	r3, r2, r3
 800489c:	4a1d      	ldr	r2, [pc, #116]	; (8004914 <rtc_get_time+0x1c4>)
 800489e:	fba2 2303 	umull	r2, r3, r2, r3
 80048a2:	095b      	lsrs	r3, r3, #5
 80048a4:	b2da      	uxtb	r2, r3
 80048a6:	4b18      	ldr	r3, [pc, #96]	; (8004908 <rtc_get_time+0x1b8>)
 80048a8:	705a      	strb	r2, [r3, #1]
    calendar.sec = (temp % 3600) % 60;                                          /* 秒钟 */
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	4a18      	ldr	r2, [pc, #96]	; (8004910 <rtc_get_time+0x1c0>)
 80048ae:	fba2 1203 	umull	r1, r2, r2, r3
 80048b2:	0ad2      	lsrs	r2, r2, #11
 80048b4:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80048b8:	fb01 f202 	mul.w	r2, r1, r2
 80048bc:	1a9a      	subs	r2, r3, r2
 80048be:	4b15      	ldr	r3, [pc, #84]	; (8004914 <rtc_get_time+0x1c4>)
 80048c0:	fba3 1302 	umull	r1, r3, r3, r2
 80048c4:	0959      	lsrs	r1, r3, #5
 80048c6:	460b      	mov	r3, r1
 80048c8:	011b      	lsls	r3, r3, #4
 80048ca:	1a5b      	subs	r3, r3, r1
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	1ad1      	subs	r1, r2, r3
 80048d0:	b2ca      	uxtb	r2, r1
 80048d2:	4b0d      	ldr	r3, [pc, #52]	; (8004908 <rtc_get_time+0x1b8>)
 80048d4:	709a      	strb	r2, [r3, #2]
    calendar.week = rtc_get_week(calendar.year, calendar.month, calendar.date); /* 获取星期 */
 80048d6:	4b0c      	ldr	r3, [pc, #48]	; (8004908 <rtc_get_time+0x1b8>)
 80048d8:	889b      	ldrh	r3, [r3, #4]
 80048da:	4a0b      	ldr	r2, [pc, #44]	; (8004908 <rtc_get_time+0x1b8>)
 80048dc:	7991      	ldrb	r1, [r2, #6]
 80048de:	4a0a      	ldr	r2, [pc, #40]	; (8004908 <rtc_get_time+0x1b8>)
 80048e0:	79d2      	ldrb	r2, [r2, #7]
 80048e2:	4618      	mov	r0, r3
 80048e4:	f000 f818 	bl	8004918 <rtc_get_week>
 80048e8:	4603      	mov	r3, r0
 80048ea:	461a      	mov	r2, r3
 80048ec:	4b06      	ldr	r3, [pc, #24]	; (8004908 <rtc_get_time+0x1b8>)
 80048ee:	721a      	strb	r2, [r3, #8]
}
 80048f0:	bf00      	nop
 80048f2:	3718      	adds	r7, #24
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	080105d0 	.word	0x080105d0
 80048fc:	40002800 	.word	0x40002800
 8004900:	c22e4507 	.word	0xc22e4507
 8004904:	200002c4 	.word	0x200002c4
 8004908:	200002a4 	.word	0x200002a4
 800490c:	00015180 	.word	0x00015180
 8004910:	91a2b3c5 	.word	0x91a2b3c5
 8004914:	88888889 	.word	0x88888889

08004918 <rtc_get_week>:
 * @param       smon  : 月份
 * @param       sday  : 日期
 * @retval      0, 星期??????; 1 ~ 6: 星期?????? ~ 星期??????
 */
uint8_t rtc_get_week(uint16_t year, uint8_t month, uint8_t day)
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	4603      	mov	r3, r0
 8004920:	80fb      	strh	r3, [r7, #6]
 8004922:	460b      	mov	r3, r1
 8004924:	717b      	strb	r3, [r7, #5]
 8004926:	4613      	mov	r3, r2
 8004928:	713b      	strb	r3, [r7, #4]
    uint8_t week = 0;
 800492a:	2300      	movs	r3, #0
 800492c:	73fb      	strb	r3, [r7, #15]

    if (month < 3)
 800492e:	797b      	ldrb	r3, [r7, #5]
 8004930:	2b02      	cmp	r3, #2
 8004932:	d805      	bhi.n	8004940 <rtc_get_week+0x28>
    {
        month += 12;
 8004934:	797b      	ldrb	r3, [r7, #5]
 8004936:	330c      	adds	r3, #12
 8004938:	717b      	strb	r3, [r7, #5]
        --year;
 800493a:	88fb      	ldrh	r3, [r7, #6]
 800493c:	3b01      	subs	r3, #1
 800493e:	80fb      	strh	r3, [r7, #6]
    }

    week = (day + 1 + 2 * month + 3 * (month + 1) / 5 + year + (year >> 2) - year / 100 + year / 400) % 7;
 8004940:	793b      	ldrb	r3, [r7, #4]
 8004942:	1c5a      	adds	r2, r3, #1
 8004944:	797b      	ldrb	r3, [r7, #5]
 8004946:	005b      	lsls	r3, r3, #1
 8004948:	18d1      	adds	r1, r2, r3
 800494a:	797b      	ldrb	r3, [r7, #5]
 800494c:	1c5a      	adds	r2, r3, #1
 800494e:	4613      	mov	r3, r2
 8004950:	005b      	lsls	r3, r3, #1
 8004952:	4413      	add	r3, r2
 8004954:	4a16      	ldr	r2, [pc, #88]	; (80049b0 <rtc_get_week+0x98>)
 8004956:	fb82 0203 	smull	r0, r2, r2, r3
 800495a:	1052      	asrs	r2, r2, #1
 800495c:	17db      	asrs	r3, r3, #31
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	18ca      	adds	r2, r1, r3
 8004962:	88fb      	ldrh	r3, [r7, #6]
 8004964:	4413      	add	r3, r2
 8004966:	88fa      	ldrh	r2, [r7, #6]
 8004968:	0892      	lsrs	r2, r2, #2
 800496a:	b292      	uxth	r2, r2
 800496c:	4413      	add	r3, r2
 800496e:	88fa      	ldrh	r2, [r7, #6]
 8004970:	4910      	ldr	r1, [pc, #64]	; (80049b4 <rtc_get_week+0x9c>)
 8004972:	fba1 1202 	umull	r1, r2, r1, r2
 8004976:	0952      	lsrs	r2, r2, #5
 8004978:	b292      	uxth	r2, r2
 800497a:	1a9b      	subs	r3, r3, r2
 800497c:	88fa      	ldrh	r2, [r7, #6]
 800497e:	490d      	ldr	r1, [pc, #52]	; (80049b4 <rtc_get_week+0x9c>)
 8004980:	fba1 1202 	umull	r1, r2, r1, r2
 8004984:	09d2      	lsrs	r2, r2, #7
 8004986:	b292      	uxth	r2, r2
 8004988:	441a      	add	r2, r3
 800498a:	4b0b      	ldr	r3, [pc, #44]	; (80049b8 <rtc_get_week+0xa0>)
 800498c:	fb83 1302 	smull	r1, r3, r3, r2
 8004990:	4413      	add	r3, r2
 8004992:	1099      	asrs	r1, r3, #2
 8004994:	17d3      	asrs	r3, r2, #31
 8004996:	1ac9      	subs	r1, r1, r3
 8004998:	460b      	mov	r3, r1
 800499a:	00db      	lsls	r3, r3, #3
 800499c:	1a5b      	subs	r3, r3, r1
 800499e:	1ad1      	subs	r1, r2, r3
 80049a0:	460b      	mov	r3, r1
 80049a2:	73fb      	strb	r3, [r7, #15]
    return week;
 80049a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3714      	adds	r7, #20
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bc80      	pop	{r7}
 80049ae:	4770      	bx	lr
 80049b0:	66666667 	.word	0x66666667
 80049b4:	51eb851f 	.word	0x51eb851f
 80049b8:	92492493 	.word	0x92492493

080049bc <HAL_RTCEx_RTCEventCallback>:
    return T;
}


void HAL_RTCEx_RTCEventCallback(RTC_HandleTypeDef *nhrtc)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b08a      	sub	sp, #40	; 0x28
 80049c0:	af02      	add	r7, sp, #8
 80049c2:	6078      	str	r0, [r7, #4]
	u8 datatemp[20] = {'\0'};
 80049c4:	2300      	movs	r3, #0
 80049c6:	60fb      	str	r3, [r7, #12]
 80049c8:	f107 0310 	add.w	r3, r7, #16
 80049cc:	2200      	movs	r2, #0
 80049ce:	601a      	str	r2, [r3, #0]
 80049d0:	605a      	str	r2, [r3, #4]
 80049d2:	609a      	str	r2, [r3, #8]
 80049d4:	60da      	str	r2, [r3, #12]
	rtc_get_time();
 80049d6:	f7ff febb 	bl	8004750 <rtc_get_time>
	sprintf((char*)datatemp,"%02d h,%02d m,%02d s",calendar.hour,calendar.min,calendar.sec);
 80049da:	4b0f      	ldr	r3, [pc, #60]	; (8004a18 <HAL_RTCEx_RTCEventCallback+0x5c>)
 80049dc:	781b      	ldrb	r3, [r3, #0]
 80049de:	461a      	mov	r2, r3
 80049e0:	4b0d      	ldr	r3, [pc, #52]	; (8004a18 <HAL_RTCEx_RTCEventCallback+0x5c>)
 80049e2:	785b      	ldrb	r3, [r3, #1]
 80049e4:	4619      	mov	r1, r3
 80049e6:	4b0c      	ldr	r3, [pc, #48]	; (8004a18 <HAL_RTCEx_RTCEventCallback+0x5c>)
 80049e8:	789b      	ldrb	r3, [r3, #2]
 80049ea:	f107 000c 	add.w	r0, r7, #12
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	460b      	mov	r3, r1
 80049f2:	490a      	ldr	r1, [pc, #40]	; (8004a1c <HAL_RTCEx_RTCEventCallback+0x60>)
 80049f4:	f007 fffc 	bl	800c9f0 <siprintf>
	LCD_ShowString(30,150,200,12,12,datatemp);
 80049f8:	f107 030c 	add.w	r3, r7, #12
 80049fc:	9301      	str	r3, [sp, #4]
 80049fe:	230c      	movs	r3, #12
 8004a00:	9300      	str	r3, [sp, #0]
 8004a02:	230c      	movs	r3, #12
 8004a04:	22c8      	movs	r2, #200	; 0xc8
 8004a06:	2196      	movs	r1, #150	; 0x96
 8004a08:	201e      	movs	r0, #30
 8004a0a:	f7ff fa0f 	bl	8003e2c <LCD_ShowString>
}
 8004a0e:	bf00      	nop
 8004a10:	3720      	adds	r7, #32
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
 8004a16:	bf00      	nop
 8004a18:	200002a4 	.word	0x200002a4
 8004a1c:	080105dc 	.word	0x080105dc

08004a20 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *nhrtc)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af02      	add	r7, sp, #8
 8004a26:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED2_GPIO_Port,LED2_Pin);
 8004a28:	2120      	movs	r1, #32
 8004a2a:	4808      	ldr	r0, [pc, #32]	; (8004a4c <HAL_RTC_AlarmAEventCallback+0x2c>)
 8004a2c:	f001 fbb2 	bl	8006194 <HAL_GPIO_TogglePin>
	LCD_ShowString(30,170,200,12,12,"Alarm OK!");
 8004a30:	4b07      	ldr	r3, [pc, #28]	; (8004a50 <HAL_RTC_AlarmAEventCallback+0x30>)
 8004a32:	9301      	str	r3, [sp, #4]
 8004a34:	230c      	movs	r3, #12
 8004a36:	9300      	str	r3, [sp, #0]
 8004a38:	230c      	movs	r3, #12
 8004a3a:	22c8      	movs	r2, #200	; 0xc8
 8004a3c:	21aa      	movs	r1, #170	; 0xaa
 8004a3e:	201e      	movs	r0, #30
 8004a40:	f7ff f9f4 	bl	8003e2c <LCD_ShowString>
}
 8004a44:	bf00      	nop
 8004a46:	3708      	adds	r7, #8
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40011800 	.word	0x40011800
 8004a50:	080105f4 	.word	0x080105f4

08004a54 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8004a58:	4b17      	ldr	r3, [pc, #92]	; (8004ab8 <MX_SPI2_Init+0x64>)
 8004a5a:	4a18      	ldr	r2, [pc, #96]	; (8004abc <MX_SPI2_Init+0x68>)
 8004a5c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004a5e:	4b16      	ldr	r3, [pc, #88]	; (8004ab8 <MX_SPI2_Init+0x64>)
 8004a60:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004a64:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004a66:	4b14      	ldr	r3, [pc, #80]	; (8004ab8 <MX_SPI2_Init+0x64>)
 8004a68:	2200      	movs	r2, #0
 8004a6a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004a6c:	4b12      	ldr	r3, [pc, #72]	; (8004ab8 <MX_SPI2_Init+0x64>)
 8004a6e:	2200      	movs	r2, #0
 8004a70:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004a72:	4b11      	ldr	r3, [pc, #68]	; (8004ab8 <MX_SPI2_Init+0x64>)
 8004a74:	2202      	movs	r2, #2
 8004a76:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004a78:	4b0f      	ldr	r3, [pc, #60]	; (8004ab8 <MX_SPI2_Init+0x64>)
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004a7e:	4b0e      	ldr	r3, [pc, #56]	; (8004ab8 <MX_SPI2_Init+0x64>)
 8004a80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a84:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8004a86:	4b0c      	ldr	r3, [pc, #48]	; (8004ab8 <MX_SPI2_Init+0x64>)
 8004a88:	2210      	movs	r2, #16
 8004a8a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004a8c:	4b0a      	ldr	r3, [pc, #40]	; (8004ab8 <MX_SPI2_Init+0x64>)
 8004a8e:	2200      	movs	r2, #0
 8004a90:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004a92:	4b09      	ldr	r3, [pc, #36]	; (8004ab8 <MX_SPI2_Init+0x64>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a98:	4b07      	ldr	r3, [pc, #28]	; (8004ab8 <MX_SPI2_Init+0x64>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004a9e:	4b06      	ldr	r3, [pc, #24]	; (8004ab8 <MX_SPI2_Init+0x64>)
 8004aa0:	220a      	movs	r2, #10
 8004aa2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004aa4:	4804      	ldr	r0, [pc, #16]	; (8004ab8 <MX_SPI2_Init+0x64>)
 8004aa6:	f002 fadc 	bl	8007062 <HAL_SPI_Init>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d001      	beq.n	8004ab4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004ab0:	f7ff fdca 	bl	8004648 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004ab4:	bf00      	nop
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	200002c8 	.word	0x200002c8
 8004abc:	40003800 	.word	0x40003800

08004ac0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b088      	sub	sp, #32
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ac8:	f107 0310 	add.w	r3, r7, #16
 8004acc:	2200      	movs	r2, #0
 8004ace:	601a      	str	r2, [r3, #0]
 8004ad0:	605a      	str	r2, [r3, #4]
 8004ad2:	609a      	str	r2, [r3, #8]
 8004ad4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a1c      	ldr	r2, [pc, #112]	; (8004b4c <HAL_SPI_MspInit+0x8c>)
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d131      	bne.n	8004b44 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004ae0:	4b1b      	ldr	r3, [pc, #108]	; (8004b50 <HAL_SPI_MspInit+0x90>)
 8004ae2:	69db      	ldr	r3, [r3, #28]
 8004ae4:	4a1a      	ldr	r2, [pc, #104]	; (8004b50 <HAL_SPI_MspInit+0x90>)
 8004ae6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004aea:	61d3      	str	r3, [r2, #28]
 8004aec:	4b18      	ldr	r3, [pc, #96]	; (8004b50 <HAL_SPI_MspInit+0x90>)
 8004aee:	69db      	ldr	r3, [r3, #28]
 8004af0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004af4:	60fb      	str	r3, [r7, #12]
 8004af6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004af8:	4b15      	ldr	r3, [pc, #84]	; (8004b50 <HAL_SPI_MspInit+0x90>)
 8004afa:	699b      	ldr	r3, [r3, #24]
 8004afc:	4a14      	ldr	r2, [pc, #80]	; (8004b50 <HAL_SPI_MspInit+0x90>)
 8004afe:	f043 0308 	orr.w	r3, r3, #8
 8004b02:	6193      	str	r3, [r2, #24]
 8004b04:	4b12      	ldr	r3, [pc, #72]	; (8004b50 <HAL_SPI_MspInit+0x90>)
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	f003 0308 	and.w	r3, r3, #8
 8004b0c:	60bb      	str	r3, [r7, #8]
 8004b0e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8004b10:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004b14:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b16:	2302      	movs	r3, #2
 8004b18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b1e:	f107 0310 	add.w	r3, r7, #16
 8004b22:	4619      	mov	r1, r3
 8004b24:	480b      	ldr	r0, [pc, #44]	; (8004b54 <HAL_SPI_MspInit+0x94>)
 8004b26:	f001 f989 	bl	8005e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8004b2a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004b2e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b30:	2300      	movs	r3, #0
 8004b32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b34:	2300      	movs	r3, #0
 8004b36:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b38:	f107 0310 	add.w	r3, r7, #16
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	4805      	ldr	r0, [pc, #20]	; (8004b54 <HAL_SPI_MspInit+0x94>)
 8004b40:	f001 f97c 	bl	8005e3c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8004b44:	bf00      	nop
 8004b46:	3720      	adds	r7, #32
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	40003800 	.word	0x40003800
 8004b50:	40021000 	.word	0x40021000
 8004b54:	40010c00 	.word	0x40010c00

08004b58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004b5e:	4b18      	ldr	r3, [pc, #96]	; (8004bc0 <HAL_MspInit+0x68>)
 8004b60:	699b      	ldr	r3, [r3, #24]
 8004b62:	4a17      	ldr	r2, [pc, #92]	; (8004bc0 <HAL_MspInit+0x68>)
 8004b64:	f043 0301 	orr.w	r3, r3, #1
 8004b68:	6193      	str	r3, [r2, #24]
 8004b6a:	4b15      	ldr	r3, [pc, #84]	; (8004bc0 <HAL_MspInit+0x68>)
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	f003 0301 	and.w	r3, r3, #1
 8004b72:	60bb      	str	r3, [r7, #8]
 8004b74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b76:	4b12      	ldr	r3, [pc, #72]	; (8004bc0 <HAL_MspInit+0x68>)
 8004b78:	69db      	ldr	r3, [r3, #28]
 8004b7a:	4a11      	ldr	r2, [pc, #68]	; (8004bc0 <HAL_MspInit+0x68>)
 8004b7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b80:	61d3      	str	r3, [r2, #28]
 8004b82:	4b0f      	ldr	r3, [pc, #60]	; (8004bc0 <HAL_MspInit+0x68>)
 8004b84:	69db      	ldr	r3, [r3, #28]
 8004b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b8a:	607b      	str	r3, [r7, #4]
 8004b8c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004b8e:	2200      	movs	r2, #0
 8004b90:	210f      	movs	r1, #15
 8004b92:	f06f 0001 	mvn.w	r0, #1
 8004b96:	f000 ffe4 	bl	8005b62 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004b9a:	4b0a      	ldr	r3, [pc, #40]	; (8004bc4 <HAL_MspInit+0x6c>)
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	60fb      	str	r3, [r7, #12]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004ba6:	60fb      	str	r3, [r7, #12]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004bae:	60fb      	str	r3, [r7, #12]
 8004bb0:	4a04      	ldr	r2, [pc, #16]	; (8004bc4 <HAL_MspInit+0x6c>)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004bb6:	bf00      	nop
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	40021000 	.word	0x40021000
 8004bc4:	40010000 	.word	0x40010000

08004bc8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b08e      	sub	sp, #56	; 0x38
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004bde:	4b34      	ldr	r3, [pc, #208]	; (8004cb0 <HAL_InitTick+0xe8>)
 8004be0:	69db      	ldr	r3, [r3, #28]
 8004be2:	4a33      	ldr	r2, [pc, #204]	; (8004cb0 <HAL_InitTick+0xe8>)
 8004be4:	f043 0310 	orr.w	r3, r3, #16
 8004be8:	61d3      	str	r3, [r2, #28]
 8004bea:	4b31      	ldr	r3, [pc, #196]	; (8004cb0 <HAL_InitTick+0xe8>)
 8004bec:	69db      	ldr	r3, [r3, #28]
 8004bee:	f003 0310 	and.w	r3, r3, #16
 8004bf2:	60fb      	str	r3, [r7, #12]
 8004bf4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004bf6:	f107 0210 	add.w	r2, r7, #16
 8004bfa:	f107 0314 	add.w	r3, r7, #20
 8004bfe:	4611      	mov	r1, r2
 8004c00:	4618      	mov	r0, r3
 8004c02:	f001 fedf 	bl	80069c4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8004c06:	6a3b      	ldr	r3, [r7, #32]
 8004c08:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8004c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d103      	bne.n	8004c18 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8004c10:	f001 feb0 	bl	8006974 <HAL_RCC_GetPCLK1Freq>
 8004c14:	6378      	str	r0, [r7, #52]	; 0x34
 8004c16:	e004      	b.n	8004c22 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004c18:	f001 feac 	bl	8006974 <HAL_RCC_GetPCLK1Freq>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	005b      	lsls	r3, r3, #1
 8004c20:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004c22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c24:	4a23      	ldr	r2, [pc, #140]	; (8004cb4 <HAL_InitTick+0xec>)
 8004c26:	fba2 2303 	umull	r2, r3, r2, r3
 8004c2a:	0c9b      	lsrs	r3, r3, #18
 8004c2c:	3b01      	subs	r3, #1
 8004c2e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8004c30:	4b21      	ldr	r3, [pc, #132]	; (8004cb8 <HAL_InitTick+0xf0>)
 8004c32:	4a22      	ldr	r2, [pc, #136]	; (8004cbc <HAL_InitTick+0xf4>)
 8004c34:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8004c36:	4b20      	ldr	r3, [pc, #128]	; (8004cb8 <HAL_InitTick+0xf0>)
 8004c38:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004c3c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8004c3e:	4a1e      	ldr	r2, [pc, #120]	; (8004cb8 <HAL_InitTick+0xf0>)
 8004c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c42:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8004c44:	4b1c      	ldr	r3, [pc, #112]	; (8004cb8 <HAL_InitTick+0xf0>)
 8004c46:	2200      	movs	r2, #0
 8004c48:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c4a:	4b1b      	ldr	r3, [pc, #108]	; (8004cb8 <HAL_InitTick+0xf0>)
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c50:	4b19      	ldr	r3, [pc, #100]	; (8004cb8 <HAL_InitTick+0xf0>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8004c56:	4818      	ldr	r0, [pc, #96]	; (8004cb8 <HAL_InitTick+0xf0>)
 8004c58:	f002 fad4 	bl	8007204 <HAL_TIM_Base_Init>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8004c62:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d11b      	bne.n	8004ca2 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8004c6a:	4813      	ldr	r0, [pc, #76]	; (8004cb8 <HAL_InitTick+0xf0>)
 8004c6c:	f002 fb72 	bl	8007354 <HAL_TIM_Base_Start_IT>
 8004c70:	4603      	mov	r3, r0
 8004c72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8004c76:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d111      	bne.n	8004ca2 <HAL_InitTick+0xda>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8004c7e:	2036      	movs	r0, #54	; 0x36
 8004c80:	f000 ff8b 	bl	8005b9a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b0f      	cmp	r3, #15
 8004c88:	d808      	bhi.n	8004c9c <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	6879      	ldr	r1, [r7, #4]
 8004c8e:	2036      	movs	r0, #54	; 0x36
 8004c90:	f000 ff67 	bl	8005b62 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004c94:	4a0a      	ldr	r2, [pc, #40]	; (8004cc0 <HAL_InitTick+0xf8>)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6013      	str	r3, [r2, #0]
 8004c9a:	e002      	b.n	8004ca2 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8004ca2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	3738      	adds	r7, #56	; 0x38
 8004caa:	46bd      	mov	sp, r7
 8004cac:	bd80      	pop	{r7, pc}
 8004cae:	bf00      	nop
 8004cb0:	40021000 	.word	0x40021000
 8004cb4:	431bde83 	.word	0x431bde83
 8004cb8:	20000320 	.word	0x20000320
 8004cbc:	40001000 	.word	0x40001000
 8004cc0:	2000000c 	.word	0x2000000c

08004cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004cc8:	e7fe      	b.n	8004cc8 <NMI_Handler+0x4>

08004cca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004cca:	b480      	push	{r7}
 8004ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004cce:	e7fe      	b.n	8004cce <HardFault_Handler+0x4>

08004cd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004cd4:	e7fe      	b.n	8004cd4 <MemManage_Handler+0x4>

08004cd6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004cda:	e7fe      	b.n	8004cda <BusFault_Handler+0x4>

08004cdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004ce0:	e7fe      	b.n	8004ce0 <UsageFault_Handler+0x4>

08004ce2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ce2:	b480      	push	{r7}
 8004ce4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ce6:	bf00      	nop
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bc80      	pop	{r7}
 8004cec:	4770      	bx	lr
	...

08004cf0 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt.
  */
void RTC_IRQHandler(void)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_RTCIRQHandler(&hrtc);
 8004cf4:	4802      	ldr	r0, [pc, #8]	; (8004d00 <RTC_IRQHandler+0x10>)
 8004cf6:	f002 f974 	bl	8006fe2 <HAL_RTCEx_RTCIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8004cfa:	bf00      	nop
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	200002b0 	.word	0x200002b0

08004d04 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004d08:	4802      	ldr	r0, [pc, #8]	; (8004d14 <ADC1_2_IRQHandler+0x10>)
 8004d0a:	f000 fc11 	bl	8005530 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004d0e:	bf00      	nop
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	20000218 	.word	0x20000218

08004d18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004d1c:	4802      	ldr	r0, [pc, #8]	; (8004d28 <USART1_IRQHandler+0x10>)
 8004d1e:	f002 ffcf 	bl	8007cc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004d22:	bf00      	nop
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	200003b4 	.word	0x200003b4

08004d2c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004d30:	4802      	ldr	r0, [pc, #8]	; (8004d3c <RTC_Alarm_IRQHandler+0x10>)
 8004d32:	f002 f8af 	bl	8006e94 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8004d36:	bf00      	nop
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	200002b0 	.word	0x200002b0

08004d40 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004d44:	4802      	ldr	r0, [pc, #8]	; (8004d50 <TIM6_IRQHandler+0x10>)
 8004d46:	f002 fb65 	bl	8007414 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8004d4a:	bf00      	nop
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	20000320 	.word	0x20000320

08004d54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d54:	b480      	push	{r7}
 8004d56:	af00      	add	r7, sp, #0
  return 1;
 8004d58:	2301      	movs	r3, #1
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bc80      	pop	{r7}
 8004d60:	4770      	bx	lr

08004d62 <_kill>:

int _kill(int pid, int sig)
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b082      	sub	sp, #8
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
 8004d6a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004d6c:	f006 ff8e 	bl	800bc8c <__errno>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2216      	movs	r2, #22
 8004d74:	601a      	str	r2, [r3, #0]
  return -1;
 8004d76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3708      	adds	r7, #8
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}

08004d82 <_exit>:

void _exit (int status)
{
 8004d82:	b580      	push	{r7, lr}
 8004d84:	b082      	sub	sp, #8
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004d8a:	f04f 31ff 	mov.w	r1, #4294967295
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f7ff ffe7 	bl	8004d62 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004d94:	e7fe      	b.n	8004d94 <_exit+0x12>

08004d96 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d96:	b580      	push	{r7, lr}
 8004d98:	b086      	sub	sp, #24
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	60f8      	str	r0, [r7, #12]
 8004d9e:	60b9      	str	r1, [r7, #8]
 8004da0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004da2:	2300      	movs	r3, #0
 8004da4:	617b      	str	r3, [r7, #20]
 8004da6:	e00a      	b.n	8004dbe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004da8:	f3af 8000 	nop.w
 8004dac:	4601      	mov	r1, r0
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	1c5a      	adds	r2, r3, #1
 8004db2:	60ba      	str	r2, [r7, #8]
 8004db4:	b2ca      	uxtb	r2, r1
 8004db6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	3301      	adds	r3, #1
 8004dbc:	617b      	str	r3, [r7, #20]
 8004dbe:	697a      	ldr	r2, [r7, #20]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	dbf0      	blt.n	8004da8 <_read+0x12>
  }

  return len;
 8004dc6:	687b      	ldr	r3, [r7, #4]
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3718      	adds	r7, #24
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}

08004dd0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b086      	sub	sp, #24
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	60b9      	str	r1, [r7, #8]
 8004dda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ddc:	2300      	movs	r3, #0
 8004dde:	617b      	str	r3, [r7, #20]
 8004de0:	e009      	b.n	8004df6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	1c5a      	adds	r2, r3, #1
 8004de6:	60ba      	str	r2, [r7, #8]
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f000 f962 	bl	80050b4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	3301      	adds	r3, #1
 8004df4:	617b      	str	r3, [r7, #20]
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	dbf1      	blt.n	8004de2 <_write+0x12>
  }
  return len;
 8004dfe:	687b      	ldr	r3, [r7, #4]
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3718      	adds	r7, #24
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}

08004e08 <_close>:

int _close(int file)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004e10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	370c      	adds	r7, #12
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bc80      	pop	{r7}
 8004e1c:	4770      	bx	lr

08004e1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e1e:	b480      	push	{r7}
 8004e20:	b083      	sub	sp, #12
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
 8004e26:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004e2e:	605a      	str	r2, [r3, #4]
  return 0;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	370c      	adds	r7, #12
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bc80      	pop	{r7}
 8004e3a:	4770      	bx	lr

08004e3c <_isatty>:

int _isatty(int file)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b083      	sub	sp, #12
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004e44:	2301      	movs	r3, #1
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	370c      	adds	r7, #12
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bc80      	pop	{r7}
 8004e4e:	4770      	bx	lr

08004e50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b085      	sub	sp, #20
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	60f8      	str	r0, [r7, #12]
 8004e58:	60b9      	str	r1, [r7, #8]
 8004e5a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004e5c:	2300      	movs	r3, #0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3714      	adds	r7, #20
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bc80      	pop	{r7}
 8004e66:	4770      	bx	lr

08004e68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b086      	sub	sp, #24
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e70:	4a14      	ldr	r2, [pc, #80]	; (8004ec4 <_sbrk+0x5c>)
 8004e72:	4b15      	ldr	r3, [pc, #84]	; (8004ec8 <_sbrk+0x60>)
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e7c:	4b13      	ldr	r3, [pc, #76]	; (8004ecc <_sbrk+0x64>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d102      	bne.n	8004e8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e84:	4b11      	ldr	r3, [pc, #68]	; (8004ecc <_sbrk+0x64>)
 8004e86:	4a12      	ldr	r2, [pc, #72]	; (8004ed0 <_sbrk+0x68>)
 8004e88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e8a:	4b10      	ldr	r3, [pc, #64]	; (8004ecc <_sbrk+0x64>)
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4413      	add	r3, r2
 8004e92:	693a      	ldr	r2, [r7, #16]
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d207      	bcs.n	8004ea8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e98:	f006 fef8 	bl	800bc8c <__errno>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	220c      	movs	r2, #12
 8004ea0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ea6:	e009      	b.n	8004ebc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004ea8:	4b08      	ldr	r3, [pc, #32]	; (8004ecc <_sbrk+0x64>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004eae:	4b07      	ldr	r3, [pc, #28]	; (8004ecc <_sbrk+0x64>)
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	4a05      	ldr	r2, [pc, #20]	; (8004ecc <_sbrk+0x64>)
 8004eb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004eba:	68fb      	ldr	r3, [r7, #12]
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3718      	adds	r7, #24
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	20010000 	.word	0x20010000
 8004ec8:	00000400 	.word	0x00000400
 8004ecc:	20000368 	.word	0x20000368
 8004ed0:	20001d58 	.word	0x20001d58

08004ed4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004ed8:	bf00      	nop
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bc80      	pop	{r7}
 8004ede:	4770      	bx	lr

08004ee0 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b086      	sub	sp, #24
 8004ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004ee6:	f107 0308 	add.w	r3, r7, #8
 8004eea:	2200      	movs	r2, #0
 8004eec:	601a      	str	r2, [r3, #0]
 8004eee:	605a      	str	r2, [r3, #4]
 8004ef0:	609a      	str	r2, [r3, #8]
 8004ef2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ef4:	463b      	mov	r3, r7
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	601a      	str	r2, [r3, #0]
 8004efa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004efc:	4b1d      	ldr	r3, [pc, #116]	; (8004f74 <MX_TIM3_Init+0x94>)
 8004efe:	4a1e      	ldr	r2, [pc, #120]	; (8004f78 <MX_TIM3_Init+0x98>)
 8004f00:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8004f02:	4b1c      	ldr	r3, [pc, #112]	; (8004f74 <MX_TIM3_Init+0x94>)
 8004f04:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8004f08:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f0a:	4b1a      	ldr	r3, [pc, #104]	; (8004f74 <MX_TIM3_Init+0x94>)
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 8004f10:	4b18      	ldr	r3, [pc, #96]	; (8004f74 <MX_TIM3_Init+0x94>)
 8004f12:	f241 3287 	movw	r2, #4999	; 0x1387
 8004f16:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f18:	4b16      	ldr	r3, [pc, #88]	; (8004f74 <MX_TIM3_Init+0x94>)
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f1e:	4b15      	ldr	r3, [pc, #84]	; (8004f74 <MX_TIM3_Init+0x94>)
 8004f20:	2200      	movs	r2, #0
 8004f22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004f24:	4813      	ldr	r0, [pc, #76]	; (8004f74 <MX_TIM3_Init+0x94>)
 8004f26:	f002 f96d 	bl	8007204 <HAL_TIM_Base_Init>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d001      	beq.n	8004f34 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004f30:	f7ff fb8a 	bl	8004648 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004f34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004f3a:	f107 0308 	add.w	r3, r7, #8
 8004f3e:	4619      	mov	r1, r3
 8004f40:	480c      	ldr	r0, [pc, #48]	; (8004f74 <MX_TIM3_Init+0x94>)
 8004f42:	f002 fb6f 	bl	8007624 <HAL_TIM_ConfigClockSource>
 8004f46:	4603      	mov	r3, r0
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d001      	beq.n	8004f50 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004f4c:	f7ff fb7c 	bl	8004648 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004f50:	2320      	movs	r3, #32
 8004f52:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f54:	2300      	movs	r3, #0
 8004f56:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004f58:	463b      	mov	r3, r7
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	4805      	ldr	r0, [pc, #20]	; (8004f74 <MX_TIM3_Init+0x94>)
 8004f5e:	f002 fd5d 	bl	8007a1c <HAL_TIMEx_MasterConfigSynchronization>
 8004f62:	4603      	mov	r3, r0
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d001      	beq.n	8004f6c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004f68:	f7ff fb6e 	bl	8004648 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004f6c:	bf00      	nop
 8004f6e:	3718      	adds	r7, #24
 8004f70:	46bd      	mov	sp, r7
 8004f72:	bd80      	pop	{r7, pc}
 8004f74:	2000036c 	.word	0x2000036c
 8004f78:	40000400 	.word	0x40000400

08004f7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b085      	sub	sp, #20
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a09      	ldr	r2, [pc, #36]	; (8004fb0 <HAL_TIM_Base_MspInit+0x34>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d10b      	bne.n	8004fa6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004f8e:	4b09      	ldr	r3, [pc, #36]	; (8004fb4 <HAL_TIM_Base_MspInit+0x38>)
 8004f90:	69db      	ldr	r3, [r3, #28]
 8004f92:	4a08      	ldr	r2, [pc, #32]	; (8004fb4 <HAL_TIM_Base_MspInit+0x38>)
 8004f94:	f043 0302 	orr.w	r3, r3, #2
 8004f98:	61d3      	str	r3, [r2, #28]
 8004f9a:	4b06      	ldr	r3, [pc, #24]	; (8004fb4 <HAL_TIM_Base_MspInit+0x38>)
 8004f9c:	69db      	ldr	r3, [r3, #28]
 8004f9e:	f003 0302 	and.w	r3, r3, #2
 8004fa2:	60fb      	str	r3, [r7, #12]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004fa6:	bf00      	nop
 8004fa8:	3714      	adds	r7, #20
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bc80      	pop	{r7}
 8004fae:	4770      	bx	lr
 8004fb0:	40000400 	.word	0x40000400
 8004fb4:	40021000 	.word	0x40021000

08004fb8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004fbc:	4b11      	ldr	r3, [pc, #68]	; (8005004 <MX_USART1_UART_Init+0x4c>)
 8004fbe:	4a12      	ldr	r2, [pc, #72]	; (8005008 <MX_USART1_UART_Init+0x50>)
 8004fc0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004fc2:	4b10      	ldr	r3, [pc, #64]	; (8005004 <MX_USART1_UART_Init+0x4c>)
 8004fc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004fc8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004fca:	4b0e      	ldr	r3, [pc, #56]	; (8005004 <MX_USART1_UART_Init+0x4c>)
 8004fcc:	2200      	movs	r2, #0
 8004fce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004fd0:	4b0c      	ldr	r3, [pc, #48]	; (8005004 <MX_USART1_UART_Init+0x4c>)
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004fd6:	4b0b      	ldr	r3, [pc, #44]	; (8005004 <MX_USART1_UART_Init+0x4c>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004fdc:	4b09      	ldr	r3, [pc, #36]	; (8005004 <MX_USART1_UART_Init+0x4c>)
 8004fde:	220c      	movs	r2, #12
 8004fe0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004fe2:	4b08      	ldr	r3, [pc, #32]	; (8005004 <MX_USART1_UART_Init+0x4c>)
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004fe8:	4b06      	ldr	r3, [pc, #24]	; (8005004 <MX_USART1_UART_Init+0x4c>)
 8004fea:	2200      	movs	r2, #0
 8004fec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004fee:	4805      	ldr	r0, [pc, #20]	; (8005004 <MX_USART1_UART_Init+0x4c>)
 8004ff0:	f002 fd92 	bl	8007b18 <HAL_UART_Init>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d001      	beq.n	8004ffe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004ffa:	f7ff fb25 	bl	8004648 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004ffe:	bf00      	nop
 8005000:	bd80      	pop	{r7, pc}
 8005002:	bf00      	nop
 8005004:	200003b4 	.word	0x200003b4
 8005008:	40013800 	.word	0x40013800

0800500c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b088      	sub	sp, #32
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005014:	f107 0310 	add.w	r3, r7, #16
 8005018:	2200      	movs	r2, #0
 800501a:	601a      	str	r2, [r3, #0]
 800501c:	605a      	str	r2, [r3, #4]
 800501e:	609a      	str	r2, [r3, #8]
 8005020:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a20      	ldr	r2, [pc, #128]	; (80050a8 <HAL_UART_MspInit+0x9c>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d139      	bne.n	80050a0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800502c:	4b1f      	ldr	r3, [pc, #124]	; (80050ac <HAL_UART_MspInit+0xa0>)
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	4a1e      	ldr	r2, [pc, #120]	; (80050ac <HAL_UART_MspInit+0xa0>)
 8005032:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005036:	6193      	str	r3, [r2, #24]
 8005038:	4b1c      	ldr	r3, [pc, #112]	; (80050ac <HAL_UART_MspInit+0xa0>)
 800503a:	699b      	ldr	r3, [r3, #24]
 800503c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005040:	60fb      	str	r3, [r7, #12]
 8005042:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005044:	4b19      	ldr	r3, [pc, #100]	; (80050ac <HAL_UART_MspInit+0xa0>)
 8005046:	699b      	ldr	r3, [r3, #24]
 8005048:	4a18      	ldr	r2, [pc, #96]	; (80050ac <HAL_UART_MspInit+0xa0>)
 800504a:	f043 0304 	orr.w	r3, r3, #4
 800504e:	6193      	str	r3, [r2, #24]
 8005050:	4b16      	ldr	r3, [pc, #88]	; (80050ac <HAL_UART_MspInit+0xa0>)
 8005052:	699b      	ldr	r3, [r3, #24]
 8005054:	f003 0304 	and.w	r3, r3, #4
 8005058:	60bb      	str	r3, [r7, #8]
 800505a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800505c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005060:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005062:	2302      	movs	r3, #2
 8005064:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005066:	2303      	movs	r3, #3
 8005068:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800506a:	f107 0310 	add.w	r3, r7, #16
 800506e:	4619      	mov	r1, r3
 8005070:	480f      	ldr	r0, [pc, #60]	; (80050b0 <HAL_UART_MspInit+0xa4>)
 8005072:	f000 fee3 	bl	8005e3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005076:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800507a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800507c:	2300      	movs	r3, #0
 800507e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005080:	2300      	movs	r3, #0
 8005082:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005084:	f107 0310 	add.w	r3, r7, #16
 8005088:	4619      	mov	r1, r3
 800508a:	4809      	ldr	r0, [pc, #36]	; (80050b0 <HAL_UART_MspInit+0xa4>)
 800508c:	f000 fed6 	bl	8005e3c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8005090:	2200      	movs	r2, #0
 8005092:	2105      	movs	r1, #5
 8005094:	2025      	movs	r0, #37	; 0x25
 8005096:	f000 fd64 	bl	8005b62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800509a:	2025      	movs	r0, #37	; 0x25
 800509c:	f000 fd7d 	bl	8005b9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80050a0:	bf00      	nop
 80050a2:	3720      	adds	r7, #32
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	40013800 	.word	0x40013800
 80050ac:	40021000 	.word	0x40021000
 80050b0:	40010800 	.word	0x40010800

080050b4 <__io_putchar>:
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
	uint8_t c=ch;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart1, &c, 1, 100);
 80050c2:	f107 010f 	add.w	r1, r7, #15
 80050c6:	2364      	movs	r3, #100	; 0x64
 80050c8:	2201      	movs	r2, #1
 80050ca:	4804      	ldr	r0, [pc, #16]	; (80050dc <__io_putchar+0x28>)
 80050cc:	f002 fd74 	bl	8007bb8 <HAL_UART_Transmit>
	return ch;
 80050d0:	687b      	ldr	r3, [r7, #4]
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3710      	adds	r7, #16
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	bf00      	nop
 80050dc:	200003b4 	.word	0x200003b4

080050e0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80050e0:	f7ff fef8 	bl	8004ed4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80050e4:	480b      	ldr	r0, [pc, #44]	; (8005114 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80050e6:	490c      	ldr	r1, [pc, #48]	; (8005118 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80050e8:	4a0c      	ldr	r2, [pc, #48]	; (800511c <LoopFillZerobss+0x16>)
  movs r3, #0
 80050ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80050ec:	e002      	b.n	80050f4 <LoopCopyDataInit>

080050ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80050ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80050f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80050f2:	3304      	adds	r3, #4

080050f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80050f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80050f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80050f8:	d3f9      	bcc.n	80050ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80050fa:	4a09      	ldr	r2, [pc, #36]	; (8005120 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80050fc:	4c09      	ldr	r4, [pc, #36]	; (8005124 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80050fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005100:	e001      	b.n	8005106 <LoopFillZerobss>

08005102 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005102:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005104:	3204      	adds	r2, #4

08005106 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005106:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005108:	d3fb      	bcc.n	8005102 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800510a:	f006 fdc5 	bl	800bc98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800510e:	f7ff f991 	bl	8004434 <main>
  bx lr
 8005112:	4770      	bx	lr
  ldr r0, =_sdata
 8005114:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005118:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 800511c:	08012314 	.word	0x08012314
  ldr r2, =_sbss
 8005120:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8005124:	20001d58 	.word	0x20001d58

08005128 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005128:	e7fe      	b.n	8005128 <ADC3_IRQHandler>
	...

0800512c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005130:	4b08      	ldr	r3, [pc, #32]	; (8005154 <HAL_Init+0x28>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a07      	ldr	r2, [pc, #28]	; (8005154 <HAL_Init+0x28>)
 8005136:	f043 0310 	orr.w	r3, r3, #16
 800513a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800513c:	2003      	movs	r0, #3
 800513e:	f000 fd05 	bl	8005b4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005142:	200f      	movs	r0, #15
 8005144:	f7ff fd40 	bl	8004bc8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005148:	f7ff fd06 	bl	8004b58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800514c:	2300      	movs	r3, #0
}
 800514e:	4618      	mov	r0, r3
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	40022000 	.word	0x40022000

08005158 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005158:	b480      	push	{r7}
 800515a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800515c:	4b05      	ldr	r3, [pc, #20]	; (8005174 <HAL_IncTick+0x1c>)
 800515e:	781b      	ldrb	r3, [r3, #0]
 8005160:	461a      	mov	r2, r3
 8005162:	4b05      	ldr	r3, [pc, #20]	; (8005178 <HAL_IncTick+0x20>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4413      	add	r3, r2
 8005168:	4a03      	ldr	r2, [pc, #12]	; (8005178 <HAL_IncTick+0x20>)
 800516a:	6013      	str	r3, [r2, #0]
}
 800516c:	bf00      	nop
 800516e:	46bd      	mov	sp, r7
 8005170:	bc80      	pop	{r7}
 8005172:	4770      	bx	lr
 8005174:	20000010 	.word	0x20000010
 8005178:	200003fc 	.word	0x200003fc

0800517c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800517c:	b480      	push	{r7}
 800517e:	af00      	add	r7, sp, #0
  return uwTick;
 8005180:	4b02      	ldr	r3, [pc, #8]	; (800518c <HAL_GetTick+0x10>)
 8005182:	681b      	ldr	r3, [r3, #0]
}
 8005184:	4618      	mov	r0, r3
 8005186:	46bd      	mov	sp, r7
 8005188:	bc80      	pop	{r7}
 800518a:	4770      	bx	lr
 800518c:	200003fc 	.word	0x200003fc

08005190 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005198:	f7ff fff0 	bl	800517c <HAL_GetTick>
 800519c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051a8:	d005      	beq.n	80051b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80051aa:	4b0a      	ldr	r3, [pc, #40]	; (80051d4 <HAL_Delay+0x44>)
 80051ac:	781b      	ldrb	r3, [r3, #0]
 80051ae:	461a      	mov	r2, r3
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	4413      	add	r3, r2
 80051b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80051b6:	bf00      	nop
 80051b8:	f7ff ffe0 	bl	800517c <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	68fa      	ldr	r2, [r7, #12]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d8f7      	bhi.n	80051b8 <HAL_Delay+0x28>
  {
  }
}
 80051c8:	bf00      	nop
 80051ca:	bf00      	nop
 80051cc:	3710      	adds	r7, #16
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	bf00      	nop
 80051d4:	20000010 	.word	0x20000010

080051d8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b086      	sub	sp, #24
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051e0:	2300      	movs	r3, #0
 80051e2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80051e4:	2300      	movs	r3, #0
 80051e6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80051e8:	2300      	movs	r3, #0
 80051ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80051ec:	2300      	movs	r3, #0
 80051ee:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d101      	bne.n	80051fa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e0ce      	b.n	8005398 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005204:	2b00      	cmp	r3, #0
 8005206:	d109      	bne.n	800521c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f7fe fe94 	bl	8003f44 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f000 fba1 	bl	8005964 <ADC_ConversionStop_Disable>
 8005222:	4603      	mov	r3, r0
 8005224:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800522a:	f003 0310 	and.w	r3, r3, #16
 800522e:	2b00      	cmp	r3, #0
 8005230:	f040 80a9 	bne.w	8005386 <HAL_ADC_Init+0x1ae>
 8005234:	7dfb      	ldrb	r3, [r7, #23]
 8005236:	2b00      	cmp	r3, #0
 8005238:	f040 80a5 	bne.w	8005386 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005240:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005244:	f023 0302 	bic.w	r3, r3, #2
 8005248:	f043 0202 	orr.w	r2, r3, #2
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4951      	ldr	r1, [pc, #324]	; (80053a0 <HAL_ADC_Init+0x1c8>)
 800525a:	428b      	cmp	r3, r1
 800525c:	d10a      	bne.n	8005274 <HAL_ADC_Init+0x9c>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	69db      	ldr	r3, [r3, #28]
 8005262:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005266:	d002      	beq.n	800526e <HAL_ADC_Init+0x96>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	69db      	ldr	r3, [r3, #28]
 800526c:	e004      	b.n	8005278 <HAL_ADC_Init+0xa0>
 800526e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005272:	e001      	b.n	8005278 <HAL_ADC_Init+0xa0>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005278:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	7b1b      	ldrb	r3, [r3, #12]
 800527e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8005280:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8005282:	68ba      	ldr	r2, [r7, #8]
 8005284:	4313      	orrs	r3, r2
 8005286:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005290:	d003      	beq.n	800529a <HAL_ADC_Init+0xc2>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	2b01      	cmp	r3, #1
 8005298:	d102      	bne.n	80052a0 <HAL_ADC_Init+0xc8>
 800529a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800529e:	e000      	b.n	80052a2 <HAL_ADC_Init+0xca>
 80052a0:	2300      	movs	r3, #0
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	7d1b      	ldrb	r3, [r3, #20]
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d119      	bne.n	80052e4 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	7b1b      	ldrb	r3, [r3, #12]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d109      	bne.n	80052cc <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	699b      	ldr	r3, [r3, #24]
 80052bc:	3b01      	subs	r3, #1
 80052be:	035a      	lsls	r2, r3, #13
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80052c8:	613b      	str	r3, [r7, #16]
 80052ca:	e00b      	b.n	80052e4 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052d0:	f043 0220 	orr.w	r2, r3, #32
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052dc:	f043 0201 	orr.w	r2, r3, #1
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	693a      	ldr	r2, [r7, #16]
 80052f4:	430a      	orrs	r2, r1
 80052f6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	689a      	ldr	r2, [r3, #8]
 80052fe:	4b29      	ldr	r3, [pc, #164]	; (80053a4 <HAL_ADC_Init+0x1cc>)
 8005300:	4013      	ands	r3, r2
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	6812      	ldr	r2, [r2, #0]
 8005306:	68b9      	ldr	r1, [r7, #8]
 8005308:	430b      	orrs	r3, r1
 800530a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005314:	d003      	beq.n	800531e <HAL_ADC_Init+0x146>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	2b01      	cmp	r3, #1
 800531c:	d104      	bne.n	8005328 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	691b      	ldr	r3, [r3, #16]
 8005322:	3b01      	subs	r3, #1
 8005324:	051b      	lsls	r3, r3, #20
 8005326:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800532e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68fa      	ldr	r2, [r7, #12]
 8005338:	430a      	orrs	r2, r1
 800533a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	689a      	ldr	r2, [r3, #8]
 8005342:	4b19      	ldr	r3, [pc, #100]	; (80053a8 <HAL_ADC_Init+0x1d0>)
 8005344:	4013      	ands	r3, r2
 8005346:	68ba      	ldr	r2, [r7, #8]
 8005348:	429a      	cmp	r2, r3
 800534a:	d10b      	bne.n	8005364 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2200      	movs	r2, #0
 8005350:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005356:	f023 0303 	bic.w	r3, r3, #3
 800535a:	f043 0201 	orr.w	r2, r3, #1
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005362:	e018      	b.n	8005396 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005368:	f023 0312 	bic.w	r3, r3, #18
 800536c:	f043 0210 	orr.w	r2, r3, #16
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005378:	f043 0201 	orr.w	r2, r3, #1
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005384:	e007      	b.n	8005396 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800538a:	f043 0210 	orr.w	r2, r3, #16
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005396:	7dfb      	ldrb	r3, [r7, #23]
}
 8005398:	4618      	mov	r0, r3
 800539a:	3718      	adds	r7, #24
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	40013c00 	.word	0x40013c00
 80053a4:	ffe1f7fd 	.word	0xffe1f7fd
 80053a8:	ff1f0efe 	.word	0xff1f0efe

080053ac <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b084      	sub	sp, #16
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80053b4:	2300      	movs	r3, #0
 80053b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d101      	bne.n	80053c6 <HAL_ADC_Start_IT+0x1a>
 80053c2:	2302      	movs	r3, #2
 80053c4:	e0a0      	b.n	8005508 <HAL_ADC_Start_IT+0x15c>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f000 fa6e 	bl	80058b0 <ADC_Enable>
 80053d4:	4603      	mov	r3, r0
 80053d6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80053d8:	7bfb      	ldrb	r3, [r7, #15]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	f040 808f 	bne.w	80054fe <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053e4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80053e8:	f023 0301 	bic.w	r3, r3, #1
 80053ec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a45      	ldr	r2, [pc, #276]	; (8005510 <HAL_ADC_Start_IT+0x164>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d105      	bne.n	800540a <HAL_ADC_Start_IT+0x5e>
 80053fe:	4b45      	ldr	r3, [pc, #276]	; (8005514 <HAL_ADC_Start_IT+0x168>)
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d115      	bne.n	8005436 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800540e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005420:	2b00      	cmp	r3, #0
 8005422:	d026      	beq.n	8005472 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005428:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800542c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005434:	e01d      	b.n	8005472 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800543a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a33      	ldr	r2, [pc, #204]	; (8005514 <HAL_ADC_Start_IT+0x168>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d004      	beq.n	8005456 <HAL_ADC_Start_IT+0xaa>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a2f      	ldr	r2, [pc, #188]	; (8005510 <HAL_ADC_Start_IT+0x164>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d10d      	bne.n	8005472 <HAL_ADC_Start_IT+0xc6>
 8005456:	4b2f      	ldr	r3, [pc, #188]	; (8005514 <HAL_ADC_Start_IT+0x168>)
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800545e:	2b00      	cmp	r3, #0
 8005460:	d007      	beq.n	8005472 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005466:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800546a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005476:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d006      	beq.n	800548c <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005482:	f023 0206 	bic.w	r2, r3, #6
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	62da      	str	r2, [r3, #44]	; 0x2c
 800548a:	e002      	b.n	8005492 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f06f 0202 	mvn.w	r2, #2
 80054a2:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	685a      	ldr	r2, [r3, #4]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f042 0220 	orr.w	r2, r2, #32
 80054b2:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80054be:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80054c2:	d113      	bne.n	80054ec <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80054c8:	4a11      	ldr	r2, [pc, #68]	; (8005510 <HAL_ADC_Start_IT+0x164>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d105      	bne.n	80054da <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80054ce:	4b11      	ldr	r3, [pc, #68]	; (8005514 <HAL_ADC_Start_IT+0x168>)
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d108      	bne.n	80054ec <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	689a      	ldr	r2, [r3, #8]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80054e8:	609a      	str	r2, [r3, #8]
 80054ea:	e00c      	b.n	8005506 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	689a      	ldr	r2, [r3, #8]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80054fa:	609a      	str	r2, [r3, #8]
 80054fc:	e003      	b.n	8005506 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8005506:	7bfb      	ldrb	r3, [r7, #15]
}
 8005508:	4618      	mov	r0, r3
 800550a:	3710      	adds	r7, #16
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	40012800 	.word	0x40012800
 8005514:	40012400 	.word	0x40012400

08005518 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005526:	4618      	mov	r0, r3
 8005528:	370c      	adds	r7, #12
 800552a:	46bd      	mov	sp, r7
 800552c:	bc80      	pop	{r7}
 800552e:	4770      	bx	lr

08005530 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b084      	sub	sp, #16
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	f003 0320 	and.w	r3, r3, #32
 800554e:	2b00      	cmp	r3, #0
 8005550:	d03e      	beq.n	80055d0 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f003 0302 	and.w	r3, r3, #2
 8005558:	2b00      	cmp	r3, #0
 800555a:	d039      	beq.n	80055d0 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005560:	f003 0310 	and.w	r3, r3, #16
 8005564:	2b00      	cmp	r3, #0
 8005566:	d105      	bne.n	8005574 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800556c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800557e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8005582:	d11d      	bne.n	80055c0 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8005588:	2b00      	cmp	r3, #0
 800558a:	d119      	bne.n	80055c0 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	685a      	ldr	r2, [r3, #4]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f022 0220 	bic.w	r2, r2, #32
 800559a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d105      	bne.n	80055c0 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b8:	f043 0201 	orr.w	r2, r3, #1
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f7fe fd75 	bl	80040b0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f06f 0212 	mvn.w	r2, #18
 80055ce:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80055d0:	68bb      	ldr	r3, [r7, #8]
 80055d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d04d      	beq.n	8005676 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f003 0304 	and.w	r3, r3, #4
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d048      	beq.n	8005676 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055e8:	f003 0310 	and.w	r3, r3, #16
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d105      	bne.n	80055fc <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8005606:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 800560a:	d012      	beq.n	8005632 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8005616:	2b00      	cmp	r3, #0
 8005618:	d125      	bne.n	8005666 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8005624:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8005628:	d11d      	bne.n	8005666 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800562e:	2b00      	cmp	r3, #0
 8005630:	d119      	bne.n	8005666 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	685a      	ldr	r2, [r3, #4]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005640:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005646:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005656:	2b00      	cmp	r3, #0
 8005658:	d105      	bne.n	8005666 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800565e:	f043 0201 	orr.w	r2, r3, #1
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f000 f9bd 	bl	80059e6 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f06f 020c 	mvn.w	r2, #12
 8005674:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8005676:	68bb      	ldr	r3, [r7, #8]
 8005678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800567c:	2b00      	cmp	r3, #0
 800567e:	d012      	beq.n	80056a6 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f003 0301 	and.w	r3, r3, #1
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00d      	beq.n	80056a6 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800568e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f000 f809 	bl	80056ae <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f06f 0201 	mvn.w	r2, #1
 80056a4:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80056a6:	bf00      	nop
 80056a8:	3710      	adds	r7, #16
 80056aa:	46bd      	mov	sp, r7
 80056ac:	bd80      	pop	{r7, pc}

080056ae <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b083      	sub	sp, #12
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80056b6:	bf00      	nop
 80056b8:	370c      	adds	r7, #12
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bc80      	pop	{r7}
 80056be:	4770      	bx	lr

080056c0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80056c0:	b480      	push	{r7}
 80056c2:	b085      	sub	sp, #20
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056ca:	2300      	movs	r3, #0
 80056cc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80056ce:	2300      	movs	r3, #0
 80056d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d101      	bne.n	80056e0 <HAL_ADC_ConfigChannel+0x20>
 80056dc:	2302      	movs	r3, #2
 80056de:	e0dc      	b.n	800589a <HAL_ADC_ConfigChannel+0x1da>
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2201      	movs	r2, #1
 80056e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	2b06      	cmp	r3, #6
 80056ee:	d81c      	bhi.n	800572a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	685a      	ldr	r2, [r3, #4]
 80056fa:	4613      	mov	r3, r2
 80056fc:	009b      	lsls	r3, r3, #2
 80056fe:	4413      	add	r3, r2
 8005700:	3b05      	subs	r3, #5
 8005702:	221f      	movs	r2, #31
 8005704:	fa02 f303 	lsl.w	r3, r2, r3
 8005708:	43db      	mvns	r3, r3
 800570a:	4019      	ands	r1, r3
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	6818      	ldr	r0, [r3, #0]
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	4613      	mov	r3, r2
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	4413      	add	r3, r2
 800571a:	3b05      	subs	r3, #5
 800571c:	fa00 f203 	lsl.w	r2, r0, r3
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	430a      	orrs	r2, r1
 8005726:	635a      	str	r2, [r3, #52]	; 0x34
 8005728:	e03c      	b.n	80057a4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	2b0c      	cmp	r3, #12
 8005730:	d81c      	bhi.n	800576c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	685a      	ldr	r2, [r3, #4]
 800573c:	4613      	mov	r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	4413      	add	r3, r2
 8005742:	3b23      	subs	r3, #35	; 0x23
 8005744:	221f      	movs	r2, #31
 8005746:	fa02 f303 	lsl.w	r3, r2, r3
 800574a:	43db      	mvns	r3, r3
 800574c:	4019      	ands	r1, r3
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	6818      	ldr	r0, [r3, #0]
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	685a      	ldr	r2, [r3, #4]
 8005756:	4613      	mov	r3, r2
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	4413      	add	r3, r2
 800575c:	3b23      	subs	r3, #35	; 0x23
 800575e:	fa00 f203 	lsl.w	r2, r0, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	430a      	orrs	r2, r1
 8005768:	631a      	str	r2, [r3, #48]	; 0x30
 800576a:	e01b      	b.n	80057a4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	685a      	ldr	r2, [r3, #4]
 8005776:	4613      	mov	r3, r2
 8005778:	009b      	lsls	r3, r3, #2
 800577a:	4413      	add	r3, r2
 800577c:	3b41      	subs	r3, #65	; 0x41
 800577e:	221f      	movs	r2, #31
 8005780:	fa02 f303 	lsl.w	r3, r2, r3
 8005784:	43db      	mvns	r3, r3
 8005786:	4019      	ands	r1, r3
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	6818      	ldr	r0, [r3, #0]
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	685a      	ldr	r2, [r3, #4]
 8005790:	4613      	mov	r3, r2
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	4413      	add	r3, r2
 8005796:	3b41      	subs	r3, #65	; 0x41
 8005798:	fa00 f203 	lsl.w	r2, r0, r3
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	430a      	orrs	r2, r1
 80057a2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2b09      	cmp	r3, #9
 80057aa:	d91c      	bls.n	80057e6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68d9      	ldr	r1, [r3, #12]
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	4613      	mov	r3, r2
 80057b8:	005b      	lsls	r3, r3, #1
 80057ba:	4413      	add	r3, r2
 80057bc:	3b1e      	subs	r3, #30
 80057be:	2207      	movs	r2, #7
 80057c0:	fa02 f303 	lsl.w	r3, r2, r3
 80057c4:	43db      	mvns	r3, r3
 80057c6:	4019      	ands	r1, r3
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	6898      	ldr	r0, [r3, #8]
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	4613      	mov	r3, r2
 80057d2:	005b      	lsls	r3, r3, #1
 80057d4:	4413      	add	r3, r2
 80057d6:	3b1e      	subs	r3, #30
 80057d8:	fa00 f203 	lsl.w	r2, r0, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	430a      	orrs	r2, r1
 80057e2:	60da      	str	r2, [r3, #12]
 80057e4:	e019      	b.n	800581a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	6919      	ldr	r1, [r3, #16]
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	4613      	mov	r3, r2
 80057f2:	005b      	lsls	r3, r3, #1
 80057f4:	4413      	add	r3, r2
 80057f6:	2207      	movs	r2, #7
 80057f8:	fa02 f303 	lsl.w	r3, r2, r3
 80057fc:	43db      	mvns	r3, r3
 80057fe:	4019      	ands	r1, r3
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	6898      	ldr	r0, [r3, #8]
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	4613      	mov	r3, r2
 800580a:	005b      	lsls	r3, r3, #1
 800580c:	4413      	add	r3, r2
 800580e:	fa00 f203 	lsl.w	r2, r0, r3
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	430a      	orrs	r2, r1
 8005818:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	2b10      	cmp	r3, #16
 8005820:	d003      	beq.n	800582a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005826:	2b11      	cmp	r3, #17
 8005828:	d132      	bne.n	8005890 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a1d      	ldr	r2, [pc, #116]	; (80058a4 <HAL_ADC_ConfigChannel+0x1e4>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d125      	bne.n	8005880 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800583e:	2b00      	cmp	r3, #0
 8005840:	d126      	bne.n	8005890 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	689a      	ldr	r2, [r3, #8]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005850:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2b10      	cmp	r3, #16
 8005858:	d11a      	bne.n	8005890 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800585a:	4b13      	ldr	r3, [pc, #76]	; (80058a8 <HAL_ADC_ConfigChannel+0x1e8>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a13      	ldr	r2, [pc, #76]	; (80058ac <HAL_ADC_ConfigChannel+0x1ec>)
 8005860:	fba2 2303 	umull	r2, r3, r2, r3
 8005864:	0c9a      	lsrs	r2, r3, #18
 8005866:	4613      	mov	r3, r2
 8005868:	009b      	lsls	r3, r3, #2
 800586a:	4413      	add	r3, r2
 800586c:	005b      	lsls	r3, r3, #1
 800586e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005870:	e002      	b.n	8005878 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	3b01      	subs	r3, #1
 8005876:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1f9      	bne.n	8005872 <HAL_ADC_ConfigChannel+0x1b2>
 800587e:	e007      	b.n	8005890 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005884:	f043 0220 	orr.w	r2, r3, #32
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005898:	7bfb      	ldrb	r3, [r7, #15]
}
 800589a:	4618      	mov	r0, r3
 800589c:	3714      	adds	r7, #20
 800589e:	46bd      	mov	sp, r7
 80058a0:	bc80      	pop	{r7}
 80058a2:	4770      	bx	lr
 80058a4:	40012400 	.word	0x40012400
 80058a8:	20000008 	.word	0x20000008
 80058ac:	431bde83 	.word	0x431bde83

080058b0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80058b8:	2300      	movs	r3, #0
 80058ba:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80058bc:	2300      	movs	r3, #0
 80058be:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	689b      	ldr	r3, [r3, #8]
 80058c6:	f003 0301 	and.w	r3, r3, #1
 80058ca:	2b01      	cmp	r3, #1
 80058cc:	d040      	beq.n	8005950 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	689a      	ldr	r2, [r3, #8]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f042 0201 	orr.w	r2, r2, #1
 80058dc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80058de:	4b1f      	ldr	r3, [pc, #124]	; (800595c <ADC_Enable+0xac>)
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a1f      	ldr	r2, [pc, #124]	; (8005960 <ADC_Enable+0xb0>)
 80058e4:	fba2 2303 	umull	r2, r3, r2, r3
 80058e8:	0c9b      	lsrs	r3, r3, #18
 80058ea:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80058ec:	e002      	b.n	80058f4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	3b01      	subs	r3, #1
 80058f2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d1f9      	bne.n	80058ee <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80058fa:	f7ff fc3f 	bl	800517c <HAL_GetTick>
 80058fe:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005900:	e01f      	b.n	8005942 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005902:	f7ff fc3b 	bl	800517c <HAL_GetTick>
 8005906:	4602      	mov	r2, r0
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	1ad3      	subs	r3, r2, r3
 800590c:	2b02      	cmp	r3, #2
 800590e:	d918      	bls.n	8005942 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	f003 0301 	and.w	r3, r3, #1
 800591a:	2b01      	cmp	r3, #1
 800591c:	d011      	beq.n	8005942 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005922:	f043 0210 	orr.w	r2, r3, #16
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800592e:	f043 0201 	orr.w	r2, r3, #1
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e007      	b.n	8005952 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	f003 0301 	and.w	r3, r3, #1
 800594c:	2b01      	cmp	r3, #1
 800594e:	d1d8      	bne.n	8005902 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005950:	2300      	movs	r3, #0
}
 8005952:	4618      	mov	r0, r3
 8005954:	3710      	adds	r7, #16
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	20000008 	.word	0x20000008
 8005960:	431bde83 	.word	0x431bde83

08005964 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b084      	sub	sp, #16
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800596c:	2300      	movs	r3, #0
 800596e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	f003 0301 	and.w	r3, r3, #1
 800597a:	2b01      	cmp	r3, #1
 800597c:	d12e      	bne.n	80059dc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	689a      	ldr	r2, [r3, #8]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f022 0201 	bic.w	r2, r2, #1
 800598c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800598e:	f7ff fbf5 	bl	800517c <HAL_GetTick>
 8005992:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005994:	e01b      	b.n	80059ce <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005996:	f7ff fbf1 	bl	800517c <HAL_GetTick>
 800599a:	4602      	mov	r2, r0
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	1ad3      	subs	r3, r2, r3
 80059a0:	2b02      	cmp	r3, #2
 80059a2:	d914      	bls.n	80059ce <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	f003 0301 	and.w	r3, r3, #1
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d10d      	bne.n	80059ce <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059b6:	f043 0210 	orr.w	r2, r3, #16
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c2:	f043 0201 	orr.w	r2, r3, #1
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80059ca:	2301      	movs	r3, #1
 80059cc:	e007      	b.n	80059de <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	f003 0301 	and.w	r3, r3, #1
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d0dc      	beq.n	8005996 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80059dc:	2300      	movs	r3, #0
}
 80059de:	4618      	mov	r0, r3
 80059e0:	3710      	adds	r7, #16
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}

080059e6 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80059e6:	b480      	push	{r7}
 80059e8:	b083      	sub	sp, #12
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80059ee:	bf00      	nop
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bc80      	pop	{r7}
 80059f6:	4770      	bx	lr

080059f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b085      	sub	sp, #20
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	f003 0307 	and.w	r3, r3, #7
 8005a06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a08:	4b0c      	ldr	r3, [pc, #48]	; (8005a3c <__NVIC_SetPriorityGrouping+0x44>)
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a0e:	68ba      	ldr	r2, [r7, #8]
 8005a10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005a14:	4013      	ands	r3, r2
 8005a16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a2a:	4a04      	ldr	r2, [pc, #16]	; (8005a3c <__NVIC_SetPriorityGrouping+0x44>)
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	60d3      	str	r3, [r2, #12]
}
 8005a30:	bf00      	nop
 8005a32:	3714      	adds	r7, #20
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bc80      	pop	{r7}
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	e000ed00 	.word	0xe000ed00

08005a40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a40:	b480      	push	{r7}
 8005a42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a44:	4b04      	ldr	r3, [pc, #16]	; (8005a58 <__NVIC_GetPriorityGrouping+0x18>)
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	0a1b      	lsrs	r3, r3, #8
 8005a4a:	f003 0307 	and.w	r3, r3, #7
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bc80      	pop	{r7}
 8005a54:	4770      	bx	lr
 8005a56:	bf00      	nop
 8005a58:	e000ed00 	.word	0xe000ed00

08005a5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	4603      	mov	r3, r0
 8005a64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	db0b      	blt.n	8005a86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a6e:	79fb      	ldrb	r3, [r7, #7]
 8005a70:	f003 021f 	and.w	r2, r3, #31
 8005a74:	4906      	ldr	r1, [pc, #24]	; (8005a90 <__NVIC_EnableIRQ+0x34>)
 8005a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a7a:	095b      	lsrs	r3, r3, #5
 8005a7c:	2001      	movs	r0, #1
 8005a7e:	fa00 f202 	lsl.w	r2, r0, r2
 8005a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005a86:	bf00      	nop
 8005a88:	370c      	adds	r7, #12
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bc80      	pop	{r7}
 8005a8e:	4770      	bx	lr
 8005a90:	e000e100 	.word	0xe000e100

08005a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	6039      	str	r1, [r7, #0]
 8005a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	db0a      	blt.n	8005abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	b2da      	uxtb	r2, r3
 8005aac:	490c      	ldr	r1, [pc, #48]	; (8005ae0 <__NVIC_SetPriority+0x4c>)
 8005aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ab2:	0112      	lsls	r2, r2, #4
 8005ab4:	b2d2      	uxtb	r2, r2
 8005ab6:	440b      	add	r3, r1
 8005ab8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005abc:	e00a      	b.n	8005ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	b2da      	uxtb	r2, r3
 8005ac2:	4908      	ldr	r1, [pc, #32]	; (8005ae4 <__NVIC_SetPriority+0x50>)
 8005ac4:	79fb      	ldrb	r3, [r7, #7]
 8005ac6:	f003 030f 	and.w	r3, r3, #15
 8005aca:	3b04      	subs	r3, #4
 8005acc:	0112      	lsls	r2, r2, #4
 8005ace:	b2d2      	uxtb	r2, r2
 8005ad0:	440b      	add	r3, r1
 8005ad2:	761a      	strb	r2, [r3, #24]
}
 8005ad4:	bf00      	nop
 8005ad6:	370c      	adds	r7, #12
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bc80      	pop	{r7}
 8005adc:	4770      	bx	lr
 8005ade:	bf00      	nop
 8005ae0:	e000e100 	.word	0xe000e100
 8005ae4:	e000ed00 	.word	0xe000ed00

08005ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b089      	sub	sp, #36	; 0x24
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f003 0307 	and.w	r3, r3, #7
 8005afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005afc:	69fb      	ldr	r3, [r7, #28]
 8005afe:	f1c3 0307 	rsb	r3, r3, #7
 8005b02:	2b04      	cmp	r3, #4
 8005b04:	bf28      	it	cs
 8005b06:	2304      	movcs	r3, #4
 8005b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	3304      	adds	r3, #4
 8005b0e:	2b06      	cmp	r3, #6
 8005b10:	d902      	bls.n	8005b18 <NVIC_EncodePriority+0x30>
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	3b03      	subs	r3, #3
 8005b16:	e000      	b.n	8005b1a <NVIC_EncodePriority+0x32>
 8005b18:	2300      	movs	r3, #0
 8005b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	fa02 f303 	lsl.w	r3, r2, r3
 8005b26:	43da      	mvns	r2, r3
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	401a      	ands	r2, r3
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b30:	f04f 31ff 	mov.w	r1, #4294967295
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	fa01 f303 	lsl.w	r3, r1, r3
 8005b3a:	43d9      	mvns	r1, r3
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b40:	4313      	orrs	r3, r2
         );
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3724      	adds	r7, #36	; 0x24
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bc80      	pop	{r7}
 8005b4a:	4770      	bx	lr

08005b4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b082      	sub	sp, #8
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f7ff ff4f 	bl	80059f8 <__NVIC_SetPriorityGrouping>
}
 8005b5a:	bf00      	nop
 8005b5c:	3708      	adds	r7, #8
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}

08005b62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005b62:	b580      	push	{r7, lr}
 8005b64:	b086      	sub	sp, #24
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	4603      	mov	r3, r0
 8005b6a:	60b9      	str	r1, [r7, #8]
 8005b6c:	607a      	str	r2, [r7, #4]
 8005b6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005b70:	2300      	movs	r3, #0
 8005b72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005b74:	f7ff ff64 	bl	8005a40 <__NVIC_GetPriorityGrouping>
 8005b78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005b7a:	687a      	ldr	r2, [r7, #4]
 8005b7c:	68b9      	ldr	r1, [r7, #8]
 8005b7e:	6978      	ldr	r0, [r7, #20]
 8005b80:	f7ff ffb2 	bl	8005ae8 <NVIC_EncodePriority>
 8005b84:	4602      	mov	r2, r0
 8005b86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b8a:	4611      	mov	r1, r2
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f7ff ff81 	bl	8005a94 <__NVIC_SetPriority>
}
 8005b92:	bf00      	nop
 8005b94:	3718      	adds	r7, #24
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}

08005b9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005b9a:	b580      	push	{r7, lr}
 8005b9c:	b082      	sub	sp, #8
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f7ff ff57 	bl	8005a5c <__NVIC_EnableIRQ>
}
 8005bae:	bf00      	nop
 8005bb0:	3708      	adds	r7, #8
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}

08005bb6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005bb6:	b480      	push	{r7}
 8005bb8:	b085      	sub	sp, #20
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	d008      	beq.n	8005be0 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2204      	movs	r2, #4
 8005bd2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e020      	b.n	8005c22 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f022 020e 	bic.w	r2, r2, #14
 8005bee:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f022 0201 	bic.w	r2, r2, #1
 8005bfe:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c08:	2101      	movs	r1, #1
 8005c0a:	fa01 f202 	lsl.w	r2, r1, r2
 8005c0e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8005c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3714      	adds	r7, #20
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bc80      	pop	{r7}
 8005c2a:	4770      	bx	lr

08005c2c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c34:	2300      	movs	r3, #0
 8005c36:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d005      	beq.n	8005c50 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2204      	movs	r2, #4
 8005c48:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	73fb      	strb	r3, [r7, #15]
 8005c4e:	e0d6      	b.n	8005dfe <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f022 020e 	bic.w	r2, r2, #14
 8005c5e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f022 0201 	bic.w	r2, r2, #1
 8005c6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	461a      	mov	r2, r3
 8005c76:	4b64      	ldr	r3, [pc, #400]	; (8005e08 <HAL_DMA_Abort_IT+0x1dc>)
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d958      	bls.n	8005d2e <HAL_DMA_Abort_IT+0x102>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a62      	ldr	r2, [pc, #392]	; (8005e0c <HAL_DMA_Abort_IT+0x1e0>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d04f      	beq.n	8005d26 <HAL_DMA_Abort_IT+0xfa>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a61      	ldr	r2, [pc, #388]	; (8005e10 <HAL_DMA_Abort_IT+0x1e4>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d048      	beq.n	8005d22 <HAL_DMA_Abort_IT+0xf6>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a5f      	ldr	r2, [pc, #380]	; (8005e14 <HAL_DMA_Abort_IT+0x1e8>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d040      	beq.n	8005d1c <HAL_DMA_Abort_IT+0xf0>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a5e      	ldr	r2, [pc, #376]	; (8005e18 <HAL_DMA_Abort_IT+0x1ec>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d038      	beq.n	8005d16 <HAL_DMA_Abort_IT+0xea>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a5c      	ldr	r2, [pc, #368]	; (8005e1c <HAL_DMA_Abort_IT+0x1f0>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d030      	beq.n	8005d10 <HAL_DMA_Abort_IT+0xe4>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a5b      	ldr	r2, [pc, #364]	; (8005e20 <HAL_DMA_Abort_IT+0x1f4>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d028      	beq.n	8005d0a <HAL_DMA_Abort_IT+0xde>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a52      	ldr	r2, [pc, #328]	; (8005e08 <HAL_DMA_Abort_IT+0x1dc>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d020      	beq.n	8005d04 <HAL_DMA_Abort_IT+0xd8>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a57      	ldr	r2, [pc, #348]	; (8005e24 <HAL_DMA_Abort_IT+0x1f8>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d019      	beq.n	8005d00 <HAL_DMA_Abort_IT+0xd4>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a55      	ldr	r2, [pc, #340]	; (8005e28 <HAL_DMA_Abort_IT+0x1fc>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d012      	beq.n	8005cfc <HAL_DMA_Abort_IT+0xd0>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a54      	ldr	r2, [pc, #336]	; (8005e2c <HAL_DMA_Abort_IT+0x200>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d00a      	beq.n	8005cf6 <HAL_DMA_Abort_IT+0xca>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a52      	ldr	r2, [pc, #328]	; (8005e30 <HAL_DMA_Abort_IT+0x204>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d102      	bne.n	8005cf0 <HAL_DMA_Abort_IT+0xc4>
 8005cea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005cee:	e01b      	b.n	8005d28 <HAL_DMA_Abort_IT+0xfc>
 8005cf0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005cf4:	e018      	b.n	8005d28 <HAL_DMA_Abort_IT+0xfc>
 8005cf6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005cfa:	e015      	b.n	8005d28 <HAL_DMA_Abort_IT+0xfc>
 8005cfc:	2310      	movs	r3, #16
 8005cfe:	e013      	b.n	8005d28 <HAL_DMA_Abort_IT+0xfc>
 8005d00:	2301      	movs	r3, #1
 8005d02:	e011      	b.n	8005d28 <HAL_DMA_Abort_IT+0xfc>
 8005d04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005d08:	e00e      	b.n	8005d28 <HAL_DMA_Abort_IT+0xfc>
 8005d0a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005d0e:	e00b      	b.n	8005d28 <HAL_DMA_Abort_IT+0xfc>
 8005d10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005d14:	e008      	b.n	8005d28 <HAL_DMA_Abort_IT+0xfc>
 8005d16:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d1a:	e005      	b.n	8005d28 <HAL_DMA_Abort_IT+0xfc>
 8005d1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005d20:	e002      	b.n	8005d28 <HAL_DMA_Abort_IT+0xfc>
 8005d22:	2310      	movs	r3, #16
 8005d24:	e000      	b.n	8005d28 <HAL_DMA_Abort_IT+0xfc>
 8005d26:	2301      	movs	r3, #1
 8005d28:	4a42      	ldr	r2, [pc, #264]	; (8005e34 <HAL_DMA_Abort_IT+0x208>)
 8005d2a:	6053      	str	r3, [r2, #4]
 8005d2c:	e057      	b.n	8005dde <HAL_DMA_Abort_IT+0x1b2>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a36      	ldr	r2, [pc, #216]	; (8005e0c <HAL_DMA_Abort_IT+0x1e0>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d04f      	beq.n	8005dd8 <HAL_DMA_Abort_IT+0x1ac>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a34      	ldr	r2, [pc, #208]	; (8005e10 <HAL_DMA_Abort_IT+0x1e4>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d048      	beq.n	8005dd4 <HAL_DMA_Abort_IT+0x1a8>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a33      	ldr	r2, [pc, #204]	; (8005e14 <HAL_DMA_Abort_IT+0x1e8>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d040      	beq.n	8005dce <HAL_DMA_Abort_IT+0x1a2>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a31      	ldr	r2, [pc, #196]	; (8005e18 <HAL_DMA_Abort_IT+0x1ec>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d038      	beq.n	8005dc8 <HAL_DMA_Abort_IT+0x19c>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a30      	ldr	r2, [pc, #192]	; (8005e1c <HAL_DMA_Abort_IT+0x1f0>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d030      	beq.n	8005dc2 <HAL_DMA_Abort_IT+0x196>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a2e      	ldr	r2, [pc, #184]	; (8005e20 <HAL_DMA_Abort_IT+0x1f4>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d028      	beq.n	8005dbc <HAL_DMA_Abort_IT+0x190>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a26      	ldr	r2, [pc, #152]	; (8005e08 <HAL_DMA_Abort_IT+0x1dc>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d020      	beq.n	8005db6 <HAL_DMA_Abort_IT+0x18a>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a2a      	ldr	r2, [pc, #168]	; (8005e24 <HAL_DMA_Abort_IT+0x1f8>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d019      	beq.n	8005db2 <HAL_DMA_Abort_IT+0x186>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a29      	ldr	r2, [pc, #164]	; (8005e28 <HAL_DMA_Abort_IT+0x1fc>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d012      	beq.n	8005dae <HAL_DMA_Abort_IT+0x182>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a27      	ldr	r2, [pc, #156]	; (8005e2c <HAL_DMA_Abort_IT+0x200>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d00a      	beq.n	8005da8 <HAL_DMA_Abort_IT+0x17c>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a26      	ldr	r2, [pc, #152]	; (8005e30 <HAL_DMA_Abort_IT+0x204>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d102      	bne.n	8005da2 <HAL_DMA_Abort_IT+0x176>
 8005d9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005da0:	e01b      	b.n	8005dda <HAL_DMA_Abort_IT+0x1ae>
 8005da2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005da6:	e018      	b.n	8005dda <HAL_DMA_Abort_IT+0x1ae>
 8005da8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005dac:	e015      	b.n	8005dda <HAL_DMA_Abort_IT+0x1ae>
 8005dae:	2310      	movs	r3, #16
 8005db0:	e013      	b.n	8005dda <HAL_DMA_Abort_IT+0x1ae>
 8005db2:	2301      	movs	r3, #1
 8005db4:	e011      	b.n	8005dda <HAL_DMA_Abort_IT+0x1ae>
 8005db6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005dba:	e00e      	b.n	8005dda <HAL_DMA_Abort_IT+0x1ae>
 8005dbc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dc0:	e00b      	b.n	8005dda <HAL_DMA_Abort_IT+0x1ae>
 8005dc2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005dc6:	e008      	b.n	8005dda <HAL_DMA_Abort_IT+0x1ae>
 8005dc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005dcc:	e005      	b.n	8005dda <HAL_DMA_Abort_IT+0x1ae>
 8005dce:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005dd2:	e002      	b.n	8005dda <HAL_DMA_Abort_IT+0x1ae>
 8005dd4:	2310      	movs	r3, #16
 8005dd6:	e000      	b.n	8005dda <HAL_DMA_Abort_IT+0x1ae>
 8005dd8:	2301      	movs	r3, #1
 8005dda:	4a17      	ldr	r2, [pc, #92]	; (8005e38 <HAL_DMA_Abort_IT+0x20c>)
 8005ddc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2201      	movs	r2, #1
 8005de2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d003      	beq.n	8005dfe <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	4798      	blx	r3
    } 
  }
  return status;
 8005dfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3710      	adds	r7, #16
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	40020080 	.word	0x40020080
 8005e0c:	40020008 	.word	0x40020008
 8005e10:	4002001c 	.word	0x4002001c
 8005e14:	40020030 	.word	0x40020030
 8005e18:	40020044 	.word	0x40020044
 8005e1c:	40020058 	.word	0x40020058
 8005e20:	4002006c 	.word	0x4002006c
 8005e24:	40020408 	.word	0x40020408
 8005e28:	4002041c 	.word	0x4002041c
 8005e2c:	40020430 	.word	0x40020430
 8005e30:	40020444 	.word	0x40020444
 8005e34:	40020400 	.word	0x40020400
 8005e38:	40020000 	.word	0x40020000

08005e3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b08b      	sub	sp, #44	; 0x2c
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005e46:	2300      	movs	r3, #0
 8005e48:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e4e:	e179      	b.n	8006144 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005e50:	2201      	movs	r2, #1
 8005e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e54:	fa02 f303 	lsl.w	r3, r2, r3
 8005e58:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	69fa      	ldr	r2, [r7, #28]
 8005e60:	4013      	ands	r3, r2
 8005e62:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005e64:	69ba      	ldr	r2, [r7, #24]
 8005e66:	69fb      	ldr	r3, [r7, #28]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	f040 8168 	bne.w	800613e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	4a96      	ldr	r2, [pc, #600]	; (80060cc <HAL_GPIO_Init+0x290>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d05e      	beq.n	8005f36 <HAL_GPIO_Init+0xfa>
 8005e78:	4a94      	ldr	r2, [pc, #592]	; (80060cc <HAL_GPIO_Init+0x290>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d875      	bhi.n	8005f6a <HAL_GPIO_Init+0x12e>
 8005e7e:	4a94      	ldr	r2, [pc, #592]	; (80060d0 <HAL_GPIO_Init+0x294>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d058      	beq.n	8005f36 <HAL_GPIO_Init+0xfa>
 8005e84:	4a92      	ldr	r2, [pc, #584]	; (80060d0 <HAL_GPIO_Init+0x294>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d86f      	bhi.n	8005f6a <HAL_GPIO_Init+0x12e>
 8005e8a:	4a92      	ldr	r2, [pc, #584]	; (80060d4 <HAL_GPIO_Init+0x298>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d052      	beq.n	8005f36 <HAL_GPIO_Init+0xfa>
 8005e90:	4a90      	ldr	r2, [pc, #576]	; (80060d4 <HAL_GPIO_Init+0x298>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d869      	bhi.n	8005f6a <HAL_GPIO_Init+0x12e>
 8005e96:	4a90      	ldr	r2, [pc, #576]	; (80060d8 <HAL_GPIO_Init+0x29c>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d04c      	beq.n	8005f36 <HAL_GPIO_Init+0xfa>
 8005e9c:	4a8e      	ldr	r2, [pc, #568]	; (80060d8 <HAL_GPIO_Init+0x29c>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d863      	bhi.n	8005f6a <HAL_GPIO_Init+0x12e>
 8005ea2:	4a8e      	ldr	r2, [pc, #568]	; (80060dc <HAL_GPIO_Init+0x2a0>)
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	d046      	beq.n	8005f36 <HAL_GPIO_Init+0xfa>
 8005ea8:	4a8c      	ldr	r2, [pc, #560]	; (80060dc <HAL_GPIO_Init+0x2a0>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d85d      	bhi.n	8005f6a <HAL_GPIO_Init+0x12e>
 8005eae:	2b12      	cmp	r3, #18
 8005eb0:	d82a      	bhi.n	8005f08 <HAL_GPIO_Init+0xcc>
 8005eb2:	2b12      	cmp	r3, #18
 8005eb4:	d859      	bhi.n	8005f6a <HAL_GPIO_Init+0x12e>
 8005eb6:	a201      	add	r2, pc, #4	; (adr r2, 8005ebc <HAL_GPIO_Init+0x80>)
 8005eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ebc:	08005f37 	.word	0x08005f37
 8005ec0:	08005f11 	.word	0x08005f11
 8005ec4:	08005f23 	.word	0x08005f23
 8005ec8:	08005f65 	.word	0x08005f65
 8005ecc:	08005f6b 	.word	0x08005f6b
 8005ed0:	08005f6b 	.word	0x08005f6b
 8005ed4:	08005f6b 	.word	0x08005f6b
 8005ed8:	08005f6b 	.word	0x08005f6b
 8005edc:	08005f6b 	.word	0x08005f6b
 8005ee0:	08005f6b 	.word	0x08005f6b
 8005ee4:	08005f6b 	.word	0x08005f6b
 8005ee8:	08005f6b 	.word	0x08005f6b
 8005eec:	08005f6b 	.word	0x08005f6b
 8005ef0:	08005f6b 	.word	0x08005f6b
 8005ef4:	08005f6b 	.word	0x08005f6b
 8005ef8:	08005f6b 	.word	0x08005f6b
 8005efc:	08005f6b 	.word	0x08005f6b
 8005f00:	08005f19 	.word	0x08005f19
 8005f04:	08005f2d 	.word	0x08005f2d
 8005f08:	4a75      	ldr	r2, [pc, #468]	; (80060e0 <HAL_GPIO_Init+0x2a4>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d013      	beq.n	8005f36 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005f0e:	e02c      	b.n	8005f6a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	623b      	str	r3, [r7, #32]
          break;
 8005f16:	e029      	b.n	8005f6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	3304      	adds	r3, #4
 8005f1e:	623b      	str	r3, [r7, #32]
          break;
 8005f20:	e024      	b.n	8005f6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	3308      	adds	r3, #8
 8005f28:	623b      	str	r3, [r7, #32]
          break;
 8005f2a:	e01f      	b.n	8005f6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	68db      	ldr	r3, [r3, #12]
 8005f30:	330c      	adds	r3, #12
 8005f32:	623b      	str	r3, [r7, #32]
          break;
 8005f34:	e01a      	b.n	8005f6c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d102      	bne.n	8005f44 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005f3e:	2304      	movs	r3, #4
 8005f40:	623b      	str	r3, [r7, #32]
          break;
 8005f42:	e013      	b.n	8005f6c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d105      	bne.n	8005f58 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005f4c:	2308      	movs	r3, #8
 8005f4e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	69fa      	ldr	r2, [r7, #28]
 8005f54:	611a      	str	r2, [r3, #16]
          break;
 8005f56:	e009      	b.n	8005f6c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005f58:	2308      	movs	r3, #8
 8005f5a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	69fa      	ldr	r2, [r7, #28]
 8005f60:	615a      	str	r2, [r3, #20]
          break;
 8005f62:	e003      	b.n	8005f6c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005f64:	2300      	movs	r3, #0
 8005f66:	623b      	str	r3, [r7, #32]
          break;
 8005f68:	e000      	b.n	8005f6c <HAL_GPIO_Init+0x130>
          break;
 8005f6a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005f6c:	69bb      	ldr	r3, [r7, #24]
 8005f6e:	2bff      	cmp	r3, #255	; 0xff
 8005f70:	d801      	bhi.n	8005f76 <HAL_GPIO_Init+0x13a>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	e001      	b.n	8005f7a <HAL_GPIO_Init+0x13e>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	3304      	adds	r3, #4
 8005f7a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	2bff      	cmp	r3, #255	; 0xff
 8005f80:	d802      	bhi.n	8005f88 <HAL_GPIO_Init+0x14c>
 8005f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f84:	009b      	lsls	r3, r3, #2
 8005f86:	e002      	b.n	8005f8e <HAL_GPIO_Init+0x152>
 8005f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f8a:	3b08      	subs	r3, #8
 8005f8c:	009b      	lsls	r3, r3, #2
 8005f8e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	210f      	movs	r1, #15
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	fa01 f303 	lsl.w	r3, r1, r3
 8005f9c:	43db      	mvns	r3, r3
 8005f9e:	401a      	ands	r2, r3
 8005fa0:	6a39      	ldr	r1, [r7, #32]
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8005fa8:	431a      	orrs	r2, r3
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	f000 80c1 	beq.w	800613e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005fbc:	4b49      	ldr	r3, [pc, #292]	; (80060e4 <HAL_GPIO_Init+0x2a8>)
 8005fbe:	699b      	ldr	r3, [r3, #24]
 8005fc0:	4a48      	ldr	r2, [pc, #288]	; (80060e4 <HAL_GPIO_Init+0x2a8>)
 8005fc2:	f043 0301 	orr.w	r3, r3, #1
 8005fc6:	6193      	str	r3, [r2, #24]
 8005fc8:	4b46      	ldr	r3, [pc, #280]	; (80060e4 <HAL_GPIO_Init+0x2a8>)
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	f003 0301 	and.w	r3, r3, #1
 8005fd0:	60bb      	str	r3, [r7, #8]
 8005fd2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005fd4:	4a44      	ldr	r2, [pc, #272]	; (80060e8 <HAL_GPIO_Init+0x2ac>)
 8005fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fd8:	089b      	lsrs	r3, r3, #2
 8005fda:	3302      	adds	r3, #2
 8005fdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005fe0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe4:	f003 0303 	and.w	r3, r3, #3
 8005fe8:	009b      	lsls	r3, r3, #2
 8005fea:	220f      	movs	r2, #15
 8005fec:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff0:	43db      	mvns	r3, r3
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	4013      	ands	r3, r2
 8005ff6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a3c      	ldr	r2, [pc, #240]	; (80060ec <HAL_GPIO_Init+0x2b0>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d01f      	beq.n	8006040 <HAL_GPIO_Init+0x204>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4a3b      	ldr	r2, [pc, #236]	; (80060f0 <HAL_GPIO_Init+0x2b4>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d019      	beq.n	800603c <HAL_GPIO_Init+0x200>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a3a      	ldr	r2, [pc, #232]	; (80060f4 <HAL_GPIO_Init+0x2b8>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d013      	beq.n	8006038 <HAL_GPIO_Init+0x1fc>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a39      	ldr	r2, [pc, #228]	; (80060f8 <HAL_GPIO_Init+0x2bc>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d00d      	beq.n	8006034 <HAL_GPIO_Init+0x1f8>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a38      	ldr	r2, [pc, #224]	; (80060fc <HAL_GPIO_Init+0x2c0>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d007      	beq.n	8006030 <HAL_GPIO_Init+0x1f4>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4a37      	ldr	r2, [pc, #220]	; (8006100 <HAL_GPIO_Init+0x2c4>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d101      	bne.n	800602c <HAL_GPIO_Init+0x1f0>
 8006028:	2305      	movs	r3, #5
 800602a:	e00a      	b.n	8006042 <HAL_GPIO_Init+0x206>
 800602c:	2306      	movs	r3, #6
 800602e:	e008      	b.n	8006042 <HAL_GPIO_Init+0x206>
 8006030:	2304      	movs	r3, #4
 8006032:	e006      	b.n	8006042 <HAL_GPIO_Init+0x206>
 8006034:	2303      	movs	r3, #3
 8006036:	e004      	b.n	8006042 <HAL_GPIO_Init+0x206>
 8006038:	2302      	movs	r3, #2
 800603a:	e002      	b.n	8006042 <HAL_GPIO_Init+0x206>
 800603c:	2301      	movs	r3, #1
 800603e:	e000      	b.n	8006042 <HAL_GPIO_Init+0x206>
 8006040:	2300      	movs	r3, #0
 8006042:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006044:	f002 0203 	and.w	r2, r2, #3
 8006048:	0092      	lsls	r2, r2, #2
 800604a:	4093      	lsls	r3, r2
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	4313      	orrs	r3, r2
 8006050:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8006052:	4925      	ldr	r1, [pc, #148]	; (80060e8 <HAL_GPIO_Init+0x2ac>)
 8006054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006056:	089b      	lsrs	r3, r3, #2
 8006058:	3302      	adds	r3, #2
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006068:	2b00      	cmp	r3, #0
 800606a:	d006      	beq.n	800607a <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800606c:	4b25      	ldr	r3, [pc, #148]	; (8006104 <HAL_GPIO_Init+0x2c8>)
 800606e:	689a      	ldr	r2, [r3, #8]
 8006070:	4924      	ldr	r1, [pc, #144]	; (8006104 <HAL_GPIO_Init+0x2c8>)
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	4313      	orrs	r3, r2
 8006076:	608b      	str	r3, [r1, #8]
 8006078:	e006      	b.n	8006088 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800607a:	4b22      	ldr	r3, [pc, #136]	; (8006104 <HAL_GPIO_Init+0x2c8>)
 800607c:	689a      	ldr	r2, [r3, #8]
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	43db      	mvns	r3, r3
 8006082:	4920      	ldr	r1, [pc, #128]	; (8006104 <HAL_GPIO_Init+0x2c8>)
 8006084:	4013      	ands	r3, r2
 8006086:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006090:	2b00      	cmp	r3, #0
 8006092:	d006      	beq.n	80060a2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006094:	4b1b      	ldr	r3, [pc, #108]	; (8006104 <HAL_GPIO_Init+0x2c8>)
 8006096:	68da      	ldr	r2, [r3, #12]
 8006098:	491a      	ldr	r1, [pc, #104]	; (8006104 <HAL_GPIO_Init+0x2c8>)
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	4313      	orrs	r3, r2
 800609e:	60cb      	str	r3, [r1, #12]
 80060a0:	e006      	b.n	80060b0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80060a2:	4b18      	ldr	r3, [pc, #96]	; (8006104 <HAL_GPIO_Init+0x2c8>)
 80060a4:	68da      	ldr	r2, [r3, #12]
 80060a6:	69bb      	ldr	r3, [r7, #24]
 80060a8:	43db      	mvns	r3, r3
 80060aa:	4916      	ldr	r1, [pc, #88]	; (8006104 <HAL_GPIO_Init+0x2c8>)
 80060ac:	4013      	ands	r3, r2
 80060ae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d025      	beq.n	8006108 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80060bc:	4b11      	ldr	r3, [pc, #68]	; (8006104 <HAL_GPIO_Init+0x2c8>)
 80060be:	685a      	ldr	r2, [r3, #4]
 80060c0:	4910      	ldr	r1, [pc, #64]	; (8006104 <HAL_GPIO_Init+0x2c8>)
 80060c2:	69bb      	ldr	r3, [r7, #24]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	604b      	str	r3, [r1, #4]
 80060c8:	e025      	b.n	8006116 <HAL_GPIO_Init+0x2da>
 80060ca:	bf00      	nop
 80060cc:	10320000 	.word	0x10320000
 80060d0:	10310000 	.word	0x10310000
 80060d4:	10220000 	.word	0x10220000
 80060d8:	10210000 	.word	0x10210000
 80060dc:	10120000 	.word	0x10120000
 80060e0:	10110000 	.word	0x10110000
 80060e4:	40021000 	.word	0x40021000
 80060e8:	40010000 	.word	0x40010000
 80060ec:	40010800 	.word	0x40010800
 80060f0:	40010c00 	.word	0x40010c00
 80060f4:	40011000 	.word	0x40011000
 80060f8:	40011400 	.word	0x40011400
 80060fc:	40011800 	.word	0x40011800
 8006100:	40011c00 	.word	0x40011c00
 8006104:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006108:	4b15      	ldr	r3, [pc, #84]	; (8006160 <HAL_GPIO_Init+0x324>)
 800610a:	685a      	ldr	r2, [r3, #4]
 800610c:	69bb      	ldr	r3, [r7, #24]
 800610e:	43db      	mvns	r3, r3
 8006110:	4913      	ldr	r1, [pc, #76]	; (8006160 <HAL_GPIO_Init+0x324>)
 8006112:	4013      	ands	r3, r2
 8006114:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800611e:	2b00      	cmp	r3, #0
 8006120:	d006      	beq.n	8006130 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006122:	4b0f      	ldr	r3, [pc, #60]	; (8006160 <HAL_GPIO_Init+0x324>)
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	490e      	ldr	r1, [pc, #56]	; (8006160 <HAL_GPIO_Init+0x324>)
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	4313      	orrs	r3, r2
 800612c:	600b      	str	r3, [r1, #0]
 800612e:	e006      	b.n	800613e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006130:	4b0b      	ldr	r3, [pc, #44]	; (8006160 <HAL_GPIO_Init+0x324>)
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	69bb      	ldr	r3, [r7, #24]
 8006136:	43db      	mvns	r3, r3
 8006138:	4909      	ldr	r1, [pc, #36]	; (8006160 <HAL_GPIO_Init+0x324>)
 800613a:	4013      	ands	r3, r2
 800613c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800613e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006140:	3301      	adds	r3, #1
 8006142:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614a:	fa22 f303 	lsr.w	r3, r2, r3
 800614e:	2b00      	cmp	r3, #0
 8006150:	f47f ae7e 	bne.w	8005e50 <HAL_GPIO_Init+0x14>
  }
}
 8006154:	bf00      	nop
 8006156:	bf00      	nop
 8006158:	372c      	adds	r7, #44	; 0x2c
 800615a:	46bd      	mov	sp, r7
 800615c:	bc80      	pop	{r7}
 800615e:	4770      	bx	lr
 8006160:	40010400 	.word	0x40010400

08006164 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	460b      	mov	r3, r1
 800616e:	807b      	strh	r3, [r7, #2]
 8006170:	4613      	mov	r3, r2
 8006172:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006174:	787b      	ldrb	r3, [r7, #1]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d003      	beq.n	8006182 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800617a:	887a      	ldrh	r2, [r7, #2]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006180:	e003      	b.n	800618a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006182:	887b      	ldrh	r3, [r7, #2]
 8006184:	041a      	lsls	r2, r3, #16
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	611a      	str	r2, [r3, #16]
}
 800618a:	bf00      	nop
 800618c:	370c      	adds	r7, #12
 800618e:	46bd      	mov	sp, r7
 8006190:	bc80      	pop	{r7}
 8006192:	4770      	bx	lr

08006194 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006194:	b480      	push	{r7}
 8006196:	b085      	sub	sp, #20
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
 800619c:	460b      	mov	r3, r1
 800619e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80061a6:	887a      	ldrh	r2, [r7, #2]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	4013      	ands	r3, r2
 80061ac:	041a      	lsls	r2, r3, #16
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	43d9      	mvns	r1, r3
 80061b2:	887b      	ldrh	r3, [r7, #2]
 80061b4:	400b      	ands	r3, r1
 80061b6:	431a      	orrs	r2, r3
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	611a      	str	r2, [r3, #16]
}
 80061bc:	bf00      	nop
 80061be:	3714      	adds	r7, #20
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bc80      	pop	{r7}
 80061c4:	4770      	bx	lr
	...

080061c8 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80061c8:	b480      	push	{r7}
 80061ca:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80061cc:	4b03      	ldr	r3, [pc, #12]	; (80061dc <HAL_PWR_EnableBkUpAccess+0x14>)
 80061ce:	2201      	movs	r2, #1
 80061d0:	601a      	str	r2, [r3, #0]
}
 80061d2:	bf00      	nop
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bc80      	pop	{r7}
 80061d8:	4770      	bx	lr
 80061da:	bf00      	nop
 80061dc:	420e0020 	.word	0x420e0020

080061e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b086      	sub	sp, #24
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d101      	bne.n	80061f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e272      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 0301 	and.w	r3, r3, #1
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	f000 8087 	beq.w	800630e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006200:	4b92      	ldr	r3, [pc, #584]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	f003 030c 	and.w	r3, r3, #12
 8006208:	2b04      	cmp	r3, #4
 800620a:	d00c      	beq.n	8006226 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800620c:	4b8f      	ldr	r3, [pc, #572]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	f003 030c 	and.w	r3, r3, #12
 8006214:	2b08      	cmp	r3, #8
 8006216:	d112      	bne.n	800623e <HAL_RCC_OscConfig+0x5e>
 8006218:	4b8c      	ldr	r3, [pc, #560]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006220:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006224:	d10b      	bne.n	800623e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006226:	4b89      	ldr	r3, [pc, #548]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800622e:	2b00      	cmp	r3, #0
 8006230:	d06c      	beq.n	800630c <HAL_RCC_OscConfig+0x12c>
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d168      	bne.n	800630c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e24c      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006246:	d106      	bne.n	8006256 <HAL_RCC_OscConfig+0x76>
 8006248:	4b80      	ldr	r3, [pc, #512]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a7f      	ldr	r2, [pc, #508]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 800624e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006252:	6013      	str	r3, [r2, #0]
 8006254:	e02e      	b.n	80062b4 <HAL_RCC_OscConfig+0xd4>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d10c      	bne.n	8006278 <HAL_RCC_OscConfig+0x98>
 800625e:	4b7b      	ldr	r3, [pc, #492]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a7a      	ldr	r2, [pc, #488]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006264:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006268:	6013      	str	r3, [r2, #0]
 800626a:	4b78      	ldr	r3, [pc, #480]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a77      	ldr	r2, [pc, #476]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006270:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006274:	6013      	str	r3, [r2, #0]
 8006276:	e01d      	b.n	80062b4 <HAL_RCC_OscConfig+0xd4>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006280:	d10c      	bne.n	800629c <HAL_RCC_OscConfig+0xbc>
 8006282:	4b72      	ldr	r3, [pc, #456]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a71      	ldr	r2, [pc, #452]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006288:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800628c:	6013      	str	r3, [r2, #0]
 800628e:	4b6f      	ldr	r3, [pc, #444]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a6e      	ldr	r2, [pc, #440]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006294:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006298:	6013      	str	r3, [r2, #0]
 800629a:	e00b      	b.n	80062b4 <HAL_RCC_OscConfig+0xd4>
 800629c:	4b6b      	ldr	r3, [pc, #428]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a6a      	ldr	r2, [pc, #424]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 80062a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80062a6:	6013      	str	r3, [r2, #0]
 80062a8:	4b68      	ldr	r3, [pc, #416]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a67      	ldr	r2, [pc, #412]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 80062ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80062b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d013      	beq.n	80062e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062bc:	f7fe ff5e 	bl	800517c <HAL_GetTick>
 80062c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062c2:	e008      	b.n	80062d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062c4:	f7fe ff5a 	bl	800517c <HAL_GetTick>
 80062c8:	4602      	mov	r2, r0
 80062ca:	693b      	ldr	r3, [r7, #16]
 80062cc:	1ad3      	subs	r3, r2, r3
 80062ce:	2b64      	cmp	r3, #100	; 0x64
 80062d0:	d901      	bls.n	80062d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80062d2:	2303      	movs	r3, #3
 80062d4:	e200      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062d6:	4b5d      	ldr	r3, [pc, #372]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d0f0      	beq.n	80062c4 <HAL_RCC_OscConfig+0xe4>
 80062e2:	e014      	b.n	800630e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062e4:	f7fe ff4a 	bl	800517c <HAL_GetTick>
 80062e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062ea:	e008      	b.n	80062fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80062ec:	f7fe ff46 	bl	800517c <HAL_GetTick>
 80062f0:	4602      	mov	r2, r0
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	1ad3      	subs	r3, r2, r3
 80062f6:	2b64      	cmp	r3, #100	; 0x64
 80062f8:	d901      	bls.n	80062fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e1ec      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062fe:	4b53      	ldr	r3, [pc, #332]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006306:	2b00      	cmp	r3, #0
 8006308:	d1f0      	bne.n	80062ec <HAL_RCC_OscConfig+0x10c>
 800630a:	e000      	b.n	800630e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800630c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 0302 	and.w	r3, r3, #2
 8006316:	2b00      	cmp	r3, #0
 8006318:	d063      	beq.n	80063e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800631a:	4b4c      	ldr	r3, [pc, #304]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 800631c:	685b      	ldr	r3, [r3, #4]
 800631e:	f003 030c 	and.w	r3, r3, #12
 8006322:	2b00      	cmp	r3, #0
 8006324:	d00b      	beq.n	800633e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006326:	4b49      	ldr	r3, [pc, #292]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	f003 030c 	and.w	r3, r3, #12
 800632e:	2b08      	cmp	r3, #8
 8006330:	d11c      	bne.n	800636c <HAL_RCC_OscConfig+0x18c>
 8006332:	4b46      	ldr	r3, [pc, #280]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800633a:	2b00      	cmp	r3, #0
 800633c:	d116      	bne.n	800636c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800633e:	4b43      	ldr	r3, [pc, #268]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f003 0302 	and.w	r3, r3, #2
 8006346:	2b00      	cmp	r3, #0
 8006348:	d005      	beq.n	8006356 <HAL_RCC_OscConfig+0x176>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	2b01      	cmp	r3, #1
 8006350:	d001      	beq.n	8006356 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e1c0      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006356:	4b3d      	ldr	r3, [pc, #244]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	695b      	ldr	r3, [r3, #20]
 8006362:	00db      	lsls	r3, r3, #3
 8006364:	4939      	ldr	r1, [pc, #228]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006366:	4313      	orrs	r3, r2
 8006368:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800636a:	e03a      	b.n	80063e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d020      	beq.n	80063b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006374:	4b36      	ldr	r3, [pc, #216]	; (8006450 <HAL_RCC_OscConfig+0x270>)
 8006376:	2201      	movs	r2, #1
 8006378:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800637a:	f7fe feff 	bl	800517c <HAL_GetTick>
 800637e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006380:	e008      	b.n	8006394 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006382:	f7fe fefb 	bl	800517c <HAL_GetTick>
 8006386:	4602      	mov	r2, r0
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	1ad3      	subs	r3, r2, r3
 800638c:	2b02      	cmp	r3, #2
 800638e:	d901      	bls.n	8006394 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006390:	2303      	movs	r3, #3
 8006392:	e1a1      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006394:	4b2d      	ldr	r3, [pc, #180]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f003 0302 	and.w	r3, r3, #2
 800639c:	2b00      	cmp	r3, #0
 800639e:	d0f0      	beq.n	8006382 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063a0:	4b2a      	ldr	r3, [pc, #168]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	00db      	lsls	r3, r3, #3
 80063ae:	4927      	ldr	r1, [pc, #156]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 80063b0:	4313      	orrs	r3, r2
 80063b2:	600b      	str	r3, [r1, #0]
 80063b4:	e015      	b.n	80063e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063b6:	4b26      	ldr	r3, [pc, #152]	; (8006450 <HAL_RCC_OscConfig+0x270>)
 80063b8:	2200      	movs	r2, #0
 80063ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063bc:	f7fe fede 	bl	800517c <HAL_GetTick>
 80063c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063c2:	e008      	b.n	80063d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063c4:	f7fe feda 	bl	800517c <HAL_GetTick>
 80063c8:	4602      	mov	r2, r0
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	1ad3      	subs	r3, r2, r3
 80063ce:	2b02      	cmp	r3, #2
 80063d0:	d901      	bls.n	80063d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80063d2:	2303      	movs	r3, #3
 80063d4:	e180      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063d6:	4b1d      	ldr	r3, [pc, #116]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f003 0302 	and.w	r3, r3, #2
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d1f0      	bne.n	80063c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 0308 	and.w	r3, r3, #8
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d03a      	beq.n	8006464 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	699b      	ldr	r3, [r3, #24]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d019      	beq.n	800642a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063f6:	4b17      	ldr	r3, [pc, #92]	; (8006454 <HAL_RCC_OscConfig+0x274>)
 80063f8:	2201      	movs	r2, #1
 80063fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063fc:	f7fe febe 	bl	800517c <HAL_GetTick>
 8006400:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006402:	e008      	b.n	8006416 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006404:	f7fe feba 	bl	800517c <HAL_GetTick>
 8006408:	4602      	mov	r2, r0
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	2b02      	cmp	r3, #2
 8006410:	d901      	bls.n	8006416 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	e160      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006416:	4b0d      	ldr	r3, [pc, #52]	; (800644c <HAL_RCC_OscConfig+0x26c>)
 8006418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800641a:	f003 0302 	and.w	r3, r3, #2
 800641e:	2b00      	cmp	r3, #0
 8006420:	d0f0      	beq.n	8006404 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006422:	2001      	movs	r0, #1
 8006424:	f000 fafe 	bl	8006a24 <RCC_Delay>
 8006428:	e01c      	b.n	8006464 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800642a:	4b0a      	ldr	r3, [pc, #40]	; (8006454 <HAL_RCC_OscConfig+0x274>)
 800642c:	2200      	movs	r2, #0
 800642e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006430:	f7fe fea4 	bl	800517c <HAL_GetTick>
 8006434:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006436:	e00f      	b.n	8006458 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006438:	f7fe fea0 	bl	800517c <HAL_GetTick>
 800643c:	4602      	mov	r2, r0
 800643e:	693b      	ldr	r3, [r7, #16]
 8006440:	1ad3      	subs	r3, r2, r3
 8006442:	2b02      	cmp	r3, #2
 8006444:	d908      	bls.n	8006458 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006446:	2303      	movs	r3, #3
 8006448:	e146      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
 800644a:	bf00      	nop
 800644c:	40021000 	.word	0x40021000
 8006450:	42420000 	.word	0x42420000
 8006454:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006458:	4b92      	ldr	r3, [pc, #584]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 800645a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645c:	f003 0302 	and.w	r3, r3, #2
 8006460:	2b00      	cmp	r3, #0
 8006462:	d1e9      	bne.n	8006438 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 0304 	and.w	r3, r3, #4
 800646c:	2b00      	cmp	r3, #0
 800646e:	f000 80a6 	beq.w	80065be <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006472:	2300      	movs	r3, #0
 8006474:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006476:	4b8b      	ldr	r3, [pc, #556]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006478:	69db      	ldr	r3, [r3, #28]
 800647a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800647e:	2b00      	cmp	r3, #0
 8006480:	d10d      	bne.n	800649e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006482:	4b88      	ldr	r3, [pc, #544]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006484:	69db      	ldr	r3, [r3, #28]
 8006486:	4a87      	ldr	r2, [pc, #540]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006488:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800648c:	61d3      	str	r3, [r2, #28]
 800648e:	4b85      	ldr	r3, [pc, #532]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006490:	69db      	ldr	r3, [r3, #28]
 8006492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006496:	60bb      	str	r3, [r7, #8]
 8006498:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800649a:	2301      	movs	r3, #1
 800649c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800649e:	4b82      	ldr	r3, [pc, #520]	; (80066a8 <HAL_RCC_OscConfig+0x4c8>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d118      	bne.n	80064dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80064aa:	4b7f      	ldr	r3, [pc, #508]	; (80066a8 <HAL_RCC_OscConfig+0x4c8>)
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a7e      	ldr	r2, [pc, #504]	; (80066a8 <HAL_RCC_OscConfig+0x4c8>)
 80064b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064b6:	f7fe fe61 	bl	800517c <HAL_GetTick>
 80064ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064bc:	e008      	b.n	80064d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064be:	f7fe fe5d 	bl	800517c <HAL_GetTick>
 80064c2:	4602      	mov	r2, r0
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	2b64      	cmp	r3, #100	; 0x64
 80064ca:	d901      	bls.n	80064d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	e103      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064d0:	4b75      	ldr	r3, [pc, #468]	; (80066a8 <HAL_RCC_OscConfig+0x4c8>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d0f0      	beq.n	80064be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	68db      	ldr	r3, [r3, #12]
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d106      	bne.n	80064f2 <HAL_RCC_OscConfig+0x312>
 80064e4:	4b6f      	ldr	r3, [pc, #444]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 80064e6:	6a1b      	ldr	r3, [r3, #32]
 80064e8:	4a6e      	ldr	r2, [pc, #440]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 80064ea:	f043 0301 	orr.w	r3, r3, #1
 80064ee:	6213      	str	r3, [r2, #32]
 80064f0:	e02d      	b.n	800654e <HAL_RCC_OscConfig+0x36e>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d10c      	bne.n	8006514 <HAL_RCC_OscConfig+0x334>
 80064fa:	4b6a      	ldr	r3, [pc, #424]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 80064fc:	6a1b      	ldr	r3, [r3, #32]
 80064fe:	4a69      	ldr	r2, [pc, #420]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006500:	f023 0301 	bic.w	r3, r3, #1
 8006504:	6213      	str	r3, [r2, #32]
 8006506:	4b67      	ldr	r3, [pc, #412]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006508:	6a1b      	ldr	r3, [r3, #32]
 800650a:	4a66      	ldr	r2, [pc, #408]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 800650c:	f023 0304 	bic.w	r3, r3, #4
 8006510:	6213      	str	r3, [r2, #32]
 8006512:	e01c      	b.n	800654e <HAL_RCC_OscConfig+0x36e>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	68db      	ldr	r3, [r3, #12]
 8006518:	2b05      	cmp	r3, #5
 800651a:	d10c      	bne.n	8006536 <HAL_RCC_OscConfig+0x356>
 800651c:	4b61      	ldr	r3, [pc, #388]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 800651e:	6a1b      	ldr	r3, [r3, #32]
 8006520:	4a60      	ldr	r2, [pc, #384]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006522:	f043 0304 	orr.w	r3, r3, #4
 8006526:	6213      	str	r3, [r2, #32]
 8006528:	4b5e      	ldr	r3, [pc, #376]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 800652a:	6a1b      	ldr	r3, [r3, #32]
 800652c:	4a5d      	ldr	r2, [pc, #372]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 800652e:	f043 0301 	orr.w	r3, r3, #1
 8006532:	6213      	str	r3, [r2, #32]
 8006534:	e00b      	b.n	800654e <HAL_RCC_OscConfig+0x36e>
 8006536:	4b5b      	ldr	r3, [pc, #364]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006538:	6a1b      	ldr	r3, [r3, #32]
 800653a:	4a5a      	ldr	r2, [pc, #360]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 800653c:	f023 0301 	bic.w	r3, r3, #1
 8006540:	6213      	str	r3, [r2, #32]
 8006542:	4b58      	ldr	r3, [pc, #352]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006544:	6a1b      	ldr	r3, [r3, #32]
 8006546:	4a57      	ldr	r2, [pc, #348]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006548:	f023 0304 	bic.w	r3, r3, #4
 800654c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	68db      	ldr	r3, [r3, #12]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d015      	beq.n	8006582 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006556:	f7fe fe11 	bl	800517c <HAL_GetTick>
 800655a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800655c:	e00a      	b.n	8006574 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800655e:	f7fe fe0d 	bl	800517c <HAL_GetTick>
 8006562:	4602      	mov	r2, r0
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	1ad3      	subs	r3, r2, r3
 8006568:	f241 3288 	movw	r2, #5000	; 0x1388
 800656c:	4293      	cmp	r3, r2
 800656e:	d901      	bls.n	8006574 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006570:	2303      	movs	r3, #3
 8006572:	e0b1      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006574:	4b4b      	ldr	r3, [pc, #300]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006576:	6a1b      	ldr	r3, [r3, #32]
 8006578:	f003 0302 	and.w	r3, r3, #2
 800657c:	2b00      	cmp	r3, #0
 800657e:	d0ee      	beq.n	800655e <HAL_RCC_OscConfig+0x37e>
 8006580:	e014      	b.n	80065ac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006582:	f7fe fdfb 	bl	800517c <HAL_GetTick>
 8006586:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006588:	e00a      	b.n	80065a0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800658a:	f7fe fdf7 	bl	800517c <HAL_GetTick>
 800658e:	4602      	mov	r2, r0
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	f241 3288 	movw	r2, #5000	; 0x1388
 8006598:	4293      	cmp	r3, r2
 800659a:	d901      	bls.n	80065a0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800659c:	2303      	movs	r3, #3
 800659e:	e09b      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065a0:	4b40      	ldr	r3, [pc, #256]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 80065a2:	6a1b      	ldr	r3, [r3, #32]
 80065a4:	f003 0302 	and.w	r3, r3, #2
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d1ee      	bne.n	800658a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80065ac:	7dfb      	ldrb	r3, [r7, #23]
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d105      	bne.n	80065be <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065b2:	4b3c      	ldr	r3, [pc, #240]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 80065b4:	69db      	ldr	r3, [r3, #28]
 80065b6:	4a3b      	ldr	r2, [pc, #236]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 80065b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065bc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	69db      	ldr	r3, [r3, #28]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	f000 8087 	beq.w	80066d6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80065c8:	4b36      	ldr	r3, [pc, #216]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	f003 030c 	and.w	r3, r3, #12
 80065d0:	2b08      	cmp	r3, #8
 80065d2:	d061      	beq.n	8006698 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	69db      	ldr	r3, [r3, #28]
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d146      	bne.n	800666a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065dc:	4b33      	ldr	r3, [pc, #204]	; (80066ac <HAL_RCC_OscConfig+0x4cc>)
 80065de:	2200      	movs	r2, #0
 80065e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065e2:	f7fe fdcb 	bl	800517c <HAL_GetTick>
 80065e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065e8:	e008      	b.n	80065fc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065ea:	f7fe fdc7 	bl	800517c <HAL_GetTick>
 80065ee:	4602      	mov	r2, r0
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	1ad3      	subs	r3, r2, r3
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d901      	bls.n	80065fc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80065f8:	2303      	movs	r3, #3
 80065fa:	e06d      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065fc:	4b29      	ldr	r3, [pc, #164]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006604:	2b00      	cmp	r3, #0
 8006606:	d1f0      	bne.n	80065ea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6a1b      	ldr	r3, [r3, #32]
 800660c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006610:	d108      	bne.n	8006624 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006612:	4b24      	ldr	r3, [pc, #144]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	4921      	ldr	r1, [pc, #132]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006620:	4313      	orrs	r3, r2
 8006622:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006624:	4b1f      	ldr	r3, [pc, #124]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6a19      	ldr	r1, [r3, #32]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006634:	430b      	orrs	r3, r1
 8006636:	491b      	ldr	r1, [pc, #108]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 8006638:	4313      	orrs	r3, r2
 800663a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800663c:	4b1b      	ldr	r3, [pc, #108]	; (80066ac <HAL_RCC_OscConfig+0x4cc>)
 800663e:	2201      	movs	r2, #1
 8006640:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006642:	f7fe fd9b 	bl	800517c <HAL_GetTick>
 8006646:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006648:	e008      	b.n	800665c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800664a:	f7fe fd97 	bl	800517c <HAL_GetTick>
 800664e:	4602      	mov	r2, r0
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	2b02      	cmp	r3, #2
 8006656:	d901      	bls.n	800665c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006658:	2303      	movs	r3, #3
 800665a:	e03d      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800665c:	4b11      	ldr	r3, [pc, #68]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006664:	2b00      	cmp	r3, #0
 8006666:	d0f0      	beq.n	800664a <HAL_RCC_OscConfig+0x46a>
 8006668:	e035      	b.n	80066d6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800666a:	4b10      	ldr	r3, [pc, #64]	; (80066ac <HAL_RCC_OscConfig+0x4cc>)
 800666c:	2200      	movs	r2, #0
 800666e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006670:	f7fe fd84 	bl	800517c <HAL_GetTick>
 8006674:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006676:	e008      	b.n	800668a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006678:	f7fe fd80 	bl	800517c <HAL_GetTick>
 800667c:	4602      	mov	r2, r0
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	1ad3      	subs	r3, r2, r3
 8006682:	2b02      	cmp	r3, #2
 8006684:	d901      	bls.n	800668a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006686:	2303      	movs	r3, #3
 8006688:	e026      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800668a:	4b06      	ldr	r3, [pc, #24]	; (80066a4 <HAL_RCC_OscConfig+0x4c4>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006692:	2b00      	cmp	r3, #0
 8006694:	d1f0      	bne.n	8006678 <HAL_RCC_OscConfig+0x498>
 8006696:	e01e      	b.n	80066d6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	69db      	ldr	r3, [r3, #28]
 800669c:	2b01      	cmp	r3, #1
 800669e:	d107      	bne.n	80066b0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e019      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
 80066a4:	40021000 	.word	0x40021000
 80066a8:	40007000 	.word	0x40007000
 80066ac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80066b0:	4b0b      	ldr	r3, [pc, #44]	; (80066e0 <HAL_RCC_OscConfig+0x500>)
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6a1b      	ldr	r3, [r3, #32]
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d106      	bne.n	80066d2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d001      	beq.n	80066d6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e000      	b.n	80066d8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80066d6:	2300      	movs	r3, #0
}
 80066d8:	4618      	mov	r0, r3
 80066da:	3718      	adds	r7, #24
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	40021000 	.word	0x40021000

080066e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b084      	sub	sp, #16
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d101      	bne.n	80066f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	e0d0      	b.n	800689a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80066f8:	4b6a      	ldr	r3, [pc, #424]	; (80068a4 <HAL_RCC_ClockConfig+0x1c0>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f003 0307 	and.w	r3, r3, #7
 8006700:	683a      	ldr	r2, [r7, #0]
 8006702:	429a      	cmp	r2, r3
 8006704:	d910      	bls.n	8006728 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006706:	4b67      	ldr	r3, [pc, #412]	; (80068a4 <HAL_RCC_ClockConfig+0x1c0>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f023 0207 	bic.w	r2, r3, #7
 800670e:	4965      	ldr	r1, [pc, #404]	; (80068a4 <HAL_RCC_ClockConfig+0x1c0>)
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	4313      	orrs	r3, r2
 8006714:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006716:	4b63      	ldr	r3, [pc, #396]	; (80068a4 <HAL_RCC_ClockConfig+0x1c0>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f003 0307 	and.w	r3, r3, #7
 800671e:	683a      	ldr	r2, [r7, #0]
 8006720:	429a      	cmp	r2, r3
 8006722:	d001      	beq.n	8006728 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006724:	2301      	movs	r3, #1
 8006726:	e0b8      	b.n	800689a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0302 	and.w	r3, r3, #2
 8006730:	2b00      	cmp	r3, #0
 8006732:	d020      	beq.n	8006776 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f003 0304 	and.w	r3, r3, #4
 800673c:	2b00      	cmp	r3, #0
 800673e:	d005      	beq.n	800674c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006740:	4b59      	ldr	r3, [pc, #356]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	4a58      	ldr	r2, [pc, #352]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006746:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800674a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f003 0308 	and.w	r3, r3, #8
 8006754:	2b00      	cmp	r3, #0
 8006756:	d005      	beq.n	8006764 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006758:	4b53      	ldr	r3, [pc, #332]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	4a52      	ldr	r2, [pc, #328]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 800675e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006762:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006764:	4b50      	ldr	r3, [pc, #320]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	689b      	ldr	r3, [r3, #8]
 8006770:	494d      	ldr	r1, [pc, #308]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006772:	4313      	orrs	r3, r2
 8006774:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 0301 	and.w	r3, r3, #1
 800677e:	2b00      	cmp	r3, #0
 8006780:	d040      	beq.n	8006804 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	2b01      	cmp	r3, #1
 8006788:	d107      	bne.n	800679a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800678a:	4b47      	ldr	r3, [pc, #284]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006792:	2b00      	cmp	r3, #0
 8006794:	d115      	bne.n	80067c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e07f      	b.n	800689a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	685b      	ldr	r3, [r3, #4]
 800679e:	2b02      	cmp	r3, #2
 80067a0:	d107      	bne.n	80067b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067a2:	4b41      	ldr	r3, [pc, #260]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d109      	bne.n	80067c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e073      	b.n	800689a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067b2:	4b3d      	ldr	r3, [pc, #244]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 0302 	and.w	r3, r3, #2
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d101      	bne.n	80067c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e06b      	b.n	800689a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067c2:	4b39      	ldr	r3, [pc, #228]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	f023 0203 	bic.w	r2, r3, #3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	4936      	ldr	r1, [pc, #216]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 80067d0:	4313      	orrs	r3, r2
 80067d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80067d4:	f7fe fcd2 	bl	800517c <HAL_GetTick>
 80067d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067da:	e00a      	b.n	80067f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067dc:	f7fe fcce 	bl	800517c <HAL_GetTick>
 80067e0:	4602      	mov	r2, r0
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d901      	bls.n	80067f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80067ee:	2303      	movs	r3, #3
 80067f0:	e053      	b.n	800689a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067f2:	4b2d      	ldr	r3, [pc, #180]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	f003 020c 	and.w	r2, r3, #12
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	429a      	cmp	r2, r3
 8006802:	d1eb      	bne.n	80067dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006804:	4b27      	ldr	r3, [pc, #156]	; (80068a4 <HAL_RCC_ClockConfig+0x1c0>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 0307 	and.w	r3, r3, #7
 800680c:	683a      	ldr	r2, [r7, #0]
 800680e:	429a      	cmp	r2, r3
 8006810:	d210      	bcs.n	8006834 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006812:	4b24      	ldr	r3, [pc, #144]	; (80068a4 <HAL_RCC_ClockConfig+0x1c0>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f023 0207 	bic.w	r2, r3, #7
 800681a:	4922      	ldr	r1, [pc, #136]	; (80068a4 <HAL_RCC_ClockConfig+0x1c0>)
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	4313      	orrs	r3, r2
 8006820:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006822:	4b20      	ldr	r3, [pc, #128]	; (80068a4 <HAL_RCC_ClockConfig+0x1c0>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f003 0307 	and.w	r3, r3, #7
 800682a:	683a      	ldr	r2, [r7, #0]
 800682c:	429a      	cmp	r2, r3
 800682e:	d001      	beq.n	8006834 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	e032      	b.n	800689a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f003 0304 	and.w	r3, r3, #4
 800683c:	2b00      	cmp	r3, #0
 800683e:	d008      	beq.n	8006852 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006840:	4b19      	ldr	r3, [pc, #100]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	4916      	ldr	r1, [pc, #88]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 800684e:	4313      	orrs	r3, r2
 8006850:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f003 0308 	and.w	r3, r3, #8
 800685a:	2b00      	cmp	r3, #0
 800685c:	d009      	beq.n	8006872 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800685e:	4b12      	ldr	r3, [pc, #72]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	691b      	ldr	r3, [r3, #16]
 800686a:	00db      	lsls	r3, r3, #3
 800686c:	490e      	ldr	r1, [pc, #56]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 800686e:	4313      	orrs	r3, r2
 8006870:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006872:	f000 f821 	bl	80068b8 <HAL_RCC_GetSysClockFreq>
 8006876:	4602      	mov	r2, r0
 8006878:	4b0b      	ldr	r3, [pc, #44]	; (80068a8 <HAL_RCC_ClockConfig+0x1c4>)
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	091b      	lsrs	r3, r3, #4
 800687e:	f003 030f 	and.w	r3, r3, #15
 8006882:	490a      	ldr	r1, [pc, #40]	; (80068ac <HAL_RCC_ClockConfig+0x1c8>)
 8006884:	5ccb      	ldrb	r3, [r1, r3]
 8006886:	fa22 f303 	lsr.w	r3, r2, r3
 800688a:	4a09      	ldr	r2, [pc, #36]	; (80068b0 <HAL_RCC_ClockConfig+0x1cc>)
 800688c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800688e:	4b09      	ldr	r3, [pc, #36]	; (80068b4 <HAL_RCC_ClockConfig+0x1d0>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4618      	mov	r0, r3
 8006894:	f7fe f998 	bl	8004bc8 <HAL_InitTick>

  return HAL_OK;
 8006898:	2300      	movs	r3, #0
}
 800689a:	4618      	mov	r0, r3
 800689c:	3710      	adds	r7, #16
 800689e:	46bd      	mov	sp, r7
 80068a0:	bd80      	pop	{r7, pc}
 80068a2:	bf00      	nop
 80068a4:	40022000 	.word	0x40022000
 80068a8:	40021000 	.word	0x40021000
 80068ac:	08011e24 	.word	0x08011e24
 80068b0:	20000008 	.word	0x20000008
 80068b4:	2000000c 	.word	0x2000000c

080068b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b087      	sub	sp, #28
 80068bc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80068be:	2300      	movs	r3, #0
 80068c0:	60fb      	str	r3, [r7, #12]
 80068c2:	2300      	movs	r3, #0
 80068c4:	60bb      	str	r3, [r7, #8]
 80068c6:	2300      	movs	r3, #0
 80068c8:	617b      	str	r3, [r7, #20]
 80068ca:	2300      	movs	r3, #0
 80068cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80068ce:	2300      	movs	r3, #0
 80068d0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80068d2:	4b1e      	ldr	r3, [pc, #120]	; (800694c <HAL_RCC_GetSysClockFreq+0x94>)
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f003 030c 	and.w	r3, r3, #12
 80068de:	2b04      	cmp	r3, #4
 80068e0:	d002      	beq.n	80068e8 <HAL_RCC_GetSysClockFreq+0x30>
 80068e2:	2b08      	cmp	r3, #8
 80068e4:	d003      	beq.n	80068ee <HAL_RCC_GetSysClockFreq+0x36>
 80068e6:	e027      	b.n	8006938 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80068e8:	4b19      	ldr	r3, [pc, #100]	; (8006950 <HAL_RCC_GetSysClockFreq+0x98>)
 80068ea:	613b      	str	r3, [r7, #16]
      break;
 80068ec:	e027      	b.n	800693e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	0c9b      	lsrs	r3, r3, #18
 80068f2:	f003 030f 	and.w	r3, r3, #15
 80068f6:	4a17      	ldr	r2, [pc, #92]	; (8006954 <HAL_RCC_GetSysClockFreq+0x9c>)
 80068f8:	5cd3      	ldrb	r3, [r2, r3]
 80068fa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006902:	2b00      	cmp	r3, #0
 8006904:	d010      	beq.n	8006928 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006906:	4b11      	ldr	r3, [pc, #68]	; (800694c <HAL_RCC_GetSysClockFreq+0x94>)
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	0c5b      	lsrs	r3, r3, #17
 800690c:	f003 0301 	and.w	r3, r3, #1
 8006910:	4a11      	ldr	r2, [pc, #68]	; (8006958 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006912:	5cd3      	ldrb	r3, [r2, r3]
 8006914:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a0d      	ldr	r2, [pc, #52]	; (8006950 <HAL_RCC_GetSysClockFreq+0x98>)
 800691a:	fb03 f202 	mul.w	r2, r3, r2
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	fbb2 f3f3 	udiv	r3, r2, r3
 8006924:	617b      	str	r3, [r7, #20]
 8006926:	e004      	b.n	8006932 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	4a0c      	ldr	r2, [pc, #48]	; (800695c <HAL_RCC_GetSysClockFreq+0xa4>)
 800692c:	fb02 f303 	mul.w	r3, r2, r3
 8006930:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	613b      	str	r3, [r7, #16]
      break;
 8006936:	e002      	b.n	800693e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006938:	4b05      	ldr	r3, [pc, #20]	; (8006950 <HAL_RCC_GetSysClockFreq+0x98>)
 800693a:	613b      	str	r3, [r7, #16]
      break;
 800693c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800693e:	693b      	ldr	r3, [r7, #16]
}
 8006940:	4618      	mov	r0, r3
 8006942:	371c      	adds	r7, #28
 8006944:	46bd      	mov	sp, r7
 8006946:	bc80      	pop	{r7}
 8006948:	4770      	bx	lr
 800694a:	bf00      	nop
 800694c:	40021000 	.word	0x40021000
 8006950:	007a1200 	.word	0x007a1200
 8006954:	08011e3c 	.word	0x08011e3c
 8006958:	08011e4c 	.word	0x08011e4c
 800695c:	003d0900 	.word	0x003d0900

08006960 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006960:	b480      	push	{r7}
 8006962:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006964:	4b02      	ldr	r3, [pc, #8]	; (8006970 <HAL_RCC_GetHCLKFreq+0x10>)
 8006966:	681b      	ldr	r3, [r3, #0]
}
 8006968:	4618      	mov	r0, r3
 800696a:	46bd      	mov	sp, r7
 800696c:	bc80      	pop	{r7}
 800696e:	4770      	bx	lr
 8006970:	20000008 	.word	0x20000008

08006974 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006978:	f7ff fff2 	bl	8006960 <HAL_RCC_GetHCLKFreq>
 800697c:	4602      	mov	r2, r0
 800697e:	4b05      	ldr	r3, [pc, #20]	; (8006994 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	0a1b      	lsrs	r3, r3, #8
 8006984:	f003 0307 	and.w	r3, r3, #7
 8006988:	4903      	ldr	r1, [pc, #12]	; (8006998 <HAL_RCC_GetPCLK1Freq+0x24>)
 800698a:	5ccb      	ldrb	r3, [r1, r3]
 800698c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006990:	4618      	mov	r0, r3
 8006992:	bd80      	pop	{r7, pc}
 8006994:	40021000 	.word	0x40021000
 8006998:	08011e34 	.word	0x08011e34

0800699c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80069a0:	f7ff ffde 	bl	8006960 <HAL_RCC_GetHCLKFreq>
 80069a4:	4602      	mov	r2, r0
 80069a6:	4b05      	ldr	r3, [pc, #20]	; (80069bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80069a8:	685b      	ldr	r3, [r3, #4]
 80069aa:	0adb      	lsrs	r3, r3, #11
 80069ac:	f003 0307 	and.w	r3, r3, #7
 80069b0:	4903      	ldr	r1, [pc, #12]	; (80069c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80069b2:	5ccb      	ldrb	r3, [r1, r3]
 80069b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	bd80      	pop	{r7, pc}
 80069bc:	40021000 	.word	0x40021000
 80069c0:	08011e34 	.word	0x08011e34

080069c4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	220f      	movs	r2, #15
 80069d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80069d4:	4b11      	ldr	r3, [pc, #68]	; (8006a1c <HAL_RCC_GetClockConfig+0x58>)
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	f003 0203 	and.w	r2, r3, #3
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80069e0:	4b0e      	ldr	r3, [pc, #56]	; (8006a1c <HAL_RCC_GetClockConfig+0x58>)
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80069ec:	4b0b      	ldr	r3, [pc, #44]	; (8006a1c <HAL_RCC_GetClockConfig+0x58>)
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80069f8:	4b08      	ldr	r3, [pc, #32]	; (8006a1c <HAL_RCC_GetClockConfig+0x58>)
 80069fa:	685b      	ldr	r3, [r3, #4]
 80069fc:	08db      	lsrs	r3, r3, #3
 80069fe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006a06:	4b06      	ldr	r3, [pc, #24]	; (8006a20 <HAL_RCC_GetClockConfig+0x5c>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 0207 	and.w	r2, r3, #7
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8006a12:	bf00      	nop
 8006a14:	370c      	adds	r7, #12
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bc80      	pop	{r7}
 8006a1a:	4770      	bx	lr
 8006a1c:	40021000 	.word	0x40021000
 8006a20:	40022000 	.word	0x40022000

08006a24 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b085      	sub	sp, #20
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006a2c:	4b0a      	ldr	r3, [pc, #40]	; (8006a58 <RCC_Delay+0x34>)
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a0a      	ldr	r2, [pc, #40]	; (8006a5c <RCC_Delay+0x38>)
 8006a32:	fba2 2303 	umull	r2, r3, r2, r3
 8006a36:	0a5b      	lsrs	r3, r3, #9
 8006a38:	687a      	ldr	r2, [r7, #4]
 8006a3a:	fb02 f303 	mul.w	r3, r2, r3
 8006a3e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006a40:	bf00      	nop
  }
  while (Delay --);
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	1e5a      	subs	r2, r3, #1
 8006a46:	60fa      	str	r2, [r7, #12]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d1f9      	bne.n	8006a40 <RCC_Delay+0x1c>
}
 8006a4c:	bf00      	nop
 8006a4e:	bf00      	nop
 8006a50:	3714      	adds	r7, #20
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bc80      	pop	{r7}
 8006a56:	4770      	bx	lr
 8006a58:	20000008 	.word	0x20000008
 8006a5c:	10624dd3 	.word	0x10624dd3

08006a60 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b086      	sub	sp, #24
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	613b      	str	r3, [r7, #16]
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 0301 	and.w	r3, r3, #1
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d07d      	beq.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a80:	4b4f      	ldr	r3, [pc, #316]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a82:	69db      	ldr	r3, [r3, #28]
 8006a84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d10d      	bne.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a8c:	4b4c      	ldr	r3, [pc, #304]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a8e:	69db      	ldr	r3, [r3, #28]
 8006a90:	4a4b      	ldr	r2, [pc, #300]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a96:	61d3      	str	r3, [r2, #28]
 8006a98:	4b49      	ldr	r3, [pc, #292]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006a9a:	69db      	ldr	r3, [r3, #28]
 8006a9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006aa0:	60bb      	str	r3, [r7, #8]
 8006aa2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006aa8:	4b46      	ldr	r3, [pc, #280]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d118      	bne.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ab4:	4b43      	ldr	r3, [pc, #268]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a42      	ldr	r2, [pc, #264]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006aba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006abe:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ac0:	f7fe fb5c 	bl	800517c <HAL_GetTick>
 8006ac4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ac6:	e008      	b.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ac8:	f7fe fb58 	bl	800517c <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	2b64      	cmp	r3, #100	; 0x64
 8006ad4:	d901      	bls.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006ad6:	2303      	movs	r3, #3
 8006ad8:	e06d      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ada:	4b3a      	ldr	r3, [pc, #232]	; (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d0f0      	beq.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006ae6:	4b36      	ldr	r3, [pc, #216]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ae8:	6a1b      	ldr	r3, [r3, #32]
 8006aea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006aee:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d02e      	beq.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006afe:	68fa      	ldr	r2, [r7, #12]
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d027      	beq.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006b04:	4b2e      	ldr	r3, [pc, #184]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b06:	6a1b      	ldr	r3, [r3, #32]
 8006b08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b0c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006b0e:	4b2e      	ldr	r3, [pc, #184]	; (8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006b10:	2201      	movs	r2, #1
 8006b12:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006b14:	4b2c      	ldr	r3, [pc, #176]	; (8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006b16:	2200      	movs	r2, #0
 8006b18:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006b1a:	4a29      	ldr	r2, [pc, #164]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f003 0301 	and.w	r3, r3, #1
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d014      	beq.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b2a:	f7fe fb27 	bl	800517c <HAL_GetTick>
 8006b2e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b30:	e00a      	b.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b32:	f7fe fb23 	bl	800517c <HAL_GetTick>
 8006b36:	4602      	mov	r2, r0
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	1ad3      	subs	r3, r2, r3
 8006b3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d901      	bls.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006b44:	2303      	movs	r3, #3
 8006b46:	e036      	b.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b48:	4b1d      	ldr	r3, [pc, #116]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b4a:	6a1b      	ldr	r3, [r3, #32]
 8006b4c:	f003 0302 	and.w	r3, r3, #2
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d0ee      	beq.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006b54:	4b1a      	ldr	r3, [pc, #104]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b56:	6a1b      	ldr	r3, [r3, #32]
 8006b58:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	4917      	ldr	r1, [pc, #92]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b62:	4313      	orrs	r3, r2
 8006b64:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006b66:	7dfb      	ldrb	r3, [r7, #23]
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d105      	bne.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b6c:	4b14      	ldr	r3, [pc, #80]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b6e:	69db      	ldr	r3, [r3, #28]
 8006b70:	4a13      	ldr	r2, [pc, #76]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b76:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f003 0302 	and.w	r3, r3, #2
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d008      	beq.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006b84:	4b0e      	ldr	r3, [pc, #56]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	490b      	ldr	r1, [pc, #44]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b92:	4313      	orrs	r3, r2
 8006b94:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f003 0310 	and.w	r3, r3, #16
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d008      	beq.n	8006bb4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006ba2:	4b07      	ldr	r3, [pc, #28]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	695b      	ldr	r3, [r3, #20]
 8006bae:	4904      	ldr	r1, [pc, #16]	; (8006bc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006bb4:	2300      	movs	r3, #0
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3718      	adds	r7, #24
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	40021000 	.word	0x40021000
 8006bc4:	40007000 	.word	0x40007000
 8006bc8:	42420440 	.word	0x42420440

08006bcc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b088      	sub	sp, #32
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	617b      	str	r3, [r7, #20]
 8006bd8:	2300      	movs	r3, #0
 8006bda:	61fb      	str	r3, [r7, #28]
 8006bdc:	2300      	movs	r3, #0
 8006bde:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006be0:	2300      	movs	r3, #0
 8006be2:	60fb      	str	r3, [r7, #12]
 8006be4:	2300      	movs	r3, #0
 8006be6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	3b01      	subs	r3, #1
 8006bec:	2b0f      	cmp	r3, #15
 8006bee:	f200 80af 	bhi.w	8006d50 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8006bf2:	a201      	add	r2, pc, #4	; (adr r2, 8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8006bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bf8:	08006ccf 	.word	0x08006ccf
 8006bfc:	08006d35 	.word	0x08006d35
 8006c00:	08006d51 	.word	0x08006d51
 8006c04:	08006cbf 	.word	0x08006cbf
 8006c08:	08006d51 	.word	0x08006d51
 8006c0c:	08006d51 	.word	0x08006d51
 8006c10:	08006d51 	.word	0x08006d51
 8006c14:	08006cc7 	.word	0x08006cc7
 8006c18:	08006d51 	.word	0x08006d51
 8006c1c:	08006d51 	.word	0x08006d51
 8006c20:	08006d51 	.word	0x08006d51
 8006c24:	08006d51 	.word	0x08006d51
 8006c28:	08006d51 	.word	0x08006d51
 8006c2c:	08006d51 	.word	0x08006d51
 8006c30:	08006d51 	.word	0x08006d51
 8006c34:	08006c39 	.word	0x08006c39
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8006c38:	4b4a      	ldr	r3, [pc, #296]	; (8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006c3e:	4b49      	ldr	r3, [pc, #292]	; (8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	f000 8084 	beq.w	8006d54 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	0c9b      	lsrs	r3, r3, #18
 8006c50:	f003 030f 	and.w	r3, r3, #15
 8006c54:	4a44      	ldr	r2, [pc, #272]	; (8006d68 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 8006c56:	5cd3      	ldrb	r3, [r2, r3]
 8006c58:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d015      	beq.n	8006c90 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006c64:	4b3f      	ldr	r3, [pc, #252]	; (8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	0c5b      	lsrs	r3, r3, #17
 8006c6a:	f003 0301 	and.w	r3, r3, #1
 8006c6e:	4a3f      	ldr	r2, [pc, #252]	; (8006d6c <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8006c70:	5cd3      	ldrb	r3, [r2, r3]
 8006c72:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d00d      	beq.n	8006c9a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006c7e:	4a3c      	ldr	r2, [pc, #240]	; (8006d70 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8006c80:	697b      	ldr	r3, [r7, #20]
 8006c82:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	fb02 f303 	mul.w	r3, r2, r3
 8006c8c:	61fb      	str	r3, [r7, #28]
 8006c8e:	e004      	b.n	8006c9a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	4a38      	ldr	r2, [pc, #224]	; (8006d74 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8006c94:	fb02 f303 	mul.w	r3, r2, r3
 8006c98:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006c9a:	4b32      	ldr	r3, [pc, #200]	; (8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ca2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ca6:	d102      	bne.n	8006cae <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8006ca8:	69fb      	ldr	r3, [r7, #28]
 8006caa:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8006cac:	e052      	b.n	8006d54 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 8006cae:	69fb      	ldr	r3, [r7, #28]
 8006cb0:	005b      	lsls	r3, r3, #1
 8006cb2:	4a31      	ldr	r2, [pc, #196]	; (8006d78 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8006cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8006cb8:	085b      	lsrs	r3, r3, #1
 8006cba:	61bb      	str	r3, [r7, #24]
      break;
 8006cbc:	e04a      	b.n	8006d54 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8006cbe:	f7ff fdfb 	bl	80068b8 <HAL_RCC_GetSysClockFreq>
 8006cc2:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006cc4:	e049      	b.n	8006d5a <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8006cc6:	f7ff fdf7 	bl	80068b8 <HAL_RCC_GetSysClockFreq>
 8006cca:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006ccc:	e045      	b.n	8006d5a <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8006cce:	4b25      	ldr	r3, [pc, #148]	; (8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006cd0:	6a1b      	ldr	r3, [r3, #32]
 8006cd2:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006cde:	d108      	bne.n	8006cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f003 0302 	and.w	r3, r3, #2
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d003      	beq.n	8006cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 8006cea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006cee:	61bb      	str	r3, [r7, #24]
 8006cf0:	e01f      	b.n	8006d32 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006cfc:	d109      	bne.n	8006d12 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8006cfe:	4b19      	ldr	r3, [pc, #100]	; (8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d02:	f003 0302 	and.w	r3, r3, #2
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d003      	beq.n	8006d12 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 8006d0a:	f649 4340 	movw	r3, #40000	; 0x9c40
 8006d0e:	61bb      	str	r3, [r7, #24]
 8006d10:	e00f      	b.n	8006d32 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d18:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d1c:	d11c      	bne.n	8006d58 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8006d1e:	4b11      	ldr	r3, [pc, #68]	; (8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d016      	beq.n	8006d58 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 8006d2a:	f24f 4324 	movw	r3, #62500	; 0xf424
 8006d2e:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8006d30:	e012      	b.n	8006d58 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8006d32:	e011      	b.n	8006d58 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006d34:	f7ff fe32 	bl	800699c <HAL_RCC_GetPCLK2Freq>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	4b0a      	ldr	r3, [pc, #40]	; (8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	0b9b      	lsrs	r3, r3, #14
 8006d40:	f003 0303 	and.w	r3, r3, #3
 8006d44:	3301      	adds	r3, #1
 8006d46:	005b      	lsls	r3, r3, #1
 8006d48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d4c:	61bb      	str	r3, [r7, #24]
      break;
 8006d4e:	e004      	b.n	8006d5a <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 8006d50:	bf00      	nop
 8006d52:	e002      	b.n	8006d5a <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8006d54:	bf00      	nop
 8006d56:	e000      	b.n	8006d5a <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8006d58:	bf00      	nop
    }
  }
  return (frequency);
 8006d5a:	69bb      	ldr	r3, [r7, #24]
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3720      	adds	r7, #32
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	40021000 	.word	0x40021000
 8006d68:	08011e50 	.word	0x08011e50
 8006d6c:	08011e60 	.word	0x08011e60
 8006d70:	007a1200 	.word	0x007a1200
 8006d74:	003d0900 	.word	0x003d0900
 8006d78:	aaaaaaab 	.word	0xaaaaaaab

08006d7c <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8006d84:	2300      	movs	r3, #0
 8006d86:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d101      	bne.n	8006d92 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	e07a      	b.n	8006e88 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	7c5b      	ldrb	r3, [r3, #17]
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d105      	bne.n	8006da8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f7fd fc72 	bl	800468c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2202      	movs	r2, #2
 8006dac:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 f89a 	bl	8006ee8 <HAL_RTC_WaitForSynchro>
 8006db4:	4603      	mov	r3, r0
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d004      	beq.n	8006dc4 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2204      	movs	r2, #4
 8006dbe:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	e061      	b.n	8006e88 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f000 f8bc 	bl	8006f42 <RTC_EnterInitMode>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d004      	beq.n	8006dda <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2204      	movs	r2, #4
 8006dd4:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e056      	b.n	8006e88 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	685a      	ldr	r2, [r3, #4]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f022 0207 	bic.w	r2, r2, #7
 8006de8:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d005      	beq.n	8006dfe <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8006df2:	4b27      	ldr	r3, [pc, #156]	; (8006e90 <HAL_RTC_Init+0x114>)
 8006df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006df6:	4a26      	ldr	r2, [pc, #152]	; (8006e90 <HAL_RTC_Init+0x114>)
 8006df8:	f023 0301 	bic.w	r3, r3, #1
 8006dfc:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8006dfe:	4b24      	ldr	r3, [pc, #144]	; (8006e90 <HAL_RTC_Init+0x114>)
 8006e00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e02:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	689b      	ldr	r3, [r3, #8]
 8006e0a:	4921      	ldr	r1, [pc, #132]	; (8006e90 <HAL_RTC_Init+0x114>)
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e18:	d003      	beq.n	8006e22 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	60fb      	str	r3, [r7, #12]
 8006e20:	e00e      	b.n	8006e40 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8006e22:	2001      	movs	r0, #1
 8006e24:	f7ff fed2 	bl	8006bcc <HAL_RCCEx_GetPeriphCLKFreq>
 8006e28:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d104      	bne.n	8006e3a <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2204      	movs	r2, #4
 8006e34:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8006e36:	2301      	movs	r3, #1
 8006e38:	e026      	b.n	8006e88 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	3b01      	subs	r3, #1
 8006e3e:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	0c1a      	lsrs	r2, r3, #16
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f002 020f 	and.w	r2, r2, #15
 8006e4c:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68fa      	ldr	r2, [r7, #12]
 8006e54:	b292      	uxth	r2, r2
 8006e56:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f000 f89a 	bl	8006f92 <RTC_ExitInitMode>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d004      	beq.n	8006e6e <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2204      	movs	r2, #4
 8006e68:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e00c      	b.n	8006e88 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8006e86:	2300      	movs	r3, #0
  }
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3710      	adds	r7, #16
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}
 8006e90:	40006c00 	.word	0x40006c00

08006e94 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b082      	sub	sp, #8
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f003 0302 	and.w	r3, r3, #2
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d011      	beq.n	8006ece <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	f003 0302 	and.w	r3, r3, #2
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d00a      	beq.n	8006ece <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f7fd fdb1 	bl	8004a20 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	685a      	ldr	r2, [r3, #4]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f022 0202 	bic.w	r2, r2, #2
 8006ecc:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8006ece:	4b05      	ldr	r3, [pc, #20]	; (8006ee4 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006ed0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006ed4:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	745a      	strb	r2, [r3, #17]
}
 8006edc:	bf00      	nop
 8006ede:	3708      	adds	r7, #8
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}
 8006ee4:	40010400 	.word	0x40010400

08006ee8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b084      	sub	sp, #16
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d101      	bne.n	8006efe <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e01d      	b.n	8006f3a <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	685a      	ldr	r2, [r3, #4]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f022 0208 	bic.w	r2, r2, #8
 8006f0c:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006f0e:	f7fe f935 	bl	800517c <HAL_GetTick>
 8006f12:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8006f14:	e009      	b.n	8006f2a <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006f16:	f7fe f931 	bl	800517c <HAL_GetTick>
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	1ad3      	subs	r3, r2, r3
 8006f20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f24:	d901      	bls.n	8006f2a <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8006f26:	2303      	movs	r3, #3
 8006f28:	e007      	b.n	8006f3a <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	f003 0308 	and.w	r3, r3, #8
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d0ee      	beq.n	8006f16 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8006f38:	2300      	movs	r3, #0
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3710      	adds	r7, #16
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}

08006f42 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006f42:	b580      	push	{r7, lr}
 8006f44:	b084      	sub	sp, #16
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8006f4e:	f7fe f915 	bl	800517c <HAL_GetTick>
 8006f52:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006f54:	e009      	b.n	8006f6a <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006f56:	f7fe f911 	bl	800517c <HAL_GetTick>
 8006f5a:	4602      	mov	r2, r0
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	1ad3      	subs	r3, r2, r3
 8006f60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f64:	d901      	bls.n	8006f6a <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8006f66:	2303      	movs	r3, #3
 8006f68:	e00f      	b.n	8006f8a <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	f003 0320 	and.w	r3, r3, #32
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d0ee      	beq.n	8006f56 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	685a      	ldr	r2, [r3, #4]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f042 0210 	orr.w	r2, r2, #16
 8006f86:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3710      	adds	r7, #16
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b084      	sub	sp, #16
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	685a      	ldr	r2, [r3, #4]
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f022 0210 	bic.w	r2, r2, #16
 8006fac:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8006fae:	f7fe f8e5 	bl	800517c <HAL_GetTick>
 8006fb2:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006fb4:	e009      	b.n	8006fca <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006fb6:	f7fe f8e1 	bl	800517c <HAL_GetTick>
 8006fba:	4602      	mov	r2, r0
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	1ad3      	subs	r3, r2, r3
 8006fc0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006fc4:	d901      	bls.n	8006fca <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8006fc6:	2303      	movs	r3, #3
 8006fc8:	e007      	b.n	8006fda <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	f003 0320 	and.w	r3, r3, #32
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d0ee      	beq.n	8006fb6 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8006fd8:	2300      	movs	r3, #0
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3710      	adds	r7, #16
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}

08006fe2 <HAL_RTCEx_RTCIRQHandler>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_RTCIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006fe2:	b580      	push	{r7, lr}
 8006fe4:	b082      	sub	sp, #8
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_SECOND_GET_IT_SOURCE(hrtc, RTC_IT_SEC))
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f003 0301 	and.w	r3, r3, #1
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d027      	beq.n	8007048 <HAL_RTCEx_RTCIRQHandler+0x66>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_SEC))
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	f003 0301 	and.w	r3, r3, #1
 8007002:	2b00      	cmp	r3, #0
 8007004:	d020      	beq.n	8007048 <HAL_RTCEx_RTCIRQHandler+0x66>
    {
      /* Check if Overrun occurred */
      if (__HAL_RTC_SECOND_GET_FLAG(hrtc, RTC_FLAG_OW))
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	f003 0304 	and.w	r3, r3, #4
 8007010:	2b00      	cmp	r3, #0
 8007012:	d00b      	beq.n	800702c <HAL_RTCEx_RTCIRQHandler+0x4a>
      {
        /* Second error callback */
        HAL_RTCEx_RTCEventErrorCallback(hrtc);
 8007014:	6878      	ldr	r0, [r7, #4]
 8007016:	f000 f81b 	bl	8007050 <HAL_RTCEx_RTCEventErrorCallback>

        /* Clear flag Second */
        __HAL_RTC_OVERFLOW_CLEAR_FLAG(hrtc, RTC_FLAG_OW);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f06f 0204 	mvn.w	r2, #4
 8007022:	605a      	str	r2, [r3, #4]

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2204      	movs	r2, #4
 8007028:	745a      	strb	r2, [r3, #17]
 800702a:	e005      	b.n	8007038 <HAL_RTCEx_RTCIRQHandler+0x56>
      }
      else
      {
        /* Second callback */
        HAL_RTCEx_RTCEventCallback(hrtc);
 800702c:	6878      	ldr	r0, [r7, #4]
 800702e:	f7fd fcc5 	bl	80049bc <HAL_RTCEx_RTCEventCallback>

        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2201      	movs	r2, #1
 8007036:	745a      	strb	r2, [r3, #17]
      }

      /* Clear flag Second */
      __HAL_RTC_SECOND_CLEAR_FLAG(hrtc, RTC_FLAG_SEC);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	685a      	ldr	r2, [r3, #4]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f022 0201 	bic.w	r2, r2, #1
 8007046:	605a      	str	r2, [r3, #4]
    }
  }
}
 8007048:	bf00      	nop
 800704a:	3708      	adds	r7, #8
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <HAL_RTCEx_RTCEventErrorCallback>:
  * @param  hrtc: pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_RTCEventErrorCallback(RTC_HandleTypeDef *hrtc)
{
 8007050:	b480      	push	{r7}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_RTCEventErrorCallback could be implemented in the user file
   */
}
 8007058:	bf00      	nop
 800705a:	370c      	adds	r7, #12
 800705c:	46bd      	mov	sp, r7
 800705e:	bc80      	pop	{r7}
 8007060:	4770      	bx	lr

08007062 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007062:	b580      	push	{r7, lr}
 8007064:	b082      	sub	sp, #8
 8007066:	af00      	add	r7, sp, #0
 8007068:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d101      	bne.n	8007074 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007070:	2301      	movs	r3, #1
 8007072:	e076      	b.n	8007162 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007078:	2b00      	cmp	r3, #0
 800707a:	d108      	bne.n	800708e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007084:	d009      	beq.n	800709a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2200      	movs	r2, #0
 800708a:	61da      	str	r2, [r3, #28]
 800708c:	e005      	b.n	800709a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2200      	movs	r2, #0
 8007092:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d106      	bne.n	80070ba <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2200      	movs	r2, #0
 80070b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f7fd fd03 	bl	8004ac0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2202      	movs	r2, #2
 80070be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	681a      	ldr	r2, [r3, #0]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070d0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80070e2:	431a      	orrs	r2, r3
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	68db      	ldr	r3, [r3, #12]
 80070e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80070ec:	431a      	orrs	r2, r3
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	f003 0302 	and.w	r3, r3, #2
 80070f6:	431a      	orrs	r2, r3
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	695b      	ldr	r3, [r3, #20]
 80070fc:	f003 0301 	and.w	r3, r3, #1
 8007100:	431a      	orrs	r2, r3
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	699b      	ldr	r3, [r3, #24]
 8007106:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800710a:	431a      	orrs	r2, r3
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	69db      	ldr	r3, [r3, #28]
 8007110:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007114:	431a      	orrs	r2, r3
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	6a1b      	ldr	r3, [r3, #32]
 800711a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800711e:	ea42 0103 	orr.w	r1, r2, r3
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007126:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	430a      	orrs	r2, r1
 8007130:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	699b      	ldr	r3, [r3, #24]
 8007136:	0c1a      	lsrs	r2, r3, #16
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f002 0204 	and.w	r2, r2, #4
 8007140:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	69da      	ldr	r2, [r3, #28]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007150:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2200      	movs	r2, #0
 8007156:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2201      	movs	r2, #1
 800715c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	3708      	adds	r7, #8
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}

0800716a <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800716a:	b580      	push	{r7, lr}
 800716c:	b084      	sub	sp, #16
 800716e:	af00      	add	r7, sp, #0
 8007170:	60f8      	str	r0, [r7, #12]
 8007172:	60b9      	str	r1, [r7, #8]
 8007174:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d004      	beq.n	8007186 <HAL_SRAM_Init+0x1c>
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	699b      	ldr	r3, [r3, #24]
 8007180:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007184:	d101      	bne.n	800718a <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e038      	b.n	80071fc <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007190:	b2db      	uxtb	r3, r3
 8007192:	2b00      	cmp	r3, #0
 8007194:	d106      	bne.n	80071a4 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2200      	movs	r2, #0
 800719a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800719e:	68f8      	ldr	r0, [r7, #12]
 80071a0:	f7fd f88c 	bl	80042bc <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	3308      	adds	r3, #8
 80071ac:	4619      	mov	r1, r3
 80071ae:	4610      	mov	r0, r2
 80071b0:	f001 fad6 	bl	8008760 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6818      	ldr	r0, [r3, #0]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	461a      	mov	r2, r3
 80071be:	68b9      	ldr	r1, [r7, #8]
 80071c0:	f001 fb38 	bl	8008834 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6858      	ldr	r0, [r3, #4]
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	689a      	ldr	r2, [r3, #8]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071d0:	6879      	ldr	r1, [r7, #4]
 80071d2:	f001 fb63 	bl	800889c <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	68fa      	ldr	r2, [r7, #12]
 80071dc:	6892      	ldr	r2, [r2, #8]
 80071de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	68fa      	ldr	r2, [r7, #12]
 80071e8:	6892      	ldr	r2, [r2, #8]
 80071ea:	f041 0101 	orr.w	r1, r1, #1
 80071ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2201      	movs	r2, #1
 80071f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 80071fa:	2300      	movs	r3, #0
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	3710      	adds	r7, #16
 8007200:	46bd      	mov	sp, r7
 8007202:	bd80      	pop	{r7, pc}

08007204 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b082      	sub	sp, #8
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d101      	bne.n	8007216 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	e041      	b.n	800729a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800721c:	b2db      	uxtb	r3, r3
 800721e:	2b00      	cmp	r3, #0
 8007220:	d106      	bne.n	8007230 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2200      	movs	r2, #0
 8007226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f7fd fea6 	bl	8004f7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2202      	movs	r2, #2
 8007234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	3304      	adds	r3, #4
 8007240:	4619      	mov	r1, r3
 8007242:	4610      	mov	r0, r2
 8007244:	f000 fada 	bl	80077fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2201      	movs	r2, #1
 8007254:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2201      	movs	r2, #1
 800725c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2201      	movs	r2, #1
 8007264:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2201      	movs	r2, #1
 800726c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2201      	movs	r2, #1
 800727c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2201      	movs	r2, #1
 8007284:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2201      	movs	r2, #1
 800728c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2201      	movs	r2, #1
 8007294:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007298:	2300      	movs	r3, #0
}
 800729a:	4618      	mov	r0, r3
 800729c:	3708      	adds	r7, #8
 800729e:	46bd      	mov	sp, r7
 80072a0:	bd80      	pop	{r7, pc}
	...

080072a4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b085      	sub	sp, #20
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	2b01      	cmp	r3, #1
 80072b6:	d001      	beq.n	80072bc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	e03c      	b.n	8007336 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2202      	movs	r2, #2
 80072c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a1d      	ldr	r2, [pc, #116]	; (8007340 <HAL_TIM_Base_Start+0x9c>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d018      	beq.n	8007300 <HAL_TIM_Base_Start+0x5c>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a1c      	ldr	r2, [pc, #112]	; (8007344 <HAL_TIM_Base_Start+0xa0>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d013      	beq.n	8007300 <HAL_TIM_Base_Start+0x5c>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072e0:	d00e      	beq.n	8007300 <HAL_TIM_Base_Start+0x5c>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a18      	ldr	r2, [pc, #96]	; (8007348 <HAL_TIM_Base_Start+0xa4>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d009      	beq.n	8007300 <HAL_TIM_Base_Start+0x5c>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a16      	ldr	r2, [pc, #88]	; (800734c <HAL_TIM_Base_Start+0xa8>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d004      	beq.n	8007300 <HAL_TIM_Base_Start+0x5c>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a15      	ldr	r2, [pc, #84]	; (8007350 <HAL_TIM_Base_Start+0xac>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d111      	bne.n	8007324 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	689b      	ldr	r3, [r3, #8]
 8007306:	f003 0307 	and.w	r3, r3, #7
 800730a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2b06      	cmp	r3, #6
 8007310:	d010      	beq.n	8007334 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	681a      	ldr	r2, [r3, #0]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f042 0201 	orr.w	r2, r2, #1
 8007320:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007322:	e007      	b.n	8007334 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	681a      	ldr	r2, [r3, #0]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f042 0201 	orr.w	r2, r2, #1
 8007332:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	3714      	adds	r7, #20
 800733a:	46bd      	mov	sp, r7
 800733c:	bc80      	pop	{r7}
 800733e:	4770      	bx	lr
 8007340:	40012c00 	.word	0x40012c00
 8007344:	40013400 	.word	0x40013400
 8007348:	40000400 	.word	0x40000400
 800734c:	40000800 	.word	0x40000800
 8007350:	40000c00 	.word	0x40000c00

08007354 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007354:	b480      	push	{r7}
 8007356:	b085      	sub	sp, #20
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007362:	b2db      	uxtb	r3, r3
 8007364:	2b01      	cmp	r3, #1
 8007366:	d001      	beq.n	800736c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	e044      	b.n	80073f6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2202      	movs	r2, #2
 8007370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	68da      	ldr	r2, [r3, #12]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f042 0201 	orr.w	r2, r2, #1
 8007382:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a1d      	ldr	r2, [pc, #116]	; (8007400 <HAL_TIM_Base_Start_IT+0xac>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d018      	beq.n	80073c0 <HAL_TIM_Base_Start_IT+0x6c>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a1c      	ldr	r2, [pc, #112]	; (8007404 <HAL_TIM_Base_Start_IT+0xb0>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d013      	beq.n	80073c0 <HAL_TIM_Base_Start_IT+0x6c>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073a0:	d00e      	beq.n	80073c0 <HAL_TIM_Base_Start_IT+0x6c>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a18      	ldr	r2, [pc, #96]	; (8007408 <HAL_TIM_Base_Start_IT+0xb4>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d009      	beq.n	80073c0 <HAL_TIM_Base_Start_IT+0x6c>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a16      	ldr	r2, [pc, #88]	; (800740c <HAL_TIM_Base_Start_IT+0xb8>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d004      	beq.n	80073c0 <HAL_TIM_Base_Start_IT+0x6c>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a15      	ldr	r2, [pc, #84]	; (8007410 <HAL_TIM_Base_Start_IT+0xbc>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d111      	bne.n	80073e4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	689b      	ldr	r3, [r3, #8]
 80073c6:	f003 0307 	and.w	r3, r3, #7
 80073ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2b06      	cmp	r3, #6
 80073d0:	d010      	beq.n	80073f4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f042 0201 	orr.w	r2, r2, #1
 80073e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073e2:	e007      	b.n	80073f4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f042 0201 	orr.w	r2, r2, #1
 80073f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80073f4:	2300      	movs	r3, #0
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3714      	adds	r7, #20
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bc80      	pop	{r7}
 80073fe:	4770      	bx	lr
 8007400:	40012c00 	.word	0x40012c00
 8007404:	40013400 	.word	0x40013400
 8007408:	40000400 	.word	0x40000400
 800740c:	40000800 	.word	0x40000800
 8007410:	40000c00 	.word	0x40000c00

08007414 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b082      	sub	sp, #8
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	f003 0302 	and.w	r3, r3, #2
 8007426:	2b02      	cmp	r3, #2
 8007428:	d122      	bne.n	8007470 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	68db      	ldr	r3, [r3, #12]
 8007430:	f003 0302 	and.w	r3, r3, #2
 8007434:	2b02      	cmp	r3, #2
 8007436:	d11b      	bne.n	8007470 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f06f 0202 	mvn.w	r2, #2
 8007440:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2201      	movs	r2, #1
 8007446:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	699b      	ldr	r3, [r3, #24]
 800744e:	f003 0303 	and.w	r3, r3, #3
 8007452:	2b00      	cmp	r3, #0
 8007454:	d003      	beq.n	800745e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 f9b4 	bl	80077c4 <HAL_TIM_IC_CaptureCallback>
 800745c:	e005      	b.n	800746a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f000 f9a7 	bl	80077b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f000 f9b6 	bl	80077d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2200      	movs	r2, #0
 800746e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	691b      	ldr	r3, [r3, #16]
 8007476:	f003 0304 	and.w	r3, r3, #4
 800747a:	2b04      	cmp	r3, #4
 800747c:	d122      	bne.n	80074c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	68db      	ldr	r3, [r3, #12]
 8007484:	f003 0304 	and.w	r3, r3, #4
 8007488:	2b04      	cmp	r3, #4
 800748a:	d11b      	bne.n	80074c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f06f 0204 	mvn.w	r2, #4
 8007494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2202      	movs	r2, #2
 800749a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	699b      	ldr	r3, [r3, #24]
 80074a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d003      	beq.n	80074b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f000 f98a 	bl	80077c4 <HAL_TIM_IC_CaptureCallback>
 80074b0:	e005      	b.n	80074be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f000 f97d 	bl	80077b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f000 f98c 	bl	80077d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2200      	movs	r2, #0
 80074c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	691b      	ldr	r3, [r3, #16]
 80074ca:	f003 0308 	and.w	r3, r3, #8
 80074ce:	2b08      	cmp	r3, #8
 80074d0:	d122      	bne.n	8007518 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	68db      	ldr	r3, [r3, #12]
 80074d8:	f003 0308 	and.w	r3, r3, #8
 80074dc:	2b08      	cmp	r3, #8
 80074de:	d11b      	bne.n	8007518 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f06f 0208 	mvn.w	r2, #8
 80074e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2204      	movs	r2, #4
 80074ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	69db      	ldr	r3, [r3, #28]
 80074f6:	f003 0303 	and.w	r3, r3, #3
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d003      	beq.n	8007506 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f000 f960 	bl	80077c4 <HAL_TIM_IC_CaptureCallback>
 8007504:	e005      	b.n	8007512 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f000 f953 	bl	80077b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 f962 	bl	80077d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	2200      	movs	r2, #0
 8007516:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	691b      	ldr	r3, [r3, #16]
 800751e:	f003 0310 	and.w	r3, r3, #16
 8007522:	2b10      	cmp	r3, #16
 8007524:	d122      	bne.n	800756c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	68db      	ldr	r3, [r3, #12]
 800752c:	f003 0310 	and.w	r3, r3, #16
 8007530:	2b10      	cmp	r3, #16
 8007532:	d11b      	bne.n	800756c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f06f 0210 	mvn.w	r2, #16
 800753c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2208      	movs	r2, #8
 8007542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	69db      	ldr	r3, [r3, #28]
 800754a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800754e:	2b00      	cmp	r3, #0
 8007550:	d003      	beq.n	800755a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f000 f936 	bl	80077c4 <HAL_TIM_IC_CaptureCallback>
 8007558:	e005      	b.n	8007566 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f000 f929 	bl	80077b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f000 f938 	bl	80077d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	691b      	ldr	r3, [r3, #16]
 8007572:	f003 0301 	and.w	r3, r3, #1
 8007576:	2b01      	cmp	r3, #1
 8007578:	d10e      	bne.n	8007598 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	f003 0301 	and.w	r3, r3, #1
 8007584:	2b01      	cmp	r3, #1
 8007586:	d107      	bne.n	8007598 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f06f 0201 	mvn.w	r2, #1
 8007590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f7fd f846 	bl	8004624 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	691b      	ldr	r3, [r3, #16]
 800759e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075a2:	2b80      	cmp	r3, #128	; 0x80
 80075a4:	d10e      	bne.n	80075c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075b0:	2b80      	cmp	r3, #128	; 0x80
 80075b2:	d107      	bne.n	80075c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80075bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f000 faa1 	bl	8007b06 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	691b      	ldr	r3, [r3, #16]
 80075ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075ce:	2b40      	cmp	r3, #64	; 0x40
 80075d0:	d10e      	bne.n	80075f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	68db      	ldr	r3, [r3, #12]
 80075d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075dc:	2b40      	cmp	r3, #64	; 0x40
 80075de:	d107      	bne.n	80075f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80075e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80075ea:	6878      	ldr	r0, [r7, #4]
 80075ec:	f000 f8fc 	bl	80077e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	691b      	ldr	r3, [r3, #16]
 80075f6:	f003 0320 	and.w	r3, r3, #32
 80075fa:	2b20      	cmp	r3, #32
 80075fc:	d10e      	bne.n	800761c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	68db      	ldr	r3, [r3, #12]
 8007604:	f003 0320 	and.w	r3, r3, #32
 8007608:	2b20      	cmp	r3, #32
 800760a:	d107      	bne.n	800761c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f06f 0220 	mvn.w	r2, #32
 8007614:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f000 fa6c 	bl	8007af4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800761c:	bf00      	nop
 800761e:	3708      	adds	r7, #8
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b084      	sub	sp, #16
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800762e:	2300      	movs	r3, #0
 8007630:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007638:	2b01      	cmp	r3, #1
 800763a:	d101      	bne.n	8007640 <HAL_TIM_ConfigClockSource+0x1c>
 800763c:	2302      	movs	r3, #2
 800763e:	e0b4      	b.n	80077aa <HAL_TIM_ConfigClockSource+0x186>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2201      	movs	r2, #1
 8007644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2202      	movs	r2, #2
 800764c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	689b      	ldr	r3, [r3, #8]
 8007656:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800765e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007666:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	68ba      	ldr	r2, [r7, #8]
 800766e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007678:	d03e      	beq.n	80076f8 <HAL_TIM_ConfigClockSource+0xd4>
 800767a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800767e:	f200 8087 	bhi.w	8007790 <HAL_TIM_ConfigClockSource+0x16c>
 8007682:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007686:	f000 8086 	beq.w	8007796 <HAL_TIM_ConfigClockSource+0x172>
 800768a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800768e:	d87f      	bhi.n	8007790 <HAL_TIM_ConfigClockSource+0x16c>
 8007690:	2b70      	cmp	r3, #112	; 0x70
 8007692:	d01a      	beq.n	80076ca <HAL_TIM_ConfigClockSource+0xa6>
 8007694:	2b70      	cmp	r3, #112	; 0x70
 8007696:	d87b      	bhi.n	8007790 <HAL_TIM_ConfigClockSource+0x16c>
 8007698:	2b60      	cmp	r3, #96	; 0x60
 800769a:	d050      	beq.n	800773e <HAL_TIM_ConfigClockSource+0x11a>
 800769c:	2b60      	cmp	r3, #96	; 0x60
 800769e:	d877      	bhi.n	8007790 <HAL_TIM_ConfigClockSource+0x16c>
 80076a0:	2b50      	cmp	r3, #80	; 0x50
 80076a2:	d03c      	beq.n	800771e <HAL_TIM_ConfigClockSource+0xfa>
 80076a4:	2b50      	cmp	r3, #80	; 0x50
 80076a6:	d873      	bhi.n	8007790 <HAL_TIM_ConfigClockSource+0x16c>
 80076a8:	2b40      	cmp	r3, #64	; 0x40
 80076aa:	d058      	beq.n	800775e <HAL_TIM_ConfigClockSource+0x13a>
 80076ac:	2b40      	cmp	r3, #64	; 0x40
 80076ae:	d86f      	bhi.n	8007790 <HAL_TIM_ConfigClockSource+0x16c>
 80076b0:	2b30      	cmp	r3, #48	; 0x30
 80076b2:	d064      	beq.n	800777e <HAL_TIM_ConfigClockSource+0x15a>
 80076b4:	2b30      	cmp	r3, #48	; 0x30
 80076b6:	d86b      	bhi.n	8007790 <HAL_TIM_ConfigClockSource+0x16c>
 80076b8:	2b20      	cmp	r3, #32
 80076ba:	d060      	beq.n	800777e <HAL_TIM_ConfigClockSource+0x15a>
 80076bc:	2b20      	cmp	r3, #32
 80076be:	d867      	bhi.n	8007790 <HAL_TIM_ConfigClockSource+0x16c>
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d05c      	beq.n	800777e <HAL_TIM_ConfigClockSource+0x15a>
 80076c4:	2b10      	cmp	r3, #16
 80076c6:	d05a      	beq.n	800777e <HAL_TIM_ConfigClockSource+0x15a>
 80076c8:	e062      	b.n	8007790 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6818      	ldr	r0, [r3, #0]
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	6899      	ldr	r1, [r3, #8]
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	685a      	ldr	r2, [r3, #4]
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	68db      	ldr	r3, [r3, #12]
 80076da:	f000 f980 	bl	80079de <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80076ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	68ba      	ldr	r2, [r7, #8]
 80076f4:	609a      	str	r2, [r3, #8]
      break;
 80076f6:	e04f      	b.n	8007798 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6818      	ldr	r0, [r3, #0]
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	6899      	ldr	r1, [r3, #8]
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	685a      	ldr	r2, [r3, #4]
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	68db      	ldr	r3, [r3, #12]
 8007708:	f000 f969 	bl	80079de <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	689a      	ldr	r2, [r3, #8]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800771a:	609a      	str	r2, [r3, #8]
      break;
 800771c:	e03c      	b.n	8007798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6818      	ldr	r0, [r3, #0]
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	6859      	ldr	r1, [r3, #4]
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	68db      	ldr	r3, [r3, #12]
 800772a:	461a      	mov	r2, r3
 800772c:	f000 f8e0 	bl	80078f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	2150      	movs	r1, #80	; 0x50
 8007736:	4618      	mov	r0, r3
 8007738:	f000 f937 	bl	80079aa <TIM_ITRx_SetConfig>
      break;
 800773c:	e02c      	b.n	8007798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6818      	ldr	r0, [r3, #0]
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	6859      	ldr	r1, [r3, #4]
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	461a      	mov	r2, r3
 800774c:	f000 f8fe 	bl	800794c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	2160      	movs	r1, #96	; 0x60
 8007756:	4618      	mov	r0, r3
 8007758:	f000 f927 	bl	80079aa <TIM_ITRx_SetConfig>
      break;
 800775c:	e01c      	b.n	8007798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6818      	ldr	r0, [r3, #0]
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	6859      	ldr	r1, [r3, #4]
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	68db      	ldr	r3, [r3, #12]
 800776a:	461a      	mov	r2, r3
 800776c:	f000 f8c0 	bl	80078f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	2140      	movs	r1, #64	; 0x40
 8007776:	4618      	mov	r0, r3
 8007778:	f000 f917 	bl	80079aa <TIM_ITRx_SetConfig>
      break;
 800777c:	e00c      	b.n	8007798 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681a      	ldr	r2, [r3, #0]
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4619      	mov	r1, r3
 8007788:	4610      	mov	r0, r2
 800778a:	f000 f90e 	bl	80079aa <TIM_ITRx_SetConfig>
      break;
 800778e:	e003      	b.n	8007798 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007790:	2301      	movs	r3, #1
 8007792:	73fb      	strb	r3, [r7, #15]
      break;
 8007794:	e000      	b.n	8007798 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007796:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2201      	movs	r2, #1
 800779c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80077a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3710      	adds	r7, #16
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}

080077b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077b2:	b480      	push	{r7}
 80077b4:	b083      	sub	sp, #12
 80077b6:	af00      	add	r7, sp, #0
 80077b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077ba:	bf00      	nop
 80077bc:	370c      	adds	r7, #12
 80077be:	46bd      	mov	sp, r7
 80077c0:	bc80      	pop	{r7}
 80077c2:	4770      	bx	lr

080077c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80077cc:	bf00      	nop
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bc80      	pop	{r7}
 80077d4:	4770      	bx	lr

080077d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077d6:	b480      	push	{r7}
 80077d8:	b083      	sub	sp, #12
 80077da:	af00      	add	r7, sp, #0
 80077dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077de:	bf00      	nop
 80077e0:	370c      	adds	r7, #12
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bc80      	pop	{r7}
 80077e6:	4770      	bx	lr

080077e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b083      	sub	sp, #12
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077f0:	bf00      	nop
 80077f2:	370c      	adds	r7, #12
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bc80      	pop	{r7}
 80077f8:	4770      	bx	lr
	...

080077fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b085      	sub	sp, #20
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
 8007804:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4a33      	ldr	r2, [pc, #204]	; (80078dc <TIM_Base_SetConfig+0xe0>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d013      	beq.n	800783c <TIM_Base_SetConfig+0x40>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	4a32      	ldr	r2, [pc, #200]	; (80078e0 <TIM_Base_SetConfig+0xe4>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d00f      	beq.n	800783c <TIM_Base_SetConfig+0x40>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007822:	d00b      	beq.n	800783c <TIM_Base_SetConfig+0x40>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	4a2f      	ldr	r2, [pc, #188]	; (80078e4 <TIM_Base_SetConfig+0xe8>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d007      	beq.n	800783c <TIM_Base_SetConfig+0x40>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	4a2e      	ldr	r2, [pc, #184]	; (80078e8 <TIM_Base_SetConfig+0xec>)
 8007830:	4293      	cmp	r3, r2
 8007832:	d003      	beq.n	800783c <TIM_Base_SetConfig+0x40>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	4a2d      	ldr	r2, [pc, #180]	; (80078ec <TIM_Base_SetConfig+0xf0>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d108      	bne.n	800784e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007842:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	68fa      	ldr	r2, [r7, #12]
 800784a:	4313      	orrs	r3, r2
 800784c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a22      	ldr	r2, [pc, #136]	; (80078dc <TIM_Base_SetConfig+0xe0>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d013      	beq.n	800787e <TIM_Base_SetConfig+0x82>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a21      	ldr	r2, [pc, #132]	; (80078e0 <TIM_Base_SetConfig+0xe4>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d00f      	beq.n	800787e <TIM_Base_SetConfig+0x82>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007864:	d00b      	beq.n	800787e <TIM_Base_SetConfig+0x82>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a1e      	ldr	r2, [pc, #120]	; (80078e4 <TIM_Base_SetConfig+0xe8>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d007      	beq.n	800787e <TIM_Base_SetConfig+0x82>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a1d      	ldr	r2, [pc, #116]	; (80078e8 <TIM_Base_SetConfig+0xec>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d003      	beq.n	800787e <TIM_Base_SetConfig+0x82>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a1c      	ldr	r2, [pc, #112]	; (80078ec <TIM_Base_SetConfig+0xf0>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d108      	bne.n	8007890 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007884:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	68db      	ldr	r3, [r3, #12]
 800788a:	68fa      	ldr	r2, [r7, #12]
 800788c:	4313      	orrs	r3, r2
 800788e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	695b      	ldr	r3, [r3, #20]
 800789a:	4313      	orrs	r3, r2
 800789c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	68fa      	ldr	r2, [r7, #12]
 80078a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	689a      	ldr	r2, [r3, #8]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	681a      	ldr	r2, [r3, #0]
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4a09      	ldr	r2, [pc, #36]	; (80078dc <TIM_Base_SetConfig+0xe0>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d003      	beq.n	80078c4 <TIM_Base_SetConfig+0xc8>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	4a08      	ldr	r2, [pc, #32]	; (80078e0 <TIM_Base_SetConfig+0xe4>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d103      	bne.n	80078cc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	691a      	ldr	r2, [r3, #16]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2201      	movs	r2, #1
 80078d0:	615a      	str	r2, [r3, #20]
}
 80078d2:	bf00      	nop
 80078d4:	3714      	adds	r7, #20
 80078d6:	46bd      	mov	sp, r7
 80078d8:	bc80      	pop	{r7}
 80078da:	4770      	bx	lr
 80078dc:	40012c00 	.word	0x40012c00
 80078e0:	40013400 	.word	0x40013400
 80078e4:	40000400 	.word	0x40000400
 80078e8:	40000800 	.word	0x40000800
 80078ec:	40000c00 	.word	0x40000c00

080078f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b087      	sub	sp, #28
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	60f8      	str	r0, [r7, #12]
 80078f8:	60b9      	str	r1, [r7, #8]
 80078fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	6a1b      	ldr	r3, [r3, #32]
 8007900:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	6a1b      	ldr	r3, [r3, #32]
 8007906:	f023 0201 	bic.w	r2, r3, #1
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	699b      	ldr	r3, [r3, #24]
 8007912:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800791a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	011b      	lsls	r3, r3, #4
 8007920:	693a      	ldr	r2, [r7, #16]
 8007922:	4313      	orrs	r3, r2
 8007924:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007926:	697b      	ldr	r3, [r7, #20]
 8007928:	f023 030a 	bic.w	r3, r3, #10
 800792c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800792e:	697a      	ldr	r2, [r7, #20]
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	4313      	orrs	r3, r2
 8007934:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	693a      	ldr	r2, [r7, #16]
 800793a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	697a      	ldr	r2, [r7, #20]
 8007940:	621a      	str	r2, [r3, #32]
}
 8007942:	bf00      	nop
 8007944:	371c      	adds	r7, #28
 8007946:	46bd      	mov	sp, r7
 8007948:	bc80      	pop	{r7}
 800794a:	4770      	bx	lr

0800794c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800794c:	b480      	push	{r7}
 800794e:	b087      	sub	sp, #28
 8007950:	af00      	add	r7, sp, #0
 8007952:	60f8      	str	r0, [r7, #12]
 8007954:	60b9      	str	r1, [r7, #8]
 8007956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6a1b      	ldr	r3, [r3, #32]
 800795c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	6a1b      	ldr	r3, [r3, #32]
 8007962:	f023 0210 	bic.w	r2, r3, #16
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	699b      	ldr	r3, [r3, #24]
 800796e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007970:	693b      	ldr	r3, [r7, #16]
 8007972:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007976:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	031b      	lsls	r3, r3, #12
 800797c:	693a      	ldr	r2, [r7, #16]
 800797e:	4313      	orrs	r3, r2
 8007980:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007988:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	011b      	lsls	r3, r3, #4
 800798e:	697a      	ldr	r2, [r7, #20]
 8007990:	4313      	orrs	r3, r2
 8007992:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	693a      	ldr	r2, [r7, #16]
 8007998:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	697a      	ldr	r2, [r7, #20]
 800799e:	621a      	str	r2, [r3, #32]
}
 80079a0:	bf00      	nop
 80079a2:	371c      	adds	r7, #28
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bc80      	pop	{r7}
 80079a8:	4770      	bx	lr

080079aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80079aa:	b480      	push	{r7}
 80079ac:	b085      	sub	sp, #20
 80079ae:	af00      	add	r7, sp, #0
 80079b0:	6078      	str	r0, [r7, #4]
 80079b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80079c2:	683a      	ldr	r2, [r7, #0]
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	4313      	orrs	r3, r2
 80079c8:	f043 0307 	orr.w	r3, r3, #7
 80079cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	68fa      	ldr	r2, [r7, #12]
 80079d2:	609a      	str	r2, [r3, #8]
}
 80079d4:	bf00      	nop
 80079d6:	3714      	adds	r7, #20
 80079d8:	46bd      	mov	sp, r7
 80079da:	bc80      	pop	{r7}
 80079dc:	4770      	bx	lr

080079de <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80079de:	b480      	push	{r7}
 80079e0:	b087      	sub	sp, #28
 80079e2:	af00      	add	r7, sp, #0
 80079e4:	60f8      	str	r0, [r7, #12]
 80079e6:	60b9      	str	r1, [r7, #8]
 80079e8:	607a      	str	r2, [r7, #4]
 80079ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	689b      	ldr	r3, [r3, #8]
 80079f0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80079f8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	021a      	lsls	r2, r3, #8
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	431a      	orrs	r2, r3
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	4313      	orrs	r3, r2
 8007a06:	697a      	ldr	r2, [r7, #20]
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	697a      	ldr	r2, [r7, #20]
 8007a10:	609a      	str	r2, [r3, #8]
}
 8007a12:	bf00      	nop
 8007a14:	371c      	adds	r7, #28
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bc80      	pop	{r7}
 8007a1a:	4770      	bx	lr

08007a1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b085      	sub	sp, #20
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d101      	bne.n	8007a34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007a30:	2302      	movs	r3, #2
 8007a32:	e050      	b.n	8007ad6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2201      	movs	r2, #1
 8007a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2202      	movs	r2, #2
 8007a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	4313      	orrs	r3, r2
 8007a64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	68fa      	ldr	r2, [r7, #12]
 8007a6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4a1b      	ldr	r2, [pc, #108]	; (8007ae0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d018      	beq.n	8007aaa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4a19      	ldr	r2, [pc, #100]	; (8007ae4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d013      	beq.n	8007aaa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a8a:	d00e      	beq.n	8007aaa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a15      	ldr	r2, [pc, #84]	; (8007ae8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d009      	beq.n	8007aaa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a14      	ldr	r2, [pc, #80]	; (8007aec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d004      	beq.n	8007aaa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4a12      	ldr	r2, [pc, #72]	; (8007af0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d10c      	bne.n	8007ac4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007aaa:	68bb      	ldr	r3, [r7, #8]
 8007aac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007ab0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	68ba      	ldr	r2, [r7, #8]
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	68ba      	ldr	r2, [r7, #8]
 8007ac2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ad4:	2300      	movs	r3, #0
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	3714      	adds	r7, #20
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bc80      	pop	{r7}
 8007ade:	4770      	bx	lr
 8007ae0:	40012c00 	.word	0x40012c00
 8007ae4:	40013400 	.word	0x40013400
 8007ae8:	40000400 	.word	0x40000400
 8007aec:	40000800 	.word	0x40000800
 8007af0:	40000c00 	.word	0x40000c00

08007af4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b083      	sub	sp, #12
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007afc:	bf00      	nop
 8007afe:	370c      	adds	r7, #12
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bc80      	pop	{r7}
 8007b04:	4770      	bx	lr

08007b06 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007b06:	b480      	push	{r7}
 8007b08:	b083      	sub	sp, #12
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007b0e:	bf00      	nop
 8007b10:	370c      	adds	r7, #12
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bc80      	pop	{r7}
 8007b16:	4770      	bx	lr

08007b18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b082      	sub	sp, #8
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d101      	bne.n	8007b2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	e042      	b.n	8007bb0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d106      	bne.n	8007b44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f7fd fa64 	bl	800500c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2224      	movs	r2, #36	; 0x24
 8007b48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68da      	ldr	r2, [r3, #12]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007b5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 fd71 	bl	8008644 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	691a      	ldr	r2, [r3, #16]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007b70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	695a      	ldr	r2, [r3, #20]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007b80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	68da      	ldr	r2, [r3, #12]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2200      	movs	r2, #0
 8007b96:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2220      	movs	r2, #32
 8007ba4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2200      	movs	r2, #0
 8007bac:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007bae:	2300      	movs	r3, #0
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	3708      	adds	r7, #8
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}

08007bb8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b08a      	sub	sp, #40	; 0x28
 8007bbc:	af02      	add	r7, sp, #8
 8007bbe:	60f8      	str	r0, [r7, #12]
 8007bc0:	60b9      	str	r1, [r7, #8]
 8007bc2:	603b      	str	r3, [r7, #0]
 8007bc4:	4613      	mov	r3, r2
 8007bc6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007bd2:	b2db      	uxtb	r3, r3
 8007bd4:	2b20      	cmp	r3, #32
 8007bd6:	d16d      	bne.n	8007cb4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d002      	beq.n	8007be4 <HAL_UART_Transmit+0x2c>
 8007bde:	88fb      	ldrh	r3, [r7, #6]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d101      	bne.n	8007be8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007be4:	2301      	movs	r3, #1
 8007be6:	e066      	b.n	8007cb6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	2200      	movs	r2, #0
 8007bec:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2221      	movs	r2, #33	; 0x21
 8007bf2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007bf6:	f7fd fac1 	bl	800517c <HAL_GetTick>
 8007bfa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	88fa      	ldrh	r2, [r7, #6]
 8007c00:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	88fa      	ldrh	r2, [r7, #6]
 8007c06:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	689b      	ldr	r3, [r3, #8]
 8007c0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c10:	d108      	bne.n	8007c24 <HAL_UART_Transmit+0x6c>
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	691b      	ldr	r3, [r3, #16]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d104      	bne.n	8007c24 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	61bb      	str	r3, [r7, #24]
 8007c22:	e003      	b.n	8007c2c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007c2c:	e02a      	b.n	8007c84 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	9300      	str	r3, [sp, #0]
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	2200      	movs	r2, #0
 8007c36:	2180      	movs	r1, #128	; 0x80
 8007c38:	68f8      	ldr	r0, [r7, #12]
 8007c3a:	f000 faf9 	bl	8008230 <UART_WaitOnFlagUntilTimeout>
 8007c3e:	4603      	mov	r3, r0
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d001      	beq.n	8007c48 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8007c44:	2303      	movs	r3, #3
 8007c46:	e036      	b.n	8007cb6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8007c48:	69fb      	ldr	r3, [r7, #28]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d10b      	bne.n	8007c66 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c4e:	69bb      	ldr	r3, [r7, #24]
 8007c50:	881b      	ldrh	r3, [r3, #0]
 8007c52:	461a      	mov	r2, r3
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c5c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007c5e:	69bb      	ldr	r3, [r7, #24]
 8007c60:	3302      	adds	r3, #2
 8007c62:	61bb      	str	r3, [r7, #24]
 8007c64:	e007      	b.n	8007c76 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007c66:	69fb      	ldr	r3, [r7, #28]
 8007c68:	781a      	ldrb	r2, [r3, #0]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007c70:	69fb      	ldr	r3, [r7, #28]
 8007c72:	3301      	adds	r3, #1
 8007c74:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	3b01      	subs	r3, #1
 8007c7e:	b29a      	uxth	r2, r3
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d1cf      	bne.n	8007c2e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	9300      	str	r3, [sp, #0]
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	2200      	movs	r2, #0
 8007c96:	2140      	movs	r1, #64	; 0x40
 8007c98:	68f8      	ldr	r0, [r7, #12]
 8007c9a:	f000 fac9 	bl	8008230 <UART_WaitOnFlagUntilTimeout>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d001      	beq.n	8007ca8 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8007ca4:	2303      	movs	r3, #3
 8007ca6:	e006      	b.n	8007cb6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2220      	movs	r2, #32
 8007cac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	e000      	b.n	8007cb6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007cb4:	2302      	movs	r3, #2
  }
}
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	3720      	adds	r7, #32
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bd80      	pop	{r7, pc}
	...

08007cc0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b0ba      	sub	sp, #232	; 0xe8
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	695b      	ldr	r3, [r3, #20]
 8007ce2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007cec:	2300      	movs	r3, #0
 8007cee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007cf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cf6:	f003 030f 	and.w	r3, r3, #15
 8007cfa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007cfe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d10f      	bne.n	8007d26 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007d06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d0a:	f003 0320 	and.w	r3, r3, #32
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d009      	beq.n	8007d26 <HAL_UART_IRQHandler+0x66>
 8007d12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d16:	f003 0320 	and.w	r3, r3, #32
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d003      	beq.n	8007d26 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007d1e:	6878      	ldr	r0, [r7, #4]
 8007d20:	f000 fbd1 	bl	80084c6 <UART_Receive_IT>
      return;
 8007d24:	e25b      	b.n	80081de <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007d26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	f000 80de 	beq.w	8007eec <HAL_UART_IRQHandler+0x22c>
 8007d30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d34:	f003 0301 	and.w	r3, r3, #1
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d106      	bne.n	8007d4a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007d3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d40:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	f000 80d1 	beq.w	8007eec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007d4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d4e:	f003 0301 	and.w	r3, r3, #1
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d00b      	beq.n	8007d6e <HAL_UART_IRQHandler+0xae>
 8007d56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d005      	beq.n	8007d6e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d66:	f043 0201 	orr.w	r2, r3, #1
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007d6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d72:	f003 0304 	and.w	r3, r3, #4
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d00b      	beq.n	8007d92 <HAL_UART_IRQHandler+0xd2>
 8007d7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d7e:	f003 0301 	and.w	r3, r3, #1
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d005      	beq.n	8007d92 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d8a:	f043 0202 	orr.w	r2, r3, #2
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d96:	f003 0302 	and.w	r3, r3, #2
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d00b      	beq.n	8007db6 <HAL_UART_IRQHandler+0xf6>
 8007d9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007da2:	f003 0301 	and.w	r3, r3, #1
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d005      	beq.n	8007db6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dae:	f043 0204 	orr.w	r2, r3, #4
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dba:	f003 0308 	and.w	r3, r3, #8
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d011      	beq.n	8007de6 <HAL_UART_IRQHandler+0x126>
 8007dc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dc6:	f003 0320 	and.w	r3, r3, #32
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d105      	bne.n	8007dda <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007dce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007dd2:	f003 0301 	and.w	r3, r3, #1
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d005      	beq.n	8007de6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dde:	f043 0208 	orr.w	r2, r3, #8
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	f000 81f2 	beq.w	80081d4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007df0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007df4:	f003 0320 	and.w	r3, r3, #32
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d008      	beq.n	8007e0e <HAL_UART_IRQHandler+0x14e>
 8007dfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007e00:	f003 0320 	and.w	r3, r3, #32
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d002      	beq.n	8007e0e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f000 fb5c 	bl	80084c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	695b      	ldr	r3, [r3, #20]
 8007e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	bf14      	ite	ne
 8007e1c:	2301      	movne	r3, #1
 8007e1e:	2300      	moveq	r3, #0
 8007e20:	b2db      	uxtb	r3, r3
 8007e22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e2a:	f003 0308 	and.w	r3, r3, #8
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d103      	bne.n	8007e3a <HAL_UART_IRQHandler+0x17a>
 8007e32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d04f      	beq.n	8007eda <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f000 fa66 	bl	800830c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	695b      	ldr	r3, [r3, #20]
 8007e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d041      	beq.n	8007ed2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	3314      	adds	r3, #20
 8007e54:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e58:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007e5c:	e853 3f00 	ldrex	r3, [r3]
 8007e60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007e64:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007e68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	3314      	adds	r3, #20
 8007e76:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007e7a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007e7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e82:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007e86:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007e8a:	e841 2300 	strex	r3, r2, [r1]
 8007e8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007e92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d1d9      	bne.n	8007e4e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d013      	beq.n	8007eca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ea6:	4a7e      	ldr	r2, [pc, #504]	; (80080a0 <HAL_UART_IRQHandler+0x3e0>)
 8007ea8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eae:	4618      	mov	r0, r3
 8007eb0:	f7fd febc 	bl	8005c2c <HAL_DMA_Abort_IT>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d016      	beq.n	8007ee8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ec0:	687a      	ldr	r2, [r7, #4]
 8007ec2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007ec4:	4610      	mov	r0, r2
 8007ec6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ec8:	e00e      	b.n	8007ee8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 f99c 	bl	8008208 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ed0:	e00a      	b.n	8007ee8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f000 f998 	bl	8008208 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ed8:	e006      	b.n	8007ee8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f000 f994 	bl	8008208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8007ee6:	e175      	b.n	80081d4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ee8:	bf00      	nop
    return;
 8007eea:	e173      	b.n	80081d4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	f040 814f 	bne.w	8008194 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007efa:	f003 0310 	and.w	r3, r3, #16
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	f000 8148 	beq.w	8008194 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007f04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f08:	f003 0310 	and.w	r3, r3, #16
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	f000 8141 	beq.w	8008194 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f12:	2300      	movs	r3, #0
 8007f14:	60bb      	str	r3, [r7, #8]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	60bb      	str	r3, [r7, #8]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	685b      	ldr	r3, [r3, #4]
 8007f24:	60bb      	str	r3, [r7, #8]
 8007f26:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	695b      	ldr	r3, [r3, #20]
 8007f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	f000 80b6 	beq.w	80080a4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	685b      	ldr	r3, [r3, #4]
 8007f40:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007f44:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	f000 8145 	beq.w	80081d8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007f52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007f56:	429a      	cmp	r2, r3
 8007f58:	f080 813e 	bcs.w	80081d8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007f62:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f68:	699b      	ldr	r3, [r3, #24]
 8007f6a:	2b20      	cmp	r3, #32
 8007f6c:	f000 8088 	beq.w	8008080 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	330c      	adds	r3, #12
 8007f76:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007f7e:	e853 3f00 	ldrex	r3, [r3]
 8007f82:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007f86:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007f8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f8e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	330c      	adds	r3, #12
 8007f98:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007f9c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007fa0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fa4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007fa8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007fac:	e841 2300 	strex	r3, r2, [r1]
 8007fb0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007fb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d1d9      	bne.n	8007f70 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	3314      	adds	r3, #20
 8007fc2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fc6:	e853 3f00 	ldrex	r3, [r3]
 8007fca:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007fcc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007fce:	f023 0301 	bic.w	r3, r3, #1
 8007fd2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	3314      	adds	r3, #20
 8007fdc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007fe0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007fe4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007fe8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007fec:	e841 2300 	strex	r3, r2, [r1]
 8007ff0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007ff2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d1e1      	bne.n	8007fbc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	3314      	adds	r3, #20
 8007ffe:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008000:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008002:	e853 3f00 	ldrex	r3, [r3]
 8008006:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008008:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800800a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800800e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	3314      	adds	r3, #20
 8008018:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800801c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800801e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008020:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008022:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008024:	e841 2300 	strex	r3, r2, [r1]
 8008028:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800802a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800802c:	2b00      	cmp	r3, #0
 800802e:	d1e3      	bne.n	8007ff8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2220      	movs	r2, #32
 8008034:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2200      	movs	r2, #0
 800803c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	330c      	adds	r3, #12
 8008044:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008046:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008048:	e853 3f00 	ldrex	r3, [r3]
 800804c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800804e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008050:	f023 0310 	bic.w	r3, r3, #16
 8008054:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	330c      	adds	r3, #12
 800805e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008062:	65ba      	str	r2, [r7, #88]	; 0x58
 8008064:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008066:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008068:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800806a:	e841 2300 	strex	r3, r2, [r1]
 800806e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008070:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008072:	2b00      	cmp	r3, #0
 8008074:	d1e3      	bne.n	800803e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800807a:	4618      	mov	r0, r3
 800807c:	f7fd fd9b 	bl	8005bb6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2202      	movs	r2, #2
 8008084:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800808e:	b29b      	uxth	r3, r3
 8008090:	1ad3      	subs	r3, r2, r3
 8008092:	b29b      	uxth	r3, r3
 8008094:	4619      	mov	r1, r3
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f000 f8bf 	bl	800821a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800809c:	e09c      	b.n	80081d8 <HAL_UART_IRQHandler+0x518>
 800809e:	bf00      	nop
 80080a0:	080083d1 	.word	0x080083d1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80080ac:	b29b      	uxth	r3, r3
 80080ae:	1ad3      	subs	r3, r2, r3
 80080b0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	f000 808e 	beq.w	80081dc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80080c0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	f000 8089 	beq.w	80081dc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	330c      	adds	r3, #12
 80080d0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080d4:	e853 3f00 	ldrex	r3, [r3]
 80080d8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80080da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080dc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80080e0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	330c      	adds	r3, #12
 80080ea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80080ee:	647a      	str	r2, [r7, #68]	; 0x44
 80080f0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80080f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80080f6:	e841 2300 	strex	r3, r2, [r1]
 80080fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80080fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d1e3      	bne.n	80080ca <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	3314      	adds	r3, #20
 8008108:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800810a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800810c:	e853 3f00 	ldrex	r3, [r3]
 8008110:	623b      	str	r3, [r7, #32]
   return(result);
 8008112:	6a3b      	ldr	r3, [r7, #32]
 8008114:	f023 0301 	bic.w	r3, r3, #1
 8008118:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	3314      	adds	r3, #20
 8008122:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008126:	633a      	str	r2, [r7, #48]	; 0x30
 8008128:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800812a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800812c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800812e:	e841 2300 	strex	r3, r2, [r1]
 8008132:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008136:	2b00      	cmp	r3, #0
 8008138:	d1e3      	bne.n	8008102 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2220      	movs	r2, #32
 800813e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2200      	movs	r2, #0
 8008146:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	330c      	adds	r3, #12
 800814e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008150:	693b      	ldr	r3, [r7, #16]
 8008152:	e853 3f00 	ldrex	r3, [r3]
 8008156:	60fb      	str	r3, [r7, #12]
   return(result);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f023 0310 	bic.w	r3, r3, #16
 800815e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	330c      	adds	r3, #12
 8008168:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800816c:	61fa      	str	r2, [r7, #28]
 800816e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008170:	69b9      	ldr	r1, [r7, #24]
 8008172:	69fa      	ldr	r2, [r7, #28]
 8008174:	e841 2300 	strex	r3, r2, [r1]
 8008178:	617b      	str	r3, [r7, #20]
   return(result);
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d1e3      	bne.n	8008148 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2202      	movs	r2, #2
 8008184:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008186:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800818a:	4619      	mov	r1, r3
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f000 f844 	bl	800821a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008192:	e023      	b.n	80081dc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008198:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800819c:	2b00      	cmp	r3, #0
 800819e:	d009      	beq.n	80081b4 <HAL_UART_IRQHandler+0x4f4>
 80081a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d003      	beq.n	80081b4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 f923 	bl	80083f8 <UART_Transmit_IT>
    return;
 80081b2:	e014      	b.n	80081de <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80081b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d00e      	beq.n	80081de <HAL_UART_IRQHandler+0x51e>
 80081c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d008      	beq.n	80081de <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f000 f962 	bl	8008496 <UART_EndTransmit_IT>
    return;
 80081d2:	e004      	b.n	80081de <HAL_UART_IRQHandler+0x51e>
    return;
 80081d4:	bf00      	nop
 80081d6:	e002      	b.n	80081de <HAL_UART_IRQHandler+0x51e>
      return;
 80081d8:	bf00      	nop
 80081da:	e000      	b.n	80081de <HAL_UART_IRQHandler+0x51e>
      return;
 80081dc:	bf00      	nop
  }
}
 80081de:	37e8      	adds	r7, #232	; 0xe8
 80081e0:	46bd      	mov	sp, r7
 80081e2:	bd80      	pop	{r7, pc}

080081e4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80081e4:	b480      	push	{r7}
 80081e6:	b083      	sub	sp, #12
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80081ec:	bf00      	nop
 80081ee:	370c      	adds	r7, #12
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bc80      	pop	{r7}
 80081f4:	4770      	bx	lr

080081f6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80081f6:	b480      	push	{r7}
 80081f8:	b083      	sub	sp, #12
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80081fe:	bf00      	nop
 8008200:	370c      	adds	r7, #12
 8008202:	46bd      	mov	sp, r7
 8008204:	bc80      	pop	{r7}
 8008206:	4770      	bx	lr

08008208 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008208:	b480      	push	{r7}
 800820a:	b083      	sub	sp, #12
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008210:	bf00      	nop
 8008212:	370c      	adds	r7, #12
 8008214:	46bd      	mov	sp, r7
 8008216:	bc80      	pop	{r7}
 8008218:	4770      	bx	lr

0800821a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800821a:	b480      	push	{r7}
 800821c:	b083      	sub	sp, #12
 800821e:	af00      	add	r7, sp, #0
 8008220:	6078      	str	r0, [r7, #4]
 8008222:	460b      	mov	r3, r1
 8008224:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008226:	bf00      	nop
 8008228:	370c      	adds	r7, #12
 800822a:	46bd      	mov	sp, r7
 800822c:	bc80      	pop	{r7}
 800822e:	4770      	bx	lr

08008230 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b090      	sub	sp, #64	; 0x40
 8008234:	af00      	add	r7, sp, #0
 8008236:	60f8      	str	r0, [r7, #12]
 8008238:	60b9      	str	r1, [r7, #8]
 800823a:	603b      	str	r3, [r7, #0]
 800823c:	4613      	mov	r3, r2
 800823e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008240:	e050      	b.n	80082e4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008242:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008248:	d04c      	beq.n	80082e4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800824a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800824c:	2b00      	cmp	r3, #0
 800824e:	d007      	beq.n	8008260 <UART_WaitOnFlagUntilTimeout+0x30>
 8008250:	f7fc ff94 	bl	800517c <HAL_GetTick>
 8008254:	4602      	mov	r2, r0
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	1ad3      	subs	r3, r2, r3
 800825a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800825c:	429a      	cmp	r2, r3
 800825e:	d241      	bcs.n	80082e4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	330c      	adds	r3, #12
 8008266:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800826a:	e853 3f00 	ldrex	r3, [r3]
 800826e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008272:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008276:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	330c      	adds	r3, #12
 800827e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008280:	637a      	str	r2, [r7, #52]	; 0x34
 8008282:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008284:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008286:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008288:	e841 2300 	strex	r3, r2, [r1]
 800828c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800828e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008290:	2b00      	cmp	r3, #0
 8008292:	d1e5      	bne.n	8008260 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	3314      	adds	r3, #20
 800829a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	e853 3f00 	ldrex	r3, [r3]
 80082a2:	613b      	str	r3, [r7, #16]
   return(result);
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	f023 0301 	bic.w	r3, r3, #1
 80082aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	3314      	adds	r3, #20
 80082b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80082b4:	623a      	str	r2, [r7, #32]
 80082b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082b8:	69f9      	ldr	r1, [r7, #28]
 80082ba:	6a3a      	ldr	r2, [r7, #32]
 80082bc:	e841 2300 	strex	r3, r2, [r1]
 80082c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80082c2:	69bb      	ldr	r3, [r7, #24]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d1e5      	bne.n	8008294 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2220      	movs	r2, #32
 80082cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2220      	movs	r2, #32
 80082d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	2200      	movs	r2, #0
 80082dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 80082e0:	2303      	movs	r3, #3
 80082e2:	e00f      	b.n	8008304 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	4013      	ands	r3, r2
 80082ee:	68ba      	ldr	r2, [r7, #8]
 80082f0:	429a      	cmp	r2, r3
 80082f2:	bf0c      	ite	eq
 80082f4:	2301      	moveq	r3, #1
 80082f6:	2300      	movne	r3, #0
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	461a      	mov	r2, r3
 80082fc:	79fb      	ldrb	r3, [r7, #7]
 80082fe:	429a      	cmp	r2, r3
 8008300:	d09f      	beq.n	8008242 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008302:	2300      	movs	r3, #0
}
 8008304:	4618      	mov	r0, r3
 8008306:	3740      	adds	r7, #64	; 0x40
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800830c:	b480      	push	{r7}
 800830e:	b095      	sub	sp, #84	; 0x54
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	330c      	adds	r3, #12
 800831a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800831e:	e853 3f00 	ldrex	r3, [r3]
 8008322:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008326:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800832a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	330c      	adds	r3, #12
 8008332:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008334:	643a      	str	r2, [r7, #64]	; 0x40
 8008336:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008338:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800833a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800833c:	e841 2300 	strex	r3, r2, [r1]
 8008340:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008344:	2b00      	cmp	r3, #0
 8008346:	d1e5      	bne.n	8008314 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	3314      	adds	r3, #20
 800834e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008350:	6a3b      	ldr	r3, [r7, #32]
 8008352:	e853 3f00 	ldrex	r3, [r3]
 8008356:	61fb      	str	r3, [r7, #28]
   return(result);
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	f023 0301 	bic.w	r3, r3, #1
 800835e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	3314      	adds	r3, #20
 8008366:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008368:	62fa      	str	r2, [r7, #44]	; 0x2c
 800836a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800836e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008370:	e841 2300 	strex	r3, r2, [r1]
 8008374:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008378:	2b00      	cmp	r3, #0
 800837a:	d1e5      	bne.n	8008348 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008380:	2b01      	cmp	r3, #1
 8008382:	d119      	bne.n	80083b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	330c      	adds	r3, #12
 800838a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	e853 3f00 	ldrex	r3, [r3]
 8008392:	60bb      	str	r3, [r7, #8]
   return(result);
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	f023 0310 	bic.w	r3, r3, #16
 800839a:	647b      	str	r3, [r7, #68]	; 0x44
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	330c      	adds	r3, #12
 80083a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80083a4:	61ba      	str	r2, [r7, #24]
 80083a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a8:	6979      	ldr	r1, [r7, #20]
 80083aa:	69ba      	ldr	r2, [r7, #24]
 80083ac:	e841 2300 	strex	r3, r2, [r1]
 80083b0:	613b      	str	r3, [r7, #16]
   return(result);
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d1e5      	bne.n	8008384 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2220      	movs	r2, #32
 80083bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2200      	movs	r2, #0
 80083c4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80083c6:	bf00      	nop
 80083c8:	3754      	adds	r7, #84	; 0x54
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bc80      	pop	{r7}
 80083ce:	4770      	bx	lr

080083d0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b084      	sub	sp, #16
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083dc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2200      	movs	r2, #0
 80083e2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	2200      	movs	r2, #0
 80083e8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80083ea:	68f8      	ldr	r0, [r7, #12]
 80083ec:	f7ff ff0c 	bl	8008208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80083f0:	bf00      	nop
 80083f2:	3710      	adds	r7, #16
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}

080083f8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b085      	sub	sp, #20
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008406:	b2db      	uxtb	r3, r3
 8008408:	2b21      	cmp	r3, #33	; 0x21
 800840a:	d13e      	bne.n	800848a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	689b      	ldr	r3, [r3, #8]
 8008410:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008414:	d114      	bne.n	8008440 <UART_Transmit_IT+0x48>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	691b      	ldr	r3, [r3, #16]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d110      	bne.n	8008440 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6a1b      	ldr	r3, [r3, #32]
 8008422:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	881b      	ldrh	r3, [r3, #0]
 8008428:	461a      	mov	r2, r3
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008432:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6a1b      	ldr	r3, [r3, #32]
 8008438:	1c9a      	adds	r2, r3, #2
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	621a      	str	r2, [r3, #32]
 800843e:	e008      	b.n	8008452 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	6a1b      	ldr	r3, [r3, #32]
 8008444:	1c59      	adds	r1, r3, #1
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	6211      	str	r1, [r2, #32]
 800844a:	781a      	ldrb	r2, [r3, #0]
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008456:	b29b      	uxth	r3, r3
 8008458:	3b01      	subs	r3, #1
 800845a:	b29b      	uxth	r3, r3
 800845c:	687a      	ldr	r2, [r7, #4]
 800845e:	4619      	mov	r1, r3
 8008460:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008462:	2b00      	cmp	r3, #0
 8008464:	d10f      	bne.n	8008486 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	68da      	ldr	r2, [r3, #12]
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008474:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	68da      	ldr	r2, [r3, #12]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008484:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008486:	2300      	movs	r3, #0
 8008488:	e000      	b.n	800848c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800848a:	2302      	movs	r3, #2
  }
}
 800848c:	4618      	mov	r0, r3
 800848e:	3714      	adds	r7, #20
 8008490:	46bd      	mov	sp, r7
 8008492:	bc80      	pop	{r7}
 8008494:	4770      	bx	lr

08008496 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008496:	b580      	push	{r7, lr}
 8008498:	b082      	sub	sp, #8
 800849a:	af00      	add	r7, sp, #0
 800849c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	68da      	ldr	r2, [r3, #12]
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2220      	movs	r2, #32
 80084b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f7ff fe94 	bl	80081e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80084bc:	2300      	movs	r3, #0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3708      	adds	r7, #8
 80084c2:	46bd      	mov	sp, r7
 80084c4:	bd80      	pop	{r7, pc}

080084c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80084c6:	b580      	push	{r7, lr}
 80084c8:	b08c      	sub	sp, #48	; 0x30
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80084d4:	b2db      	uxtb	r3, r3
 80084d6:	2b22      	cmp	r3, #34	; 0x22
 80084d8:	f040 80ae 	bne.w	8008638 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084e4:	d117      	bne.n	8008516 <UART_Receive_IT+0x50>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	691b      	ldr	r3, [r3, #16]
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d113      	bne.n	8008516 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80084ee:	2300      	movs	r3, #0
 80084f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084f6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	b29b      	uxth	r3, r3
 8008500:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008504:	b29a      	uxth	r2, r3
 8008506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008508:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800850e:	1c9a      	adds	r2, r3, #2
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	629a      	str	r2, [r3, #40]	; 0x28
 8008514:	e026      	b.n	8008564 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800851a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800851c:	2300      	movs	r3, #0
 800851e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	689b      	ldr	r3, [r3, #8]
 8008524:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008528:	d007      	beq.n	800853a <UART_Receive_IT+0x74>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d10a      	bne.n	8008548 <UART_Receive_IT+0x82>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	691b      	ldr	r3, [r3, #16]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d106      	bne.n	8008548 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	685b      	ldr	r3, [r3, #4]
 8008540:	b2da      	uxtb	r2, r3
 8008542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008544:	701a      	strb	r2, [r3, #0]
 8008546:	e008      	b.n	800855a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	b2db      	uxtb	r3, r3
 8008550:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008554:	b2da      	uxtb	r2, r3
 8008556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008558:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800855e:	1c5a      	adds	r2, r3, #1
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008568:	b29b      	uxth	r3, r3
 800856a:	3b01      	subs	r3, #1
 800856c:	b29b      	uxth	r3, r3
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	4619      	mov	r1, r3
 8008572:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008574:	2b00      	cmp	r3, #0
 8008576:	d15d      	bne.n	8008634 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	68da      	ldr	r2, [r3, #12]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f022 0220 	bic.w	r2, r2, #32
 8008586:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	68da      	ldr	r2, [r3, #12]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008596:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	695a      	ldr	r2, [r3, #20]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f022 0201 	bic.w	r2, r2, #1
 80085a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2220      	movs	r2, #32
 80085ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2200      	movs	r2, #0
 80085b4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085ba:	2b01      	cmp	r3, #1
 80085bc:	d135      	bne.n	800862a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2200      	movs	r2, #0
 80085c2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	330c      	adds	r3, #12
 80085ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	e853 3f00 	ldrex	r3, [r3]
 80085d2:	613b      	str	r3, [r7, #16]
   return(result);
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	f023 0310 	bic.w	r3, r3, #16
 80085da:	627b      	str	r3, [r7, #36]	; 0x24
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	330c      	adds	r3, #12
 80085e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085e4:	623a      	str	r2, [r7, #32]
 80085e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085e8:	69f9      	ldr	r1, [r7, #28]
 80085ea:	6a3a      	ldr	r2, [r7, #32]
 80085ec:	e841 2300 	strex	r3, r2, [r1]
 80085f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d1e5      	bne.n	80085c4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f003 0310 	and.w	r3, r3, #16
 8008602:	2b10      	cmp	r3, #16
 8008604:	d10a      	bne.n	800861c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008606:	2300      	movs	r3, #0
 8008608:	60fb      	str	r3, [r7, #12]
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	60fb      	str	r3, [r7, #12]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	60fb      	str	r3, [r7, #12]
 800861a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008620:	4619      	mov	r1, r3
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f7ff fdf9 	bl	800821a <HAL_UARTEx_RxEventCallback>
 8008628:	e002      	b.n	8008630 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f7ff fde3 	bl	80081f6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008630:	2300      	movs	r3, #0
 8008632:	e002      	b.n	800863a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008634:	2300      	movs	r3, #0
 8008636:	e000      	b.n	800863a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008638:	2302      	movs	r3, #2
  }
}
 800863a:	4618      	mov	r0, r3
 800863c:	3730      	adds	r7, #48	; 0x30
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
	...

08008644 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	68da      	ldr	r2, [r3, #12]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	430a      	orrs	r2, r1
 8008660:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	689a      	ldr	r2, [r3, #8]
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	691b      	ldr	r3, [r3, #16]
 800866a:	431a      	orrs	r2, r3
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	695b      	ldr	r3, [r3, #20]
 8008670:	4313      	orrs	r3, r2
 8008672:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	68db      	ldr	r3, [r3, #12]
 800867a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800867e:	f023 030c 	bic.w	r3, r3, #12
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	6812      	ldr	r2, [r2, #0]
 8008686:	68b9      	ldr	r1, [r7, #8]
 8008688:	430b      	orrs	r3, r1
 800868a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	695b      	ldr	r3, [r3, #20]
 8008692:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	699a      	ldr	r2, [r3, #24]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	430a      	orrs	r2, r1
 80086a0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	4a2c      	ldr	r2, [pc, #176]	; (8008758 <UART_SetConfig+0x114>)
 80086a8:	4293      	cmp	r3, r2
 80086aa:	d103      	bne.n	80086b4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80086ac:	f7fe f976 	bl	800699c <HAL_RCC_GetPCLK2Freq>
 80086b0:	60f8      	str	r0, [r7, #12]
 80086b2:	e002      	b.n	80086ba <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80086b4:	f7fe f95e 	bl	8006974 <HAL_RCC_GetPCLK1Freq>
 80086b8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80086ba:	68fa      	ldr	r2, [r7, #12]
 80086bc:	4613      	mov	r3, r2
 80086be:	009b      	lsls	r3, r3, #2
 80086c0:	4413      	add	r3, r2
 80086c2:	009a      	lsls	r2, r3, #2
 80086c4:	441a      	add	r2, r3
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	685b      	ldr	r3, [r3, #4]
 80086ca:	009b      	lsls	r3, r3, #2
 80086cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80086d0:	4a22      	ldr	r2, [pc, #136]	; (800875c <UART_SetConfig+0x118>)
 80086d2:	fba2 2303 	umull	r2, r3, r2, r3
 80086d6:	095b      	lsrs	r3, r3, #5
 80086d8:	0119      	lsls	r1, r3, #4
 80086da:	68fa      	ldr	r2, [r7, #12]
 80086dc:	4613      	mov	r3, r2
 80086de:	009b      	lsls	r3, r3, #2
 80086e0:	4413      	add	r3, r2
 80086e2:	009a      	lsls	r2, r3, #2
 80086e4:	441a      	add	r2, r3
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	685b      	ldr	r3, [r3, #4]
 80086ea:	009b      	lsls	r3, r3, #2
 80086ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80086f0:	4b1a      	ldr	r3, [pc, #104]	; (800875c <UART_SetConfig+0x118>)
 80086f2:	fba3 0302 	umull	r0, r3, r3, r2
 80086f6:	095b      	lsrs	r3, r3, #5
 80086f8:	2064      	movs	r0, #100	; 0x64
 80086fa:	fb00 f303 	mul.w	r3, r0, r3
 80086fe:	1ad3      	subs	r3, r2, r3
 8008700:	011b      	lsls	r3, r3, #4
 8008702:	3332      	adds	r3, #50	; 0x32
 8008704:	4a15      	ldr	r2, [pc, #84]	; (800875c <UART_SetConfig+0x118>)
 8008706:	fba2 2303 	umull	r2, r3, r2, r3
 800870a:	095b      	lsrs	r3, r3, #5
 800870c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008710:	4419      	add	r1, r3
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	4613      	mov	r3, r2
 8008716:	009b      	lsls	r3, r3, #2
 8008718:	4413      	add	r3, r2
 800871a:	009a      	lsls	r2, r3, #2
 800871c:	441a      	add	r2, r3
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	009b      	lsls	r3, r3, #2
 8008724:	fbb2 f2f3 	udiv	r2, r2, r3
 8008728:	4b0c      	ldr	r3, [pc, #48]	; (800875c <UART_SetConfig+0x118>)
 800872a:	fba3 0302 	umull	r0, r3, r3, r2
 800872e:	095b      	lsrs	r3, r3, #5
 8008730:	2064      	movs	r0, #100	; 0x64
 8008732:	fb00 f303 	mul.w	r3, r0, r3
 8008736:	1ad3      	subs	r3, r2, r3
 8008738:	011b      	lsls	r3, r3, #4
 800873a:	3332      	adds	r3, #50	; 0x32
 800873c:	4a07      	ldr	r2, [pc, #28]	; (800875c <UART_SetConfig+0x118>)
 800873e:	fba2 2303 	umull	r2, r3, r2, r3
 8008742:	095b      	lsrs	r3, r3, #5
 8008744:	f003 020f 	and.w	r2, r3, #15
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	440a      	add	r2, r1
 800874e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008750:	bf00      	nop
 8008752:	3710      	adds	r7, #16
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}
 8008758:	40013800 	.word	0x40013800
 800875c:	51eb851f 	.word	0x51eb851f

08008760 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8008760:	b480      	push	{r7}
 8008762:	b087      	sub	sp, #28
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
 8008768:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008774:	683a      	ldr	r2, [r7, #0]
 8008776:	6812      	ldr	r2, [r2, #0]
 8008778:	f023 0101 	bic.w	r1, r3, #1
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	689b      	ldr	r3, [r3, #8]
 8008786:	2b08      	cmp	r3, #8
 8008788:	d102      	bne.n	8008790 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800878a:	2340      	movs	r3, #64	; 0x40
 800878c:	617b      	str	r3, [r7, #20]
 800878e:	e001      	b.n	8008794 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8008790:	2300      	movs	r3, #0
 8008792:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80087a0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80087a6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80087ac:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80087b2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80087b8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80087be:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 80087c4:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 80087ca:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 80087d0:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 80087d6:	4313      	orrs	r3, r2
 80087d8:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	699b      	ldr	r3, [r3, #24]
 80087de:	693a      	ldr	r2, [r7, #16]
 80087e0:	4313      	orrs	r3, r2
 80087e2:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087e8:	693a      	ldr	r2, [r7, #16]
 80087ea:	4313      	orrs	r3, r2
 80087ec:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 80087ee:	4b10      	ldr	r3, [pc, #64]	; (8008830 <FSMC_NORSRAM_Init+0xd0>)
 80087f0:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80087f8:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8008800:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	681a      	ldr	r2, [r3, #0]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	43db      	mvns	r3, r3
 8008810:	ea02 0103 	and.w	r1, r2, r3
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	681a      	ldr	r2, [r3, #0]
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	4319      	orrs	r1, r3
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8008822:	2300      	movs	r3, #0
}
 8008824:	4618      	mov	r0, r3
 8008826:	371c      	adds	r7, #28
 8008828:	46bd      	mov	sp, r7
 800882a:	bc80      	pop	{r7}
 800882c:	4770      	bx	lr
 800882e:	bf00      	nop
 8008830:	0008fb7f 	.word	0x0008fb7f

08008834 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008834:	b480      	push	{r7}
 8008836:	b085      	sub	sp, #20
 8008838:	af00      	add	r7, sp, #0
 800883a:	60f8      	str	r0, [r7, #12]
 800883c:	60b9      	str	r1, [r7, #8]
 800883e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	1c5a      	adds	r2, r3, #1
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800884a:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	681a      	ldr	r2, [r3, #0]
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	011b      	lsls	r3, r3, #4
 8008858:	431a      	orrs	r2, r3
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	021b      	lsls	r3, r3, #8
 8008860:	431a      	orrs	r2, r3
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	68db      	ldr	r3, [r3, #12]
 8008866:	041b      	lsls	r3, r3, #16
 8008868:	431a      	orrs	r2, r3
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	691b      	ldr	r3, [r3, #16]
 800886e:	3b01      	subs	r3, #1
 8008870:	051b      	lsls	r3, r3, #20
 8008872:	431a      	orrs	r2, r3
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	695b      	ldr	r3, [r3, #20]
 8008878:	3b02      	subs	r3, #2
 800887a:	061b      	lsls	r3, r3, #24
 800887c:	431a      	orrs	r2, r3
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	699b      	ldr	r3, [r3, #24]
 8008882:	4313      	orrs	r3, r2
 8008884:	687a      	ldr	r2, [r7, #4]
 8008886:	3201      	adds	r2, #1
 8008888:	4319      	orrs	r1, r3
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 8008890:	2300      	movs	r3, #0
}
 8008892:	4618      	mov	r0, r3
 8008894:	3714      	adds	r7, #20
 8008896:	46bd      	mov	sp, r7
 8008898:	bc80      	pop	{r7}
 800889a:	4770      	bx	lr

0800889c <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800889c:	b480      	push	{r7}
 800889e:	b085      	sub	sp, #20
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	60f8      	str	r0, [r7, #12]
 80088a4:	60b9      	str	r1, [r7, #8]
 80088a6:	607a      	str	r2, [r7, #4]
 80088a8:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80088b0:	d11d      	bne.n	80088ee <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	687a      	ldr	r2, [r7, #4]
 80088b6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80088ba:	4b13      	ldr	r3, [pc, #76]	; (8008908 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80088bc:	4013      	ands	r3, r2
 80088be:	68ba      	ldr	r2, [r7, #8]
 80088c0:	6811      	ldr	r1, [r2, #0]
 80088c2:	68ba      	ldr	r2, [r7, #8]
 80088c4:	6852      	ldr	r2, [r2, #4]
 80088c6:	0112      	lsls	r2, r2, #4
 80088c8:	4311      	orrs	r1, r2
 80088ca:	68ba      	ldr	r2, [r7, #8]
 80088cc:	6892      	ldr	r2, [r2, #8]
 80088ce:	0212      	lsls	r2, r2, #8
 80088d0:	4311      	orrs	r1, r2
 80088d2:	68ba      	ldr	r2, [r7, #8]
 80088d4:	6992      	ldr	r2, [r2, #24]
 80088d6:	4311      	orrs	r1, r2
 80088d8:	68ba      	ldr	r2, [r7, #8]
 80088da:	68d2      	ldr	r2, [r2, #12]
 80088dc:	0412      	lsls	r2, r2, #16
 80088de:	430a      	orrs	r2, r1
 80088e0:	ea43 0102 	orr.w	r1, r3, r2
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	687a      	ldr	r2, [r7, #4]
 80088e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80088ec:	e005      	b.n	80088fa <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80088f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3714      	adds	r7, #20
 8008900:	46bd      	mov	sp, r7
 8008902:	bc80      	pop	{r7}
 8008904:	4770      	bx	lr
 8008906:	bf00      	nop
 8008908:	cff00000 	.word	0xcff00000

0800890c <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800890c:	b480      	push	{r7}
 800890e:	b085      	sub	sp, #20
 8008910:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008912:	f3ef 8305 	mrs	r3, IPSR
 8008916:	60bb      	str	r3, [r7, #8]
  return(result);
 8008918:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800891a:	2b00      	cmp	r3, #0
 800891c:	d10f      	bne.n	800893e <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800891e:	f3ef 8310 	mrs	r3, PRIMASK
 8008922:	607b      	str	r3, [r7, #4]
  return(result);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d109      	bne.n	800893e <osKernelInitialize+0x32>
 800892a:	4b10      	ldr	r3, [pc, #64]	; (800896c <osKernelInitialize+0x60>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	2b02      	cmp	r3, #2
 8008930:	d109      	bne.n	8008946 <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008932:	f3ef 8311 	mrs	r3, BASEPRI
 8008936:	603b      	str	r3, [r7, #0]
  return(result);
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d003      	beq.n	8008946 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800893e:	f06f 0305 	mvn.w	r3, #5
 8008942:	60fb      	str	r3, [r7, #12]
 8008944:	e00c      	b.n	8008960 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008946:	4b09      	ldr	r3, [pc, #36]	; (800896c <osKernelInitialize+0x60>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d105      	bne.n	800895a <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800894e:	4b07      	ldr	r3, [pc, #28]	; (800896c <osKernelInitialize+0x60>)
 8008950:	2201      	movs	r2, #1
 8008952:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008954:	2300      	movs	r3, #0
 8008956:	60fb      	str	r3, [r7, #12]
 8008958:	e002      	b.n	8008960 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800895a:	f04f 33ff 	mov.w	r3, #4294967295
 800895e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8008960:	68fb      	ldr	r3, [r7, #12]
}
 8008962:	4618      	mov	r0, r3
 8008964:	3714      	adds	r7, #20
 8008966:	46bd      	mov	sp, r7
 8008968:	bc80      	pop	{r7}
 800896a:	4770      	bx	lr
 800896c:	20000400 	.word	0x20000400

08008970 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008970:	b580      	push	{r7, lr}
 8008972:	b084      	sub	sp, #16
 8008974:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008976:	f3ef 8305 	mrs	r3, IPSR
 800897a:	60bb      	str	r3, [r7, #8]
  return(result);
 800897c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800897e:	2b00      	cmp	r3, #0
 8008980:	d10f      	bne.n	80089a2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008982:	f3ef 8310 	mrs	r3, PRIMASK
 8008986:	607b      	str	r3, [r7, #4]
  return(result);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d109      	bne.n	80089a2 <osKernelStart+0x32>
 800898e:	4b11      	ldr	r3, [pc, #68]	; (80089d4 <osKernelStart+0x64>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	2b02      	cmp	r3, #2
 8008994:	d109      	bne.n	80089aa <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008996:	f3ef 8311 	mrs	r3, BASEPRI
 800899a:	603b      	str	r3, [r7, #0]
  return(result);
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d003      	beq.n	80089aa <osKernelStart+0x3a>
    stat = osErrorISR;
 80089a2:	f06f 0305 	mvn.w	r3, #5
 80089a6:	60fb      	str	r3, [r7, #12]
 80089a8:	e00e      	b.n	80089c8 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 80089aa:	4b0a      	ldr	r3, [pc, #40]	; (80089d4 <osKernelStart+0x64>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	2b01      	cmp	r3, #1
 80089b0:	d107      	bne.n	80089c2 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 80089b2:	4b08      	ldr	r3, [pc, #32]	; (80089d4 <osKernelStart+0x64>)
 80089b4:	2202      	movs	r2, #2
 80089b6:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 80089b8:	f001 fc44 	bl	800a244 <vTaskStartScheduler>
      stat = osOK;
 80089bc:	2300      	movs	r3, #0
 80089be:	60fb      	str	r3, [r7, #12]
 80089c0:	e002      	b.n	80089c8 <osKernelStart+0x58>
    } else {
      stat = osError;
 80089c2:	f04f 33ff 	mov.w	r3, #4294967295
 80089c6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80089c8:	68fb      	ldr	r3, [r7, #12]
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3710      	adds	r7, #16
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}
 80089d2:	bf00      	nop
 80089d4:	20000400 	.word	0x20000400

080089d8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80089d8:	b580      	push	{r7, lr}
 80089da:	b092      	sub	sp, #72	; 0x48
 80089dc:	af04      	add	r7, sp, #16
 80089de:	60f8      	str	r0, [r7, #12]
 80089e0:	60b9      	str	r1, [r7, #8]
 80089e2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80089e4:	2300      	movs	r3, #0
 80089e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80089e8:	f3ef 8305 	mrs	r3, IPSR
 80089ec:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80089ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	f040 8094 	bne.w	8008b1e <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089f6:	f3ef 8310 	mrs	r3, PRIMASK
 80089fa:	623b      	str	r3, [r7, #32]
  return(result);
 80089fc:	6a3b      	ldr	r3, [r7, #32]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	f040 808d 	bne.w	8008b1e <osThreadNew+0x146>
 8008a04:	4b48      	ldr	r3, [pc, #288]	; (8008b28 <osThreadNew+0x150>)
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	2b02      	cmp	r3, #2
 8008a0a:	d106      	bne.n	8008a1a <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008a0c:	f3ef 8311 	mrs	r3, BASEPRI
 8008a10:	61fb      	str	r3, [r7, #28]
  return(result);
 8008a12:	69fb      	ldr	r3, [r7, #28]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	f040 8082 	bne.w	8008b1e <osThreadNew+0x146>
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d07e      	beq.n	8008b1e <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8008a20:	2380      	movs	r3, #128	; 0x80
 8008a22:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8008a24:	2318      	movs	r3, #24
 8008a26:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8008a28:	2300      	movs	r3, #0
 8008a2a:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8008a2c:	f107 031b 	add.w	r3, r7, #27
 8008a30:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8008a32:	f04f 33ff 	mov.w	r3, #4294967295
 8008a36:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d045      	beq.n	8008aca <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d002      	beq.n	8008a4c <osThreadNew+0x74>
        name = attr->name;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	699b      	ldr	r3, [r3, #24]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d002      	beq.n	8008a5a <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	699b      	ldr	r3, [r3, #24]
 8008a58:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d008      	beq.n	8008a72 <osThreadNew+0x9a>
 8008a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a62:	2b38      	cmp	r3, #56	; 0x38
 8008a64:	d805      	bhi.n	8008a72 <osThreadNew+0x9a>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	685b      	ldr	r3, [r3, #4]
 8008a6a:	f003 0301 	and.w	r3, r3, #1
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d001      	beq.n	8008a76 <osThreadNew+0x9e>
        return (NULL);
 8008a72:	2300      	movs	r3, #0
 8008a74:	e054      	b.n	8008b20 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	695b      	ldr	r3, [r3, #20]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d003      	beq.n	8008a86 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	695b      	ldr	r3, [r3, #20]
 8008a82:	089b      	lsrs	r3, r3, #2
 8008a84:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d00e      	beq.n	8008aac <osThreadNew+0xd4>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	68db      	ldr	r3, [r3, #12]
 8008a92:	2b5b      	cmp	r3, #91	; 0x5b
 8008a94:	d90a      	bls.n	8008aac <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d006      	beq.n	8008aac <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	695b      	ldr	r3, [r3, #20]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d002      	beq.n	8008aac <osThreadNew+0xd4>
        mem = 1;
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	62bb      	str	r3, [r7, #40]	; 0x28
 8008aaa:	e010      	b.n	8008ace <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	689b      	ldr	r3, [r3, #8]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d10c      	bne.n	8008ace <osThreadNew+0xf6>
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	68db      	ldr	r3, [r3, #12]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d108      	bne.n	8008ace <osThreadNew+0xf6>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	691b      	ldr	r3, [r3, #16]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d104      	bne.n	8008ace <osThreadNew+0xf6>
          mem = 0;
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	62bb      	str	r3, [r7, #40]	; 0x28
 8008ac8:	e001      	b.n	8008ace <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8008aca:	2300      	movs	r3, #0
 8008acc:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8008ace:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d110      	bne.n	8008af6 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8008ad8:	687a      	ldr	r2, [r7, #4]
 8008ada:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008adc:	9202      	str	r2, [sp, #8]
 8008ade:	9301      	str	r3, [sp, #4]
 8008ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ae2:	9300      	str	r3, [sp, #0]
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ae8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008aea:	68f8      	ldr	r0, [r7, #12]
 8008aec:	f001 f9da 	bl	8009ea4 <xTaskCreateStatic>
 8008af0:	4603      	mov	r3, r0
 8008af2:	617b      	str	r3, [r7, #20]
 8008af4:	e013      	b.n	8008b1e <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8008af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d110      	bne.n	8008b1e <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008afe:	b29a      	uxth	r2, r3
 8008b00:	f107 0314 	add.w	r3, r7, #20
 8008b04:	9301      	str	r3, [sp, #4]
 8008b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b08:	9300      	str	r3, [sp, #0]
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008b0e:	68f8      	ldr	r0, [r7, #12]
 8008b10:	f001 fa24 	bl	8009f5c <xTaskCreate>
 8008b14:	4603      	mov	r3, r0
 8008b16:	2b01      	cmp	r3, #1
 8008b18:	d001      	beq.n	8008b1e <osThreadNew+0x146>
          hTask = NULL;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008b1e:	697b      	ldr	r3, [r7, #20]
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3738      	adds	r7, #56	; 0x38
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}
 8008b28:	20000400 	.word	0x20000400

08008b2c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b086      	sub	sp, #24
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b34:	f3ef 8305 	mrs	r3, IPSR
 8008b38:	613b      	str	r3, [r7, #16]
  return(result);
 8008b3a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d10f      	bne.n	8008b60 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008b40:	f3ef 8310 	mrs	r3, PRIMASK
 8008b44:	60fb      	str	r3, [r7, #12]
  return(result);
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d109      	bne.n	8008b60 <osDelay+0x34>
 8008b4c:	4b0d      	ldr	r3, [pc, #52]	; (8008b84 <osDelay+0x58>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	2b02      	cmp	r3, #2
 8008b52:	d109      	bne.n	8008b68 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008b54:	f3ef 8311 	mrs	r3, BASEPRI
 8008b58:	60bb      	str	r3, [r7, #8]
  return(result);
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d003      	beq.n	8008b68 <osDelay+0x3c>
    stat = osErrorISR;
 8008b60:	f06f 0305 	mvn.w	r3, #5
 8008b64:	617b      	str	r3, [r7, #20]
 8008b66:	e007      	b.n	8008b78 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d002      	beq.n	8008b78 <osDelay+0x4c>
      vTaskDelay(ticks);
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f001 fb32 	bl	800a1dc <vTaskDelay>
    }
  }

  return (stat);
 8008b78:	697b      	ldr	r3, [r7, #20]
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3718      	adds	r7, #24
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}
 8008b82:	bf00      	nop
 8008b84:	20000400 	.word	0x20000400

08008b88 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b08c      	sub	sp, #48	; 0x30
 8008b8c:	af02      	add	r7, sp, #8
 8008b8e:	60f8      	str	r0, [r7, #12]
 8008b90:	60b9      	str	r1, [r7, #8]
 8008b92:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008b94:	2300      	movs	r3, #0
 8008b96:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b98:	f3ef 8305 	mrs	r3, IPSR
 8008b9c:	61bb      	str	r3, [r7, #24]
  return(result);
 8008b9e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	f040 8086 	bne.w	8008cb2 <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ba6:	f3ef 8310 	mrs	r3, PRIMASK
 8008baa:	617b      	str	r3, [r7, #20]
  return(result);
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d17f      	bne.n	8008cb2 <osSemaphoreNew+0x12a>
 8008bb2:	4b42      	ldr	r3, [pc, #264]	; (8008cbc <osSemaphoreNew+0x134>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	2b02      	cmp	r3, #2
 8008bb8:	d105      	bne.n	8008bc6 <osSemaphoreNew+0x3e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008bba:	f3ef 8311 	mrs	r3, BASEPRI
 8008bbe:	613b      	str	r3, [r7, #16]
  return(result);
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d175      	bne.n	8008cb2 <osSemaphoreNew+0x12a>
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d072      	beq.n	8008cb2 <osSemaphoreNew+0x12a>
 8008bcc:	68ba      	ldr	r2, [r7, #8]
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	429a      	cmp	r2, r3
 8008bd2:	d86e      	bhi.n	8008cb2 <osSemaphoreNew+0x12a>
    mem = -1;
 8008bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8008bd8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d015      	beq.n	8008c0c <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	689b      	ldr	r3, [r3, #8]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d006      	beq.n	8008bf6 <osSemaphoreNew+0x6e>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	68db      	ldr	r3, [r3, #12]
 8008bec:	2b4f      	cmp	r3, #79	; 0x4f
 8008bee:	d902      	bls.n	8008bf6 <osSemaphoreNew+0x6e>
        mem = 1;
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	623b      	str	r3, [r7, #32]
 8008bf4:	e00c      	b.n	8008c10 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	689b      	ldr	r3, [r3, #8]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d108      	bne.n	8008c10 <osSemaphoreNew+0x88>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	68db      	ldr	r3, [r3, #12]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d104      	bne.n	8008c10 <osSemaphoreNew+0x88>
          mem = 0;
 8008c06:	2300      	movs	r3, #0
 8008c08:	623b      	str	r3, [r7, #32]
 8008c0a:	e001      	b.n	8008c10 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8008c10:	6a3b      	ldr	r3, [r7, #32]
 8008c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c16:	d04c      	beq.n	8008cb2 <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d128      	bne.n	8008c70 <osSemaphoreNew+0xe8>
        if (mem == 1) {
 8008c1e:	6a3b      	ldr	r3, [r7, #32]
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d10a      	bne.n	8008c3a <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	689b      	ldr	r3, [r3, #8]
 8008c28:	2203      	movs	r2, #3
 8008c2a:	9200      	str	r2, [sp, #0]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	2100      	movs	r1, #0
 8008c30:	2001      	movs	r0, #1
 8008c32:	f000 fa15 	bl	8009060 <xQueueGenericCreateStatic>
 8008c36:	6278      	str	r0, [r7, #36]	; 0x24
 8008c38:	e005      	b.n	8008c46 <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8008c3a:	2203      	movs	r2, #3
 8008c3c:	2100      	movs	r1, #0
 8008c3e:	2001      	movs	r0, #1
 8008c40:	f000 fa85 	bl	800914e <xQueueGenericCreate>
 8008c44:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d022      	beq.n	8008c92 <osSemaphoreNew+0x10a>
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d01f      	beq.n	8008c92 <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008c52:	2300      	movs	r3, #0
 8008c54:	2200      	movs	r2, #0
 8008c56:	2100      	movs	r1, #0
 8008c58:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008c5a:	f000 fb43 	bl	80092e4 <xQueueGenericSend>
 8008c5e:	4603      	mov	r3, r0
 8008c60:	2b01      	cmp	r3, #1
 8008c62:	d016      	beq.n	8008c92 <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 8008c64:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008c66:	f000 ff4d 	bl	8009b04 <vQueueDelete>
            hSemaphore = NULL;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	627b      	str	r3, [r7, #36]	; 0x24
 8008c6e:	e010      	b.n	8008c92 <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 8008c70:	6a3b      	ldr	r3, [r7, #32]
 8008c72:	2b01      	cmp	r3, #1
 8008c74:	d108      	bne.n	8008c88 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	689b      	ldr	r3, [r3, #8]
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	68b9      	ldr	r1, [r7, #8]
 8008c7e:	68f8      	ldr	r0, [r7, #12]
 8008c80:	f000 fac6 	bl	8009210 <xQueueCreateCountingSemaphoreStatic>
 8008c84:	6278      	str	r0, [r7, #36]	; 0x24
 8008c86:	e004      	b.n	8008c92 <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008c88:	68b9      	ldr	r1, [r7, #8]
 8008c8a:	68f8      	ldr	r0, [r7, #12]
 8008c8c:	f000 faf7 	bl	800927e <xQueueCreateCountingSemaphore>
 8008c90:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d00c      	beq.n	8008cb2 <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d003      	beq.n	8008ca6 <osSemaphoreNew+0x11e>
          name = attr->name;
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	61fb      	str	r3, [r7, #28]
 8008ca4:	e001      	b.n	8008caa <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008caa:	69f9      	ldr	r1, [r7, #28]
 8008cac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008cae:	f001 f873 	bl	8009d98 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	3728      	adds	r7, #40	; 0x28
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd80      	pop	{r7, pc}
 8008cbc:	20000400 	.word	0x20000400

08008cc0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008cc0:	b580      	push	{r7, lr}
 8008cc2:	b08c      	sub	sp, #48	; 0x30
 8008cc4:	af02      	add	r7, sp, #8
 8008cc6:	60f8      	str	r0, [r7, #12]
 8008cc8:	60b9      	str	r1, [r7, #8]
 8008cca:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008ccc:	2300      	movs	r3, #0
 8008cce:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008cd0:	f3ef 8305 	mrs	r3, IPSR
 8008cd4:	61bb      	str	r3, [r7, #24]
  return(result);
 8008cd6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d16f      	bne.n	8008dbc <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cdc:	f3ef 8310 	mrs	r3, PRIMASK
 8008ce0:	617b      	str	r3, [r7, #20]
  return(result);
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d169      	bne.n	8008dbc <osMessageQueueNew+0xfc>
 8008ce8:	4b37      	ldr	r3, [pc, #220]	; (8008dc8 <osMessageQueueNew+0x108>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	2b02      	cmp	r3, #2
 8008cee:	d105      	bne.n	8008cfc <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008cf0:	f3ef 8311 	mrs	r3, BASEPRI
 8008cf4:	613b      	str	r3, [r7, #16]
  return(result);
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d15f      	bne.n	8008dbc <osMessageQueueNew+0xfc>
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d05c      	beq.n	8008dbc <osMessageQueueNew+0xfc>
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d059      	beq.n	8008dbc <osMessageQueueNew+0xfc>
    mem = -1;
 8008d08:	f04f 33ff 	mov.w	r3, #4294967295
 8008d0c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d029      	beq.n	8008d68 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	689b      	ldr	r3, [r3, #8]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d012      	beq.n	8008d42 <osMessageQueueNew+0x82>
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	68db      	ldr	r3, [r3, #12]
 8008d20:	2b4f      	cmp	r3, #79	; 0x4f
 8008d22:	d90e      	bls.n	8008d42 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d00a      	beq.n	8008d42 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	695a      	ldr	r2, [r3, #20]
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	68b9      	ldr	r1, [r7, #8]
 8008d34:	fb01 f303 	mul.w	r3, r1, r3
 8008d38:	429a      	cmp	r2, r3
 8008d3a:	d302      	bcc.n	8008d42 <osMessageQueueNew+0x82>
        mem = 1;
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	623b      	str	r3, [r7, #32]
 8008d40:	e014      	b.n	8008d6c <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	689b      	ldr	r3, [r3, #8]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d110      	bne.n	8008d6c <osMessageQueueNew+0xac>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	68db      	ldr	r3, [r3, #12]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d10c      	bne.n	8008d6c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d108      	bne.n	8008d6c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	695b      	ldr	r3, [r3, #20]
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d104      	bne.n	8008d6c <osMessageQueueNew+0xac>
          mem = 0;
 8008d62:	2300      	movs	r3, #0
 8008d64:	623b      	str	r3, [r7, #32]
 8008d66:	e001      	b.n	8008d6c <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8008d68:	2300      	movs	r3, #0
 8008d6a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8008d6c:	6a3b      	ldr	r3, [r7, #32]
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	d10b      	bne.n	8008d8a <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	691a      	ldr	r2, [r3, #16]
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	689b      	ldr	r3, [r3, #8]
 8008d7a:	2100      	movs	r1, #0
 8008d7c:	9100      	str	r1, [sp, #0]
 8008d7e:	68b9      	ldr	r1, [r7, #8]
 8008d80:	68f8      	ldr	r0, [r7, #12]
 8008d82:	f000 f96d 	bl	8009060 <xQueueGenericCreateStatic>
 8008d86:	6278      	str	r0, [r7, #36]	; 0x24
 8008d88:	e008      	b.n	8008d9c <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 8008d8a:	6a3b      	ldr	r3, [r7, #32]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d105      	bne.n	8008d9c <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8008d90:	2200      	movs	r2, #0
 8008d92:	68b9      	ldr	r1, [r7, #8]
 8008d94:	68f8      	ldr	r0, [r7, #12]
 8008d96:	f000 f9da 	bl	800914e <xQueueGenericCreate>
 8008d9a:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d00c      	beq.n	8008dbc <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d003      	beq.n	8008db0 <osMessageQueueNew+0xf0>
        name = attr->name;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	61fb      	str	r3, [r7, #28]
 8008dae:	e001      	b.n	8008db4 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8008db0:	2300      	movs	r3, #0
 8008db2:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8008db4:	69f9      	ldr	r1, [r7, #28]
 8008db6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008db8:	f000 ffee 	bl	8009d98 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	3728      	adds	r7, #40	; 0x28
 8008dc2:	46bd      	mov	sp, r7
 8008dc4:	bd80      	pop	{r7, pc}
 8008dc6:	bf00      	nop
 8008dc8:	20000400 	.word	0x20000400

08008dcc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008dcc:	b480      	push	{r7}
 8008dce:	b085      	sub	sp, #20
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	60b9      	str	r1, [r7, #8]
 8008dd6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	4a06      	ldr	r2, [pc, #24]	; (8008df4 <vApplicationGetIdleTaskMemory+0x28>)
 8008ddc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	4a05      	ldr	r2, [pc, #20]	; (8008df8 <vApplicationGetIdleTaskMemory+0x2c>)
 8008de2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2280      	movs	r2, #128	; 0x80
 8008de8:	601a      	str	r2, [r3, #0]
}
 8008dea:	bf00      	nop
 8008dec:	3714      	adds	r7, #20
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bc80      	pop	{r7}
 8008df2:	4770      	bx	lr
 8008df4:	20000404 	.word	0x20000404
 8008df8:	20000460 	.word	0x20000460

08008dfc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008dfc:	b480      	push	{r7}
 8008dfe:	b085      	sub	sp, #20
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	60f8      	str	r0, [r7, #12]
 8008e04:	60b9      	str	r1, [r7, #8]
 8008e06:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	4a07      	ldr	r2, [pc, #28]	; (8008e28 <vApplicationGetTimerTaskMemory+0x2c>)
 8008e0c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	4a06      	ldr	r2, [pc, #24]	; (8008e2c <vApplicationGetTimerTaskMemory+0x30>)
 8008e12:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008e1a:	601a      	str	r2, [r3, #0]
}
 8008e1c:	bf00      	nop
 8008e1e:	3714      	adds	r7, #20
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bc80      	pop	{r7}
 8008e24:	4770      	bx	lr
 8008e26:	bf00      	nop
 8008e28:	20000660 	.word	0x20000660
 8008e2c:	200006bc 	.word	0x200006bc

08008e30 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008e30:	b480      	push	{r7}
 8008e32:	b083      	sub	sp, #12
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f103 0208 	add.w	r2, r3, #8
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f04f 32ff 	mov.w	r2, #4294967295
 8008e48:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f103 0208 	add.w	r2, r3, #8
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f103 0208 	add.w	r2, r3, #8
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2200      	movs	r2, #0
 8008e62:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008e64:	bf00      	nop
 8008e66:	370c      	adds	r7, #12
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bc80      	pop	{r7}
 8008e6c:	4770      	bx	lr

08008e6e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008e6e:	b480      	push	{r7}
 8008e70:	b083      	sub	sp, #12
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008e7c:	bf00      	nop
 8008e7e:	370c      	adds	r7, #12
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bc80      	pop	{r7}
 8008e84:	4770      	bx	lr

08008e86 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008e86:	b480      	push	{r7}
 8008e88:	b085      	sub	sp, #20
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
 8008e8e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	68fa      	ldr	r2, [r7, #12]
 8008e9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	689a      	ldr	r2, [r3, #8]
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	689b      	ldr	r3, [r3, #8]
 8008ea8:	683a      	ldr	r2, [r7, #0]
 8008eaa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	683a      	ldr	r2, [r7, #0]
 8008eb0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	687a      	ldr	r2, [r7, #4]
 8008eb6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	1c5a      	adds	r2, r3, #1
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	601a      	str	r2, [r3, #0]
}
 8008ec2:	bf00      	nop
 8008ec4:	3714      	adds	r7, #20
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bc80      	pop	{r7}
 8008eca:	4770      	bx	lr

08008ecc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b085      	sub	sp, #20
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
 8008ed4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ee2:	d103      	bne.n	8008eec <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	691b      	ldr	r3, [r3, #16]
 8008ee8:	60fb      	str	r3, [r7, #12]
 8008eea:	e00c      	b.n	8008f06 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	3308      	adds	r3, #8
 8008ef0:	60fb      	str	r3, [r7, #12]
 8008ef2:	e002      	b.n	8008efa <vListInsert+0x2e>
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	685b      	ldr	r3, [r3, #4]
 8008ef8:	60fb      	str	r3, [r7, #12]
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	685b      	ldr	r3, [r3, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	68ba      	ldr	r2, [r7, #8]
 8008f02:	429a      	cmp	r2, r3
 8008f04:	d2f6      	bcs.n	8008ef4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	685a      	ldr	r2, [r3, #4]
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	683a      	ldr	r2, [r7, #0]
 8008f14:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	68fa      	ldr	r2, [r7, #12]
 8008f1a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	683a      	ldr	r2, [r7, #0]
 8008f20:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	687a      	ldr	r2, [r7, #4]
 8008f26:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	1c5a      	adds	r2, r3, #1
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	601a      	str	r2, [r3, #0]
}
 8008f32:	bf00      	nop
 8008f34:	3714      	adds	r7, #20
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bc80      	pop	{r7}
 8008f3a:	4770      	bx	lr

08008f3c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b085      	sub	sp, #20
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	691b      	ldr	r3, [r3, #16]
 8008f48:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	687a      	ldr	r2, [r7, #4]
 8008f50:	6892      	ldr	r2, [r2, #8]
 8008f52:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	689b      	ldr	r3, [r3, #8]
 8008f58:	687a      	ldr	r2, [r7, #4]
 8008f5a:	6852      	ldr	r2, [r2, #4]
 8008f5c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	687a      	ldr	r2, [r7, #4]
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d103      	bne.n	8008f70 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	689a      	ldr	r2, [r3, #8]
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2200      	movs	r2, #0
 8008f74:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	1e5a      	subs	r2, r3, #1
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3714      	adds	r7, #20
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bc80      	pop	{r7}
 8008f8c:	4770      	bx	lr
	...

08008f90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b084      	sub	sp, #16
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d10a      	bne.n	8008fba <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008fa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fa8:	f383 8811 	msr	BASEPRI, r3
 8008fac:	f3bf 8f6f 	isb	sy
 8008fb0:	f3bf 8f4f 	dsb	sy
 8008fb4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008fb6:	bf00      	nop
 8008fb8:	e7fe      	b.n	8008fb8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008fba:	f002 fb8f 	bl	800b6dc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fc6:	68f9      	ldr	r1, [r7, #12]
 8008fc8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008fca:	fb01 f303 	mul.w	r3, r1, r3
 8008fce:	441a      	add	r2, r3
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681a      	ldr	r2, [r3, #0]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	681a      	ldr	r2, [r3, #0]
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fea:	3b01      	subs	r3, #1
 8008fec:	68f9      	ldr	r1, [r7, #12]
 8008fee:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008ff0:	fb01 f303 	mul.w	r3, r1, r3
 8008ff4:	441a      	add	r2, r3
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	22ff      	movs	r2, #255	; 0xff
 8008ffe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	22ff      	movs	r2, #255	; 0xff
 8009006:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d114      	bne.n	800903a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	691b      	ldr	r3, [r3, #16]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d01a      	beq.n	800904e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	3310      	adds	r3, #16
 800901c:	4618      	mov	r0, r3
 800901e:	f001 fb9b 	bl	800a758 <xTaskRemoveFromEventList>
 8009022:	4603      	mov	r3, r0
 8009024:	2b00      	cmp	r3, #0
 8009026:	d012      	beq.n	800904e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009028:	4b0c      	ldr	r3, [pc, #48]	; (800905c <xQueueGenericReset+0xcc>)
 800902a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800902e:	601a      	str	r2, [r3, #0]
 8009030:	f3bf 8f4f 	dsb	sy
 8009034:	f3bf 8f6f 	isb	sy
 8009038:	e009      	b.n	800904e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	3310      	adds	r3, #16
 800903e:	4618      	mov	r0, r3
 8009040:	f7ff fef6 	bl	8008e30 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	3324      	adds	r3, #36	; 0x24
 8009048:	4618      	mov	r0, r3
 800904a:	f7ff fef1 	bl	8008e30 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800904e:	f002 fb75 	bl	800b73c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009052:	2301      	movs	r3, #1
}
 8009054:	4618      	mov	r0, r3
 8009056:	3710      	adds	r7, #16
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}
 800905c:	e000ed04 	.word	0xe000ed04

08009060 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009060:	b580      	push	{r7, lr}
 8009062:	b08e      	sub	sp, #56	; 0x38
 8009064:	af02      	add	r7, sp, #8
 8009066:	60f8      	str	r0, [r7, #12]
 8009068:	60b9      	str	r1, [r7, #8]
 800906a:	607a      	str	r2, [r7, #4]
 800906c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d10a      	bne.n	800908a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009078:	f383 8811 	msr	BASEPRI, r3
 800907c:	f3bf 8f6f 	isb	sy
 8009080:	f3bf 8f4f 	dsb	sy
 8009084:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009086:	bf00      	nop
 8009088:	e7fe      	b.n	8009088 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d10a      	bne.n	80090a6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009094:	f383 8811 	msr	BASEPRI, r3
 8009098:	f3bf 8f6f 	isb	sy
 800909c:	f3bf 8f4f 	dsb	sy
 80090a0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80090a2:	bf00      	nop
 80090a4:	e7fe      	b.n	80090a4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d002      	beq.n	80090b2 <xQueueGenericCreateStatic+0x52>
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d001      	beq.n	80090b6 <xQueueGenericCreateStatic+0x56>
 80090b2:	2301      	movs	r3, #1
 80090b4:	e000      	b.n	80090b8 <xQueueGenericCreateStatic+0x58>
 80090b6:	2300      	movs	r3, #0
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d10a      	bne.n	80090d2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80090bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090c0:	f383 8811 	msr	BASEPRI, r3
 80090c4:	f3bf 8f6f 	isb	sy
 80090c8:	f3bf 8f4f 	dsb	sy
 80090cc:	623b      	str	r3, [r7, #32]
}
 80090ce:	bf00      	nop
 80090d0:	e7fe      	b.n	80090d0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d102      	bne.n	80090de <xQueueGenericCreateStatic+0x7e>
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d101      	bne.n	80090e2 <xQueueGenericCreateStatic+0x82>
 80090de:	2301      	movs	r3, #1
 80090e0:	e000      	b.n	80090e4 <xQueueGenericCreateStatic+0x84>
 80090e2:	2300      	movs	r3, #0
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d10a      	bne.n	80090fe <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80090e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ec:	f383 8811 	msr	BASEPRI, r3
 80090f0:	f3bf 8f6f 	isb	sy
 80090f4:	f3bf 8f4f 	dsb	sy
 80090f8:	61fb      	str	r3, [r7, #28]
}
 80090fa:	bf00      	nop
 80090fc:	e7fe      	b.n	80090fc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80090fe:	2350      	movs	r3, #80	; 0x50
 8009100:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	2b50      	cmp	r3, #80	; 0x50
 8009106:	d00a      	beq.n	800911e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8009108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800910c:	f383 8811 	msr	BASEPRI, r3
 8009110:	f3bf 8f6f 	isb	sy
 8009114:	f3bf 8f4f 	dsb	sy
 8009118:	61bb      	str	r3, [r7, #24]
}
 800911a:	bf00      	nop
 800911c:	e7fe      	b.n	800911c <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009124:	2b00      	cmp	r3, #0
 8009126:	d00d      	beq.n	8009144 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800912a:	2201      	movs	r2, #1
 800912c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009130:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009136:	9300      	str	r3, [sp, #0]
 8009138:	4613      	mov	r3, r2
 800913a:	687a      	ldr	r2, [r7, #4]
 800913c:	68b9      	ldr	r1, [r7, #8]
 800913e:	68f8      	ldr	r0, [r7, #12]
 8009140:	f000 f843 	bl	80091ca <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8009144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009146:	4618      	mov	r0, r3
 8009148:	3730      	adds	r7, #48	; 0x30
 800914a:	46bd      	mov	sp, r7
 800914c:	bd80      	pop	{r7, pc}

0800914e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800914e:	b580      	push	{r7, lr}
 8009150:	b08a      	sub	sp, #40	; 0x28
 8009152:	af02      	add	r7, sp, #8
 8009154:	60f8      	str	r0, [r7, #12]
 8009156:	60b9      	str	r1, [r7, #8]
 8009158:	4613      	mov	r3, r2
 800915a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d10a      	bne.n	8009178 <xQueueGenericCreate+0x2a>
	__asm volatile
 8009162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009166:	f383 8811 	msr	BASEPRI, r3
 800916a:	f3bf 8f6f 	isb	sy
 800916e:	f3bf 8f4f 	dsb	sy
 8009172:	613b      	str	r3, [r7, #16]
}
 8009174:	bf00      	nop
 8009176:	e7fe      	b.n	8009176 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d102      	bne.n	8009184 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800917e:	2300      	movs	r3, #0
 8009180:	61fb      	str	r3, [r7, #28]
 8009182:	e004      	b.n	800918e <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	68ba      	ldr	r2, [r7, #8]
 8009188:	fb02 f303 	mul.w	r3, r2, r3
 800918c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800918e:	69fb      	ldr	r3, [r7, #28]
 8009190:	3350      	adds	r3, #80	; 0x50
 8009192:	4618      	mov	r0, r3
 8009194:	f002 fba2 	bl	800b8dc <pvPortMalloc>
 8009198:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800919a:	69bb      	ldr	r3, [r7, #24]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d00f      	beq.n	80091c0 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80091a0:	69bb      	ldr	r3, [r7, #24]
 80091a2:	3350      	adds	r3, #80	; 0x50
 80091a4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80091a6:	69bb      	ldr	r3, [r7, #24]
 80091a8:	2200      	movs	r2, #0
 80091aa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80091ae:	79fa      	ldrb	r2, [r7, #7]
 80091b0:	69bb      	ldr	r3, [r7, #24]
 80091b2:	9300      	str	r3, [sp, #0]
 80091b4:	4613      	mov	r3, r2
 80091b6:	697a      	ldr	r2, [r7, #20]
 80091b8:	68b9      	ldr	r1, [r7, #8]
 80091ba:	68f8      	ldr	r0, [r7, #12]
 80091bc:	f000 f805 	bl	80091ca <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80091c0:	69bb      	ldr	r3, [r7, #24]
	}
 80091c2:	4618      	mov	r0, r3
 80091c4:	3720      	adds	r7, #32
 80091c6:	46bd      	mov	sp, r7
 80091c8:	bd80      	pop	{r7, pc}

080091ca <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80091ca:	b580      	push	{r7, lr}
 80091cc:	b084      	sub	sp, #16
 80091ce:	af00      	add	r7, sp, #0
 80091d0:	60f8      	str	r0, [r7, #12]
 80091d2:	60b9      	str	r1, [r7, #8]
 80091d4:	607a      	str	r2, [r7, #4]
 80091d6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d103      	bne.n	80091e6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80091de:	69bb      	ldr	r3, [r7, #24]
 80091e0:	69ba      	ldr	r2, [r7, #24]
 80091e2:	601a      	str	r2, [r3, #0]
 80091e4:	e002      	b.n	80091ec <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80091e6:	69bb      	ldr	r3, [r7, #24]
 80091e8:	687a      	ldr	r2, [r7, #4]
 80091ea:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80091ec:	69bb      	ldr	r3, [r7, #24]
 80091ee:	68fa      	ldr	r2, [r7, #12]
 80091f0:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80091f2:	69bb      	ldr	r3, [r7, #24]
 80091f4:	68ba      	ldr	r2, [r7, #8]
 80091f6:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80091f8:	2101      	movs	r1, #1
 80091fa:	69b8      	ldr	r0, [r7, #24]
 80091fc:	f7ff fec8 	bl	8008f90 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009200:	69bb      	ldr	r3, [r7, #24]
 8009202:	78fa      	ldrb	r2, [r7, #3]
 8009204:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009208:	bf00      	nop
 800920a:	3710      	adds	r7, #16
 800920c:	46bd      	mov	sp, r7
 800920e:	bd80      	pop	{r7, pc}

08009210 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009210:	b580      	push	{r7, lr}
 8009212:	b08a      	sub	sp, #40	; 0x28
 8009214:	af02      	add	r7, sp, #8
 8009216:	60f8      	str	r0, [r7, #12]
 8009218:	60b9      	str	r1, [r7, #8]
 800921a:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d10a      	bne.n	8009238 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8009222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009226:	f383 8811 	msr	BASEPRI, r3
 800922a:	f3bf 8f6f 	isb	sy
 800922e:	f3bf 8f4f 	dsb	sy
 8009232:	61bb      	str	r3, [r7, #24]
}
 8009234:	bf00      	nop
 8009236:	e7fe      	b.n	8009236 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009238:	68ba      	ldr	r2, [r7, #8]
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	429a      	cmp	r2, r3
 800923e:	d90a      	bls.n	8009256 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8009240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009244:	f383 8811 	msr	BASEPRI, r3
 8009248:	f3bf 8f6f 	isb	sy
 800924c:	f3bf 8f4f 	dsb	sy
 8009250:	617b      	str	r3, [r7, #20]
}
 8009252:	bf00      	nop
 8009254:	e7fe      	b.n	8009254 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009256:	2302      	movs	r3, #2
 8009258:	9300      	str	r3, [sp, #0]
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2200      	movs	r2, #0
 800925e:	2100      	movs	r1, #0
 8009260:	68f8      	ldr	r0, [r7, #12]
 8009262:	f7ff fefd 	bl	8009060 <xQueueGenericCreateStatic>
 8009266:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8009268:	69fb      	ldr	r3, [r7, #28]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d002      	beq.n	8009274 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800926e:	69fb      	ldr	r3, [r7, #28]
 8009270:	68ba      	ldr	r2, [r7, #8]
 8009272:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009274:	69fb      	ldr	r3, [r7, #28]
	}
 8009276:	4618      	mov	r0, r3
 8009278:	3720      	adds	r7, #32
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}

0800927e <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800927e:	b580      	push	{r7, lr}
 8009280:	b086      	sub	sp, #24
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
 8009286:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d10a      	bne.n	80092a4 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800928e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009292:	f383 8811 	msr	BASEPRI, r3
 8009296:	f3bf 8f6f 	isb	sy
 800929a:	f3bf 8f4f 	dsb	sy
 800929e:	613b      	str	r3, [r7, #16]
}
 80092a0:	bf00      	nop
 80092a2:	e7fe      	b.n	80092a2 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80092a4:	683a      	ldr	r2, [r7, #0]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	429a      	cmp	r2, r3
 80092aa:	d90a      	bls.n	80092c2 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80092ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092b0:	f383 8811 	msr	BASEPRI, r3
 80092b4:	f3bf 8f6f 	isb	sy
 80092b8:	f3bf 8f4f 	dsb	sy
 80092bc:	60fb      	str	r3, [r7, #12]
}
 80092be:	bf00      	nop
 80092c0:	e7fe      	b.n	80092c0 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80092c2:	2202      	movs	r2, #2
 80092c4:	2100      	movs	r1, #0
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f7ff ff41 	bl	800914e <xQueueGenericCreate>
 80092cc:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d002      	beq.n	80092da <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80092d4:	697b      	ldr	r3, [r7, #20]
 80092d6:	683a      	ldr	r2, [r7, #0]
 80092d8:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80092da:	697b      	ldr	r3, [r7, #20]
	}
 80092dc:	4618      	mov	r0, r3
 80092de:	3718      	adds	r7, #24
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd80      	pop	{r7, pc}

080092e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b08e      	sub	sp, #56	; 0x38
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	60f8      	str	r0, [r7, #12]
 80092ec:	60b9      	str	r1, [r7, #8]
 80092ee:	607a      	str	r2, [r7, #4]
 80092f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80092f2:	2300      	movs	r3, #0
 80092f4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80092fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d10a      	bne.n	8009316 <xQueueGenericSend+0x32>
	__asm volatile
 8009300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009304:	f383 8811 	msr	BASEPRI, r3
 8009308:	f3bf 8f6f 	isb	sy
 800930c:	f3bf 8f4f 	dsb	sy
 8009310:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009312:	bf00      	nop
 8009314:	e7fe      	b.n	8009314 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d103      	bne.n	8009324 <xQueueGenericSend+0x40>
 800931c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800931e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009320:	2b00      	cmp	r3, #0
 8009322:	d101      	bne.n	8009328 <xQueueGenericSend+0x44>
 8009324:	2301      	movs	r3, #1
 8009326:	e000      	b.n	800932a <xQueueGenericSend+0x46>
 8009328:	2300      	movs	r3, #0
 800932a:	2b00      	cmp	r3, #0
 800932c:	d10a      	bne.n	8009344 <xQueueGenericSend+0x60>
	__asm volatile
 800932e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009332:	f383 8811 	msr	BASEPRI, r3
 8009336:	f3bf 8f6f 	isb	sy
 800933a:	f3bf 8f4f 	dsb	sy
 800933e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009340:	bf00      	nop
 8009342:	e7fe      	b.n	8009342 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	2b02      	cmp	r3, #2
 8009348:	d103      	bne.n	8009352 <xQueueGenericSend+0x6e>
 800934a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800934c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800934e:	2b01      	cmp	r3, #1
 8009350:	d101      	bne.n	8009356 <xQueueGenericSend+0x72>
 8009352:	2301      	movs	r3, #1
 8009354:	e000      	b.n	8009358 <xQueueGenericSend+0x74>
 8009356:	2300      	movs	r3, #0
 8009358:	2b00      	cmp	r3, #0
 800935a:	d10a      	bne.n	8009372 <xQueueGenericSend+0x8e>
	__asm volatile
 800935c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009360:	f383 8811 	msr	BASEPRI, r3
 8009364:	f3bf 8f6f 	isb	sy
 8009368:	f3bf 8f4f 	dsb	sy
 800936c:	623b      	str	r3, [r7, #32]
}
 800936e:	bf00      	nop
 8009370:	e7fe      	b.n	8009370 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009372:	f001 fbc3 	bl	800aafc <xTaskGetSchedulerState>
 8009376:	4603      	mov	r3, r0
 8009378:	2b00      	cmp	r3, #0
 800937a:	d102      	bne.n	8009382 <xQueueGenericSend+0x9e>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d101      	bne.n	8009386 <xQueueGenericSend+0xa2>
 8009382:	2301      	movs	r3, #1
 8009384:	e000      	b.n	8009388 <xQueueGenericSend+0xa4>
 8009386:	2300      	movs	r3, #0
 8009388:	2b00      	cmp	r3, #0
 800938a:	d10a      	bne.n	80093a2 <xQueueGenericSend+0xbe>
	__asm volatile
 800938c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009390:	f383 8811 	msr	BASEPRI, r3
 8009394:	f3bf 8f6f 	isb	sy
 8009398:	f3bf 8f4f 	dsb	sy
 800939c:	61fb      	str	r3, [r7, #28]
}
 800939e:	bf00      	nop
 80093a0:	e7fe      	b.n	80093a0 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80093a2:	f002 f99b 	bl	800b6dc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80093a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80093aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093ae:	429a      	cmp	r2, r3
 80093b0:	d302      	bcc.n	80093b8 <xQueueGenericSend+0xd4>
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	2b02      	cmp	r3, #2
 80093b6:	d129      	bne.n	800940c <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80093b8:	683a      	ldr	r2, [r7, #0]
 80093ba:	68b9      	ldr	r1, [r7, #8]
 80093bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80093be:	f000 fbdb 	bl	8009b78 <prvCopyDataToQueue>
 80093c2:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80093c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d010      	beq.n	80093ee <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80093cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093ce:	3324      	adds	r3, #36	; 0x24
 80093d0:	4618      	mov	r0, r3
 80093d2:	f001 f9c1 	bl	800a758 <xTaskRemoveFromEventList>
 80093d6:	4603      	mov	r3, r0
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d013      	beq.n	8009404 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80093dc:	4b3f      	ldr	r3, [pc, #252]	; (80094dc <xQueueGenericSend+0x1f8>)
 80093de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093e2:	601a      	str	r2, [r3, #0]
 80093e4:	f3bf 8f4f 	dsb	sy
 80093e8:	f3bf 8f6f 	isb	sy
 80093ec:	e00a      	b.n	8009404 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80093ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d007      	beq.n	8009404 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80093f4:	4b39      	ldr	r3, [pc, #228]	; (80094dc <xQueueGenericSend+0x1f8>)
 80093f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093fa:	601a      	str	r2, [r3, #0]
 80093fc:	f3bf 8f4f 	dsb	sy
 8009400:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009404:	f002 f99a 	bl	800b73c <vPortExitCritical>
				return pdPASS;
 8009408:	2301      	movs	r3, #1
 800940a:	e063      	b.n	80094d4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d103      	bne.n	800941a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009412:	f002 f993 	bl	800b73c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009416:	2300      	movs	r3, #0
 8009418:	e05c      	b.n	80094d4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800941a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800941c:	2b00      	cmp	r3, #0
 800941e:	d106      	bne.n	800942e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009420:	f107 0314 	add.w	r3, r7, #20
 8009424:	4618      	mov	r0, r3
 8009426:	f001 f9fb 	bl	800a820 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800942a:	2301      	movs	r3, #1
 800942c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800942e:	f002 f985 	bl	800b73c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009432:	f000 ff6d 	bl	800a310 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009436:	f002 f951 	bl	800b6dc <vPortEnterCritical>
 800943a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800943c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009440:	b25b      	sxtb	r3, r3
 8009442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009446:	d103      	bne.n	8009450 <xQueueGenericSend+0x16c>
 8009448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800944a:	2200      	movs	r2, #0
 800944c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009452:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009456:	b25b      	sxtb	r3, r3
 8009458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800945c:	d103      	bne.n	8009466 <xQueueGenericSend+0x182>
 800945e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009460:	2200      	movs	r2, #0
 8009462:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009466:	f002 f969 	bl	800b73c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800946a:	1d3a      	adds	r2, r7, #4
 800946c:	f107 0314 	add.w	r3, r7, #20
 8009470:	4611      	mov	r1, r2
 8009472:	4618      	mov	r0, r3
 8009474:	f001 f9ea 	bl	800a84c <xTaskCheckForTimeOut>
 8009478:	4603      	mov	r3, r0
 800947a:	2b00      	cmp	r3, #0
 800947c:	d124      	bne.n	80094c8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800947e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009480:	f000 fc72 	bl	8009d68 <prvIsQueueFull>
 8009484:	4603      	mov	r3, r0
 8009486:	2b00      	cmp	r3, #0
 8009488:	d018      	beq.n	80094bc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800948a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800948c:	3310      	adds	r3, #16
 800948e:	687a      	ldr	r2, [r7, #4]
 8009490:	4611      	mov	r1, r2
 8009492:	4618      	mov	r0, r3
 8009494:	f001 f910 	bl	800a6b8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009498:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800949a:	f000 fbfd 	bl	8009c98 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800949e:	f000 ff45 	bl	800a32c <xTaskResumeAll>
 80094a2:	4603      	mov	r3, r0
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	f47f af7c 	bne.w	80093a2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80094aa:	4b0c      	ldr	r3, [pc, #48]	; (80094dc <xQueueGenericSend+0x1f8>)
 80094ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80094b0:	601a      	str	r2, [r3, #0]
 80094b2:	f3bf 8f4f 	dsb	sy
 80094b6:	f3bf 8f6f 	isb	sy
 80094ba:	e772      	b.n	80093a2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80094bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80094be:	f000 fbeb 	bl	8009c98 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80094c2:	f000 ff33 	bl	800a32c <xTaskResumeAll>
 80094c6:	e76c      	b.n	80093a2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80094c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80094ca:	f000 fbe5 	bl	8009c98 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80094ce:	f000 ff2d 	bl	800a32c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80094d2:	2300      	movs	r3, #0
		}
	}
}
 80094d4:	4618      	mov	r0, r3
 80094d6:	3738      	adds	r7, #56	; 0x38
 80094d8:	46bd      	mov	sp, r7
 80094da:	bd80      	pop	{r7, pc}
 80094dc:	e000ed04 	.word	0xe000ed04

080094e0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b08e      	sub	sp, #56	; 0x38
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	60f8      	str	r0, [r7, #12]
 80094e8:	60b9      	str	r1, [r7, #8]
 80094ea:	607a      	str	r2, [r7, #4]
 80094ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80094f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d10a      	bne.n	800950e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80094f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094fc:	f383 8811 	msr	BASEPRI, r3
 8009500:	f3bf 8f6f 	isb	sy
 8009504:	f3bf 8f4f 	dsb	sy
 8009508:	627b      	str	r3, [r7, #36]	; 0x24
}
 800950a:	bf00      	nop
 800950c:	e7fe      	b.n	800950c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800950e:	68bb      	ldr	r3, [r7, #8]
 8009510:	2b00      	cmp	r3, #0
 8009512:	d103      	bne.n	800951c <xQueueGenericSendFromISR+0x3c>
 8009514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009518:	2b00      	cmp	r3, #0
 800951a:	d101      	bne.n	8009520 <xQueueGenericSendFromISR+0x40>
 800951c:	2301      	movs	r3, #1
 800951e:	e000      	b.n	8009522 <xQueueGenericSendFromISR+0x42>
 8009520:	2300      	movs	r3, #0
 8009522:	2b00      	cmp	r3, #0
 8009524:	d10a      	bne.n	800953c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800952a:	f383 8811 	msr	BASEPRI, r3
 800952e:	f3bf 8f6f 	isb	sy
 8009532:	f3bf 8f4f 	dsb	sy
 8009536:	623b      	str	r3, [r7, #32]
}
 8009538:	bf00      	nop
 800953a:	e7fe      	b.n	800953a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	2b02      	cmp	r3, #2
 8009540:	d103      	bne.n	800954a <xQueueGenericSendFromISR+0x6a>
 8009542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009546:	2b01      	cmp	r3, #1
 8009548:	d101      	bne.n	800954e <xQueueGenericSendFromISR+0x6e>
 800954a:	2301      	movs	r3, #1
 800954c:	e000      	b.n	8009550 <xQueueGenericSendFromISR+0x70>
 800954e:	2300      	movs	r3, #0
 8009550:	2b00      	cmp	r3, #0
 8009552:	d10a      	bne.n	800956a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009558:	f383 8811 	msr	BASEPRI, r3
 800955c:	f3bf 8f6f 	isb	sy
 8009560:	f3bf 8f4f 	dsb	sy
 8009564:	61fb      	str	r3, [r7, #28]
}
 8009566:	bf00      	nop
 8009568:	e7fe      	b.n	8009568 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800956a:	f002 f979 	bl	800b860 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800956e:	f3ef 8211 	mrs	r2, BASEPRI
 8009572:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009576:	f383 8811 	msr	BASEPRI, r3
 800957a:	f3bf 8f6f 	isb	sy
 800957e:	f3bf 8f4f 	dsb	sy
 8009582:	61ba      	str	r2, [r7, #24]
 8009584:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009586:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009588:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800958a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800958c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800958e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009590:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009592:	429a      	cmp	r2, r3
 8009594:	d302      	bcc.n	800959c <xQueueGenericSendFromISR+0xbc>
 8009596:	683b      	ldr	r3, [r7, #0]
 8009598:	2b02      	cmp	r3, #2
 800959a:	d12c      	bne.n	80095f6 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800959c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800959e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80095a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80095a6:	683a      	ldr	r2, [r7, #0]
 80095a8:	68b9      	ldr	r1, [r7, #8]
 80095aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80095ac:	f000 fae4 	bl	8009b78 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80095b0:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80095b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095b8:	d112      	bne.n	80095e0 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80095ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d016      	beq.n	80095f0 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80095c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095c4:	3324      	adds	r3, #36	; 0x24
 80095c6:	4618      	mov	r0, r3
 80095c8:	f001 f8c6 	bl	800a758 <xTaskRemoveFromEventList>
 80095cc:	4603      	mov	r3, r0
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d00e      	beq.n	80095f0 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d00b      	beq.n	80095f0 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2201      	movs	r2, #1
 80095dc:	601a      	str	r2, [r3, #0]
 80095de:	e007      	b.n	80095f0 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80095e0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80095e4:	3301      	adds	r3, #1
 80095e6:	b2db      	uxtb	r3, r3
 80095e8:	b25a      	sxtb	r2, r3
 80095ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80095f0:	2301      	movs	r3, #1
 80095f2:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80095f4:	e001      	b.n	80095fa <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80095f6:	2300      	movs	r3, #0
 80095f8:	637b      	str	r3, [r7, #52]	; 0x34
 80095fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095fc:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009604:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009608:	4618      	mov	r0, r3
 800960a:	3738      	adds	r7, #56	; 0x38
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}

08009610 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b08e      	sub	sp, #56	; 0x38
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800961e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009620:	2b00      	cmp	r3, #0
 8009622:	d10a      	bne.n	800963a <xQueueGiveFromISR+0x2a>
	__asm volatile
 8009624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009628:	f383 8811 	msr	BASEPRI, r3
 800962c:	f3bf 8f6f 	isb	sy
 8009630:	f3bf 8f4f 	dsb	sy
 8009634:	623b      	str	r3, [r7, #32]
}
 8009636:	bf00      	nop
 8009638:	e7fe      	b.n	8009638 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800963a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800963c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800963e:	2b00      	cmp	r3, #0
 8009640:	d00a      	beq.n	8009658 <xQueueGiveFromISR+0x48>
	__asm volatile
 8009642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009646:	f383 8811 	msr	BASEPRI, r3
 800964a:	f3bf 8f6f 	isb	sy
 800964e:	f3bf 8f4f 	dsb	sy
 8009652:	61fb      	str	r3, [r7, #28]
}
 8009654:	bf00      	nop
 8009656:	e7fe      	b.n	8009656 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8009658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d103      	bne.n	8009668 <xQueueGiveFromISR+0x58>
 8009660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009662:	685b      	ldr	r3, [r3, #4]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d101      	bne.n	800966c <xQueueGiveFromISR+0x5c>
 8009668:	2301      	movs	r3, #1
 800966a:	e000      	b.n	800966e <xQueueGiveFromISR+0x5e>
 800966c:	2300      	movs	r3, #0
 800966e:	2b00      	cmp	r3, #0
 8009670:	d10a      	bne.n	8009688 <xQueueGiveFromISR+0x78>
	__asm volatile
 8009672:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009676:	f383 8811 	msr	BASEPRI, r3
 800967a:	f3bf 8f6f 	isb	sy
 800967e:	f3bf 8f4f 	dsb	sy
 8009682:	61bb      	str	r3, [r7, #24]
}
 8009684:	bf00      	nop
 8009686:	e7fe      	b.n	8009686 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009688:	f002 f8ea 	bl	800b860 <vPortValidateInterruptPriority>
	__asm volatile
 800968c:	f3ef 8211 	mrs	r2, BASEPRI
 8009690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009694:	f383 8811 	msr	BASEPRI, r3
 8009698:	f3bf 8f6f 	isb	sy
 800969c:	f3bf 8f4f 	dsb	sy
 80096a0:	617a      	str	r2, [r7, #20]
 80096a2:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80096a4:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80096a6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80096a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ac:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80096ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80096b2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d22b      	bcs.n	8009710 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80096b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80096be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80096c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096c4:	1c5a      	adds	r2, r3, #1
 80096c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096c8:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80096ca:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80096ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096d2:	d112      	bne.n	80096fa <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80096d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d016      	beq.n	800970a <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80096dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80096de:	3324      	adds	r3, #36	; 0x24
 80096e0:	4618      	mov	r0, r3
 80096e2:	f001 f839 	bl	800a758 <xTaskRemoveFromEventList>
 80096e6:	4603      	mov	r3, r0
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d00e      	beq.n	800970a <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d00b      	beq.n	800970a <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	2201      	movs	r2, #1
 80096f6:	601a      	str	r2, [r3, #0]
 80096f8:	e007      	b.n	800970a <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80096fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80096fe:	3301      	adds	r3, #1
 8009700:	b2db      	uxtb	r3, r3
 8009702:	b25a      	sxtb	r2, r3
 8009704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009706:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800970a:	2301      	movs	r3, #1
 800970c:	637b      	str	r3, [r7, #52]	; 0x34
 800970e:	e001      	b.n	8009714 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009710:	2300      	movs	r3, #0
 8009712:	637b      	str	r3, [r7, #52]	; 0x34
 8009714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009716:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	f383 8811 	msr	BASEPRI, r3
}
 800971e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009722:	4618      	mov	r0, r3
 8009724:	3738      	adds	r7, #56	; 0x38
 8009726:	46bd      	mov	sp, r7
 8009728:	bd80      	pop	{r7, pc}
	...

0800972c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b08c      	sub	sp, #48	; 0x30
 8009730:	af00      	add	r7, sp, #0
 8009732:	60f8      	str	r0, [r7, #12]
 8009734:	60b9      	str	r1, [r7, #8]
 8009736:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009738:	2300      	movs	r3, #0
 800973a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009742:	2b00      	cmp	r3, #0
 8009744:	d10a      	bne.n	800975c <xQueueReceive+0x30>
	__asm volatile
 8009746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800974a:	f383 8811 	msr	BASEPRI, r3
 800974e:	f3bf 8f6f 	isb	sy
 8009752:	f3bf 8f4f 	dsb	sy
 8009756:	623b      	str	r3, [r7, #32]
}
 8009758:	bf00      	nop
 800975a:	e7fe      	b.n	800975a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d103      	bne.n	800976a <xQueueReceive+0x3e>
 8009762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009766:	2b00      	cmp	r3, #0
 8009768:	d101      	bne.n	800976e <xQueueReceive+0x42>
 800976a:	2301      	movs	r3, #1
 800976c:	e000      	b.n	8009770 <xQueueReceive+0x44>
 800976e:	2300      	movs	r3, #0
 8009770:	2b00      	cmp	r3, #0
 8009772:	d10a      	bne.n	800978a <xQueueReceive+0x5e>
	__asm volatile
 8009774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009778:	f383 8811 	msr	BASEPRI, r3
 800977c:	f3bf 8f6f 	isb	sy
 8009780:	f3bf 8f4f 	dsb	sy
 8009784:	61fb      	str	r3, [r7, #28]
}
 8009786:	bf00      	nop
 8009788:	e7fe      	b.n	8009788 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800978a:	f001 f9b7 	bl	800aafc <xTaskGetSchedulerState>
 800978e:	4603      	mov	r3, r0
 8009790:	2b00      	cmp	r3, #0
 8009792:	d102      	bne.n	800979a <xQueueReceive+0x6e>
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d101      	bne.n	800979e <xQueueReceive+0x72>
 800979a:	2301      	movs	r3, #1
 800979c:	e000      	b.n	80097a0 <xQueueReceive+0x74>
 800979e:	2300      	movs	r3, #0
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d10a      	bne.n	80097ba <xQueueReceive+0x8e>
	__asm volatile
 80097a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097a8:	f383 8811 	msr	BASEPRI, r3
 80097ac:	f3bf 8f6f 	isb	sy
 80097b0:	f3bf 8f4f 	dsb	sy
 80097b4:	61bb      	str	r3, [r7, #24]
}
 80097b6:	bf00      	nop
 80097b8:	e7fe      	b.n	80097b8 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80097ba:	f001 ff8f 	bl	800b6dc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80097be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097c2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80097c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d01f      	beq.n	800980a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80097ca:	68b9      	ldr	r1, [r7, #8]
 80097cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097ce:	f000 fa3d 	bl	8009c4c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80097d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097d4:	1e5a      	subs	r2, r3, #1
 80097d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097d8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80097da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097dc:	691b      	ldr	r3, [r3, #16]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d00f      	beq.n	8009802 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80097e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097e4:	3310      	adds	r3, #16
 80097e6:	4618      	mov	r0, r3
 80097e8:	f000 ffb6 	bl	800a758 <xTaskRemoveFromEventList>
 80097ec:	4603      	mov	r3, r0
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d007      	beq.n	8009802 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80097f2:	4b3d      	ldr	r3, [pc, #244]	; (80098e8 <xQueueReceive+0x1bc>)
 80097f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097f8:	601a      	str	r2, [r3, #0]
 80097fa:	f3bf 8f4f 	dsb	sy
 80097fe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009802:	f001 ff9b 	bl	800b73c <vPortExitCritical>
				return pdPASS;
 8009806:	2301      	movs	r3, #1
 8009808:	e069      	b.n	80098de <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d103      	bne.n	8009818 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009810:	f001 ff94 	bl	800b73c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009814:	2300      	movs	r3, #0
 8009816:	e062      	b.n	80098de <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800981a:	2b00      	cmp	r3, #0
 800981c:	d106      	bne.n	800982c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800981e:	f107 0310 	add.w	r3, r7, #16
 8009822:	4618      	mov	r0, r3
 8009824:	f000 fffc 	bl	800a820 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009828:	2301      	movs	r3, #1
 800982a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800982c:	f001 ff86 	bl	800b73c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009830:	f000 fd6e 	bl	800a310 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009834:	f001 ff52 	bl	800b6dc <vPortEnterCritical>
 8009838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800983a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800983e:	b25b      	sxtb	r3, r3
 8009840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009844:	d103      	bne.n	800984e <xQueueReceive+0x122>
 8009846:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009848:	2200      	movs	r2, #0
 800984a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800984e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009850:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009854:	b25b      	sxtb	r3, r3
 8009856:	f1b3 3fff 	cmp.w	r3, #4294967295
 800985a:	d103      	bne.n	8009864 <xQueueReceive+0x138>
 800985c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800985e:	2200      	movs	r2, #0
 8009860:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009864:	f001 ff6a 	bl	800b73c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009868:	1d3a      	adds	r2, r7, #4
 800986a:	f107 0310 	add.w	r3, r7, #16
 800986e:	4611      	mov	r1, r2
 8009870:	4618      	mov	r0, r3
 8009872:	f000 ffeb 	bl	800a84c <xTaskCheckForTimeOut>
 8009876:	4603      	mov	r3, r0
 8009878:	2b00      	cmp	r3, #0
 800987a:	d123      	bne.n	80098c4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800987c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800987e:	f000 fa5d 	bl	8009d3c <prvIsQueueEmpty>
 8009882:	4603      	mov	r3, r0
 8009884:	2b00      	cmp	r3, #0
 8009886:	d017      	beq.n	80098b8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800988a:	3324      	adds	r3, #36	; 0x24
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	4611      	mov	r1, r2
 8009890:	4618      	mov	r0, r3
 8009892:	f000 ff11 	bl	800a6b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009896:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009898:	f000 f9fe 	bl	8009c98 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800989c:	f000 fd46 	bl	800a32c <xTaskResumeAll>
 80098a0:	4603      	mov	r3, r0
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d189      	bne.n	80097ba <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80098a6:	4b10      	ldr	r3, [pc, #64]	; (80098e8 <xQueueReceive+0x1bc>)
 80098a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098ac:	601a      	str	r2, [r3, #0]
 80098ae:	f3bf 8f4f 	dsb	sy
 80098b2:	f3bf 8f6f 	isb	sy
 80098b6:	e780      	b.n	80097ba <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80098b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098ba:	f000 f9ed 	bl	8009c98 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80098be:	f000 fd35 	bl	800a32c <xTaskResumeAll>
 80098c2:	e77a      	b.n	80097ba <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80098c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098c6:	f000 f9e7 	bl	8009c98 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80098ca:	f000 fd2f 	bl	800a32c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80098ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098d0:	f000 fa34 	bl	8009d3c <prvIsQueueEmpty>
 80098d4:	4603      	mov	r3, r0
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	f43f af6f 	beq.w	80097ba <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80098dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80098de:	4618      	mov	r0, r3
 80098e0:	3730      	adds	r7, #48	; 0x30
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}
 80098e6:	bf00      	nop
 80098e8:	e000ed04 	.word	0xe000ed04

080098ec <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b08e      	sub	sp, #56	; 0x38
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
 80098f4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80098f6:	2300      	movs	r3, #0
 80098f8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80098fe:	2300      	movs	r3, #0
 8009900:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009904:	2b00      	cmp	r3, #0
 8009906:	d10a      	bne.n	800991e <xQueueSemaphoreTake+0x32>
	__asm volatile
 8009908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800990c:	f383 8811 	msr	BASEPRI, r3
 8009910:	f3bf 8f6f 	isb	sy
 8009914:	f3bf 8f4f 	dsb	sy
 8009918:	623b      	str	r3, [r7, #32]
}
 800991a:	bf00      	nop
 800991c:	e7fe      	b.n	800991c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800991e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009922:	2b00      	cmp	r3, #0
 8009924:	d00a      	beq.n	800993c <xQueueSemaphoreTake+0x50>
	__asm volatile
 8009926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800992a:	f383 8811 	msr	BASEPRI, r3
 800992e:	f3bf 8f6f 	isb	sy
 8009932:	f3bf 8f4f 	dsb	sy
 8009936:	61fb      	str	r3, [r7, #28]
}
 8009938:	bf00      	nop
 800993a:	e7fe      	b.n	800993a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800993c:	f001 f8de 	bl	800aafc <xTaskGetSchedulerState>
 8009940:	4603      	mov	r3, r0
 8009942:	2b00      	cmp	r3, #0
 8009944:	d102      	bne.n	800994c <xQueueSemaphoreTake+0x60>
 8009946:	683b      	ldr	r3, [r7, #0]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d101      	bne.n	8009950 <xQueueSemaphoreTake+0x64>
 800994c:	2301      	movs	r3, #1
 800994e:	e000      	b.n	8009952 <xQueueSemaphoreTake+0x66>
 8009950:	2300      	movs	r3, #0
 8009952:	2b00      	cmp	r3, #0
 8009954:	d10a      	bne.n	800996c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8009956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800995a:	f383 8811 	msr	BASEPRI, r3
 800995e:	f3bf 8f6f 	isb	sy
 8009962:	f3bf 8f4f 	dsb	sy
 8009966:	61bb      	str	r3, [r7, #24]
}
 8009968:	bf00      	nop
 800996a:	e7fe      	b.n	800996a <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800996c:	f001 feb6 	bl	800b6dc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009974:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009978:	2b00      	cmp	r3, #0
 800997a:	d024      	beq.n	80099c6 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800997c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800997e:	1e5a      	subs	r2, r3, #1
 8009980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009982:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d104      	bne.n	8009996 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800998c:	f001 fa36 	bl	800adfc <pvTaskIncrementMutexHeldCount>
 8009990:	4602      	mov	r2, r0
 8009992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009994:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009998:	691b      	ldr	r3, [r3, #16]
 800999a:	2b00      	cmp	r3, #0
 800999c:	d00f      	beq.n	80099be <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800999e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099a0:	3310      	adds	r3, #16
 80099a2:	4618      	mov	r0, r3
 80099a4:	f000 fed8 	bl	800a758 <xTaskRemoveFromEventList>
 80099a8:	4603      	mov	r3, r0
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d007      	beq.n	80099be <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80099ae:	4b54      	ldr	r3, [pc, #336]	; (8009b00 <xQueueSemaphoreTake+0x214>)
 80099b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099b4:	601a      	str	r2, [r3, #0]
 80099b6:	f3bf 8f4f 	dsb	sy
 80099ba:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80099be:	f001 febd 	bl	800b73c <vPortExitCritical>
				return pdPASS;
 80099c2:	2301      	movs	r3, #1
 80099c4:	e097      	b.n	8009af6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d111      	bne.n	80099f0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80099cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d00a      	beq.n	80099e8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80099d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099d6:	f383 8811 	msr	BASEPRI, r3
 80099da:	f3bf 8f6f 	isb	sy
 80099de:	f3bf 8f4f 	dsb	sy
 80099e2:	617b      	str	r3, [r7, #20]
}
 80099e4:	bf00      	nop
 80099e6:	e7fe      	b.n	80099e6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80099e8:	f001 fea8 	bl	800b73c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80099ec:	2300      	movs	r3, #0
 80099ee:	e082      	b.n	8009af6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80099f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d106      	bne.n	8009a04 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80099f6:	f107 030c 	add.w	r3, r7, #12
 80099fa:	4618      	mov	r0, r3
 80099fc:	f000 ff10 	bl	800a820 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009a00:	2301      	movs	r3, #1
 8009a02:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009a04:	f001 fe9a 	bl	800b73c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009a08:	f000 fc82 	bl	800a310 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009a0c:	f001 fe66 	bl	800b6dc <vPortEnterCritical>
 8009a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009a16:	b25b      	sxtb	r3, r3
 8009a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a1c:	d103      	bne.n	8009a26 <xQueueSemaphoreTake+0x13a>
 8009a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a20:	2200      	movs	r2, #0
 8009a22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009a2c:	b25b      	sxtb	r3, r3
 8009a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a32:	d103      	bne.n	8009a3c <xQueueSemaphoreTake+0x150>
 8009a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a36:	2200      	movs	r2, #0
 8009a38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009a3c:	f001 fe7e 	bl	800b73c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009a40:	463a      	mov	r2, r7
 8009a42:	f107 030c 	add.w	r3, r7, #12
 8009a46:	4611      	mov	r1, r2
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f000 feff 	bl	800a84c <xTaskCheckForTimeOut>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d132      	bne.n	8009aba <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009a54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009a56:	f000 f971 	bl	8009d3c <prvIsQueueEmpty>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d026      	beq.n	8009aae <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d109      	bne.n	8009a7c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8009a68:	f001 fe38 	bl	800b6dc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8009a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a6e:	685b      	ldr	r3, [r3, #4]
 8009a70:	4618      	mov	r0, r3
 8009a72:	f001 f861 	bl	800ab38 <xTaskPriorityInherit>
 8009a76:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8009a78:	f001 fe60 	bl	800b73c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a7e:	3324      	adds	r3, #36	; 0x24
 8009a80:	683a      	ldr	r2, [r7, #0]
 8009a82:	4611      	mov	r1, r2
 8009a84:	4618      	mov	r0, r3
 8009a86:	f000 fe17 	bl	800a6b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009a8a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009a8c:	f000 f904 	bl	8009c98 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009a90:	f000 fc4c 	bl	800a32c <xTaskResumeAll>
 8009a94:	4603      	mov	r3, r0
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	f47f af68 	bne.w	800996c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8009a9c:	4b18      	ldr	r3, [pc, #96]	; (8009b00 <xQueueSemaphoreTake+0x214>)
 8009a9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009aa2:	601a      	str	r2, [r3, #0]
 8009aa4:	f3bf 8f4f 	dsb	sy
 8009aa8:	f3bf 8f6f 	isb	sy
 8009aac:	e75e      	b.n	800996c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009aae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009ab0:	f000 f8f2 	bl	8009c98 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009ab4:	f000 fc3a 	bl	800a32c <xTaskResumeAll>
 8009ab8:	e758      	b.n	800996c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009aba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009abc:	f000 f8ec 	bl	8009c98 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009ac0:	f000 fc34 	bl	800a32c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ac4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009ac6:	f000 f939 	bl	8009d3c <prvIsQueueEmpty>
 8009aca:	4603      	mov	r3, r0
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	f43f af4d 	beq.w	800996c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d00d      	beq.n	8009af4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8009ad8:	f001 fe00 	bl	800b6dc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009adc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8009ade:	f000 f834 	bl	8009b4a <prvGetDisinheritPriorityAfterTimeout>
 8009ae2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8009ae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ae6:	685b      	ldr	r3, [r3, #4]
 8009ae8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009aea:	4618      	mov	r0, r3
 8009aec:	f001 f900 	bl	800acf0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009af0:	f001 fe24 	bl	800b73c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009af4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8009af6:	4618      	mov	r0, r3
 8009af8:	3738      	adds	r7, #56	; 0x38
 8009afa:	46bd      	mov	sp, r7
 8009afc:	bd80      	pop	{r7, pc}
 8009afe:	bf00      	nop
 8009b00:	e000ed04 	.word	0xe000ed04

08009b04 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b084      	sub	sp, #16
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d10a      	bne.n	8009b2c <vQueueDelete+0x28>
	__asm volatile
 8009b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b1a:	f383 8811 	msr	BASEPRI, r3
 8009b1e:	f3bf 8f6f 	isb	sy
 8009b22:	f3bf 8f4f 	dsb	sy
 8009b26:	60bb      	str	r3, [r7, #8]
}
 8009b28:	bf00      	nop
 8009b2a:	e7fe      	b.n	8009b2a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009b2c:	68f8      	ldr	r0, [r7, #12]
 8009b2e:	f000 f95b 	bl	8009de8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d102      	bne.n	8009b42 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8009b3c:	68f8      	ldr	r0, [r7, #12]
 8009b3e:	f001 ff91 	bl	800ba64 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8009b42:	bf00      	nop
 8009b44:	3710      	adds	r7, #16
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}

08009b4a <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009b4a:	b480      	push	{r7}
 8009b4c:	b085      	sub	sp, #20
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d006      	beq.n	8009b68 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8009b64:	60fb      	str	r3, [r7, #12]
 8009b66:	e001      	b.n	8009b6c <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
	}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3714      	adds	r7, #20
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bc80      	pop	{r7}
 8009b76:	4770      	bx	lr

08009b78 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b086      	sub	sp, #24
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	60f8      	str	r0, [r7, #12]
 8009b80:	60b9      	str	r1, [r7, #8]
 8009b82:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009b84:	2300      	movs	r3, #0
 8009b86:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b8c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d10d      	bne.n	8009bb2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d14d      	bne.n	8009c3a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	685b      	ldr	r3, [r3, #4]
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f001 f836 	bl	800ac14 <xTaskPriorityDisinherit>
 8009ba8:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	2200      	movs	r2, #0
 8009bae:	605a      	str	r2, [r3, #4]
 8009bb0:	e043      	b.n	8009c3a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d119      	bne.n	8009bec <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	6898      	ldr	r0, [r3, #8]
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bc0:	461a      	mov	r2, r3
 8009bc2:	68b9      	ldr	r1, [r7, #8]
 8009bc4:	f002 f88c 	bl	800bce0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	689a      	ldr	r2, [r3, #8]
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bd0:	441a      	add	r2, r3
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	689a      	ldr	r2, [r3, #8]
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	685b      	ldr	r3, [r3, #4]
 8009bde:	429a      	cmp	r2, r3
 8009be0:	d32b      	bcc.n	8009c3a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681a      	ldr	r2, [r3, #0]
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	609a      	str	r2, [r3, #8]
 8009bea:	e026      	b.n	8009c3a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	68d8      	ldr	r0, [r3, #12]
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bf4:	461a      	mov	r2, r3
 8009bf6:	68b9      	ldr	r1, [r7, #8]
 8009bf8:	f002 f872 	bl	800bce0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	68da      	ldr	r2, [r3, #12]
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c04:	425b      	negs	r3, r3
 8009c06:	441a      	add	r2, r3
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	68da      	ldr	r2, [r3, #12]
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	429a      	cmp	r2, r3
 8009c16:	d207      	bcs.n	8009c28 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	685a      	ldr	r2, [r3, #4]
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c20:	425b      	negs	r3, r3
 8009c22:	441a      	add	r2, r3
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	2b02      	cmp	r3, #2
 8009c2c:	d105      	bne.n	8009c3a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d002      	beq.n	8009c3a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009c34:	693b      	ldr	r3, [r7, #16]
 8009c36:	3b01      	subs	r3, #1
 8009c38:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009c3a:	693b      	ldr	r3, [r7, #16]
 8009c3c:	1c5a      	adds	r2, r3, #1
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8009c42:	697b      	ldr	r3, [r7, #20]
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3718      	adds	r7, #24
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}

08009c4c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b082      	sub	sp, #8
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
 8009c54:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d018      	beq.n	8009c90 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	68da      	ldr	r2, [r3, #12]
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c66:	441a      	add	r2, r3
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	68da      	ldr	r2, [r3, #12]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	685b      	ldr	r3, [r3, #4]
 8009c74:	429a      	cmp	r2, r3
 8009c76:	d303      	bcc.n	8009c80 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681a      	ldr	r2, [r3, #0]
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	68d9      	ldr	r1, [r3, #12]
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c88:	461a      	mov	r2, r3
 8009c8a:	6838      	ldr	r0, [r7, #0]
 8009c8c:	f002 f828 	bl	800bce0 <memcpy>
	}
}
 8009c90:	bf00      	nop
 8009c92:	3708      	adds	r7, #8
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}

08009c98 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b084      	sub	sp, #16
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009ca0:	f001 fd1c 	bl	800b6dc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009caa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009cac:	e011      	b.n	8009cd2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d012      	beq.n	8009cdc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	3324      	adds	r3, #36	; 0x24
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f000 fd4c 	bl	800a758 <xTaskRemoveFromEventList>
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d001      	beq.n	8009cca <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009cc6:	f000 fe33 	bl	800a930 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009cca:	7bfb      	ldrb	r3, [r7, #15]
 8009ccc:	3b01      	subs	r3, #1
 8009cce:	b2db      	uxtb	r3, r3
 8009cd0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	dce9      	bgt.n	8009cae <prvUnlockQueue+0x16>
 8009cda:	e000      	b.n	8009cde <prvUnlockQueue+0x46>
					break;
 8009cdc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	22ff      	movs	r2, #255	; 0xff
 8009ce2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8009ce6:	f001 fd29 	bl	800b73c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009cea:	f001 fcf7 	bl	800b6dc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009cf4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009cf6:	e011      	b.n	8009d1c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	691b      	ldr	r3, [r3, #16]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d012      	beq.n	8009d26 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	3310      	adds	r3, #16
 8009d04:	4618      	mov	r0, r3
 8009d06:	f000 fd27 	bl	800a758 <xTaskRemoveFromEventList>
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d001      	beq.n	8009d14 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009d10:	f000 fe0e 	bl	800a930 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009d14:	7bbb      	ldrb	r3, [r7, #14]
 8009d16:	3b01      	subs	r3, #1
 8009d18:	b2db      	uxtb	r3, r3
 8009d1a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009d1c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	dce9      	bgt.n	8009cf8 <prvUnlockQueue+0x60>
 8009d24:	e000      	b.n	8009d28 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009d26:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	22ff      	movs	r2, #255	; 0xff
 8009d2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009d30:	f001 fd04 	bl	800b73c <vPortExitCritical>
}
 8009d34:	bf00      	nop
 8009d36:	3710      	adds	r7, #16
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}

08009d3c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b084      	sub	sp, #16
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d44:	f001 fcca 	bl	800b6dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d102      	bne.n	8009d56 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009d50:	2301      	movs	r3, #1
 8009d52:	60fb      	str	r3, [r7, #12]
 8009d54:	e001      	b.n	8009d5a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009d56:	2300      	movs	r3, #0
 8009d58:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009d5a:	f001 fcef 	bl	800b73c <vPortExitCritical>

	return xReturn;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
}
 8009d60:	4618      	mov	r0, r3
 8009d62:	3710      	adds	r7, #16
 8009d64:	46bd      	mov	sp, r7
 8009d66:	bd80      	pop	{r7, pc}

08009d68 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b084      	sub	sp, #16
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009d70:	f001 fcb4 	bl	800b6dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d7c:	429a      	cmp	r2, r3
 8009d7e:	d102      	bne.n	8009d86 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009d80:	2301      	movs	r3, #1
 8009d82:	60fb      	str	r3, [r7, #12]
 8009d84:	e001      	b.n	8009d8a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009d86:	2300      	movs	r3, #0
 8009d88:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009d8a:	f001 fcd7 	bl	800b73c <vPortExitCritical>

	return xReturn;
 8009d8e:	68fb      	ldr	r3, [r7, #12]
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3710      	adds	r7, #16
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}

08009d98 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009d98:	b480      	push	{r7}
 8009d9a:	b085      	sub	sp, #20
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
 8009da0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009da2:	2300      	movs	r3, #0
 8009da4:	60fb      	str	r3, [r7, #12]
 8009da6:	e014      	b.n	8009dd2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009da8:	4a0e      	ldr	r2, [pc, #56]	; (8009de4 <vQueueAddToRegistry+0x4c>)
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d10b      	bne.n	8009dcc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009db4:	490b      	ldr	r1, [pc, #44]	; (8009de4 <vQueueAddToRegistry+0x4c>)
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	683a      	ldr	r2, [r7, #0]
 8009dba:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009dbe:	4a09      	ldr	r2, [pc, #36]	; (8009de4 <vQueueAddToRegistry+0x4c>)
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	00db      	lsls	r3, r3, #3
 8009dc4:	4413      	add	r3, r2
 8009dc6:	687a      	ldr	r2, [r7, #4]
 8009dc8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009dca:	e006      	b.n	8009dda <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	3301      	adds	r3, #1
 8009dd0:	60fb      	str	r3, [r7, #12]
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	2b07      	cmp	r3, #7
 8009dd6:	d9e7      	bls.n	8009da8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009dd8:	bf00      	nop
 8009dda:	bf00      	nop
 8009ddc:	3714      	adds	r7, #20
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bc80      	pop	{r7}
 8009de2:	4770      	bx	lr
 8009de4:	20000abc 	.word	0x20000abc

08009de8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009de8:	b480      	push	{r7}
 8009dea:	b085      	sub	sp, #20
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009df0:	2300      	movs	r3, #0
 8009df2:	60fb      	str	r3, [r7, #12]
 8009df4:	e016      	b.n	8009e24 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009df6:	4a10      	ldr	r2, [pc, #64]	; (8009e38 <vQueueUnregisterQueue+0x50>)
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	00db      	lsls	r3, r3, #3
 8009dfc:	4413      	add	r3, r2
 8009dfe:	685b      	ldr	r3, [r3, #4]
 8009e00:	687a      	ldr	r2, [r7, #4]
 8009e02:	429a      	cmp	r2, r3
 8009e04:	d10b      	bne.n	8009e1e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009e06:	4a0c      	ldr	r2, [pc, #48]	; (8009e38 <vQueueUnregisterQueue+0x50>)
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	2100      	movs	r1, #0
 8009e0c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8009e10:	4a09      	ldr	r2, [pc, #36]	; (8009e38 <vQueueUnregisterQueue+0x50>)
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	00db      	lsls	r3, r3, #3
 8009e16:	4413      	add	r3, r2
 8009e18:	2200      	movs	r2, #0
 8009e1a:	605a      	str	r2, [r3, #4]
				break;
 8009e1c:	e006      	b.n	8009e2c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	3301      	adds	r3, #1
 8009e22:	60fb      	str	r3, [r7, #12]
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2b07      	cmp	r3, #7
 8009e28:	d9e5      	bls.n	8009df6 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009e2a:	bf00      	nop
 8009e2c:	bf00      	nop
 8009e2e:	3714      	adds	r7, #20
 8009e30:	46bd      	mov	sp, r7
 8009e32:	bc80      	pop	{r7}
 8009e34:	4770      	bx	lr
 8009e36:	bf00      	nop
 8009e38:	20000abc 	.word	0x20000abc

08009e3c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b086      	sub	sp, #24
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	60f8      	str	r0, [r7, #12]
 8009e44:	60b9      	str	r1, [r7, #8]
 8009e46:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009e4c:	f001 fc46 	bl	800b6dc <vPortEnterCritical>
 8009e50:	697b      	ldr	r3, [r7, #20]
 8009e52:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009e56:	b25b      	sxtb	r3, r3
 8009e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e5c:	d103      	bne.n	8009e66 <vQueueWaitForMessageRestricted+0x2a>
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	2200      	movs	r2, #0
 8009e62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e6c:	b25b      	sxtb	r3, r3
 8009e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e72:	d103      	bne.n	8009e7c <vQueueWaitForMessageRestricted+0x40>
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	2200      	movs	r2, #0
 8009e78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009e7c:	f001 fc5e 	bl	800b73c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d106      	bne.n	8009e96 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009e88:	697b      	ldr	r3, [r7, #20]
 8009e8a:	3324      	adds	r3, #36	; 0x24
 8009e8c:	687a      	ldr	r2, [r7, #4]
 8009e8e:	68b9      	ldr	r1, [r7, #8]
 8009e90:	4618      	mov	r0, r3
 8009e92:	f000 fc35 	bl	800a700 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009e96:	6978      	ldr	r0, [r7, #20]
 8009e98:	f7ff fefe 	bl	8009c98 <prvUnlockQueue>
	}
 8009e9c:	bf00      	nop
 8009e9e:	3718      	adds	r7, #24
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	bd80      	pop	{r7, pc}

08009ea4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b08e      	sub	sp, #56	; 0x38
 8009ea8:	af04      	add	r7, sp, #16
 8009eaa:	60f8      	str	r0, [r7, #12]
 8009eac:	60b9      	str	r1, [r7, #8]
 8009eae:	607a      	str	r2, [r7, #4]
 8009eb0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009eb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d10a      	bne.n	8009ece <xTaskCreateStatic+0x2a>
	__asm volatile
 8009eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ebc:	f383 8811 	msr	BASEPRI, r3
 8009ec0:	f3bf 8f6f 	isb	sy
 8009ec4:	f3bf 8f4f 	dsb	sy
 8009ec8:	623b      	str	r3, [r7, #32]
}
 8009eca:	bf00      	nop
 8009ecc:	e7fe      	b.n	8009ecc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d10a      	bne.n	8009eea <xTaskCreateStatic+0x46>
	__asm volatile
 8009ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ed8:	f383 8811 	msr	BASEPRI, r3
 8009edc:	f3bf 8f6f 	isb	sy
 8009ee0:	f3bf 8f4f 	dsb	sy
 8009ee4:	61fb      	str	r3, [r7, #28]
}
 8009ee6:	bf00      	nop
 8009ee8:	e7fe      	b.n	8009ee8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009eea:	235c      	movs	r3, #92	; 0x5c
 8009eec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009eee:	693b      	ldr	r3, [r7, #16]
 8009ef0:	2b5c      	cmp	r3, #92	; 0x5c
 8009ef2:	d00a      	beq.n	8009f0a <xTaskCreateStatic+0x66>
	__asm volatile
 8009ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ef8:	f383 8811 	msr	BASEPRI, r3
 8009efc:	f3bf 8f6f 	isb	sy
 8009f00:	f3bf 8f4f 	dsb	sy
 8009f04:	61bb      	str	r3, [r7, #24]
}
 8009f06:	bf00      	nop
 8009f08:	e7fe      	b.n	8009f08 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d01e      	beq.n	8009f4e <xTaskCreateStatic+0xaa>
 8009f10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d01b      	beq.n	8009f4e <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f18:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009f1e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f22:	2202      	movs	r2, #2
 8009f24:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009f28:	2300      	movs	r3, #0
 8009f2a:	9303      	str	r3, [sp, #12]
 8009f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f2e:	9302      	str	r3, [sp, #8]
 8009f30:	f107 0314 	add.w	r3, r7, #20
 8009f34:	9301      	str	r3, [sp, #4]
 8009f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f38:	9300      	str	r3, [sp, #0]
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	68b9      	ldr	r1, [r7, #8]
 8009f40:	68f8      	ldr	r0, [r7, #12]
 8009f42:	f000 f850 	bl	8009fe6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009f46:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009f48:	f000 f8d8 	bl	800a0fc <prvAddNewTaskToReadyList>
 8009f4c:	e001      	b.n	8009f52 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8009f4e:	2300      	movs	r3, #0
 8009f50:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009f52:	697b      	ldr	r3, [r7, #20]
	}
 8009f54:	4618      	mov	r0, r3
 8009f56:	3728      	adds	r7, #40	; 0x28
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}

08009f5c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b08c      	sub	sp, #48	; 0x30
 8009f60:	af04      	add	r7, sp, #16
 8009f62:	60f8      	str	r0, [r7, #12]
 8009f64:	60b9      	str	r1, [r7, #8]
 8009f66:	603b      	str	r3, [r7, #0]
 8009f68:	4613      	mov	r3, r2
 8009f6a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f6c:	88fb      	ldrh	r3, [r7, #6]
 8009f6e:	009b      	lsls	r3, r3, #2
 8009f70:	4618      	mov	r0, r3
 8009f72:	f001 fcb3 	bl	800b8dc <pvPortMalloc>
 8009f76:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009f78:	697b      	ldr	r3, [r7, #20]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d00e      	beq.n	8009f9c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8009f7e:	205c      	movs	r0, #92	; 0x5c
 8009f80:	f001 fcac 	bl	800b8dc <pvPortMalloc>
 8009f84:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009f86:	69fb      	ldr	r3, [r7, #28]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d003      	beq.n	8009f94 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009f8c:	69fb      	ldr	r3, [r7, #28]
 8009f8e:	697a      	ldr	r2, [r7, #20]
 8009f90:	631a      	str	r2, [r3, #48]	; 0x30
 8009f92:	e005      	b.n	8009fa0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009f94:	6978      	ldr	r0, [r7, #20]
 8009f96:	f001 fd65 	bl	800ba64 <vPortFree>
 8009f9a:	e001      	b.n	8009fa0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009fa0:	69fb      	ldr	r3, [r7, #28]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d017      	beq.n	8009fd6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009fa6:	69fb      	ldr	r3, [r7, #28]
 8009fa8:	2200      	movs	r2, #0
 8009faa:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009fae:	88fa      	ldrh	r2, [r7, #6]
 8009fb0:	2300      	movs	r3, #0
 8009fb2:	9303      	str	r3, [sp, #12]
 8009fb4:	69fb      	ldr	r3, [r7, #28]
 8009fb6:	9302      	str	r3, [sp, #8]
 8009fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fba:	9301      	str	r3, [sp, #4]
 8009fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fbe:	9300      	str	r3, [sp, #0]
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	68b9      	ldr	r1, [r7, #8]
 8009fc4:	68f8      	ldr	r0, [r7, #12]
 8009fc6:	f000 f80e 	bl	8009fe6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009fca:	69f8      	ldr	r0, [r7, #28]
 8009fcc:	f000 f896 	bl	800a0fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	61bb      	str	r3, [r7, #24]
 8009fd4:	e002      	b.n	8009fdc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8009fda:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009fdc:	69bb      	ldr	r3, [r7, #24]
	}
 8009fde:	4618      	mov	r0, r3
 8009fe0:	3720      	adds	r7, #32
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	bd80      	pop	{r7, pc}

08009fe6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009fe6:	b580      	push	{r7, lr}
 8009fe8:	b088      	sub	sp, #32
 8009fea:	af00      	add	r7, sp, #0
 8009fec:	60f8      	str	r0, [r7, #12]
 8009fee:	60b9      	str	r1, [r7, #8]
 8009ff0:	607a      	str	r2, [r7, #4]
 8009ff2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ff6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	009b      	lsls	r3, r3, #2
 8009ffc:	461a      	mov	r2, r3
 8009ffe:	21a5      	movs	r1, #165	; 0xa5
 800a000:	f001 fe7c 	bl	800bcfc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800a004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a006:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a00e:	3b01      	subs	r3, #1
 800a010:	009b      	lsls	r3, r3, #2
 800a012:	4413      	add	r3, r2
 800a014:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800a016:	69bb      	ldr	r3, [r7, #24]
 800a018:	f023 0307 	bic.w	r3, r3, #7
 800a01c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a01e:	69bb      	ldr	r3, [r7, #24]
 800a020:	f003 0307 	and.w	r3, r3, #7
 800a024:	2b00      	cmp	r3, #0
 800a026:	d00a      	beq.n	800a03e <prvInitialiseNewTask+0x58>
	__asm volatile
 800a028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a02c:	f383 8811 	msr	BASEPRI, r3
 800a030:	f3bf 8f6f 	isb	sy
 800a034:	f3bf 8f4f 	dsb	sy
 800a038:	617b      	str	r3, [r7, #20]
}
 800a03a:	bf00      	nop
 800a03c:	e7fe      	b.n	800a03c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a03e:	2300      	movs	r3, #0
 800a040:	61fb      	str	r3, [r7, #28]
 800a042:	e012      	b.n	800a06a <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a044:	68ba      	ldr	r2, [r7, #8]
 800a046:	69fb      	ldr	r3, [r7, #28]
 800a048:	4413      	add	r3, r2
 800a04a:	7819      	ldrb	r1, [r3, #0]
 800a04c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a04e:	69fb      	ldr	r3, [r7, #28]
 800a050:	4413      	add	r3, r2
 800a052:	3334      	adds	r3, #52	; 0x34
 800a054:	460a      	mov	r2, r1
 800a056:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800a058:	68ba      	ldr	r2, [r7, #8]
 800a05a:	69fb      	ldr	r3, [r7, #28]
 800a05c:	4413      	add	r3, r2
 800a05e:	781b      	ldrb	r3, [r3, #0]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d006      	beq.n	800a072 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a064:	69fb      	ldr	r3, [r7, #28]
 800a066:	3301      	adds	r3, #1
 800a068:	61fb      	str	r3, [r7, #28]
 800a06a:	69fb      	ldr	r3, [r7, #28]
 800a06c:	2b0f      	cmp	r3, #15
 800a06e:	d9e9      	bls.n	800a044 <prvInitialiseNewTask+0x5e>
 800a070:	e000      	b.n	800a074 <prvInitialiseNewTask+0x8e>
		{
			break;
 800a072:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a076:	2200      	movs	r2, #0
 800a078:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a07c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a07e:	2b37      	cmp	r3, #55	; 0x37
 800a080:	d901      	bls.n	800a086 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a082:	2337      	movs	r3, #55	; 0x37
 800a084:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a088:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a08a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a08c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a08e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a090:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a094:	2200      	movs	r2, #0
 800a096:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a09a:	3304      	adds	r3, #4
 800a09c:	4618      	mov	r0, r3
 800a09e:	f7fe fee6 	bl	8008e6e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a0a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0a4:	3318      	adds	r3, #24
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	f7fe fee1 	bl	8008e6e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a0ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0b0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0b4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a0b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0ba:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a0bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0c0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a0c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a0c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	}
	#endif

	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		pxNewTCB->ucDelayAborted = pdFALSE;
 800a0d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a0d8:	683a      	ldr	r2, [r7, #0]
 800a0da:	68f9      	ldr	r1, [r7, #12]
 800a0dc:	69b8      	ldr	r0, [r7, #24]
 800a0de:	f001 fa0d 	bl	800b4fc <pxPortInitialiseStack>
 800a0e2:	4602      	mov	r2, r0
 800a0e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0e6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800a0e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d002      	beq.n	800a0f4 <prvInitialiseNewTask+0x10e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a0ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0f2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a0f4:	bf00      	nop
 800a0f6:	3720      	adds	r7, #32
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b082      	sub	sp, #8
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a104:	f001 faea 	bl	800b6dc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a108:	4b2d      	ldr	r3, [pc, #180]	; (800a1c0 <prvAddNewTaskToReadyList+0xc4>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	3301      	adds	r3, #1
 800a10e:	4a2c      	ldr	r2, [pc, #176]	; (800a1c0 <prvAddNewTaskToReadyList+0xc4>)
 800a110:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a112:	4b2c      	ldr	r3, [pc, #176]	; (800a1c4 <prvAddNewTaskToReadyList+0xc8>)
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d109      	bne.n	800a12e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a11a:	4a2a      	ldr	r2, [pc, #168]	; (800a1c4 <prvAddNewTaskToReadyList+0xc8>)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a120:	4b27      	ldr	r3, [pc, #156]	; (800a1c0 <prvAddNewTaskToReadyList+0xc4>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	2b01      	cmp	r3, #1
 800a126:	d110      	bne.n	800a14a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a128:	f000 fc26 	bl	800a978 <prvInitialiseTaskLists>
 800a12c:	e00d      	b.n	800a14a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a12e:	4b26      	ldr	r3, [pc, #152]	; (800a1c8 <prvAddNewTaskToReadyList+0xcc>)
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d109      	bne.n	800a14a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a136:	4b23      	ldr	r3, [pc, #140]	; (800a1c4 <prvAddNewTaskToReadyList+0xc8>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a140:	429a      	cmp	r2, r3
 800a142:	d802      	bhi.n	800a14a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a144:	4a1f      	ldr	r2, [pc, #124]	; (800a1c4 <prvAddNewTaskToReadyList+0xc8>)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a14a:	4b20      	ldr	r3, [pc, #128]	; (800a1cc <prvAddNewTaskToReadyList+0xd0>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	3301      	adds	r3, #1
 800a150:	4a1e      	ldr	r2, [pc, #120]	; (800a1cc <prvAddNewTaskToReadyList+0xd0>)
 800a152:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a154:	4b1d      	ldr	r3, [pc, #116]	; (800a1cc <prvAddNewTaskToReadyList+0xd0>)
 800a156:	681a      	ldr	r2, [r3, #0]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a160:	4b1b      	ldr	r3, [pc, #108]	; (800a1d0 <prvAddNewTaskToReadyList+0xd4>)
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	429a      	cmp	r2, r3
 800a166:	d903      	bls.n	800a170 <prvAddNewTaskToReadyList+0x74>
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a16c:	4a18      	ldr	r2, [pc, #96]	; (800a1d0 <prvAddNewTaskToReadyList+0xd4>)
 800a16e:	6013      	str	r3, [r2, #0]
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a174:	4613      	mov	r3, r2
 800a176:	009b      	lsls	r3, r3, #2
 800a178:	4413      	add	r3, r2
 800a17a:	009b      	lsls	r3, r3, #2
 800a17c:	4a15      	ldr	r2, [pc, #84]	; (800a1d4 <prvAddNewTaskToReadyList+0xd8>)
 800a17e:	441a      	add	r2, r3
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	3304      	adds	r3, #4
 800a184:	4619      	mov	r1, r3
 800a186:	4610      	mov	r0, r2
 800a188:	f7fe fe7d 	bl	8008e86 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a18c:	f001 fad6 	bl	800b73c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a190:	4b0d      	ldr	r3, [pc, #52]	; (800a1c8 <prvAddNewTaskToReadyList+0xcc>)
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d00e      	beq.n	800a1b6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a198:	4b0a      	ldr	r3, [pc, #40]	; (800a1c4 <prvAddNewTaskToReadyList+0xc8>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1a2:	429a      	cmp	r2, r3
 800a1a4:	d207      	bcs.n	800a1b6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a1a6:	4b0c      	ldr	r3, [pc, #48]	; (800a1d8 <prvAddNewTaskToReadyList+0xdc>)
 800a1a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1ac:	601a      	str	r2, [r3, #0]
 800a1ae:	f3bf 8f4f 	dsb	sy
 800a1b2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a1b6:	bf00      	nop
 800a1b8:	3708      	adds	r7, #8
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}
 800a1be:	bf00      	nop
 800a1c0:	20000fd0 	.word	0x20000fd0
 800a1c4:	20000afc 	.word	0x20000afc
 800a1c8:	20000fdc 	.word	0x20000fdc
 800a1cc:	20000fec 	.word	0x20000fec
 800a1d0:	20000fd8 	.word	0x20000fd8
 800a1d4:	20000b00 	.word	0x20000b00
 800a1d8:	e000ed04 	.word	0xe000ed04

0800a1dc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b084      	sub	sp, #16
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d017      	beq.n	800a21e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a1ee:	4b13      	ldr	r3, [pc, #76]	; (800a23c <vTaskDelay+0x60>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d00a      	beq.n	800a20c <vTaskDelay+0x30>
	__asm volatile
 800a1f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1fa:	f383 8811 	msr	BASEPRI, r3
 800a1fe:	f3bf 8f6f 	isb	sy
 800a202:	f3bf 8f4f 	dsb	sy
 800a206:	60bb      	str	r3, [r7, #8]
}
 800a208:	bf00      	nop
 800a20a:	e7fe      	b.n	800a20a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a20c:	f000 f880 	bl	800a310 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a210:	2100      	movs	r1, #0
 800a212:	6878      	ldr	r0, [r7, #4]
 800a214:	f000 fe06 	bl	800ae24 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a218:	f000 f888 	bl	800a32c <xTaskResumeAll>
 800a21c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d107      	bne.n	800a234 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a224:	4b06      	ldr	r3, [pc, #24]	; (800a240 <vTaskDelay+0x64>)
 800a226:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a22a:	601a      	str	r2, [r3, #0]
 800a22c:	f3bf 8f4f 	dsb	sy
 800a230:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a234:	bf00      	nop
 800a236:	3710      	adds	r7, #16
 800a238:	46bd      	mov	sp, r7
 800a23a:	bd80      	pop	{r7, pc}
 800a23c:	20000ff8 	.word	0x20000ff8
 800a240:	e000ed04 	.word	0xe000ed04

0800a244 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b08a      	sub	sp, #40	; 0x28
 800a248:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a24a:	2300      	movs	r3, #0
 800a24c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a24e:	2300      	movs	r3, #0
 800a250:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a252:	463a      	mov	r2, r7
 800a254:	1d39      	adds	r1, r7, #4
 800a256:	f107 0308 	add.w	r3, r7, #8
 800a25a:	4618      	mov	r0, r3
 800a25c:	f7fe fdb6 	bl	8008dcc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a260:	6839      	ldr	r1, [r7, #0]
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	68ba      	ldr	r2, [r7, #8]
 800a266:	9202      	str	r2, [sp, #8]
 800a268:	9301      	str	r3, [sp, #4]
 800a26a:	2300      	movs	r3, #0
 800a26c:	9300      	str	r3, [sp, #0]
 800a26e:	2300      	movs	r3, #0
 800a270:	460a      	mov	r2, r1
 800a272:	4921      	ldr	r1, [pc, #132]	; (800a2f8 <vTaskStartScheduler+0xb4>)
 800a274:	4821      	ldr	r0, [pc, #132]	; (800a2fc <vTaskStartScheduler+0xb8>)
 800a276:	f7ff fe15 	bl	8009ea4 <xTaskCreateStatic>
 800a27a:	4603      	mov	r3, r0
 800a27c:	4a20      	ldr	r2, [pc, #128]	; (800a300 <vTaskStartScheduler+0xbc>)
 800a27e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a280:	4b1f      	ldr	r3, [pc, #124]	; (800a300 <vTaskStartScheduler+0xbc>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d002      	beq.n	800a28e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a288:	2301      	movs	r3, #1
 800a28a:	617b      	str	r3, [r7, #20]
 800a28c:	e001      	b.n	800a292 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a28e:	2300      	movs	r3, #0
 800a290:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	2b01      	cmp	r3, #1
 800a296:	d102      	bne.n	800a29e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a298:	f000 fe1e 	bl	800aed8 <xTimerCreateTimerTask>
 800a29c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a29e:	697b      	ldr	r3, [r7, #20]
 800a2a0:	2b01      	cmp	r3, #1
 800a2a2:	d116      	bne.n	800a2d2 <vTaskStartScheduler+0x8e>
	__asm volatile
 800a2a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2a8:	f383 8811 	msr	BASEPRI, r3
 800a2ac:	f3bf 8f6f 	isb	sy
 800a2b0:	f3bf 8f4f 	dsb	sy
 800a2b4:	613b      	str	r3, [r7, #16]
}
 800a2b6:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a2b8:	4b12      	ldr	r3, [pc, #72]	; (800a304 <vTaskStartScheduler+0xc0>)
 800a2ba:	f04f 32ff 	mov.w	r2, #4294967295
 800a2be:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a2c0:	4b11      	ldr	r3, [pc, #68]	; (800a308 <vTaskStartScheduler+0xc4>)
 800a2c2:	2201      	movs	r2, #1
 800a2c4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800a2c6:	4b11      	ldr	r3, [pc, #68]	; (800a30c <vTaskStartScheduler+0xc8>)
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a2cc:	f001 f994 	bl	800b5f8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a2d0:	e00e      	b.n	800a2f0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2d8:	d10a      	bne.n	800a2f0 <vTaskStartScheduler+0xac>
	__asm volatile
 800a2da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2de:	f383 8811 	msr	BASEPRI, r3
 800a2e2:	f3bf 8f6f 	isb	sy
 800a2e6:	f3bf 8f4f 	dsb	sy
 800a2ea:	60fb      	str	r3, [r7, #12]
}
 800a2ec:	bf00      	nop
 800a2ee:	e7fe      	b.n	800a2ee <vTaskStartScheduler+0xaa>
}
 800a2f0:	bf00      	nop
 800a2f2:	3718      	adds	r7, #24
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	bd80      	pop	{r7, pc}
 800a2f8:	08010600 	.word	0x08010600
 800a2fc:	0800a949 	.word	0x0800a949
 800a300:	20000ff4 	.word	0x20000ff4
 800a304:	20000ff0 	.word	0x20000ff0
 800a308:	20000fdc 	.word	0x20000fdc
 800a30c:	20000fd4 	.word	0x20000fd4

0800a310 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a310:	b480      	push	{r7}
 800a312:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800a314:	4b04      	ldr	r3, [pc, #16]	; (800a328 <vTaskSuspendAll+0x18>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	3301      	adds	r3, #1
 800a31a:	4a03      	ldr	r2, [pc, #12]	; (800a328 <vTaskSuspendAll+0x18>)
 800a31c:	6013      	str	r3, [r2, #0]
}
 800a31e:	bf00      	nop
 800a320:	46bd      	mov	sp, r7
 800a322:	bc80      	pop	{r7}
 800a324:	4770      	bx	lr
 800a326:	bf00      	nop
 800a328:	20000ff8 	.word	0x20000ff8

0800a32c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a332:	2300      	movs	r3, #0
 800a334:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a336:	2300      	movs	r3, #0
 800a338:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a33a:	4b42      	ldr	r3, [pc, #264]	; (800a444 <xTaskResumeAll+0x118>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d10a      	bne.n	800a358 <xTaskResumeAll+0x2c>
	__asm volatile
 800a342:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a346:	f383 8811 	msr	BASEPRI, r3
 800a34a:	f3bf 8f6f 	isb	sy
 800a34e:	f3bf 8f4f 	dsb	sy
 800a352:	603b      	str	r3, [r7, #0]
}
 800a354:	bf00      	nop
 800a356:	e7fe      	b.n	800a356 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a358:	f001 f9c0 	bl	800b6dc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a35c:	4b39      	ldr	r3, [pc, #228]	; (800a444 <xTaskResumeAll+0x118>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	3b01      	subs	r3, #1
 800a362:	4a38      	ldr	r2, [pc, #224]	; (800a444 <xTaskResumeAll+0x118>)
 800a364:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a366:	4b37      	ldr	r3, [pc, #220]	; (800a444 <xTaskResumeAll+0x118>)
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d162      	bne.n	800a434 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a36e:	4b36      	ldr	r3, [pc, #216]	; (800a448 <xTaskResumeAll+0x11c>)
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d05e      	beq.n	800a434 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a376:	e02f      	b.n	800a3d8 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800a378:	4b34      	ldr	r3, [pc, #208]	; (800a44c <xTaskResumeAll+0x120>)
 800a37a:	68db      	ldr	r3, [r3, #12]
 800a37c:	68db      	ldr	r3, [r3, #12]
 800a37e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	3318      	adds	r3, #24
 800a384:	4618      	mov	r0, r3
 800a386:	f7fe fdd9 	bl	8008f3c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	3304      	adds	r3, #4
 800a38e:	4618      	mov	r0, r3
 800a390:	f7fe fdd4 	bl	8008f3c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a398:	4b2d      	ldr	r3, [pc, #180]	; (800a450 <xTaskResumeAll+0x124>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	429a      	cmp	r2, r3
 800a39e:	d903      	bls.n	800a3a8 <xTaskResumeAll+0x7c>
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3a4:	4a2a      	ldr	r2, [pc, #168]	; (800a450 <xTaskResumeAll+0x124>)
 800a3a6:	6013      	str	r3, [r2, #0]
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3ac:	4613      	mov	r3, r2
 800a3ae:	009b      	lsls	r3, r3, #2
 800a3b0:	4413      	add	r3, r2
 800a3b2:	009b      	lsls	r3, r3, #2
 800a3b4:	4a27      	ldr	r2, [pc, #156]	; (800a454 <xTaskResumeAll+0x128>)
 800a3b6:	441a      	add	r2, r3
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	3304      	adds	r3, #4
 800a3bc:	4619      	mov	r1, r3
 800a3be:	4610      	mov	r0, r2
 800a3c0:	f7fe fd61 	bl	8008e86 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3c8:	4b23      	ldr	r3, [pc, #140]	; (800a458 <xTaskResumeAll+0x12c>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3ce:	429a      	cmp	r2, r3
 800a3d0:	d302      	bcc.n	800a3d8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a3d2:	4b22      	ldr	r3, [pc, #136]	; (800a45c <xTaskResumeAll+0x130>)
 800a3d4:	2201      	movs	r2, #1
 800a3d6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a3d8:	4b1c      	ldr	r3, [pc, #112]	; (800a44c <xTaskResumeAll+0x120>)
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d1cb      	bne.n	800a378 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d001      	beq.n	800a3ea <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a3e6:	f000 fb65 	bl	800aab4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800a3ea:	4b1d      	ldr	r3, [pc, #116]	; (800a460 <xTaskResumeAll+0x134>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d010      	beq.n	800a418 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a3f6:	f000 f845 	bl	800a484 <xTaskIncrementTick>
 800a3fa:	4603      	mov	r3, r0
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d002      	beq.n	800a406 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a400:	4b16      	ldr	r3, [pc, #88]	; (800a45c <xTaskResumeAll+0x130>)
 800a402:	2201      	movs	r2, #1
 800a404:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	3b01      	subs	r3, #1
 800a40a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d1f1      	bne.n	800a3f6 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 800a412:	4b13      	ldr	r3, [pc, #76]	; (800a460 <xTaskResumeAll+0x134>)
 800a414:	2200      	movs	r2, #0
 800a416:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a418:	4b10      	ldr	r3, [pc, #64]	; (800a45c <xTaskResumeAll+0x130>)
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d009      	beq.n	800a434 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a420:	2301      	movs	r3, #1
 800a422:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a424:	4b0f      	ldr	r3, [pc, #60]	; (800a464 <xTaskResumeAll+0x138>)
 800a426:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a42a:	601a      	str	r2, [r3, #0]
 800a42c:	f3bf 8f4f 	dsb	sy
 800a430:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a434:	f001 f982 	bl	800b73c <vPortExitCritical>

	return xAlreadyYielded;
 800a438:	68bb      	ldr	r3, [r7, #8]
}
 800a43a:	4618      	mov	r0, r3
 800a43c:	3710      	adds	r7, #16
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}
 800a442:	bf00      	nop
 800a444:	20000ff8 	.word	0x20000ff8
 800a448:	20000fd0 	.word	0x20000fd0
 800a44c:	20000f90 	.word	0x20000f90
 800a450:	20000fd8 	.word	0x20000fd8
 800a454:	20000b00 	.word	0x20000b00
 800a458:	20000afc 	.word	0x20000afc
 800a45c:	20000fe4 	.word	0x20000fe4
 800a460:	20000fe0 	.word	0x20000fe0
 800a464:	e000ed04 	.word	0xe000ed04

0800a468 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a468:	b480      	push	{r7}
 800a46a:	b083      	sub	sp, #12
 800a46c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a46e:	4b04      	ldr	r3, [pc, #16]	; (800a480 <xTaskGetTickCount+0x18>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a474:	687b      	ldr	r3, [r7, #4]
}
 800a476:	4618      	mov	r0, r3
 800a478:	370c      	adds	r7, #12
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bc80      	pop	{r7}
 800a47e:	4770      	bx	lr
 800a480:	20000fd4 	.word	0x20000fd4

0800a484 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a484:	b580      	push	{r7, lr}
 800a486:	b086      	sub	sp, #24
 800a488:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a48a:	2300      	movs	r3, #0
 800a48c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a48e:	4b51      	ldr	r3, [pc, #324]	; (800a5d4 <xTaskIncrementTick+0x150>)
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	2b00      	cmp	r3, #0
 800a494:	f040 808e 	bne.w	800a5b4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a498:	4b4f      	ldr	r3, [pc, #316]	; (800a5d8 <xTaskIncrementTick+0x154>)
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	3301      	adds	r3, #1
 800a49e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a4a0:	4a4d      	ldr	r2, [pc, #308]	; (800a5d8 <xTaskIncrementTick+0x154>)
 800a4a2:	693b      	ldr	r3, [r7, #16]
 800a4a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d120      	bne.n	800a4ee <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800a4ac:	4b4b      	ldr	r3, [pc, #300]	; (800a5dc <xTaskIncrementTick+0x158>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d00a      	beq.n	800a4cc <xTaskIncrementTick+0x48>
	__asm volatile
 800a4b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4ba:	f383 8811 	msr	BASEPRI, r3
 800a4be:	f3bf 8f6f 	isb	sy
 800a4c2:	f3bf 8f4f 	dsb	sy
 800a4c6:	603b      	str	r3, [r7, #0]
}
 800a4c8:	bf00      	nop
 800a4ca:	e7fe      	b.n	800a4ca <xTaskIncrementTick+0x46>
 800a4cc:	4b43      	ldr	r3, [pc, #268]	; (800a5dc <xTaskIncrementTick+0x158>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	60fb      	str	r3, [r7, #12]
 800a4d2:	4b43      	ldr	r3, [pc, #268]	; (800a5e0 <xTaskIncrementTick+0x15c>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4a41      	ldr	r2, [pc, #260]	; (800a5dc <xTaskIncrementTick+0x158>)
 800a4d8:	6013      	str	r3, [r2, #0]
 800a4da:	4a41      	ldr	r2, [pc, #260]	; (800a5e0 <xTaskIncrementTick+0x15c>)
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	6013      	str	r3, [r2, #0]
 800a4e0:	4b40      	ldr	r3, [pc, #256]	; (800a5e4 <xTaskIncrementTick+0x160>)
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	4a3f      	ldr	r2, [pc, #252]	; (800a5e4 <xTaskIncrementTick+0x160>)
 800a4e8:	6013      	str	r3, [r2, #0]
 800a4ea:	f000 fae3 	bl	800aab4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a4ee:	4b3e      	ldr	r3, [pc, #248]	; (800a5e8 <xTaskIncrementTick+0x164>)
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	693a      	ldr	r2, [r7, #16]
 800a4f4:	429a      	cmp	r2, r3
 800a4f6:	d34e      	bcc.n	800a596 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a4f8:	4b38      	ldr	r3, [pc, #224]	; (800a5dc <xTaskIncrementTick+0x158>)
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d101      	bne.n	800a506 <xTaskIncrementTick+0x82>
 800a502:	2301      	movs	r3, #1
 800a504:	e000      	b.n	800a508 <xTaskIncrementTick+0x84>
 800a506:	2300      	movs	r3, #0
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d004      	beq.n	800a516 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a50c:	4b36      	ldr	r3, [pc, #216]	; (800a5e8 <xTaskIncrementTick+0x164>)
 800a50e:	f04f 32ff 	mov.w	r2, #4294967295
 800a512:	601a      	str	r2, [r3, #0]
					break;
 800a514:	e03f      	b.n	800a596 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a516:	4b31      	ldr	r3, [pc, #196]	; (800a5dc <xTaskIncrementTick+0x158>)
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	68db      	ldr	r3, [r3, #12]
 800a51c:	68db      	ldr	r3, [r3, #12]
 800a51e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a520:	68bb      	ldr	r3, [r7, #8]
 800a522:	685b      	ldr	r3, [r3, #4]
 800a524:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a526:	693a      	ldr	r2, [r7, #16]
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	429a      	cmp	r2, r3
 800a52c:	d203      	bcs.n	800a536 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a52e:	4a2e      	ldr	r2, [pc, #184]	; (800a5e8 <xTaskIncrementTick+0x164>)
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	6013      	str	r3, [r2, #0]
						break;
 800a534:	e02f      	b.n	800a596 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a536:	68bb      	ldr	r3, [r7, #8]
 800a538:	3304      	adds	r3, #4
 800a53a:	4618      	mov	r0, r3
 800a53c:	f7fe fcfe 	bl	8008f3c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a544:	2b00      	cmp	r3, #0
 800a546:	d004      	beq.n	800a552 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	3318      	adds	r3, #24
 800a54c:	4618      	mov	r0, r3
 800a54e:	f7fe fcf5 	bl	8008f3c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a552:	68bb      	ldr	r3, [r7, #8]
 800a554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a556:	4b25      	ldr	r3, [pc, #148]	; (800a5ec <xTaskIncrementTick+0x168>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	429a      	cmp	r2, r3
 800a55c:	d903      	bls.n	800a566 <xTaskIncrementTick+0xe2>
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a562:	4a22      	ldr	r2, [pc, #136]	; (800a5ec <xTaskIncrementTick+0x168>)
 800a564:	6013      	str	r3, [r2, #0]
 800a566:	68bb      	ldr	r3, [r7, #8]
 800a568:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a56a:	4613      	mov	r3, r2
 800a56c:	009b      	lsls	r3, r3, #2
 800a56e:	4413      	add	r3, r2
 800a570:	009b      	lsls	r3, r3, #2
 800a572:	4a1f      	ldr	r2, [pc, #124]	; (800a5f0 <xTaskIncrementTick+0x16c>)
 800a574:	441a      	add	r2, r3
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	3304      	adds	r3, #4
 800a57a:	4619      	mov	r1, r3
 800a57c:	4610      	mov	r0, r2
 800a57e:	f7fe fc82 	bl	8008e86 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a586:	4b1b      	ldr	r3, [pc, #108]	; (800a5f4 <xTaskIncrementTick+0x170>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a58c:	429a      	cmp	r2, r3
 800a58e:	d3b3      	bcc.n	800a4f8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800a590:	2301      	movs	r3, #1
 800a592:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a594:	e7b0      	b.n	800a4f8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a596:	4b17      	ldr	r3, [pc, #92]	; (800a5f4 <xTaskIncrementTick+0x170>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a59c:	4914      	ldr	r1, [pc, #80]	; (800a5f0 <xTaskIncrementTick+0x16c>)
 800a59e:	4613      	mov	r3, r2
 800a5a0:	009b      	lsls	r3, r3, #2
 800a5a2:	4413      	add	r3, r2
 800a5a4:	009b      	lsls	r3, r3, #2
 800a5a6:	440b      	add	r3, r1
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	2b01      	cmp	r3, #1
 800a5ac:	d907      	bls.n	800a5be <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	617b      	str	r3, [r7, #20]
 800a5b2:	e004      	b.n	800a5be <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a5b4:	4b10      	ldr	r3, [pc, #64]	; (800a5f8 <xTaskIncrementTick+0x174>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	3301      	adds	r3, #1
 800a5ba:	4a0f      	ldr	r2, [pc, #60]	; (800a5f8 <xTaskIncrementTick+0x174>)
 800a5bc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a5be:	4b0f      	ldr	r3, [pc, #60]	; (800a5fc <xTaskIncrementTick+0x178>)
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d001      	beq.n	800a5ca <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a5ca:	697b      	ldr	r3, [r7, #20]
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3718      	adds	r7, #24
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}
 800a5d4:	20000ff8 	.word	0x20000ff8
 800a5d8:	20000fd4 	.word	0x20000fd4
 800a5dc:	20000f88 	.word	0x20000f88
 800a5e0:	20000f8c 	.word	0x20000f8c
 800a5e4:	20000fe8 	.word	0x20000fe8
 800a5e8:	20000ff0 	.word	0x20000ff0
 800a5ec:	20000fd8 	.word	0x20000fd8
 800a5f0:	20000b00 	.word	0x20000b00
 800a5f4:	20000afc 	.word	0x20000afc
 800a5f8:	20000fe0 	.word	0x20000fe0
 800a5fc:	20000fe4 	.word	0x20000fe4

0800a600 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a600:	b480      	push	{r7}
 800a602:	b085      	sub	sp, #20
 800a604:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a606:	4b27      	ldr	r3, [pc, #156]	; (800a6a4 <vTaskSwitchContext+0xa4>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d003      	beq.n	800a616 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a60e:	4b26      	ldr	r3, [pc, #152]	; (800a6a8 <vTaskSwitchContext+0xa8>)
 800a610:	2201      	movs	r2, #1
 800a612:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a614:	e041      	b.n	800a69a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800a616:	4b24      	ldr	r3, [pc, #144]	; (800a6a8 <vTaskSwitchContext+0xa8>)
 800a618:	2200      	movs	r2, #0
 800a61a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800a61c:	4b23      	ldr	r3, [pc, #140]	; (800a6ac <vTaskSwitchContext+0xac>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	60fb      	str	r3, [r7, #12]
 800a622:	e010      	b.n	800a646 <vTaskSwitchContext+0x46>
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d10a      	bne.n	800a640 <vTaskSwitchContext+0x40>
	__asm volatile
 800a62a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a62e:	f383 8811 	msr	BASEPRI, r3
 800a632:	f3bf 8f6f 	isb	sy
 800a636:	f3bf 8f4f 	dsb	sy
 800a63a:	607b      	str	r3, [r7, #4]
}
 800a63c:	bf00      	nop
 800a63e:	e7fe      	b.n	800a63e <vTaskSwitchContext+0x3e>
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	3b01      	subs	r3, #1
 800a644:	60fb      	str	r3, [r7, #12]
 800a646:	491a      	ldr	r1, [pc, #104]	; (800a6b0 <vTaskSwitchContext+0xb0>)
 800a648:	68fa      	ldr	r2, [r7, #12]
 800a64a:	4613      	mov	r3, r2
 800a64c:	009b      	lsls	r3, r3, #2
 800a64e:	4413      	add	r3, r2
 800a650:	009b      	lsls	r3, r3, #2
 800a652:	440b      	add	r3, r1
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d0e4      	beq.n	800a624 <vTaskSwitchContext+0x24>
 800a65a:	68fa      	ldr	r2, [r7, #12]
 800a65c:	4613      	mov	r3, r2
 800a65e:	009b      	lsls	r3, r3, #2
 800a660:	4413      	add	r3, r2
 800a662:	009b      	lsls	r3, r3, #2
 800a664:	4a12      	ldr	r2, [pc, #72]	; (800a6b0 <vTaskSwitchContext+0xb0>)
 800a666:	4413      	add	r3, r2
 800a668:	60bb      	str	r3, [r7, #8]
 800a66a:	68bb      	ldr	r3, [r7, #8]
 800a66c:	685b      	ldr	r3, [r3, #4]
 800a66e:	685a      	ldr	r2, [r3, #4]
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	605a      	str	r2, [r3, #4]
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	685a      	ldr	r2, [r3, #4]
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	3308      	adds	r3, #8
 800a67c:	429a      	cmp	r2, r3
 800a67e:	d104      	bne.n	800a68a <vTaskSwitchContext+0x8a>
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	685b      	ldr	r3, [r3, #4]
 800a684:	685a      	ldr	r2, [r3, #4]
 800a686:	68bb      	ldr	r3, [r7, #8]
 800a688:	605a      	str	r2, [r3, #4]
 800a68a:	68bb      	ldr	r3, [r7, #8]
 800a68c:	685b      	ldr	r3, [r3, #4]
 800a68e:	68db      	ldr	r3, [r3, #12]
 800a690:	4a08      	ldr	r2, [pc, #32]	; (800a6b4 <vTaskSwitchContext+0xb4>)
 800a692:	6013      	str	r3, [r2, #0]
 800a694:	4a05      	ldr	r2, [pc, #20]	; (800a6ac <vTaskSwitchContext+0xac>)
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	6013      	str	r3, [r2, #0]
}
 800a69a:	bf00      	nop
 800a69c:	3714      	adds	r7, #20
 800a69e:	46bd      	mov	sp, r7
 800a6a0:	bc80      	pop	{r7}
 800a6a2:	4770      	bx	lr
 800a6a4:	20000ff8 	.word	0x20000ff8
 800a6a8:	20000fe4 	.word	0x20000fe4
 800a6ac:	20000fd8 	.word	0x20000fd8
 800a6b0:	20000b00 	.word	0x20000b00
 800a6b4:	20000afc 	.word	0x20000afc

0800a6b8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b084      	sub	sp, #16
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d10a      	bne.n	800a6de <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800a6c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6cc:	f383 8811 	msr	BASEPRI, r3
 800a6d0:	f3bf 8f6f 	isb	sy
 800a6d4:	f3bf 8f4f 	dsb	sy
 800a6d8:	60fb      	str	r3, [r7, #12]
}
 800a6da:	bf00      	nop
 800a6dc:	e7fe      	b.n	800a6dc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a6de:	4b07      	ldr	r3, [pc, #28]	; (800a6fc <vTaskPlaceOnEventList+0x44>)
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	3318      	adds	r3, #24
 800a6e4:	4619      	mov	r1, r3
 800a6e6:	6878      	ldr	r0, [r7, #4]
 800a6e8:	f7fe fbf0 	bl	8008ecc <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a6ec:	2101      	movs	r1, #1
 800a6ee:	6838      	ldr	r0, [r7, #0]
 800a6f0:	f000 fb98 	bl	800ae24 <prvAddCurrentTaskToDelayedList>
}
 800a6f4:	bf00      	nop
 800a6f6:	3710      	adds	r7, #16
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bd80      	pop	{r7, pc}
 800a6fc:	20000afc 	.word	0x20000afc

0800a700 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a700:	b580      	push	{r7, lr}
 800a702:	b086      	sub	sp, #24
 800a704:	af00      	add	r7, sp, #0
 800a706:	60f8      	str	r0, [r7, #12]
 800a708:	60b9      	str	r1, [r7, #8]
 800a70a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d10a      	bne.n	800a728 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800a712:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a716:	f383 8811 	msr	BASEPRI, r3
 800a71a:	f3bf 8f6f 	isb	sy
 800a71e:	f3bf 8f4f 	dsb	sy
 800a722:	617b      	str	r3, [r7, #20]
}
 800a724:	bf00      	nop
 800a726:	e7fe      	b.n	800a726 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a728:	4b0a      	ldr	r3, [pc, #40]	; (800a754 <vTaskPlaceOnEventListRestricted+0x54>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	3318      	adds	r3, #24
 800a72e:	4619      	mov	r1, r3
 800a730:	68f8      	ldr	r0, [r7, #12]
 800a732:	f7fe fba8 	bl	8008e86 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d002      	beq.n	800a742 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800a73c:	f04f 33ff 	mov.w	r3, #4294967295
 800a740:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a742:	6879      	ldr	r1, [r7, #4]
 800a744:	68b8      	ldr	r0, [r7, #8]
 800a746:	f000 fb6d 	bl	800ae24 <prvAddCurrentTaskToDelayedList>
	}
 800a74a:	bf00      	nop
 800a74c:	3718      	adds	r7, #24
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}
 800a752:	bf00      	nop
 800a754:	20000afc 	.word	0x20000afc

0800a758 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b086      	sub	sp, #24
 800a75c:	af00      	add	r7, sp, #0
 800a75e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	68db      	ldr	r3, [r3, #12]
 800a764:	68db      	ldr	r3, [r3, #12]
 800a766:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a768:	693b      	ldr	r3, [r7, #16]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d10a      	bne.n	800a784 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800a76e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a772:	f383 8811 	msr	BASEPRI, r3
 800a776:	f3bf 8f6f 	isb	sy
 800a77a:	f3bf 8f4f 	dsb	sy
 800a77e:	60fb      	str	r3, [r7, #12]
}
 800a780:	bf00      	nop
 800a782:	e7fe      	b.n	800a782 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a784:	693b      	ldr	r3, [r7, #16]
 800a786:	3318      	adds	r3, #24
 800a788:	4618      	mov	r0, r3
 800a78a:	f7fe fbd7 	bl	8008f3c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a78e:	4b1e      	ldr	r3, [pc, #120]	; (800a808 <xTaskRemoveFromEventList+0xb0>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d11d      	bne.n	800a7d2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a796:	693b      	ldr	r3, [r7, #16]
 800a798:	3304      	adds	r3, #4
 800a79a:	4618      	mov	r0, r3
 800a79c:	f7fe fbce 	bl	8008f3c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a7a0:	693b      	ldr	r3, [r7, #16]
 800a7a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7a4:	4b19      	ldr	r3, [pc, #100]	; (800a80c <xTaskRemoveFromEventList+0xb4>)
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	429a      	cmp	r2, r3
 800a7aa:	d903      	bls.n	800a7b4 <xTaskRemoveFromEventList+0x5c>
 800a7ac:	693b      	ldr	r3, [r7, #16]
 800a7ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7b0:	4a16      	ldr	r2, [pc, #88]	; (800a80c <xTaskRemoveFromEventList+0xb4>)
 800a7b2:	6013      	str	r3, [r2, #0]
 800a7b4:	693b      	ldr	r3, [r7, #16]
 800a7b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7b8:	4613      	mov	r3, r2
 800a7ba:	009b      	lsls	r3, r3, #2
 800a7bc:	4413      	add	r3, r2
 800a7be:	009b      	lsls	r3, r3, #2
 800a7c0:	4a13      	ldr	r2, [pc, #76]	; (800a810 <xTaskRemoveFromEventList+0xb8>)
 800a7c2:	441a      	add	r2, r3
 800a7c4:	693b      	ldr	r3, [r7, #16]
 800a7c6:	3304      	adds	r3, #4
 800a7c8:	4619      	mov	r1, r3
 800a7ca:	4610      	mov	r0, r2
 800a7cc:	f7fe fb5b 	bl	8008e86 <vListInsertEnd>
 800a7d0:	e005      	b.n	800a7de <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a7d2:	693b      	ldr	r3, [r7, #16]
 800a7d4:	3318      	adds	r3, #24
 800a7d6:	4619      	mov	r1, r3
 800a7d8:	480e      	ldr	r0, [pc, #56]	; (800a814 <xTaskRemoveFromEventList+0xbc>)
 800a7da:	f7fe fb54 	bl	8008e86 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a7e2:	4b0d      	ldr	r3, [pc, #52]	; (800a818 <xTaskRemoveFromEventList+0xc0>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7e8:	429a      	cmp	r2, r3
 800a7ea:	d905      	bls.n	800a7f8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a7ec:	2301      	movs	r3, #1
 800a7ee:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a7f0:	4b0a      	ldr	r3, [pc, #40]	; (800a81c <xTaskRemoveFromEventList+0xc4>)
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	601a      	str	r2, [r3, #0]
 800a7f6:	e001      	b.n	800a7fc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800a7fc:	697b      	ldr	r3, [r7, #20]
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3718      	adds	r7, #24
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}
 800a806:	bf00      	nop
 800a808:	20000ff8 	.word	0x20000ff8
 800a80c:	20000fd8 	.word	0x20000fd8
 800a810:	20000b00 	.word	0x20000b00
 800a814:	20000f90 	.word	0x20000f90
 800a818:	20000afc 	.word	0x20000afc
 800a81c:	20000fe4 	.word	0x20000fe4

0800a820 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a820:	b480      	push	{r7}
 800a822:	b083      	sub	sp, #12
 800a824:	af00      	add	r7, sp, #0
 800a826:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a828:	4b06      	ldr	r3, [pc, #24]	; (800a844 <vTaskInternalSetTimeOutState+0x24>)
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a830:	4b05      	ldr	r3, [pc, #20]	; (800a848 <vTaskInternalSetTimeOutState+0x28>)
 800a832:	681a      	ldr	r2, [r3, #0]
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	605a      	str	r2, [r3, #4]
}
 800a838:	bf00      	nop
 800a83a:	370c      	adds	r7, #12
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bc80      	pop	{r7}
 800a840:	4770      	bx	lr
 800a842:	bf00      	nop
 800a844:	20000fe8 	.word	0x20000fe8
 800a848:	20000fd4 	.word	0x20000fd4

0800a84c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b088      	sub	sp, #32
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d10a      	bne.n	800a872 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a85c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a860:	f383 8811 	msr	BASEPRI, r3
 800a864:	f3bf 8f6f 	isb	sy
 800a868:	f3bf 8f4f 	dsb	sy
 800a86c:	613b      	str	r3, [r7, #16]
}
 800a86e:	bf00      	nop
 800a870:	e7fe      	b.n	800a870 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d10a      	bne.n	800a88e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a87c:	f383 8811 	msr	BASEPRI, r3
 800a880:	f3bf 8f6f 	isb	sy
 800a884:	f3bf 8f4f 	dsb	sy
 800a888:	60fb      	str	r3, [r7, #12]
}
 800a88a:	bf00      	nop
 800a88c:	e7fe      	b.n	800a88c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a88e:	f000 ff25 	bl	800b6dc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a892:	4b24      	ldr	r3, [pc, #144]	; (800a924 <xTaskCheckForTimeOut+0xd8>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	685b      	ldr	r3, [r3, #4]
 800a89c:	69ba      	ldr	r2, [r7, #24]
 800a89e:	1ad3      	subs	r3, r2, r3
 800a8a0:	617b      	str	r3, [r7, #20]

		#if( INCLUDE_xTaskAbortDelay == 1 )
			if( pxCurrentTCB->ucDelayAborted != pdFALSE )
 800a8a2:	4b21      	ldr	r3, [pc, #132]	; (800a928 <xTaskCheckForTimeOut+0xdc>)
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f893 305a 	ldrb.w	r3, [r3, #90]	; 0x5a
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d007      	beq.n	800a8be <xTaskCheckForTimeOut+0x72>
			{
				/* The delay was aborted, which is not the same as a time out,
				but has the same result. */
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 800a8ae:	4b1e      	ldr	r3, [pc, #120]	; (800a928 <xTaskCheckForTimeOut+0xdc>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
				xReturn = pdTRUE;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	61fb      	str	r3, [r7, #28]
 800a8bc:	e02b      	b.n	800a916 <xTaskCheckForTimeOut+0xca>
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8c6:	d102      	bne.n	800a8ce <xTaskCheckForTimeOut+0x82>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	61fb      	str	r3, [r7, #28]
 800a8cc:	e023      	b.n	800a916 <xTaskCheckForTimeOut+0xca>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681a      	ldr	r2, [r3, #0]
 800a8d2:	4b16      	ldr	r3, [pc, #88]	; (800a92c <xTaskCheckForTimeOut+0xe0>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	429a      	cmp	r2, r3
 800a8d8:	d007      	beq.n	800a8ea <xTaskCheckForTimeOut+0x9e>
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	685b      	ldr	r3, [r3, #4]
 800a8de:	69ba      	ldr	r2, [r7, #24]
 800a8e0:	429a      	cmp	r2, r3
 800a8e2:	d302      	bcc.n	800a8ea <xTaskCheckForTimeOut+0x9e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a8e4:	2301      	movs	r3, #1
 800a8e6:	61fb      	str	r3, [r7, #28]
 800a8e8:	e015      	b.n	800a916 <xTaskCheckForTimeOut+0xca>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a8ea:	683b      	ldr	r3, [r7, #0]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	697a      	ldr	r2, [r7, #20]
 800a8f0:	429a      	cmp	r2, r3
 800a8f2:	d20b      	bcs.n	800a90c <xTaskCheckForTimeOut+0xc0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	681a      	ldr	r2, [r3, #0]
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	1ad2      	subs	r2, r2, r3
 800a8fc:	683b      	ldr	r3, [r7, #0]
 800a8fe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a900:	6878      	ldr	r0, [r7, #4]
 800a902:	f7ff ff8d 	bl	800a820 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a906:	2300      	movs	r3, #0
 800a908:	61fb      	str	r3, [r7, #28]
 800a90a:	e004      	b.n	800a916 <xTaskCheckForTimeOut+0xca>
		}
		else
		{
			*pxTicksToWait = 0;
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	2200      	movs	r2, #0
 800a910:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a912:	2301      	movs	r3, #1
 800a914:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a916:	f000 ff11 	bl	800b73c <vPortExitCritical>

	return xReturn;
 800a91a:	69fb      	ldr	r3, [r7, #28]
}
 800a91c:	4618      	mov	r0, r3
 800a91e:	3720      	adds	r7, #32
 800a920:	46bd      	mov	sp, r7
 800a922:	bd80      	pop	{r7, pc}
 800a924:	20000fd4 	.word	0x20000fd4
 800a928:	20000afc 	.word	0x20000afc
 800a92c:	20000fe8 	.word	0x20000fe8

0800a930 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a930:	b480      	push	{r7}
 800a932:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a934:	4b03      	ldr	r3, [pc, #12]	; (800a944 <vTaskMissedYield+0x14>)
 800a936:	2201      	movs	r2, #1
 800a938:	601a      	str	r2, [r3, #0]
}
 800a93a:	bf00      	nop
 800a93c:	46bd      	mov	sp, r7
 800a93e:	bc80      	pop	{r7}
 800a940:	4770      	bx	lr
 800a942:	bf00      	nop
 800a944:	20000fe4 	.word	0x20000fe4

0800a948 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b082      	sub	sp, #8
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a950:	f000 f852 	bl	800a9f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a954:	4b06      	ldr	r3, [pc, #24]	; (800a970 <prvIdleTask+0x28>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	2b01      	cmp	r3, #1
 800a95a:	d9f9      	bls.n	800a950 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a95c:	4b05      	ldr	r3, [pc, #20]	; (800a974 <prvIdleTask+0x2c>)
 800a95e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a962:	601a      	str	r2, [r3, #0]
 800a964:	f3bf 8f4f 	dsb	sy
 800a968:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a96c:	e7f0      	b.n	800a950 <prvIdleTask+0x8>
 800a96e:	bf00      	nop
 800a970:	20000b00 	.word	0x20000b00
 800a974:	e000ed04 	.word	0xe000ed04

0800a978 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b082      	sub	sp, #8
 800a97c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a97e:	2300      	movs	r3, #0
 800a980:	607b      	str	r3, [r7, #4]
 800a982:	e00c      	b.n	800a99e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a984:	687a      	ldr	r2, [r7, #4]
 800a986:	4613      	mov	r3, r2
 800a988:	009b      	lsls	r3, r3, #2
 800a98a:	4413      	add	r3, r2
 800a98c:	009b      	lsls	r3, r3, #2
 800a98e:	4a12      	ldr	r2, [pc, #72]	; (800a9d8 <prvInitialiseTaskLists+0x60>)
 800a990:	4413      	add	r3, r2
 800a992:	4618      	mov	r0, r3
 800a994:	f7fe fa4c 	bl	8008e30 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	3301      	adds	r3, #1
 800a99c:	607b      	str	r3, [r7, #4]
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	2b37      	cmp	r3, #55	; 0x37
 800a9a2:	d9ef      	bls.n	800a984 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a9a4:	480d      	ldr	r0, [pc, #52]	; (800a9dc <prvInitialiseTaskLists+0x64>)
 800a9a6:	f7fe fa43 	bl	8008e30 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a9aa:	480d      	ldr	r0, [pc, #52]	; (800a9e0 <prvInitialiseTaskLists+0x68>)
 800a9ac:	f7fe fa40 	bl	8008e30 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a9b0:	480c      	ldr	r0, [pc, #48]	; (800a9e4 <prvInitialiseTaskLists+0x6c>)
 800a9b2:	f7fe fa3d 	bl	8008e30 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a9b6:	480c      	ldr	r0, [pc, #48]	; (800a9e8 <prvInitialiseTaskLists+0x70>)
 800a9b8:	f7fe fa3a 	bl	8008e30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a9bc:	480b      	ldr	r0, [pc, #44]	; (800a9ec <prvInitialiseTaskLists+0x74>)
 800a9be:	f7fe fa37 	bl	8008e30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a9c2:	4b0b      	ldr	r3, [pc, #44]	; (800a9f0 <prvInitialiseTaskLists+0x78>)
 800a9c4:	4a05      	ldr	r2, [pc, #20]	; (800a9dc <prvInitialiseTaskLists+0x64>)
 800a9c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a9c8:	4b0a      	ldr	r3, [pc, #40]	; (800a9f4 <prvInitialiseTaskLists+0x7c>)
 800a9ca:	4a05      	ldr	r2, [pc, #20]	; (800a9e0 <prvInitialiseTaskLists+0x68>)
 800a9cc:	601a      	str	r2, [r3, #0]
}
 800a9ce:	bf00      	nop
 800a9d0:	3708      	adds	r7, #8
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd80      	pop	{r7, pc}
 800a9d6:	bf00      	nop
 800a9d8:	20000b00 	.word	0x20000b00
 800a9dc:	20000f60 	.word	0x20000f60
 800a9e0:	20000f74 	.word	0x20000f74
 800a9e4:	20000f90 	.word	0x20000f90
 800a9e8:	20000fa4 	.word	0x20000fa4
 800a9ec:	20000fbc 	.word	0x20000fbc
 800a9f0:	20000f88 	.word	0x20000f88
 800a9f4:	20000f8c 	.word	0x20000f8c

0800a9f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b082      	sub	sp, #8
 800a9fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a9fe:	e019      	b.n	800aa34 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800aa00:	f000 fe6c 	bl	800b6dc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800aa04:	4b10      	ldr	r3, [pc, #64]	; (800aa48 <prvCheckTasksWaitingTermination+0x50>)
 800aa06:	68db      	ldr	r3, [r3, #12]
 800aa08:	68db      	ldr	r3, [r3, #12]
 800aa0a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	3304      	adds	r3, #4
 800aa10:	4618      	mov	r0, r3
 800aa12:	f7fe fa93 	bl	8008f3c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800aa16:	4b0d      	ldr	r3, [pc, #52]	; (800aa4c <prvCheckTasksWaitingTermination+0x54>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	3b01      	subs	r3, #1
 800aa1c:	4a0b      	ldr	r2, [pc, #44]	; (800aa4c <prvCheckTasksWaitingTermination+0x54>)
 800aa1e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800aa20:	4b0b      	ldr	r3, [pc, #44]	; (800aa50 <prvCheckTasksWaitingTermination+0x58>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	3b01      	subs	r3, #1
 800aa26:	4a0a      	ldr	r2, [pc, #40]	; (800aa50 <prvCheckTasksWaitingTermination+0x58>)
 800aa28:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800aa2a:	f000 fe87 	bl	800b73c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	f000 f810 	bl	800aa54 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800aa34:	4b06      	ldr	r3, [pc, #24]	; (800aa50 <prvCheckTasksWaitingTermination+0x58>)
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d1e1      	bne.n	800aa00 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800aa3c:	bf00      	nop
 800aa3e:	bf00      	nop
 800aa40:	3708      	adds	r7, #8
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}
 800aa46:	bf00      	nop
 800aa48:	20000fa4 	.word	0x20000fa4
 800aa4c:	20000fd0 	.word	0x20000fd0
 800aa50:	20000fb8 	.word	0x20000fb8

0800aa54 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b084      	sub	sp, #16
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d108      	bne.n	800aa78 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	f000 fffa 	bl	800ba64 <vPortFree>
				vPortFree( pxTCB );
 800aa70:	6878      	ldr	r0, [r7, #4]
 800aa72:	f000 fff7 	bl	800ba64 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800aa76:	e018      	b.n	800aaaa <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800aa7e:	2b01      	cmp	r3, #1
 800aa80:	d103      	bne.n	800aa8a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800aa82:	6878      	ldr	r0, [r7, #4]
 800aa84:	f000 ffee 	bl	800ba64 <vPortFree>
	}
 800aa88:	e00f      	b.n	800aaaa <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800aa90:	2b02      	cmp	r3, #2
 800aa92:	d00a      	beq.n	800aaaa <prvDeleteTCB+0x56>
	__asm volatile
 800aa94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa98:	f383 8811 	msr	BASEPRI, r3
 800aa9c:	f3bf 8f6f 	isb	sy
 800aaa0:	f3bf 8f4f 	dsb	sy
 800aaa4:	60fb      	str	r3, [r7, #12]
}
 800aaa6:	bf00      	nop
 800aaa8:	e7fe      	b.n	800aaa8 <prvDeleteTCB+0x54>
	}
 800aaaa:	bf00      	nop
 800aaac:	3710      	adds	r7, #16
 800aaae:	46bd      	mov	sp, r7
 800aab0:	bd80      	pop	{r7, pc}
	...

0800aab4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800aab4:	b480      	push	{r7}
 800aab6:	b083      	sub	sp, #12
 800aab8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aaba:	4b0e      	ldr	r3, [pc, #56]	; (800aaf4 <prvResetNextTaskUnblockTime+0x40>)
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d101      	bne.n	800aac8 <prvResetNextTaskUnblockTime+0x14>
 800aac4:	2301      	movs	r3, #1
 800aac6:	e000      	b.n	800aaca <prvResetNextTaskUnblockTime+0x16>
 800aac8:	2300      	movs	r3, #0
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d004      	beq.n	800aad8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800aace:	4b0a      	ldr	r3, [pc, #40]	; (800aaf8 <prvResetNextTaskUnblockTime+0x44>)
 800aad0:	f04f 32ff 	mov.w	r2, #4294967295
 800aad4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800aad6:	e008      	b.n	800aaea <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800aad8:	4b06      	ldr	r3, [pc, #24]	; (800aaf4 <prvResetNextTaskUnblockTime+0x40>)
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	68db      	ldr	r3, [r3, #12]
 800aade:	68db      	ldr	r3, [r3, #12]
 800aae0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	685b      	ldr	r3, [r3, #4]
 800aae6:	4a04      	ldr	r2, [pc, #16]	; (800aaf8 <prvResetNextTaskUnblockTime+0x44>)
 800aae8:	6013      	str	r3, [r2, #0]
}
 800aaea:	bf00      	nop
 800aaec:	370c      	adds	r7, #12
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bc80      	pop	{r7}
 800aaf2:	4770      	bx	lr
 800aaf4:	20000f88 	.word	0x20000f88
 800aaf8:	20000ff0 	.word	0x20000ff0

0800aafc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800aafc:	b480      	push	{r7}
 800aafe:	b083      	sub	sp, #12
 800ab00:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ab02:	4b0b      	ldr	r3, [pc, #44]	; (800ab30 <xTaskGetSchedulerState+0x34>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d102      	bne.n	800ab10 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ab0a:	2301      	movs	r3, #1
 800ab0c:	607b      	str	r3, [r7, #4]
 800ab0e:	e008      	b.n	800ab22 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab10:	4b08      	ldr	r3, [pc, #32]	; (800ab34 <xTaskGetSchedulerState+0x38>)
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d102      	bne.n	800ab1e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800ab18:	2302      	movs	r3, #2
 800ab1a:	607b      	str	r3, [r7, #4]
 800ab1c:	e001      	b.n	800ab22 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ab22:	687b      	ldr	r3, [r7, #4]
	}
 800ab24:	4618      	mov	r0, r3
 800ab26:	370c      	adds	r7, #12
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bc80      	pop	{r7}
 800ab2c:	4770      	bx	lr
 800ab2e:	bf00      	nop
 800ab30:	20000fdc 	.word	0x20000fdc
 800ab34:	20000ff8 	.word	0x20000ff8

0800ab38 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b084      	sub	sp, #16
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ab44:	2300      	movs	r3, #0
 800ab46:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d056      	beq.n	800abfc <xTaskPriorityInherit+0xc4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ab4e:	68bb      	ldr	r3, [r7, #8]
 800ab50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab52:	4b2d      	ldr	r3, [pc, #180]	; (800ac08 <xTaskPriorityInherit+0xd0>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d246      	bcs.n	800abea <xTaskPriorityInherit+0xb2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ab5c:	68bb      	ldr	r3, [r7, #8]
 800ab5e:	699b      	ldr	r3, [r3, #24]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	db06      	blt.n	800ab72 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab64:	4b28      	ldr	r3, [pc, #160]	; (800ac08 <xTaskPriorityInherit+0xd0>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab6a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ab6e:	68bb      	ldr	r3, [r7, #8]
 800ab70:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ab72:	68bb      	ldr	r3, [r7, #8]
 800ab74:	6959      	ldr	r1, [r3, #20]
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab7a:	4613      	mov	r3, r2
 800ab7c:	009b      	lsls	r3, r3, #2
 800ab7e:	4413      	add	r3, r2
 800ab80:	009b      	lsls	r3, r3, #2
 800ab82:	4a22      	ldr	r2, [pc, #136]	; (800ac0c <xTaskPriorityInherit+0xd4>)
 800ab84:	4413      	add	r3, r2
 800ab86:	4299      	cmp	r1, r3
 800ab88:	d101      	bne.n	800ab8e <xTaskPriorityInherit+0x56>
 800ab8a:	2301      	movs	r3, #1
 800ab8c:	e000      	b.n	800ab90 <xTaskPriorityInherit+0x58>
 800ab8e:	2300      	movs	r3, #0
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d022      	beq.n	800abda <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ab94:	68bb      	ldr	r3, [r7, #8]
 800ab96:	3304      	adds	r3, #4
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f7fe f9cf 	bl	8008f3c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ab9e:	4b1a      	ldr	r3, [pc, #104]	; (800ac08 <xTaskPriorityInherit+0xd0>)
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800aba8:	68bb      	ldr	r3, [r7, #8]
 800abaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abac:	4b18      	ldr	r3, [pc, #96]	; (800ac10 <xTaskPriorityInherit+0xd8>)
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	429a      	cmp	r2, r3
 800abb2:	d903      	bls.n	800abbc <xTaskPriorityInherit+0x84>
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abb8:	4a15      	ldr	r2, [pc, #84]	; (800ac10 <xTaskPriorityInherit+0xd8>)
 800abba:	6013      	str	r3, [r2, #0]
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abc0:	4613      	mov	r3, r2
 800abc2:	009b      	lsls	r3, r3, #2
 800abc4:	4413      	add	r3, r2
 800abc6:	009b      	lsls	r3, r3, #2
 800abc8:	4a10      	ldr	r2, [pc, #64]	; (800ac0c <xTaskPriorityInherit+0xd4>)
 800abca:	441a      	add	r2, r3
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	3304      	adds	r3, #4
 800abd0:	4619      	mov	r1, r3
 800abd2:	4610      	mov	r0, r2
 800abd4:	f7fe f957 	bl	8008e86 <vListInsertEnd>
 800abd8:	e004      	b.n	800abe4 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800abda:	4b0b      	ldr	r3, [pc, #44]	; (800ac08 <xTaskPriorityInherit+0xd0>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800abe4:	2301      	movs	r3, #1
 800abe6:	60fb      	str	r3, [r7, #12]
 800abe8:	e008      	b.n	800abfc <xTaskPriorityInherit+0xc4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800abee:	4b06      	ldr	r3, [pc, #24]	; (800ac08 <xTaskPriorityInherit+0xd0>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abf4:	429a      	cmp	r2, r3
 800abf6:	d201      	bcs.n	800abfc <xTaskPriorityInherit+0xc4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800abf8:	2301      	movs	r3, #1
 800abfa:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800abfc:	68fb      	ldr	r3, [r7, #12]
	}
 800abfe:	4618      	mov	r0, r3
 800ac00:	3710      	adds	r7, #16
 800ac02:	46bd      	mov	sp, r7
 800ac04:	bd80      	pop	{r7, pc}
 800ac06:	bf00      	nop
 800ac08:	20000afc 	.word	0x20000afc
 800ac0c:	20000b00 	.word	0x20000b00
 800ac10:	20000fd8 	.word	0x20000fd8

0800ac14 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b086      	sub	sp, #24
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ac20:	2300      	movs	r3, #0
 800ac22:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d056      	beq.n	800acd8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ac2a:	4b2e      	ldr	r3, [pc, #184]	; (800ace4 <xTaskPriorityDisinherit+0xd0>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	693a      	ldr	r2, [r7, #16]
 800ac30:	429a      	cmp	r2, r3
 800ac32:	d00a      	beq.n	800ac4a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800ac34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac38:	f383 8811 	msr	BASEPRI, r3
 800ac3c:	f3bf 8f6f 	isb	sy
 800ac40:	f3bf 8f4f 	dsb	sy
 800ac44:	60fb      	str	r3, [r7, #12]
}
 800ac46:	bf00      	nop
 800ac48:	e7fe      	b.n	800ac48 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ac4a:	693b      	ldr	r3, [r7, #16]
 800ac4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d10a      	bne.n	800ac68 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800ac52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac56:	f383 8811 	msr	BASEPRI, r3
 800ac5a:	f3bf 8f6f 	isb	sy
 800ac5e:	f3bf 8f4f 	dsb	sy
 800ac62:	60bb      	str	r3, [r7, #8]
}
 800ac64:	bf00      	nop
 800ac66:	e7fe      	b.n	800ac66 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800ac68:	693b      	ldr	r3, [r7, #16]
 800ac6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac6c:	1e5a      	subs	r2, r3, #1
 800ac6e:	693b      	ldr	r3, [r7, #16]
 800ac70:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ac72:	693b      	ldr	r3, [r7, #16]
 800ac74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac76:	693b      	ldr	r3, [r7, #16]
 800ac78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac7a:	429a      	cmp	r2, r3
 800ac7c:	d02c      	beq.n	800acd8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ac7e:	693b      	ldr	r3, [r7, #16]
 800ac80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d128      	bne.n	800acd8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ac86:	693b      	ldr	r3, [r7, #16]
 800ac88:	3304      	adds	r3, #4
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	f7fe f956 	bl	8008f3c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ac90:	693b      	ldr	r3, [r7, #16]
 800ac92:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ac94:	693b      	ldr	r3, [r7, #16]
 800ac96:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac98:	693b      	ldr	r3, [r7, #16]
 800ac9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac9c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800aca0:	693b      	ldr	r3, [r7, #16]
 800aca2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800aca4:	693b      	ldr	r3, [r7, #16]
 800aca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aca8:	4b0f      	ldr	r3, [pc, #60]	; (800ace8 <xTaskPriorityDisinherit+0xd4>)
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	429a      	cmp	r2, r3
 800acae:	d903      	bls.n	800acb8 <xTaskPriorityDisinherit+0xa4>
 800acb0:	693b      	ldr	r3, [r7, #16]
 800acb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acb4:	4a0c      	ldr	r2, [pc, #48]	; (800ace8 <xTaskPriorityDisinherit+0xd4>)
 800acb6:	6013      	str	r3, [r2, #0]
 800acb8:	693b      	ldr	r3, [r7, #16]
 800acba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acbc:	4613      	mov	r3, r2
 800acbe:	009b      	lsls	r3, r3, #2
 800acc0:	4413      	add	r3, r2
 800acc2:	009b      	lsls	r3, r3, #2
 800acc4:	4a09      	ldr	r2, [pc, #36]	; (800acec <xTaskPriorityDisinherit+0xd8>)
 800acc6:	441a      	add	r2, r3
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	3304      	adds	r3, #4
 800accc:	4619      	mov	r1, r3
 800acce:	4610      	mov	r0, r2
 800acd0:	f7fe f8d9 	bl	8008e86 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800acd4:	2301      	movs	r3, #1
 800acd6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800acd8:	697b      	ldr	r3, [r7, #20]
	}
 800acda:	4618      	mov	r0, r3
 800acdc:	3718      	adds	r7, #24
 800acde:	46bd      	mov	sp, r7
 800ace0:	bd80      	pop	{r7, pc}
 800ace2:	bf00      	nop
 800ace4:	20000afc 	.word	0x20000afc
 800ace8:	20000fd8 	.word	0x20000fd8
 800acec:	20000b00 	.word	0x20000b00

0800acf0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b088      	sub	sp, #32
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800acfe:	2301      	movs	r3, #1
 800ad00:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d06f      	beq.n	800ade8 <vTaskPriorityDisinheritAfterTimeout+0xf8>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800ad08:	69bb      	ldr	r3, [r7, #24]
 800ad0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d10a      	bne.n	800ad26 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800ad10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad14:	f383 8811 	msr	BASEPRI, r3
 800ad18:	f3bf 8f6f 	isb	sy
 800ad1c:	f3bf 8f4f 	dsb	sy
 800ad20:	60fb      	str	r3, [r7, #12]
}
 800ad22:	bf00      	nop
 800ad24:	e7fe      	b.n	800ad24 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ad26:	69bb      	ldr	r3, [r7, #24]
 800ad28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad2a:	683a      	ldr	r2, [r7, #0]
 800ad2c:	429a      	cmp	r2, r3
 800ad2e:	d902      	bls.n	800ad36 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	61fb      	str	r3, [r7, #28]
 800ad34:	e002      	b.n	800ad3c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800ad36:	69bb      	ldr	r3, [r7, #24]
 800ad38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ad3a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800ad3c:	69bb      	ldr	r3, [r7, #24]
 800ad3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad40:	69fa      	ldr	r2, [r7, #28]
 800ad42:	429a      	cmp	r2, r3
 800ad44:	d050      	beq.n	800ade8 <vTaskPriorityDisinheritAfterTimeout+0xf8>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ad46:	69bb      	ldr	r3, [r7, #24]
 800ad48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad4a:	697a      	ldr	r2, [r7, #20]
 800ad4c:	429a      	cmp	r2, r3
 800ad4e:	d14b      	bne.n	800ade8 <vTaskPriorityDisinheritAfterTimeout+0xf8>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800ad50:	4b27      	ldr	r3, [pc, #156]	; (800adf0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	69ba      	ldr	r2, [r7, #24]
 800ad56:	429a      	cmp	r2, r3
 800ad58:	d10a      	bne.n	800ad70 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800ad5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad5e:	f383 8811 	msr	BASEPRI, r3
 800ad62:	f3bf 8f6f 	isb	sy
 800ad66:	f3bf 8f4f 	dsb	sy
 800ad6a:	60bb      	str	r3, [r7, #8]
}
 800ad6c:	bf00      	nop
 800ad6e:	e7fe      	b.n	800ad6e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ad70:	69bb      	ldr	r3, [r7, #24]
 800ad72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad74:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800ad76:	69bb      	ldr	r3, [r7, #24]
 800ad78:	69fa      	ldr	r2, [r7, #28]
 800ad7a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ad7c:	69bb      	ldr	r3, [r7, #24]
 800ad7e:	699b      	ldr	r3, [r3, #24]
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	db04      	blt.n	800ad8e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad84:	69fb      	ldr	r3, [r7, #28]
 800ad86:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ad8a:	69bb      	ldr	r3, [r7, #24]
 800ad8c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ad8e:	69bb      	ldr	r3, [r7, #24]
 800ad90:	6959      	ldr	r1, [r3, #20]
 800ad92:	693a      	ldr	r2, [r7, #16]
 800ad94:	4613      	mov	r3, r2
 800ad96:	009b      	lsls	r3, r3, #2
 800ad98:	4413      	add	r3, r2
 800ad9a:	009b      	lsls	r3, r3, #2
 800ad9c:	4a15      	ldr	r2, [pc, #84]	; (800adf4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800ad9e:	4413      	add	r3, r2
 800ada0:	4299      	cmp	r1, r3
 800ada2:	d101      	bne.n	800ada8 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 800ada4:	2301      	movs	r3, #1
 800ada6:	e000      	b.n	800adaa <vTaskPriorityDisinheritAfterTimeout+0xba>
 800ada8:	2300      	movs	r3, #0
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d01c      	beq.n	800ade8 <vTaskPriorityDisinheritAfterTimeout+0xf8>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800adae:	69bb      	ldr	r3, [r7, #24]
 800adb0:	3304      	adds	r3, #4
 800adb2:	4618      	mov	r0, r3
 800adb4:	f7fe f8c2 	bl	8008f3c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800adb8:	69bb      	ldr	r3, [r7, #24]
 800adba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800adbc:	4b0e      	ldr	r3, [pc, #56]	; (800adf8 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	429a      	cmp	r2, r3
 800adc2:	d903      	bls.n	800adcc <vTaskPriorityDisinheritAfterTimeout+0xdc>
 800adc4:	69bb      	ldr	r3, [r7, #24]
 800adc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800adc8:	4a0b      	ldr	r2, [pc, #44]	; (800adf8 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800adca:	6013      	str	r3, [r2, #0]
 800adcc:	69bb      	ldr	r3, [r7, #24]
 800adce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800add0:	4613      	mov	r3, r2
 800add2:	009b      	lsls	r3, r3, #2
 800add4:	4413      	add	r3, r2
 800add6:	009b      	lsls	r3, r3, #2
 800add8:	4a06      	ldr	r2, [pc, #24]	; (800adf4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800adda:	441a      	add	r2, r3
 800addc:	69bb      	ldr	r3, [r7, #24]
 800adde:	3304      	adds	r3, #4
 800ade0:	4619      	mov	r1, r3
 800ade2:	4610      	mov	r0, r2
 800ade4:	f7fe f84f 	bl	8008e86 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ade8:	bf00      	nop
 800adea:	3720      	adds	r7, #32
 800adec:	46bd      	mov	sp, r7
 800adee:	bd80      	pop	{r7, pc}
 800adf0:	20000afc 	.word	0x20000afc
 800adf4:	20000b00 	.word	0x20000b00
 800adf8:	20000fd8 	.word	0x20000fd8

0800adfc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800adfc:	b480      	push	{r7}
 800adfe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ae00:	4b07      	ldr	r3, [pc, #28]	; (800ae20 <pvTaskIncrementMutexHeldCount+0x24>)
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d004      	beq.n	800ae12 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ae08:	4b05      	ldr	r3, [pc, #20]	; (800ae20 <pvTaskIncrementMutexHeldCount+0x24>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ae0e:	3201      	adds	r2, #1
 800ae10:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800ae12:	4b03      	ldr	r3, [pc, #12]	; (800ae20 <pvTaskIncrementMutexHeldCount+0x24>)
 800ae14:	681b      	ldr	r3, [r3, #0]
	}
 800ae16:	4618      	mov	r0, r3
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bc80      	pop	{r7}
 800ae1c:	4770      	bx	lr
 800ae1e:	bf00      	nop
 800ae20:	20000afc 	.word	0x20000afc

0800ae24 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b084      	sub	sp, #16
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
 800ae2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ae2e:	4b24      	ldr	r3, [pc, #144]	; (800aec0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	60fb      	str	r3, [r7, #12]
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 800ae34:	4b23      	ldr	r3, [pc, #140]	; (800aec4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	2200      	movs	r2, #0
 800ae3a:	f883 205a 	strb.w	r2, [r3, #90]	; 0x5a
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ae3e:	4b21      	ldr	r3, [pc, #132]	; (800aec4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	3304      	adds	r3, #4
 800ae44:	4618      	mov	r0, r3
 800ae46:	f7fe f879 	bl	8008f3c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae50:	d10a      	bne.n	800ae68 <prvAddCurrentTaskToDelayedList+0x44>
 800ae52:	683b      	ldr	r3, [r7, #0]
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d007      	beq.n	800ae68 <prvAddCurrentTaskToDelayedList+0x44>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae58:	4b1a      	ldr	r3, [pc, #104]	; (800aec4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	3304      	adds	r3, #4
 800ae5e:	4619      	mov	r1, r3
 800ae60:	4819      	ldr	r0, [pc, #100]	; (800aec8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ae62:	f7fe f810 	bl	8008e86 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ae66:	e026      	b.n	800aeb6 <prvAddCurrentTaskToDelayedList+0x92>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ae68:	68fa      	ldr	r2, [r7, #12]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	4413      	add	r3, r2
 800ae6e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ae70:	4b14      	ldr	r3, [pc, #80]	; (800aec4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	68ba      	ldr	r2, [r7, #8]
 800ae76:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ae78:	68ba      	ldr	r2, [r7, #8]
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	429a      	cmp	r2, r3
 800ae7e:	d209      	bcs.n	800ae94 <prvAddCurrentTaskToDelayedList+0x70>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae80:	4b12      	ldr	r3, [pc, #72]	; (800aecc <prvAddCurrentTaskToDelayedList+0xa8>)
 800ae82:	681a      	ldr	r2, [r3, #0]
 800ae84:	4b0f      	ldr	r3, [pc, #60]	; (800aec4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	3304      	adds	r3, #4
 800ae8a:	4619      	mov	r1, r3
 800ae8c:	4610      	mov	r0, r2
 800ae8e:	f7fe f81d 	bl	8008ecc <vListInsert>
}
 800ae92:	e010      	b.n	800aeb6 <prvAddCurrentTaskToDelayedList+0x92>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ae94:	4b0e      	ldr	r3, [pc, #56]	; (800aed0 <prvAddCurrentTaskToDelayedList+0xac>)
 800ae96:	681a      	ldr	r2, [r3, #0]
 800ae98:	4b0a      	ldr	r3, [pc, #40]	; (800aec4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	3304      	adds	r3, #4
 800ae9e:	4619      	mov	r1, r3
 800aea0:	4610      	mov	r0, r2
 800aea2:	f7fe f813 	bl	8008ecc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800aea6:	4b0b      	ldr	r3, [pc, #44]	; (800aed4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	68ba      	ldr	r2, [r7, #8]
 800aeac:	429a      	cmp	r2, r3
 800aeae:	d202      	bcs.n	800aeb6 <prvAddCurrentTaskToDelayedList+0x92>
					xNextTaskUnblockTime = xTimeToWake;
 800aeb0:	4a08      	ldr	r2, [pc, #32]	; (800aed4 <prvAddCurrentTaskToDelayedList+0xb0>)
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	6013      	str	r3, [r2, #0]
}
 800aeb6:	bf00      	nop
 800aeb8:	3710      	adds	r7, #16
 800aeba:	46bd      	mov	sp, r7
 800aebc:	bd80      	pop	{r7, pc}
 800aebe:	bf00      	nop
 800aec0:	20000fd4 	.word	0x20000fd4
 800aec4:	20000afc 	.word	0x20000afc
 800aec8:	20000fbc 	.word	0x20000fbc
 800aecc:	20000f8c 	.word	0x20000f8c
 800aed0:	20000f88 	.word	0x20000f88
 800aed4:	20000ff0 	.word	0x20000ff0

0800aed8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	b08a      	sub	sp, #40	; 0x28
 800aedc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800aede:	2300      	movs	r3, #0
 800aee0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800aee2:	f000 facb 	bl	800b47c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800aee6:	4b1c      	ldr	r3, [pc, #112]	; (800af58 <xTimerCreateTimerTask+0x80>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d021      	beq.n	800af32 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800aeee:	2300      	movs	r3, #0
 800aef0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800aef2:	2300      	movs	r3, #0
 800aef4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800aef6:	1d3a      	adds	r2, r7, #4
 800aef8:	f107 0108 	add.w	r1, r7, #8
 800aefc:	f107 030c 	add.w	r3, r7, #12
 800af00:	4618      	mov	r0, r3
 800af02:	f7fd ff7b 	bl	8008dfc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800af06:	6879      	ldr	r1, [r7, #4]
 800af08:	68bb      	ldr	r3, [r7, #8]
 800af0a:	68fa      	ldr	r2, [r7, #12]
 800af0c:	9202      	str	r2, [sp, #8]
 800af0e:	9301      	str	r3, [sp, #4]
 800af10:	2302      	movs	r3, #2
 800af12:	9300      	str	r3, [sp, #0]
 800af14:	2300      	movs	r3, #0
 800af16:	460a      	mov	r2, r1
 800af18:	4910      	ldr	r1, [pc, #64]	; (800af5c <xTimerCreateTimerTask+0x84>)
 800af1a:	4811      	ldr	r0, [pc, #68]	; (800af60 <xTimerCreateTimerTask+0x88>)
 800af1c:	f7fe ffc2 	bl	8009ea4 <xTaskCreateStatic>
 800af20:	4603      	mov	r3, r0
 800af22:	4a10      	ldr	r2, [pc, #64]	; (800af64 <xTimerCreateTimerTask+0x8c>)
 800af24:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800af26:	4b0f      	ldr	r3, [pc, #60]	; (800af64 <xTimerCreateTimerTask+0x8c>)
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d001      	beq.n	800af32 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800af2e:	2301      	movs	r3, #1
 800af30:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800af32:	697b      	ldr	r3, [r7, #20]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d10a      	bne.n	800af4e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800af38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af3c:	f383 8811 	msr	BASEPRI, r3
 800af40:	f3bf 8f6f 	isb	sy
 800af44:	f3bf 8f4f 	dsb	sy
 800af48:	613b      	str	r3, [r7, #16]
}
 800af4a:	bf00      	nop
 800af4c:	e7fe      	b.n	800af4c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800af4e:	697b      	ldr	r3, [r7, #20]
}
 800af50:	4618      	mov	r0, r3
 800af52:	3718      	adds	r7, #24
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}
 800af58:	2000102c 	.word	0x2000102c
 800af5c:	08010608 	.word	0x08010608
 800af60:	0800b085 	.word	0x0800b085
 800af64:	20001030 	.word	0x20001030

0800af68 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b08a      	sub	sp, #40	; 0x28
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	60b9      	str	r1, [r7, #8]
 800af72:	607a      	str	r2, [r7, #4]
 800af74:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800af76:	2300      	movs	r3, #0
 800af78:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d10a      	bne.n	800af96 <xTimerGenericCommand+0x2e>
	__asm volatile
 800af80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af84:	f383 8811 	msr	BASEPRI, r3
 800af88:	f3bf 8f6f 	isb	sy
 800af8c:	f3bf 8f4f 	dsb	sy
 800af90:	623b      	str	r3, [r7, #32]
}
 800af92:	bf00      	nop
 800af94:	e7fe      	b.n	800af94 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800af96:	4b1a      	ldr	r3, [pc, #104]	; (800b000 <xTimerGenericCommand+0x98>)
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d02a      	beq.n	800aff4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	2b05      	cmp	r3, #5
 800afae:	dc18      	bgt.n	800afe2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800afb0:	f7ff fda4 	bl	800aafc <xTaskGetSchedulerState>
 800afb4:	4603      	mov	r3, r0
 800afb6:	2b02      	cmp	r3, #2
 800afb8:	d109      	bne.n	800afce <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800afba:	4b11      	ldr	r3, [pc, #68]	; (800b000 <xTimerGenericCommand+0x98>)
 800afbc:	6818      	ldr	r0, [r3, #0]
 800afbe:	f107 0110 	add.w	r1, r7, #16
 800afc2:	2300      	movs	r3, #0
 800afc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800afc6:	f7fe f98d 	bl	80092e4 <xQueueGenericSend>
 800afca:	6278      	str	r0, [r7, #36]	; 0x24
 800afcc:	e012      	b.n	800aff4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800afce:	4b0c      	ldr	r3, [pc, #48]	; (800b000 <xTimerGenericCommand+0x98>)
 800afd0:	6818      	ldr	r0, [r3, #0]
 800afd2:	f107 0110 	add.w	r1, r7, #16
 800afd6:	2300      	movs	r3, #0
 800afd8:	2200      	movs	r2, #0
 800afda:	f7fe f983 	bl	80092e4 <xQueueGenericSend>
 800afde:	6278      	str	r0, [r7, #36]	; 0x24
 800afe0:	e008      	b.n	800aff4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800afe2:	4b07      	ldr	r3, [pc, #28]	; (800b000 <xTimerGenericCommand+0x98>)
 800afe4:	6818      	ldr	r0, [r3, #0]
 800afe6:	f107 0110 	add.w	r1, r7, #16
 800afea:	2300      	movs	r3, #0
 800afec:	683a      	ldr	r2, [r7, #0]
 800afee:	f7fe fa77 	bl	80094e0 <xQueueGenericSendFromISR>
 800aff2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800aff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800aff6:	4618      	mov	r0, r3
 800aff8:	3728      	adds	r7, #40	; 0x28
 800affa:	46bd      	mov	sp, r7
 800affc:	bd80      	pop	{r7, pc}
 800affe:	bf00      	nop
 800b000:	2000102c 	.word	0x2000102c

0800b004 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b088      	sub	sp, #32
 800b008:	af02      	add	r7, sp, #8
 800b00a:	6078      	str	r0, [r7, #4]
 800b00c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b00e:	4b1c      	ldr	r3, [pc, #112]	; (800b080 <prvProcessExpiredTimer+0x7c>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	68db      	ldr	r3, [r3, #12]
 800b014:	68db      	ldr	r3, [r3, #12]
 800b016:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b018:	697b      	ldr	r3, [r7, #20]
 800b01a:	3304      	adds	r3, #4
 800b01c:	4618      	mov	r0, r3
 800b01e:	f7fd ff8d 	bl	8008f3c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b022:	697b      	ldr	r3, [r7, #20]
 800b024:	69db      	ldr	r3, [r3, #28]
 800b026:	2b01      	cmp	r3, #1
 800b028:	d122      	bne.n	800b070 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	699a      	ldr	r2, [r3, #24]
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	18d1      	adds	r1, r2, r3
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	683a      	ldr	r2, [r7, #0]
 800b036:	6978      	ldr	r0, [r7, #20]
 800b038:	f000 f8c8 	bl	800b1cc <prvInsertTimerInActiveList>
 800b03c:	4603      	mov	r3, r0
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d016      	beq.n	800b070 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b042:	2300      	movs	r3, #0
 800b044:	9300      	str	r3, [sp, #0]
 800b046:	2300      	movs	r3, #0
 800b048:	687a      	ldr	r2, [r7, #4]
 800b04a:	2100      	movs	r1, #0
 800b04c:	6978      	ldr	r0, [r7, #20]
 800b04e:	f7ff ff8b 	bl	800af68 <xTimerGenericCommand>
 800b052:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b054:	693b      	ldr	r3, [r7, #16]
 800b056:	2b00      	cmp	r3, #0
 800b058:	d10a      	bne.n	800b070 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800b05a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b05e:	f383 8811 	msr	BASEPRI, r3
 800b062:	f3bf 8f6f 	isb	sy
 800b066:	f3bf 8f4f 	dsb	sy
 800b06a:	60fb      	str	r3, [r7, #12]
}
 800b06c:	bf00      	nop
 800b06e:	e7fe      	b.n	800b06e <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b070:	697b      	ldr	r3, [r7, #20]
 800b072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b074:	6978      	ldr	r0, [r7, #20]
 800b076:	4798      	blx	r3
}
 800b078:	bf00      	nop
 800b07a:	3718      	adds	r7, #24
 800b07c:	46bd      	mov	sp, r7
 800b07e:	bd80      	pop	{r7, pc}
 800b080:	20001024 	.word	0x20001024

0800b084 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b084      	sub	sp, #16
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b08c:	f107 0308 	add.w	r3, r7, #8
 800b090:	4618      	mov	r0, r3
 800b092:	f000 f857 	bl	800b144 <prvGetNextExpireTime>
 800b096:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	4619      	mov	r1, r3
 800b09c:	68f8      	ldr	r0, [r7, #12]
 800b09e:	f000 f803 	bl	800b0a8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b0a2:	f000 f8d5 	bl	800b250 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b0a6:	e7f1      	b.n	800b08c <prvTimerTask+0x8>

0800b0a8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b084      	sub	sp, #16
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
 800b0b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b0b2:	f7ff f92d 	bl	800a310 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b0b6:	f107 0308 	add.w	r3, r7, #8
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	f000 f866 	bl	800b18c <prvSampleTimeNow>
 800b0c0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b0c2:	68bb      	ldr	r3, [r7, #8]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d130      	bne.n	800b12a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d10a      	bne.n	800b0e4 <prvProcessTimerOrBlockTask+0x3c>
 800b0ce:	687a      	ldr	r2, [r7, #4]
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	429a      	cmp	r2, r3
 800b0d4:	d806      	bhi.n	800b0e4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b0d6:	f7ff f929 	bl	800a32c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b0da:	68f9      	ldr	r1, [r7, #12]
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f7ff ff91 	bl	800b004 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b0e2:	e024      	b.n	800b12e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d008      	beq.n	800b0fc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b0ea:	4b13      	ldr	r3, [pc, #76]	; (800b138 <prvProcessTimerOrBlockTask+0x90>)
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	bf0c      	ite	eq
 800b0f4:	2301      	moveq	r3, #1
 800b0f6:	2300      	movne	r3, #0
 800b0f8:	b2db      	uxtb	r3, r3
 800b0fa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b0fc:	4b0f      	ldr	r3, [pc, #60]	; (800b13c <prvProcessTimerOrBlockTask+0x94>)
 800b0fe:	6818      	ldr	r0, [r3, #0]
 800b100:	687a      	ldr	r2, [r7, #4]
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	1ad3      	subs	r3, r2, r3
 800b106:	683a      	ldr	r2, [r7, #0]
 800b108:	4619      	mov	r1, r3
 800b10a:	f7fe fe97 	bl	8009e3c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b10e:	f7ff f90d 	bl	800a32c <xTaskResumeAll>
 800b112:	4603      	mov	r3, r0
 800b114:	2b00      	cmp	r3, #0
 800b116:	d10a      	bne.n	800b12e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b118:	4b09      	ldr	r3, [pc, #36]	; (800b140 <prvProcessTimerOrBlockTask+0x98>)
 800b11a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b11e:	601a      	str	r2, [r3, #0]
 800b120:	f3bf 8f4f 	dsb	sy
 800b124:	f3bf 8f6f 	isb	sy
}
 800b128:	e001      	b.n	800b12e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b12a:	f7ff f8ff 	bl	800a32c <xTaskResumeAll>
}
 800b12e:	bf00      	nop
 800b130:	3710      	adds	r7, #16
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}
 800b136:	bf00      	nop
 800b138:	20001028 	.word	0x20001028
 800b13c:	2000102c 	.word	0x2000102c
 800b140:	e000ed04 	.word	0xe000ed04

0800b144 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b144:	b480      	push	{r7}
 800b146:	b085      	sub	sp, #20
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b14c:	4b0e      	ldr	r3, [pc, #56]	; (800b188 <prvGetNextExpireTime+0x44>)
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	2b00      	cmp	r3, #0
 800b154:	bf0c      	ite	eq
 800b156:	2301      	moveq	r3, #1
 800b158:	2300      	movne	r3, #0
 800b15a:	b2db      	uxtb	r3, r3
 800b15c:	461a      	mov	r2, r3
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d105      	bne.n	800b176 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b16a:	4b07      	ldr	r3, [pc, #28]	; (800b188 <prvGetNextExpireTime+0x44>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	68db      	ldr	r3, [r3, #12]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	60fb      	str	r3, [r7, #12]
 800b174:	e001      	b.n	800b17a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b176:	2300      	movs	r3, #0
 800b178:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b17a:	68fb      	ldr	r3, [r7, #12]
}
 800b17c:	4618      	mov	r0, r3
 800b17e:	3714      	adds	r7, #20
 800b180:	46bd      	mov	sp, r7
 800b182:	bc80      	pop	{r7}
 800b184:	4770      	bx	lr
 800b186:	bf00      	nop
 800b188:	20001024 	.word	0x20001024

0800b18c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b084      	sub	sp, #16
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b194:	f7ff f968 	bl	800a468 <xTaskGetTickCount>
 800b198:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b19a:	4b0b      	ldr	r3, [pc, #44]	; (800b1c8 <prvSampleTimeNow+0x3c>)
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	68fa      	ldr	r2, [r7, #12]
 800b1a0:	429a      	cmp	r2, r3
 800b1a2:	d205      	bcs.n	800b1b0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b1a4:	f000 f908 	bl	800b3b8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	2201      	movs	r2, #1
 800b1ac:	601a      	str	r2, [r3, #0]
 800b1ae:	e002      	b.n	800b1b6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b1b6:	4a04      	ldr	r2, [pc, #16]	; (800b1c8 <prvSampleTimeNow+0x3c>)
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3710      	adds	r7, #16
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}
 800b1c6:	bf00      	nop
 800b1c8:	20001034 	.word	0x20001034

0800b1cc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b086      	sub	sp, #24
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	60f8      	str	r0, [r7, #12]
 800b1d4:	60b9      	str	r1, [r7, #8]
 800b1d6:	607a      	str	r2, [r7, #4]
 800b1d8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	68ba      	ldr	r2, [r7, #8]
 800b1e2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	68fa      	ldr	r2, [r7, #12]
 800b1e8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b1ea:	68ba      	ldr	r2, [r7, #8]
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	429a      	cmp	r2, r3
 800b1f0:	d812      	bhi.n	800b218 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b1f2:	687a      	ldr	r2, [r7, #4]
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	1ad2      	subs	r2, r2, r3
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	699b      	ldr	r3, [r3, #24]
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d302      	bcc.n	800b206 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b200:	2301      	movs	r3, #1
 800b202:	617b      	str	r3, [r7, #20]
 800b204:	e01b      	b.n	800b23e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b206:	4b10      	ldr	r3, [pc, #64]	; (800b248 <prvInsertTimerInActiveList+0x7c>)
 800b208:	681a      	ldr	r2, [r3, #0]
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	3304      	adds	r3, #4
 800b20e:	4619      	mov	r1, r3
 800b210:	4610      	mov	r0, r2
 800b212:	f7fd fe5b 	bl	8008ecc <vListInsert>
 800b216:	e012      	b.n	800b23e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b218:	687a      	ldr	r2, [r7, #4]
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	429a      	cmp	r2, r3
 800b21e:	d206      	bcs.n	800b22e <prvInsertTimerInActiveList+0x62>
 800b220:	68ba      	ldr	r2, [r7, #8]
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	429a      	cmp	r2, r3
 800b226:	d302      	bcc.n	800b22e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b228:	2301      	movs	r3, #1
 800b22a:	617b      	str	r3, [r7, #20]
 800b22c:	e007      	b.n	800b23e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b22e:	4b07      	ldr	r3, [pc, #28]	; (800b24c <prvInsertTimerInActiveList+0x80>)
 800b230:	681a      	ldr	r2, [r3, #0]
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	3304      	adds	r3, #4
 800b236:	4619      	mov	r1, r3
 800b238:	4610      	mov	r0, r2
 800b23a:	f7fd fe47 	bl	8008ecc <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b23e:	697b      	ldr	r3, [r7, #20]
}
 800b240:	4618      	mov	r0, r3
 800b242:	3718      	adds	r7, #24
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}
 800b248:	20001028 	.word	0x20001028
 800b24c:	20001024 	.word	0x20001024

0800b250 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b08e      	sub	sp, #56	; 0x38
 800b254:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b256:	e09d      	b.n	800b394 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	da18      	bge.n	800b290 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b25e:	1d3b      	adds	r3, r7, #4
 800b260:	3304      	adds	r3, #4
 800b262:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b266:	2b00      	cmp	r3, #0
 800b268:	d10a      	bne.n	800b280 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b26a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b26e:	f383 8811 	msr	BASEPRI, r3
 800b272:	f3bf 8f6f 	isb	sy
 800b276:	f3bf 8f4f 	dsb	sy
 800b27a:	61fb      	str	r3, [r7, #28]
}
 800b27c:	bf00      	nop
 800b27e:	e7fe      	b.n	800b27e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b280:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b286:	6850      	ldr	r0, [r2, #4]
 800b288:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b28a:	6892      	ldr	r2, [r2, #8]
 800b28c:	4611      	mov	r1, r2
 800b28e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2b00      	cmp	r3, #0
 800b294:	db7d      	blt.n	800b392 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b29a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b29c:	695b      	ldr	r3, [r3, #20]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d004      	beq.n	800b2ac <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b2a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2a4:	3304      	adds	r3, #4
 800b2a6:	4618      	mov	r0, r3
 800b2a8:	f7fd fe48 	bl	8008f3c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b2ac:	463b      	mov	r3, r7
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f7ff ff6c 	bl	800b18c <prvSampleTimeNow>
 800b2b4:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	2b09      	cmp	r3, #9
 800b2ba:	d86b      	bhi.n	800b394 <prvProcessReceivedCommands+0x144>
 800b2bc:	a201      	add	r2, pc, #4	; (adr r2, 800b2c4 <prvProcessReceivedCommands+0x74>)
 800b2be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2c2:	bf00      	nop
 800b2c4:	0800b2ed 	.word	0x0800b2ed
 800b2c8:	0800b2ed 	.word	0x0800b2ed
 800b2cc:	0800b2ed 	.word	0x0800b2ed
 800b2d0:	0800b395 	.word	0x0800b395
 800b2d4:	0800b349 	.word	0x0800b349
 800b2d8:	0800b381 	.word	0x0800b381
 800b2dc:	0800b2ed 	.word	0x0800b2ed
 800b2e0:	0800b2ed 	.word	0x0800b2ed
 800b2e4:	0800b395 	.word	0x0800b395
 800b2e8:	0800b349 	.word	0x0800b349
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b2ec:	68ba      	ldr	r2, [r7, #8]
 800b2ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2f0:	699b      	ldr	r3, [r3, #24]
 800b2f2:	18d1      	adds	r1, r2, r3
 800b2f4:	68bb      	ldr	r3, [r7, #8]
 800b2f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b2f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b2fa:	f7ff ff67 	bl	800b1cc <prvInsertTimerInActiveList>
 800b2fe:	4603      	mov	r3, r0
 800b300:	2b00      	cmp	r3, #0
 800b302:	d047      	beq.n	800b394 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b308:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b30a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b30c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b30e:	69db      	ldr	r3, [r3, #28]
 800b310:	2b01      	cmp	r3, #1
 800b312:	d13f      	bne.n	800b394 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b314:	68ba      	ldr	r2, [r7, #8]
 800b316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b318:	699b      	ldr	r3, [r3, #24]
 800b31a:	441a      	add	r2, r3
 800b31c:	2300      	movs	r3, #0
 800b31e:	9300      	str	r3, [sp, #0]
 800b320:	2300      	movs	r3, #0
 800b322:	2100      	movs	r1, #0
 800b324:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b326:	f7ff fe1f 	bl	800af68 <xTimerGenericCommand>
 800b32a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b32c:	6a3b      	ldr	r3, [r7, #32]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d130      	bne.n	800b394 <prvProcessReceivedCommands+0x144>
	__asm volatile
 800b332:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b336:	f383 8811 	msr	BASEPRI, r3
 800b33a:	f3bf 8f6f 	isb	sy
 800b33e:	f3bf 8f4f 	dsb	sy
 800b342:	61bb      	str	r3, [r7, #24]
}
 800b344:	bf00      	nop
 800b346:	e7fe      	b.n	800b346 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b348:	68ba      	ldr	r2, [r7, #8]
 800b34a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b34c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b34e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b350:	699b      	ldr	r3, [r3, #24]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d10a      	bne.n	800b36c <prvProcessReceivedCommands+0x11c>
	__asm volatile
 800b356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b35a:	f383 8811 	msr	BASEPRI, r3
 800b35e:	f3bf 8f6f 	isb	sy
 800b362:	f3bf 8f4f 	dsb	sy
 800b366:	617b      	str	r3, [r7, #20]
}
 800b368:	bf00      	nop
 800b36a:	e7fe      	b.n	800b36a <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b36c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b36e:	699a      	ldr	r2, [r3, #24]
 800b370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b372:	18d1      	adds	r1, r2, r3
 800b374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b376:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b378:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b37a:	f7ff ff27 	bl	800b1cc <prvInsertTimerInActiveList>
					break;
 800b37e:	e009      	b.n	800b394 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800b380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b382:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800b386:	2b00      	cmp	r3, #0
 800b388:	d104      	bne.n	800b394 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 800b38a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b38c:	f000 fb6a 	bl	800ba64 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b390:	e000      	b.n	800b394 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b392:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b394:	4b07      	ldr	r3, [pc, #28]	; (800b3b4 <prvProcessReceivedCommands+0x164>)
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	1d39      	adds	r1, r7, #4
 800b39a:	2200      	movs	r2, #0
 800b39c:	4618      	mov	r0, r3
 800b39e:	f7fe f9c5 	bl	800972c <xQueueReceive>
 800b3a2:	4603      	mov	r3, r0
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	f47f af57 	bne.w	800b258 <prvProcessReceivedCommands+0x8>
	}
}
 800b3aa:	bf00      	nop
 800b3ac:	bf00      	nop
 800b3ae:	3730      	adds	r7, #48	; 0x30
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}
 800b3b4:	2000102c 	.word	0x2000102c

0800b3b8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b3b8:	b580      	push	{r7, lr}
 800b3ba:	b088      	sub	sp, #32
 800b3bc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b3be:	e045      	b.n	800b44c <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b3c0:	4b2c      	ldr	r3, [pc, #176]	; (800b474 <prvSwitchTimerLists+0xbc>)
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	68db      	ldr	r3, [r3, #12]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b3ca:	4b2a      	ldr	r3, [pc, #168]	; (800b474 <prvSwitchTimerLists+0xbc>)
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	68db      	ldr	r3, [r3, #12]
 800b3d0:	68db      	ldr	r3, [r3, #12]
 800b3d2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	3304      	adds	r3, #4
 800b3d8:	4618      	mov	r0, r3
 800b3da:	f7fd fdaf 	bl	8008f3c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3e2:	68f8      	ldr	r0, [r7, #12]
 800b3e4:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	69db      	ldr	r3, [r3, #28]
 800b3ea:	2b01      	cmp	r3, #1
 800b3ec:	d12e      	bne.n	800b44c <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	699b      	ldr	r3, [r3, #24]
 800b3f2:	693a      	ldr	r2, [r7, #16]
 800b3f4:	4413      	add	r3, r2
 800b3f6:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b3f8:	68ba      	ldr	r2, [r7, #8]
 800b3fa:	693b      	ldr	r3, [r7, #16]
 800b3fc:	429a      	cmp	r2, r3
 800b3fe:	d90e      	bls.n	800b41e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	68ba      	ldr	r2, [r7, #8]
 800b404:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	68fa      	ldr	r2, [r7, #12]
 800b40a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b40c:	4b19      	ldr	r3, [pc, #100]	; (800b474 <prvSwitchTimerLists+0xbc>)
 800b40e:	681a      	ldr	r2, [r3, #0]
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	3304      	adds	r3, #4
 800b414:	4619      	mov	r1, r3
 800b416:	4610      	mov	r0, r2
 800b418:	f7fd fd58 	bl	8008ecc <vListInsert>
 800b41c:	e016      	b.n	800b44c <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b41e:	2300      	movs	r3, #0
 800b420:	9300      	str	r3, [sp, #0]
 800b422:	2300      	movs	r3, #0
 800b424:	693a      	ldr	r2, [r7, #16]
 800b426:	2100      	movs	r1, #0
 800b428:	68f8      	ldr	r0, [r7, #12]
 800b42a:	f7ff fd9d 	bl	800af68 <xTimerGenericCommand>
 800b42e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d10a      	bne.n	800b44c <prvSwitchTimerLists+0x94>
	__asm volatile
 800b436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b43a:	f383 8811 	msr	BASEPRI, r3
 800b43e:	f3bf 8f6f 	isb	sy
 800b442:	f3bf 8f4f 	dsb	sy
 800b446:	603b      	str	r3, [r7, #0]
}
 800b448:	bf00      	nop
 800b44a:	e7fe      	b.n	800b44a <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b44c:	4b09      	ldr	r3, [pc, #36]	; (800b474 <prvSwitchTimerLists+0xbc>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	2b00      	cmp	r3, #0
 800b454:	d1b4      	bne.n	800b3c0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b456:	4b07      	ldr	r3, [pc, #28]	; (800b474 <prvSwitchTimerLists+0xbc>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b45c:	4b06      	ldr	r3, [pc, #24]	; (800b478 <prvSwitchTimerLists+0xc0>)
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	4a04      	ldr	r2, [pc, #16]	; (800b474 <prvSwitchTimerLists+0xbc>)
 800b462:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b464:	4a04      	ldr	r2, [pc, #16]	; (800b478 <prvSwitchTimerLists+0xc0>)
 800b466:	697b      	ldr	r3, [r7, #20]
 800b468:	6013      	str	r3, [r2, #0]
}
 800b46a:	bf00      	nop
 800b46c:	3718      	adds	r7, #24
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}
 800b472:	bf00      	nop
 800b474:	20001024 	.word	0x20001024
 800b478:	20001028 	.word	0x20001028

0800b47c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b082      	sub	sp, #8
 800b480:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b482:	f000 f92b 	bl	800b6dc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b486:	4b15      	ldr	r3, [pc, #84]	; (800b4dc <prvCheckForValidListAndQueue+0x60>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d120      	bne.n	800b4d0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b48e:	4814      	ldr	r0, [pc, #80]	; (800b4e0 <prvCheckForValidListAndQueue+0x64>)
 800b490:	f7fd fcce 	bl	8008e30 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b494:	4813      	ldr	r0, [pc, #76]	; (800b4e4 <prvCheckForValidListAndQueue+0x68>)
 800b496:	f7fd fccb 	bl	8008e30 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b49a:	4b13      	ldr	r3, [pc, #76]	; (800b4e8 <prvCheckForValidListAndQueue+0x6c>)
 800b49c:	4a10      	ldr	r2, [pc, #64]	; (800b4e0 <prvCheckForValidListAndQueue+0x64>)
 800b49e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b4a0:	4b12      	ldr	r3, [pc, #72]	; (800b4ec <prvCheckForValidListAndQueue+0x70>)
 800b4a2:	4a10      	ldr	r2, [pc, #64]	; (800b4e4 <prvCheckForValidListAndQueue+0x68>)
 800b4a4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	9300      	str	r3, [sp, #0]
 800b4aa:	4b11      	ldr	r3, [pc, #68]	; (800b4f0 <prvCheckForValidListAndQueue+0x74>)
 800b4ac:	4a11      	ldr	r2, [pc, #68]	; (800b4f4 <prvCheckForValidListAndQueue+0x78>)
 800b4ae:	2110      	movs	r1, #16
 800b4b0:	200a      	movs	r0, #10
 800b4b2:	f7fd fdd5 	bl	8009060 <xQueueGenericCreateStatic>
 800b4b6:	4603      	mov	r3, r0
 800b4b8:	4a08      	ldr	r2, [pc, #32]	; (800b4dc <prvCheckForValidListAndQueue+0x60>)
 800b4ba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b4bc:	4b07      	ldr	r3, [pc, #28]	; (800b4dc <prvCheckForValidListAndQueue+0x60>)
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d005      	beq.n	800b4d0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b4c4:	4b05      	ldr	r3, [pc, #20]	; (800b4dc <prvCheckForValidListAndQueue+0x60>)
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	490b      	ldr	r1, [pc, #44]	; (800b4f8 <prvCheckForValidListAndQueue+0x7c>)
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	f7fe fc64 	bl	8009d98 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b4d0:	f000 f934 	bl	800b73c <vPortExitCritical>
}
 800b4d4:	bf00      	nop
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	bd80      	pop	{r7, pc}
 800b4da:	bf00      	nop
 800b4dc:	2000102c 	.word	0x2000102c
 800b4e0:	20000ffc 	.word	0x20000ffc
 800b4e4:	20001010 	.word	0x20001010
 800b4e8:	20001024 	.word	0x20001024
 800b4ec:	20001028 	.word	0x20001028
 800b4f0:	200010d8 	.word	0x200010d8
 800b4f4:	20001038 	.word	0x20001038
 800b4f8:	08010610 	.word	0x08010610

0800b4fc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b4fc:	b480      	push	{r7}
 800b4fe:	b085      	sub	sp, #20
 800b500:	af00      	add	r7, sp, #0
 800b502:	60f8      	str	r0, [r7, #12]
 800b504:	60b9      	str	r1, [r7, #8]
 800b506:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	3b04      	subs	r3, #4
 800b50c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b514:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	3b04      	subs	r3, #4
 800b51a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b51c:	68bb      	ldr	r3, [r7, #8]
 800b51e:	f023 0201 	bic.w	r2, r3, #1
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	3b04      	subs	r3, #4
 800b52a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b52c:	4a08      	ldr	r2, [pc, #32]	; (800b550 <pxPortInitialiseStack+0x54>)
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	3b14      	subs	r3, #20
 800b536:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b538:	687a      	ldr	r2, [r7, #4]
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	3b20      	subs	r3, #32
 800b542:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b544:	68fb      	ldr	r3, [r7, #12]
}
 800b546:	4618      	mov	r0, r3
 800b548:	3714      	adds	r7, #20
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bc80      	pop	{r7}
 800b54e:	4770      	bx	lr
 800b550:	0800b555 	.word	0x0800b555

0800b554 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b554:	b480      	push	{r7}
 800b556:	b085      	sub	sp, #20
 800b558:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800b55a:	2300      	movs	r3, #0
 800b55c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b55e:	4b12      	ldr	r3, [pc, #72]	; (800b5a8 <prvTaskExitError+0x54>)
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b566:	d00a      	beq.n	800b57e <prvTaskExitError+0x2a>
	__asm volatile
 800b568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b56c:	f383 8811 	msr	BASEPRI, r3
 800b570:	f3bf 8f6f 	isb	sy
 800b574:	f3bf 8f4f 	dsb	sy
 800b578:	60fb      	str	r3, [r7, #12]
}
 800b57a:	bf00      	nop
 800b57c:	e7fe      	b.n	800b57c <prvTaskExitError+0x28>
	__asm volatile
 800b57e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b582:	f383 8811 	msr	BASEPRI, r3
 800b586:	f3bf 8f6f 	isb	sy
 800b58a:	f3bf 8f4f 	dsb	sy
 800b58e:	60bb      	str	r3, [r7, #8]
}
 800b590:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b592:	bf00      	nop
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	2b00      	cmp	r3, #0
 800b598:	d0fc      	beq.n	800b594 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b59a:	bf00      	nop
 800b59c:	bf00      	nop
 800b59e:	3714      	adds	r7, #20
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	bc80      	pop	{r7}
 800b5a4:	4770      	bx	lr
 800b5a6:	bf00      	nop
 800b5a8:	20000014 	.word	0x20000014
 800b5ac:	00000000 	.word	0x00000000

0800b5b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b5b0:	4b07      	ldr	r3, [pc, #28]	; (800b5d0 <pxCurrentTCBConst2>)
 800b5b2:	6819      	ldr	r1, [r3, #0]
 800b5b4:	6808      	ldr	r0, [r1, #0]
 800b5b6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b5ba:	f380 8809 	msr	PSP, r0
 800b5be:	f3bf 8f6f 	isb	sy
 800b5c2:	f04f 0000 	mov.w	r0, #0
 800b5c6:	f380 8811 	msr	BASEPRI, r0
 800b5ca:	f04e 0e0d 	orr.w	lr, lr, #13
 800b5ce:	4770      	bx	lr

0800b5d0 <pxCurrentTCBConst2>:
 800b5d0:	20000afc 	.word	0x20000afc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b5d4:	bf00      	nop
 800b5d6:	bf00      	nop

0800b5d8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800b5d8:	4806      	ldr	r0, [pc, #24]	; (800b5f4 <prvPortStartFirstTask+0x1c>)
 800b5da:	6800      	ldr	r0, [r0, #0]
 800b5dc:	6800      	ldr	r0, [r0, #0]
 800b5de:	f380 8808 	msr	MSP, r0
 800b5e2:	b662      	cpsie	i
 800b5e4:	b661      	cpsie	f
 800b5e6:	f3bf 8f4f 	dsb	sy
 800b5ea:	f3bf 8f6f 	isb	sy
 800b5ee:	df00      	svc	0
 800b5f0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b5f2:	bf00      	nop
 800b5f4:	e000ed08 	.word	0xe000ed08

0800b5f8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	b084      	sub	sp, #16
 800b5fc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b5fe:	4b32      	ldr	r3, [pc, #200]	; (800b6c8 <xPortStartScheduler+0xd0>)
 800b600:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	781b      	ldrb	r3, [r3, #0]
 800b606:	b2db      	uxtb	r3, r3
 800b608:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	22ff      	movs	r2, #255	; 0xff
 800b60e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	781b      	ldrb	r3, [r3, #0]
 800b614:	b2db      	uxtb	r3, r3
 800b616:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b618:	78fb      	ldrb	r3, [r7, #3]
 800b61a:	b2db      	uxtb	r3, r3
 800b61c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b620:	b2da      	uxtb	r2, r3
 800b622:	4b2a      	ldr	r3, [pc, #168]	; (800b6cc <xPortStartScheduler+0xd4>)
 800b624:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b626:	4b2a      	ldr	r3, [pc, #168]	; (800b6d0 <xPortStartScheduler+0xd8>)
 800b628:	2207      	movs	r2, #7
 800b62a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b62c:	e009      	b.n	800b642 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800b62e:	4b28      	ldr	r3, [pc, #160]	; (800b6d0 <xPortStartScheduler+0xd8>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	3b01      	subs	r3, #1
 800b634:	4a26      	ldr	r2, [pc, #152]	; (800b6d0 <xPortStartScheduler+0xd8>)
 800b636:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b638:	78fb      	ldrb	r3, [r7, #3]
 800b63a:	b2db      	uxtb	r3, r3
 800b63c:	005b      	lsls	r3, r3, #1
 800b63e:	b2db      	uxtb	r3, r3
 800b640:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b642:	78fb      	ldrb	r3, [r7, #3]
 800b644:	b2db      	uxtb	r3, r3
 800b646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b64a:	2b80      	cmp	r3, #128	; 0x80
 800b64c:	d0ef      	beq.n	800b62e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b64e:	4b20      	ldr	r3, [pc, #128]	; (800b6d0 <xPortStartScheduler+0xd8>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	f1c3 0307 	rsb	r3, r3, #7
 800b656:	2b04      	cmp	r3, #4
 800b658:	d00a      	beq.n	800b670 <xPortStartScheduler+0x78>
	__asm volatile
 800b65a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b65e:	f383 8811 	msr	BASEPRI, r3
 800b662:	f3bf 8f6f 	isb	sy
 800b666:	f3bf 8f4f 	dsb	sy
 800b66a:	60bb      	str	r3, [r7, #8]
}
 800b66c:	bf00      	nop
 800b66e:	e7fe      	b.n	800b66e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b670:	4b17      	ldr	r3, [pc, #92]	; (800b6d0 <xPortStartScheduler+0xd8>)
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	021b      	lsls	r3, r3, #8
 800b676:	4a16      	ldr	r2, [pc, #88]	; (800b6d0 <xPortStartScheduler+0xd8>)
 800b678:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b67a:	4b15      	ldr	r3, [pc, #84]	; (800b6d0 <xPortStartScheduler+0xd8>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b682:	4a13      	ldr	r2, [pc, #76]	; (800b6d0 <xPortStartScheduler+0xd8>)
 800b684:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	b2da      	uxtb	r2, r3
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b68e:	4b11      	ldr	r3, [pc, #68]	; (800b6d4 <xPortStartScheduler+0xdc>)
 800b690:	681b      	ldr	r3, [r3, #0]
 800b692:	4a10      	ldr	r2, [pc, #64]	; (800b6d4 <xPortStartScheduler+0xdc>)
 800b694:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b698:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b69a:	4b0e      	ldr	r3, [pc, #56]	; (800b6d4 <xPortStartScheduler+0xdc>)
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	4a0d      	ldr	r2, [pc, #52]	; (800b6d4 <xPortStartScheduler+0xdc>)
 800b6a0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b6a4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b6a6:	f000 f8b9 	bl	800b81c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b6aa:	4b0b      	ldr	r3, [pc, #44]	; (800b6d8 <xPortStartScheduler+0xe0>)
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b6b0:	f7ff ff92 	bl	800b5d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b6b4:	f7fe ffa4 	bl	800a600 <vTaskSwitchContext>
	prvTaskExitError();
 800b6b8:	f7ff ff4c 	bl	800b554 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b6bc:	2300      	movs	r3, #0
}
 800b6be:	4618      	mov	r0, r3
 800b6c0:	3710      	adds	r7, #16
 800b6c2:	46bd      	mov	sp, r7
 800b6c4:	bd80      	pop	{r7, pc}
 800b6c6:	bf00      	nop
 800b6c8:	e000e400 	.word	0xe000e400
 800b6cc:	20001128 	.word	0x20001128
 800b6d0:	2000112c 	.word	0x2000112c
 800b6d4:	e000ed20 	.word	0xe000ed20
 800b6d8:	20000014 	.word	0x20000014

0800b6dc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b6dc:	b480      	push	{r7}
 800b6de:	b083      	sub	sp, #12
 800b6e0:	af00      	add	r7, sp, #0
	__asm volatile
 800b6e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6e6:	f383 8811 	msr	BASEPRI, r3
 800b6ea:	f3bf 8f6f 	isb	sy
 800b6ee:	f3bf 8f4f 	dsb	sy
 800b6f2:	607b      	str	r3, [r7, #4]
}
 800b6f4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b6f6:	4b0f      	ldr	r3, [pc, #60]	; (800b734 <vPortEnterCritical+0x58>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	3301      	adds	r3, #1
 800b6fc:	4a0d      	ldr	r2, [pc, #52]	; (800b734 <vPortEnterCritical+0x58>)
 800b6fe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b700:	4b0c      	ldr	r3, [pc, #48]	; (800b734 <vPortEnterCritical+0x58>)
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	2b01      	cmp	r3, #1
 800b706:	d10f      	bne.n	800b728 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b708:	4b0b      	ldr	r3, [pc, #44]	; (800b738 <vPortEnterCritical+0x5c>)
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	b2db      	uxtb	r3, r3
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d00a      	beq.n	800b728 <vPortEnterCritical+0x4c>
	__asm volatile
 800b712:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b716:	f383 8811 	msr	BASEPRI, r3
 800b71a:	f3bf 8f6f 	isb	sy
 800b71e:	f3bf 8f4f 	dsb	sy
 800b722:	603b      	str	r3, [r7, #0]
}
 800b724:	bf00      	nop
 800b726:	e7fe      	b.n	800b726 <vPortEnterCritical+0x4a>
	}
}
 800b728:	bf00      	nop
 800b72a:	370c      	adds	r7, #12
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bc80      	pop	{r7}
 800b730:	4770      	bx	lr
 800b732:	bf00      	nop
 800b734:	20000014 	.word	0x20000014
 800b738:	e000ed04 	.word	0xe000ed04

0800b73c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b73c:	b480      	push	{r7}
 800b73e:	b083      	sub	sp, #12
 800b740:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b742:	4b11      	ldr	r3, [pc, #68]	; (800b788 <vPortExitCritical+0x4c>)
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d10a      	bne.n	800b760 <vPortExitCritical+0x24>
	__asm volatile
 800b74a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b74e:	f383 8811 	msr	BASEPRI, r3
 800b752:	f3bf 8f6f 	isb	sy
 800b756:	f3bf 8f4f 	dsb	sy
 800b75a:	607b      	str	r3, [r7, #4]
}
 800b75c:	bf00      	nop
 800b75e:	e7fe      	b.n	800b75e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b760:	4b09      	ldr	r3, [pc, #36]	; (800b788 <vPortExitCritical+0x4c>)
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	3b01      	subs	r3, #1
 800b766:	4a08      	ldr	r2, [pc, #32]	; (800b788 <vPortExitCritical+0x4c>)
 800b768:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b76a:	4b07      	ldr	r3, [pc, #28]	; (800b788 <vPortExitCritical+0x4c>)
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d105      	bne.n	800b77e <vPortExitCritical+0x42>
 800b772:	2300      	movs	r3, #0
 800b774:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	f383 8811 	msr	BASEPRI, r3
}
 800b77c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b77e:	bf00      	nop
 800b780:	370c      	adds	r7, #12
 800b782:	46bd      	mov	sp, r7
 800b784:	bc80      	pop	{r7}
 800b786:	4770      	bx	lr
 800b788:	20000014 	.word	0x20000014
 800b78c:	00000000 	.word	0x00000000

0800b790 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b790:	f3ef 8009 	mrs	r0, PSP
 800b794:	f3bf 8f6f 	isb	sy
 800b798:	4b0d      	ldr	r3, [pc, #52]	; (800b7d0 <pxCurrentTCBConst>)
 800b79a:	681a      	ldr	r2, [r3, #0]
 800b79c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b7a0:	6010      	str	r0, [r2, #0]
 800b7a2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800b7a6:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b7aa:	f380 8811 	msr	BASEPRI, r0
 800b7ae:	f7fe ff27 	bl	800a600 <vTaskSwitchContext>
 800b7b2:	f04f 0000 	mov.w	r0, #0
 800b7b6:	f380 8811 	msr	BASEPRI, r0
 800b7ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b7be:	6819      	ldr	r1, [r3, #0]
 800b7c0:	6808      	ldr	r0, [r1, #0]
 800b7c2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b7c6:	f380 8809 	msr	PSP, r0
 800b7ca:	f3bf 8f6f 	isb	sy
 800b7ce:	4770      	bx	lr

0800b7d0 <pxCurrentTCBConst>:
 800b7d0:	20000afc 	.word	0x20000afc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b7d4:	bf00      	nop
 800b7d6:	bf00      	nop

0800b7d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b082      	sub	sp, #8
 800b7dc:	af00      	add	r7, sp, #0
	__asm volatile
 800b7de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7e2:	f383 8811 	msr	BASEPRI, r3
 800b7e6:	f3bf 8f6f 	isb	sy
 800b7ea:	f3bf 8f4f 	dsb	sy
 800b7ee:	607b      	str	r3, [r7, #4]
}
 800b7f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b7f2:	f7fe fe47 	bl	800a484 <xTaskIncrementTick>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d003      	beq.n	800b804 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b7fc:	4b06      	ldr	r3, [pc, #24]	; (800b818 <SysTick_Handler+0x40>)
 800b7fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b802:	601a      	str	r2, [r3, #0]
 800b804:	2300      	movs	r3, #0
 800b806:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	f383 8811 	msr	BASEPRI, r3
}
 800b80e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b810:	bf00      	nop
 800b812:	3708      	adds	r7, #8
 800b814:	46bd      	mov	sp, r7
 800b816:	bd80      	pop	{r7, pc}
 800b818:	e000ed04 	.word	0xe000ed04

0800b81c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b81c:	b480      	push	{r7}
 800b81e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b820:	4b0a      	ldr	r3, [pc, #40]	; (800b84c <vPortSetupTimerInterrupt+0x30>)
 800b822:	2200      	movs	r2, #0
 800b824:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b826:	4b0a      	ldr	r3, [pc, #40]	; (800b850 <vPortSetupTimerInterrupt+0x34>)
 800b828:	2200      	movs	r2, #0
 800b82a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b82c:	4b09      	ldr	r3, [pc, #36]	; (800b854 <vPortSetupTimerInterrupt+0x38>)
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	4a09      	ldr	r2, [pc, #36]	; (800b858 <vPortSetupTimerInterrupt+0x3c>)
 800b832:	fba2 2303 	umull	r2, r3, r2, r3
 800b836:	099b      	lsrs	r3, r3, #6
 800b838:	4a08      	ldr	r2, [pc, #32]	; (800b85c <vPortSetupTimerInterrupt+0x40>)
 800b83a:	3b01      	subs	r3, #1
 800b83c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b83e:	4b03      	ldr	r3, [pc, #12]	; (800b84c <vPortSetupTimerInterrupt+0x30>)
 800b840:	2207      	movs	r2, #7
 800b842:	601a      	str	r2, [r3, #0]
}
 800b844:	bf00      	nop
 800b846:	46bd      	mov	sp, r7
 800b848:	bc80      	pop	{r7}
 800b84a:	4770      	bx	lr
 800b84c:	e000e010 	.word	0xe000e010
 800b850:	e000e018 	.word	0xe000e018
 800b854:	20000008 	.word	0x20000008
 800b858:	10624dd3 	.word	0x10624dd3
 800b85c:	e000e014 	.word	0xe000e014

0800b860 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b860:	b480      	push	{r7}
 800b862:	b085      	sub	sp, #20
 800b864:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b866:	f3ef 8305 	mrs	r3, IPSR
 800b86a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	2b0f      	cmp	r3, #15
 800b870:	d914      	bls.n	800b89c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b872:	4a16      	ldr	r2, [pc, #88]	; (800b8cc <vPortValidateInterruptPriority+0x6c>)
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	4413      	add	r3, r2
 800b878:	781b      	ldrb	r3, [r3, #0]
 800b87a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b87c:	4b14      	ldr	r3, [pc, #80]	; (800b8d0 <vPortValidateInterruptPriority+0x70>)
 800b87e:	781b      	ldrb	r3, [r3, #0]
 800b880:	7afa      	ldrb	r2, [r7, #11]
 800b882:	429a      	cmp	r2, r3
 800b884:	d20a      	bcs.n	800b89c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800b886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b88a:	f383 8811 	msr	BASEPRI, r3
 800b88e:	f3bf 8f6f 	isb	sy
 800b892:	f3bf 8f4f 	dsb	sy
 800b896:	607b      	str	r3, [r7, #4]
}
 800b898:	bf00      	nop
 800b89a:	e7fe      	b.n	800b89a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b89c:	4b0d      	ldr	r3, [pc, #52]	; (800b8d4 <vPortValidateInterruptPriority+0x74>)
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b8a4:	4b0c      	ldr	r3, [pc, #48]	; (800b8d8 <vPortValidateInterruptPriority+0x78>)
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	429a      	cmp	r2, r3
 800b8aa:	d90a      	bls.n	800b8c2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b8ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8b0:	f383 8811 	msr	BASEPRI, r3
 800b8b4:	f3bf 8f6f 	isb	sy
 800b8b8:	f3bf 8f4f 	dsb	sy
 800b8bc:	603b      	str	r3, [r7, #0]
}
 800b8be:	bf00      	nop
 800b8c0:	e7fe      	b.n	800b8c0 <vPortValidateInterruptPriority+0x60>
	}
 800b8c2:	bf00      	nop
 800b8c4:	3714      	adds	r7, #20
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	bc80      	pop	{r7}
 800b8ca:	4770      	bx	lr
 800b8cc:	e000e3f0 	.word	0xe000e3f0
 800b8d0:	20001128 	.word	0x20001128
 800b8d4:	e000ed0c 	.word	0xe000ed0c
 800b8d8:	2000112c 	.word	0x2000112c

0800b8dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b08a      	sub	sp, #40	; 0x28
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b8e8:	f7fe fd12 	bl	800a310 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b8ec:	4b58      	ldr	r3, [pc, #352]	; (800ba50 <pvPortMalloc+0x174>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d101      	bne.n	800b8f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b8f4:	f000 f910 	bl	800bb18 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b8f8:	4b56      	ldr	r3, [pc, #344]	; (800ba54 <pvPortMalloc+0x178>)
 800b8fa:	681a      	ldr	r2, [r3, #0]
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	4013      	ands	r3, r2
 800b900:	2b00      	cmp	r3, #0
 800b902:	f040 808e 	bne.w	800ba22 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d01d      	beq.n	800b948 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800b90c:	2208      	movs	r2, #8
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	4413      	add	r3, r2
 800b912:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f003 0307 	and.w	r3, r3, #7
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d014      	beq.n	800b948 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f023 0307 	bic.w	r3, r3, #7
 800b924:	3308      	adds	r3, #8
 800b926:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	f003 0307 	and.w	r3, r3, #7
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d00a      	beq.n	800b948 <pvPortMalloc+0x6c>
	__asm volatile
 800b932:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b936:	f383 8811 	msr	BASEPRI, r3
 800b93a:	f3bf 8f6f 	isb	sy
 800b93e:	f3bf 8f4f 	dsb	sy
 800b942:	617b      	str	r3, [r7, #20]
}
 800b944:	bf00      	nop
 800b946:	e7fe      	b.n	800b946 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d069      	beq.n	800ba22 <pvPortMalloc+0x146>
 800b94e:	4b42      	ldr	r3, [pc, #264]	; (800ba58 <pvPortMalloc+0x17c>)
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	687a      	ldr	r2, [r7, #4]
 800b954:	429a      	cmp	r2, r3
 800b956:	d864      	bhi.n	800ba22 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b958:	4b40      	ldr	r3, [pc, #256]	; (800ba5c <pvPortMalloc+0x180>)
 800b95a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b95c:	4b3f      	ldr	r3, [pc, #252]	; (800ba5c <pvPortMalloc+0x180>)
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b962:	e004      	b.n	800b96e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800b964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b966:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b96e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b970:	685b      	ldr	r3, [r3, #4]
 800b972:	687a      	ldr	r2, [r7, #4]
 800b974:	429a      	cmp	r2, r3
 800b976:	d903      	bls.n	800b980 <pvPortMalloc+0xa4>
 800b978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d1f1      	bne.n	800b964 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b980:	4b33      	ldr	r3, [pc, #204]	; (800ba50 <pvPortMalloc+0x174>)
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b986:	429a      	cmp	r2, r3
 800b988:	d04b      	beq.n	800ba22 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b98a:	6a3b      	ldr	r3, [r7, #32]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	2208      	movs	r2, #8
 800b990:	4413      	add	r3, r2
 800b992:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b996:	681a      	ldr	r2, [r3, #0]
 800b998:	6a3b      	ldr	r3, [r7, #32]
 800b99a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b99c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b99e:	685a      	ldr	r2, [r3, #4]
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	1ad2      	subs	r2, r2, r3
 800b9a4:	2308      	movs	r3, #8
 800b9a6:	005b      	lsls	r3, r3, #1
 800b9a8:	429a      	cmp	r2, r3
 800b9aa:	d91f      	bls.n	800b9ec <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b9ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	4413      	add	r3, r2
 800b9b2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b9b4:	69bb      	ldr	r3, [r7, #24]
 800b9b6:	f003 0307 	and.w	r3, r3, #7
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d00a      	beq.n	800b9d4 <pvPortMalloc+0xf8>
	__asm volatile
 800b9be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9c2:	f383 8811 	msr	BASEPRI, r3
 800b9c6:	f3bf 8f6f 	isb	sy
 800b9ca:	f3bf 8f4f 	dsb	sy
 800b9ce:	613b      	str	r3, [r7, #16]
}
 800b9d0:	bf00      	nop
 800b9d2:	e7fe      	b.n	800b9d2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b9d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9d6:	685a      	ldr	r2, [r3, #4]
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	1ad2      	subs	r2, r2, r3
 800b9dc:	69bb      	ldr	r3, [r7, #24]
 800b9de:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b9e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9e2:	687a      	ldr	r2, [r7, #4]
 800b9e4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b9e6:	69b8      	ldr	r0, [r7, #24]
 800b9e8:	f000 f8f8 	bl	800bbdc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b9ec:	4b1a      	ldr	r3, [pc, #104]	; (800ba58 <pvPortMalloc+0x17c>)
 800b9ee:	681a      	ldr	r2, [r3, #0]
 800b9f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9f2:	685b      	ldr	r3, [r3, #4]
 800b9f4:	1ad3      	subs	r3, r2, r3
 800b9f6:	4a18      	ldr	r2, [pc, #96]	; (800ba58 <pvPortMalloc+0x17c>)
 800b9f8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b9fa:	4b17      	ldr	r3, [pc, #92]	; (800ba58 <pvPortMalloc+0x17c>)
 800b9fc:	681a      	ldr	r2, [r3, #0]
 800b9fe:	4b18      	ldr	r3, [pc, #96]	; (800ba60 <pvPortMalloc+0x184>)
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	429a      	cmp	r2, r3
 800ba04:	d203      	bcs.n	800ba0e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ba06:	4b14      	ldr	r3, [pc, #80]	; (800ba58 <pvPortMalloc+0x17c>)
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	4a15      	ldr	r2, [pc, #84]	; (800ba60 <pvPortMalloc+0x184>)
 800ba0c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ba0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba10:	685a      	ldr	r2, [r3, #4]
 800ba12:	4b10      	ldr	r3, [pc, #64]	; (800ba54 <pvPortMalloc+0x178>)
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	431a      	orrs	r2, r3
 800ba18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba1a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ba1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba1e:	2200      	movs	r2, #0
 800ba20:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ba22:	f7fe fc83 	bl	800a32c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ba26:	69fb      	ldr	r3, [r7, #28]
 800ba28:	f003 0307 	and.w	r3, r3, #7
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d00a      	beq.n	800ba46 <pvPortMalloc+0x16a>
	__asm volatile
 800ba30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba34:	f383 8811 	msr	BASEPRI, r3
 800ba38:	f3bf 8f6f 	isb	sy
 800ba3c:	f3bf 8f4f 	dsb	sy
 800ba40:	60fb      	str	r3, [r7, #12]
}
 800ba42:	bf00      	nop
 800ba44:	e7fe      	b.n	800ba44 <pvPortMalloc+0x168>
	return pvReturn;
 800ba46:	69fb      	ldr	r3, [r7, #28]
}
 800ba48:	4618      	mov	r0, r3
 800ba4a:	3728      	adds	r7, #40	; 0x28
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bd80      	pop	{r7, pc}
 800ba50:	20001d38 	.word	0x20001d38
 800ba54:	20001d44 	.word	0x20001d44
 800ba58:	20001d3c 	.word	0x20001d3c
 800ba5c:	20001d30 	.word	0x20001d30
 800ba60:	20001d40 	.word	0x20001d40

0800ba64 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b086      	sub	sp, #24
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d048      	beq.n	800bb08 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ba76:	2308      	movs	r3, #8
 800ba78:	425b      	negs	r3, r3
 800ba7a:	697a      	ldr	r2, [r7, #20]
 800ba7c:	4413      	add	r3, r2
 800ba7e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ba80:	697b      	ldr	r3, [r7, #20]
 800ba82:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ba84:	693b      	ldr	r3, [r7, #16]
 800ba86:	685a      	ldr	r2, [r3, #4]
 800ba88:	4b21      	ldr	r3, [pc, #132]	; (800bb10 <vPortFree+0xac>)
 800ba8a:	681b      	ldr	r3, [r3, #0]
 800ba8c:	4013      	ands	r3, r2
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d10a      	bne.n	800baa8 <vPortFree+0x44>
	__asm volatile
 800ba92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba96:	f383 8811 	msr	BASEPRI, r3
 800ba9a:	f3bf 8f6f 	isb	sy
 800ba9e:	f3bf 8f4f 	dsb	sy
 800baa2:	60fb      	str	r3, [r7, #12]
}
 800baa4:	bf00      	nop
 800baa6:	e7fe      	b.n	800baa6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800baa8:	693b      	ldr	r3, [r7, #16]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d00a      	beq.n	800bac6 <vPortFree+0x62>
	__asm volatile
 800bab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bab4:	f383 8811 	msr	BASEPRI, r3
 800bab8:	f3bf 8f6f 	isb	sy
 800babc:	f3bf 8f4f 	dsb	sy
 800bac0:	60bb      	str	r3, [r7, #8]
}
 800bac2:	bf00      	nop
 800bac4:	e7fe      	b.n	800bac4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bac6:	693b      	ldr	r3, [r7, #16]
 800bac8:	685a      	ldr	r2, [r3, #4]
 800baca:	4b11      	ldr	r3, [pc, #68]	; (800bb10 <vPortFree+0xac>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	4013      	ands	r3, r2
 800bad0:	2b00      	cmp	r3, #0
 800bad2:	d019      	beq.n	800bb08 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bad4:	693b      	ldr	r3, [r7, #16]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d115      	bne.n	800bb08 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800badc:	693b      	ldr	r3, [r7, #16]
 800bade:	685a      	ldr	r2, [r3, #4]
 800bae0:	4b0b      	ldr	r3, [pc, #44]	; (800bb10 <vPortFree+0xac>)
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	43db      	mvns	r3, r3
 800bae6:	401a      	ands	r2, r3
 800bae8:	693b      	ldr	r3, [r7, #16]
 800baea:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800baec:	f7fe fc10 	bl	800a310 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800baf0:	693b      	ldr	r3, [r7, #16]
 800baf2:	685a      	ldr	r2, [r3, #4]
 800baf4:	4b07      	ldr	r3, [pc, #28]	; (800bb14 <vPortFree+0xb0>)
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	4413      	add	r3, r2
 800bafa:	4a06      	ldr	r2, [pc, #24]	; (800bb14 <vPortFree+0xb0>)
 800bafc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bafe:	6938      	ldr	r0, [r7, #16]
 800bb00:	f000 f86c 	bl	800bbdc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800bb04:	f7fe fc12 	bl	800a32c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bb08:	bf00      	nop
 800bb0a:	3718      	adds	r7, #24
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}
 800bb10:	20001d44 	.word	0x20001d44
 800bb14:	20001d3c 	.word	0x20001d3c

0800bb18 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bb18:	b480      	push	{r7}
 800bb1a:	b085      	sub	sp, #20
 800bb1c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bb1e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800bb22:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bb24:	4b27      	ldr	r3, [pc, #156]	; (800bbc4 <prvHeapInit+0xac>)
 800bb26:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	f003 0307 	and.w	r3, r3, #7
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d00c      	beq.n	800bb4c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	3307      	adds	r3, #7
 800bb36:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	f023 0307 	bic.w	r3, r3, #7
 800bb3e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800bb40:	68ba      	ldr	r2, [r7, #8]
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	1ad3      	subs	r3, r2, r3
 800bb46:	4a1f      	ldr	r2, [pc, #124]	; (800bbc4 <prvHeapInit+0xac>)
 800bb48:	4413      	add	r3, r2
 800bb4a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800bb50:	4a1d      	ldr	r2, [pc, #116]	; (800bbc8 <prvHeapInit+0xb0>)
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800bb56:	4b1c      	ldr	r3, [pc, #112]	; (800bbc8 <prvHeapInit+0xb0>)
 800bb58:	2200      	movs	r2, #0
 800bb5a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	68ba      	ldr	r2, [r7, #8]
 800bb60:	4413      	add	r3, r2
 800bb62:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800bb64:	2208      	movs	r2, #8
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	1a9b      	subs	r3, r3, r2
 800bb6a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	f023 0307 	bic.w	r3, r3, #7
 800bb72:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	4a15      	ldr	r2, [pc, #84]	; (800bbcc <prvHeapInit+0xb4>)
 800bb78:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800bb7a:	4b14      	ldr	r3, [pc, #80]	; (800bbcc <prvHeapInit+0xb4>)
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	2200      	movs	r2, #0
 800bb80:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800bb82:	4b12      	ldr	r3, [pc, #72]	; (800bbcc <prvHeapInit+0xb4>)
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	2200      	movs	r2, #0
 800bb88:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800bb8e:	683b      	ldr	r3, [r7, #0]
 800bb90:	68fa      	ldr	r2, [r7, #12]
 800bb92:	1ad2      	subs	r2, r2, r3
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800bb98:	4b0c      	ldr	r3, [pc, #48]	; (800bbcc <prvHeapInit+0xb4>)
 800bb9a:	681a      	ldr	r2, [r3, #0]
 800bb9c:	683b      	ldr	r3, [r7, #0]
 800bb9e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bba0:	683b      	ldr	r3, [r7, #0]
 800bba2:	685b      	ldr	r3, [r3, #4]
 800bba4:	4a0a      	ldr	r2, [pc, #40]	; (800bbd0 <prvHeapInit+0xb8>)
 800bba6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800bba8:	683b      	ldr	r3, [r7, #0]
 800bbaa:	685b      	ldr	r3, [r3, #4]
 800bbac:	4a09      	ldr	r2, [pc, #36]	; (800bbd4 <prvHeapInit+0xbc>)
 800bbae:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800bbb0:	4b09      	ldr	r3, [pc, #36]	; (800bbd8 <prvHeapInit+0xc0>)
 800bbb2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800bbb6:	601a      	str	r2, [r3, #0]
}
 800bbb8:	bf00      	nop
 800bbba:	3714      	adds	r7, #20
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	bc80      	pop	{r7}
 800bbc0:	4770      	bx	lr
 800bbc2:	bf00      	nop
 800bbc4:	20001130 	.word	0x20001130
 800bbc8:	20001d30 	.word	0x20001d30
 800bbcc:	20001d38 	.word	0x20001d38
 800bbd0:	20001d40 	.word	0x20001d40
 800bbd4:	20001d3c 	.word	0x20001d3c
 800bbd8:	20001d44 	.word	0x20001d44

0800bbdc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800bbdc:	b480      	push	{r7}
 800bbde:	b085      	sub	sp, #20
 800bbe0:	af00      	add	r7, sp, #0
 800bbe2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800bbe4:	4b27      	ldr	r3, [pc, #156]	; (800bc84 <prvInsertBlockIntoFreeList+0xa8>)
 800bbe6:	60fb      	str	r3, [r7, #12]
 800bbe8:	e002      	b.n	800bbf0 <prvInsertBlockIntoFreeList+0x14>
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	60fb      	str	r3, [r7, #12]
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	687a      	ldr	r2, [r7, #4]
 800bbf6:	429a      	cmp	r2, r3
 800bbf8:	d8f7      	bhi.n	800bbea <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	685b      	ldr	r3, [r3, #4]
 800bc02:	68ba      	ldr	r2, [r7, #8]
 800bc04:	4413      	add	r3, r2
 800bc06:	687a      	ldr	r2, [r7, #4]
 800bc08:	429a      	cmp	r2, r3
 800bc0a:	d108      	bne.n	800bc1e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	685a      	ldr	r2, [r3, #4]
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	685b      	ldr	r3, [r3, #4]
 800bc14:	441a      	add	r2, r3
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	685b      	ldr	r3, [r3, #4]
 800bc26:	68ba      	ldr	r2, [r7, #8]
 800bc28:	441a      	add	r2, r3
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	429a      	cmp	r2, r3
 800bc30:	d118      	bne.n	800bc64 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	681a      	ldr	r2, [r3, #0]
 800bc36:	4b14      	ldr	r3, [pc, #80]	; (800bc88 <prvInsertBlockIntoFreeList+0xac>)
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	429a      	cmp	r2, r3
 800bc3c:	d00d      	beq.n	800bc5a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	685a      	ldr	r2, [r3, #4]
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	685b      	ldr	r3, [r3, #4]
 800bc48:	441a      	add	r2, r3
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	681a      	ldr	r2, [r3, #0]
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	601a      	str	r2, [r3, #0]
 800bc58:	e008      	b.n	800bc6c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800bc5a:	4b0b      	ldr	r3, [pc, #44]	; (800bc88 <prvInsertBlockIntoFreeList+0xac>)
 800bc5c:	681a      	ldr	r2, [r3, #0]
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	601a      	str	r2, [r3, #0]
 800bc62:	e003      	b.n	800bc6c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	681a      	ldr	r2, [r3, #0]
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800bc6c:	68fa      	ldr	r2, [r7, #12]
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	429a      	cmp	r2, r3
 800bc72:	d002      	beq.n	800bc7a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	687a      	ldr	r2, [r7, #4]
 800bc78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bc7a:	bf00      	nop
 800bc7c:	3714      	adds	r7, #20
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bc80      	pop	{r7}
 800bc82:	4770      	bx	lr
 800bc84:	20001d30 	.word	0x20001d30
 800bc88:	20001d38 	.word	0x20001d38

0800bc8c <__errno>:
 800bc8c:	4b01      	ldr	r3, [pc, #4]	; (800bc94 <__errno+0x8>)
 800bc8e:	6818      	ldr	r0, [r3, #0]
 800bc90:	4770      	bx	lr
 800bc92:	bf00      	nop
 800bc94:	20000018 	.word	0x20000018

0800bc98 <__libc_init_array>:
 800bc98:	b570      	push	{r4, r5, r6, lr}
 800bc9a:	2600      	movs	r6, #0
 800bc9c:	4d0c      	ldr	r5, [pc, #48]	; (800bcd0 <__libc_init_array+0x38>)
 800bc9e:	4c0d      	ldr	r4, [pc, #52]	; (800bcd4 <__libc_init_array+0x3c>)
 800bca0:	1b64      	subs	r4, r4, r5
 800bca2:	10a4      	asrs	r4, r4, #2
 800bca4:	42a6      	cmp	r6, r4
 800bca6:	d109      	bne.n	800bcbc <__libc_init_array+0x24>
 800bca8:	f004 fc52 	bl	8010550 <_init>
 800bcac:	2600      	movs	r6, #0
 800bcae:	4d0a      	ldr	r5, [pc, #40]	; (800bcd8 <__libc_init_array+0x40>)
 800bcb0:	4c0a      	ldr	r4, [pc, #40]	; (800bcdc <__libc_init_array+0x44>)
 800bcb2:	1b64      	subs	r4, r4, r5
 800bcb4:	10a4      	asrs	r4, r4, #2
 800bcb6:	42a6      	cmp	r6, r4
 800bcb8:	d105      	bne.n	800bcc6 <__libc_init_array+0x2e>
 800bcba:	bd70      	pop	{r4, r5, r6, pc}
 800bcbc:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcc0:	4798      	blx	r3
 800bcc2:	3601      	adds	r6, #1
 800bcc4:	e7ee      	b.n	800bca4 <__libc_init_array+0xc>
 800bcc6:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcca:	4798      	blx	r3
 800bccc:	3601      	adds	r6, #1
 800bcce:	e7f2      	b.n	800bcb6 <__libc_init_array+0x1e>
 800bcd0:	0801230c 	.word	0x0801230c
 800bcd4:	0801230c 	.word	0x0801230c
 800bcd8:	0801230c 	.word	0x0801230c
 800bcdc:	08012310 	.word	0x08012310

0800bce0 <memcpy>:
 800bce0:	440a      	add	r2, r1
 800bce2:	4291      	cmp	r1, r2
 800bce4:	f100 33ff 	add.w	r3, r0, #4294967295
 800bce8:	d100      	bne.n	800bcec <memcpy+0xc>
 800bcea:	4770      	bx	lr
 800bcec:	b510      	push	{r4, lr}
 800bcee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bcf2:	4291      	cmp	r1, r2
 800bcf4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bcf8:	d1f9      	bne.n	800bcee <memcpy+0xe>
 800bcfa:	bd10      	pop	{r4, pc}

0800bcfc <memset>:
 800bcfc:	4603      	mov	r3, r0
 800bcfe:	4402      	add	r2, r0
 800bd00:	4293      	cmp	r3, r2
 800bd02:	d100      	bne.n	800bd06 <memset+0xa>
 800bd04:	4770      	bx	lr
 800bd06:	f803 1b01 	strb.w	r1, [r3], #1
 800bd0a:	e7f9      	b.n	800bd00 <memset+0x4>

0800bd0c <__cvt>:
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd12:	461f      	mov	r7, r3
 800bd14:	bfbb      	ittet	lt
 800bd16:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800bd1a:	461f      	movlt	r7, r3
 800bd1c:	2300      	movge	r3, #0
 800bd1e:	232d      	movlt	r3, #45	; 0x2d
 800bd20:	b088      	sub	sp, #32
 800bd22:	4614      	mov	r4, r2
 800bd24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bd26:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800bd28:	7013      	strb	r3, [r2, #0]
 800bd2a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bd2c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800bd30:	f023 0820 	bic.w	r8, r3, #32
 800bd34:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bd38:	d005      	beq.n	800bd46 <__cvt+0x3a>
 800bd3a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bd3e:	d100      	bne.n	800bd42 <__cvt+0x36>
 800bd40:	3501      	adds	r5, #1
 800bd42:	2302      	movs	r3, #2
 800bd44:	e000      	b.n	800bd48 <__cvt+0x3c>
 800bd46:	2303      	movs	r3, #3
 800bd48:	aa07      	add	r2, sp, #28
 800bd4a:	9204      	str	r2, [sp, #16]
 800bd4c:	aa06      	add	r2, sp, #24
 800bd4e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800bd52:	e9cd 3500 	strd	r3, r5, [sp]
 800bd56:	4622      	mov	r2, r4
 800bd58:	463b      	mov	r3, r7
 800bd5a:	f001 fd85 	bl	800d868 <_dtoa_r>
 800bd5e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bd62:	4606      	mov	r6, r0
 800bd64:	d102      	bne.n	800bd6c <__cvt+0x60>
 800bd66:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bd68:	07db      	lsls	r3, r3, #31
 800bd6a:	d522      	bpl.n	800bdb2 <__cvt+0xa6>
 800bd6c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bd70:	eb06 0905 	add.w	r9, r6, r5
 800bd74:	d110      	bne.n	800bd98 <__cvt+0x8c>
 800bd76:	7833      	ldrb	r3, [r6, #0]
 800bd78:	2b30      	cmp	r3, #48	; 0x30
 800bd7a:	d10a      	bne.n	800bd92 <__cvt+0x86>
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	2300      	movs	r3, #0
 800bd80:	4620      	mov	r0, r4
 800bd82:	4639      	mov	r1, r7
 800bd84:	f7f4 fe80 	bl	8000a88 <__aeabi_dcmpeq>
 800bd88:	b918      	cbnz	r0, 800bd92 <__cvt+0x86>
 800bd8a:	f1c5 0501 	rsb	r5, r5, #1
 800bd8e:	f8ca 5000 	str.w	r5, [sl]
 800bd92:	f8da 3000 	ldr.w	r3, [sl]
 800bd96:	4499      	add	r9, r3
 800bd98:	2200      	movs	r2, #0
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	4620      	mov	r0, r4
 800bd9e:	4639      	mov	r1, r7
 800bda0:	f7f4 fe72 	bl	8000a88 <__aeabi_dcmpeq>
 800bda4:	b108      	cbz	r0, 800bdaa <__cvt+0x9e>
 800bda6:	f8cd 901c 	str.w	r9, [sp, #28]
 800bdaa:	2230      	movs	r2, #48	; 0x30
 800bdac:	9b07      	ldr	r3, [sp, #28]
 800bdae:	454b      	cmp	r3, r9
 800bdb0:	d307      	bcc.n	800bdc2 <__cvt+0xb6>
 800bdb2:	4630      	mov	r0, r6
 800bdb4:	9b07      	ldr	r3, [sp, #28]
 800bdb6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800bdb8:	1b9b      	subs	r3, r3, r6
 800bdba:	6013      	str	r3, [r2, #0]
 800bdbc:	b008      	add	sp, #32
 800bdbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdc2:	1c59      	adds	r1, r3, #1
 800bdc4:	9107      	str	r1, [sp, #28]
 800bdc6:	701a      	strb	r2, [r3, #0]
 800bdc8:	e7f0      	b.n	800bdac <__cvt+0xa0>

0800bdca <__exponent>:
 800bdca:	4603      	mov	r3, r0
 800bdcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bdce:	2900      	cmp	r1, #0
 800bdd0:	f803 2b02 	strb.w	r2, [r3], #2
 800bdd4:	bfb6      	itet	lt
 800bdd6:	222d      	movlt	r2, #45	; 0x2d
 800bdd8:	222b      	movge	r2, #43	; 0x2b
 800bdda:	4249      	neglt	r1, r1
 800bddc:	2909      	cmp	r1, #9
 800bdde:	7042      	strb	r2, [r0, #1]
 800bde0:	dd2b      	ble.n	800be3a <__exponent+0x70>
 800bde2:	f10d 0407 	add.w	r4, sp, #7
 800bde6:	46a4      	mov	ip, r4
 800bde8:	270a      	movs	r7, #10
 800bdea:	fb91 f6f7 	sdiv	r6, r1, r7
 800bdee:	460a      	mov	r2, r1
 800bdf0:	46a6      	mov	lr, r4
 800bdf2:	fb07 1516 	mls	r5, r7, r6, r1
 800bdf6:	2a63      	cmp	r2, #99	; 0x63
 800bdf8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800bdfc:	4631      	mov	r1, r6
 800bdfe:	f104 34ff 	add.w	r4, r4, #4294967295
 800be02:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800be06:	dcf0      	bgt.n	800bdea <__exponent+0x20>
 800be08:	3130      	adds	r1, #48	; 0x30
 800be0a:	f1ae 0502 	sub.w	r5, lr, #2
 800be0e:	f804 1c01 	strb.w	r1, [r4, #-1]
 800be12:	4629      	mov	r1, r5
 800be14:	1c44      	adds	r4, r0, #1
 800be16:	4561      	cmp	r1, ip
 800be18:	d30a      	bcc.n	800be30 <__exponent+0x66>
 800be1a:	f10d 0209 	add.w	r2, sp, #9
 800be1e:	eba2 020e 	sub.w	r2, r2, lr
 800be22:	4565      	cmp	r5, ip
 800be24:	bf88      	it	hi
 800be26:	2200      	movhi	r2, #0
 800be28:	4413      	add	r3, r2
 800be2a:	1a18      	subs	r0, r3, r0
 800be2c:	b003      	add	sp, #12
 800be2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be30:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be34:	f804 2f01 	strb.w	r2, [r4, #1]!
 800be38:	e7ed      	b.n	800be16 <__exponent+0x4c>
 800be3a:	2330      	movs	r3, #48	; 0x30
 800be3c:	3130      	adds	r1, #48	; 0x30
 800be3e:	7083      	strb	r3, [r0, #2]
 800be40:	70c1      	strb	r1, [r0, #3]
 800be42:	1d03      	adds	r3, r0, #4
 800be44:	e7f1      	b.n	800be2a <__exponent+0x60>
	...

0800be48 <_printf_float>:
 800be48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be4c:	b091      	sub	sp, #68	; 0x44
 800be4e:	460c      	mov	r4, r1
 800be50:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800be54:	4616      	mov	r6, r2
 800be56:	461f      	mov	r7, r3
 800be58:	4605      	mov	r5, r0
 800be5a:	f002 fe59 	bl	800eb10 <_localeconv_r>
 800be5e:	6803      	ldr	r3, [r0, #0]
 800be60:	4618      	mov	r0, r3
 800be62:	9309      	str	r3, [sp, #36]	; 0x24
 800be64:	f7f4 f9e4 	bl	8000230 <strlen>
 800be68:	2300      	movs	r3, #0
 800be6a:	930e      	str	r3, [sp, #56]	; 0x38
 800be6c:	f8d8 3000 	ldr.w	r3, [r8]
 800be70:	900a      	str	r0, [sp, #40]	; 0x28
 800be72:	3307      	adds	r3, #7
 800be74:	f023 0307 	bic.w	r3, r3, #7
 800be78:	f103 0208 	add.w	r2, r3, #8
 800be7c:	f894 9018 	ldrb.w	r9, [r4, #24]
 800be80:	f8d4 b000 	ldr.w	fp, [r4]
 800be84:	f8c8 2000 	str.w	r2, [r8]
 800be88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be8c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800be90:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800be94:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800be98:	930b      	str	r3, [sp, #44]	; 0x2c
 800be9a:	f04f 32ff 	mov.w	r2, #4294967295
 800be9e:	4640      	mov	r0, r8
 800bea0:	4b9c      	ldr	r3, [pc, #624]	; (800c114 <_printf_float+0x2cc>)
 800bea2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bea4:	f7f4 fe22 	bl	8000aec <__aeabi_dcmpun>
 800bea8:	bb70      	cbnz	r0, 800bf08 <_printf_float+0xc0>
 800beaa:	f04f 32ff 	mov.w	r2, #4294967295
 800beae:	4640      	mov	r0, r8
 800beb0:	4b98      	ldr	r3, [pc, #608]	; (800c114 <_printf_float+0x2cc>)
 800beb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800beb4:	f7f4 fdfc 	bl	8000ab0 <__aeabi_dcmple>
 800beb8:	bb30      	cbnz	r0, 800bf08 <_printf_float+0xc0>
 800beba:	2200      	movs	r2, #0
 800bebc:	2300      	movs	r3, #0
 800bebe:	4640      	mov	r0, r8
 800bec0:	4651      	mov	r1, sl
 800bec2:	f7f4 fdeb 	bl	8000a9c <__aeabi_dcmplt>
 800bec6:	b110      	cbz	r0, 800bece <_printf_float+0x86>
 800bec8:	232d      	movs	r3, #45	; 0x2d
 800beca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bece:	4b92      	ldr	r3, [pc, #584]	; (800c118 <_printf_float+0x2d0>)
 800bed0:	4892      	ldr	r0, [pc, #584]	; (800c11c <_printf_float+0x2d4>)
 800bed2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800bed6:	bf94      	ite	ls
 800bed8:	4698      	movls	r8, r3
 800beda:	4680      	movhi	r8, r0
 800bedc:	2303      	movs	r3, #3
 800bede:	f04f 0a00 	mov.w	sl, #0
 800bee2:	6123      	str	r3, [r4, #16]
 800bee4:	f02b 0304 	bic.w	r3, fp, #4
 800bee8:	6023      	str	r3, [r4, #0]
 800beea:	4633      	mov	r3, r6
 800beec:	4621      	mov	r1, r4
 800beee:	4628      	mov	r0, r5
 800bef0:	9700      	str	r7, [sp, #0]
 800bef2:	aa0f      	add	r2, sp, #60	; 0x3c
 800bef4:	f000 f9d4 	bl	800c2a0 <_printf_common>
 800bef8:	3001      	adds	r0, #1
 800befa:	f040 8090 	bne.w	800c01e <_printf_float+0x1d6>
 800befe:	f04f 30ff 	mov.w	r0, #4294967295
 800bf02:	b011      	add	sp, #68	; 0x44
 800bf04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf08:	4642      	mov	r2, r8
 800bf0a:	4653      	mov	r3, sl
 800bf0c:	4640      	mov	r0, r8
 800bf0e:	4651      	mov	r1, sl
 800bf10:	f7f4 fdec 	bl	8000aec <__aeabi_dcmpun>
 800bf14:	b148      	cbz	r0, 800bf2a <_printf_float+0xe2>
 800bf16:	f1ba 0f00 	cmp.w	sl, #0
 800bf1a:	bfb8      	it	lt
 800bf1c:	232d      	movlt	r3, #45	; 0x2d
 800bf1e:	4880      	ldr	r0, [pc, #512]	; (800c120 <_printf_float+0x2d8>)
 800bf20:	bfb8      	it	lt
 800bf22:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800bf26:	4b7f      	ldr	r3, [pc, #508]	; (800c124 <_printf_float+0x2dc>)
 800bf28:	e7d3      	b.n	800bed2 <_printf_float+0x8a>
 800bf2a:	6863      	ldr	r3, [r4, #4]
 800bf2c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800bf30:	1c5a      	adds	r2, r3, #1
 800bf32:	d142      	bne.n	800bfba <_printf_float+0x172>
 800bf34:	2306      	movs	r3, #6
 800bf36:	6063      	str	r3, [r4, #4]
 800bf38:	2200      	movs	r2, #0
 800bf3a:	9206      	str	r2, [sp, #24]
 800bf3c:	aa0e      	add	r2, sp, #56	; 0x38
 800bf3e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800bf42:	aa0d      	add	r2, sp, #52	; 0x34
 800bf44:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800bf48:	9203      	str	r2, [sp, #12]
 800bf4a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800bf4e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800bf52:	6023      	str	r3, [r4, #0]
 800bf54:	6863      	ldr	r3, [r4, #4]
 800bf56:	4642      	mov	r2, r8
 800bf58:	9300      	str	r3, [sp, #0]
 800bf5a:	4628      	mov	r0, r5
 800bf5c:	4653      	mov	r3, sl
 800bf5e:	910b      	str	r1, [sp, #44]	; 0x2c
 800bf60:	f7ff fed4 	bl	800bd0c <__cvt>
 800bf64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bf66:	4680      	mov	r8, r0
 800bf68:	2947      	cmp	r1, #71	; 0x47
 800bf6a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800bf6c:	d108      	bne.n	800bf80 <_printf_float+0x138>
 800bf6e:	1cc8      	adds	r0, r1, #3
 800bf70:	db02      	blt.n	800bf78 <_printf_float+0x130>
 800bf72:	6863      	ldr	r3, [r4, #4]
 800bf74:	4299      	cmp	r1, r3
 800bf76:	dd40      	ble.n	800bffa <_printf_float+0x1b2>
 800bf78:	f1a9 0902 	sub.w	r9, r9, #2
 800bf7c:	fa5f f989 	uxtb.w	r9, r9
 800bf80:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800bf84:	d81f      	bhi.n	800bfc6 <_printf_float+0x17e>
 800bf86:	464a      	mov	r2, r9
 800bf88:	3901      	subs	r1, #1
 800bf8a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bf8e:	910d      	str	r1, [sp, #52]	; 0x34
 800bf90:	f7ff ff1b 	bl	800bdca <__exponent>
 800bf94:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bf96:	4682      	mov	sl, r0
 800bf98:	1813      	adds	r3, r2, r0
 800bf9a:	2a01      	cmp	r2, #1
 800bf9c:	6123      	str	r3, [r4, #16]
 800bf9e:	dc02      	bgt.n	800bfa6 <_printf_float+0x15e>
 800bfa0:	6822      	ldr	r2, [r4, #0]
 800bfa2:	07d2      	lsls	r2, r2, #31
 800bfa4:	d501      	bpl.n	800bfaa <_printf_float+0x162>
 800bfa6:	3301      	adds	r3, #1
 800bfa8:	6123      	str	r3, [r4, #16]
 800bfaa:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d09b      	beq.n	800beea <_printf_float+0xa2>
 800bfb2:	232d      	movs	r3, #45	; 0x2d
 800bfb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bfb8:	e797      	b.n	800beea <_printf_float+0xa2>
 800bfba:	2947      	cmp	r1, #71	; 0x47
 800bfbc:	d1bc      	bne.n	800bf38 <_printf_float+0xf0>
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d1ba      	bne.n	800bf38 <_printf_float+0xf0>
 800bfc2:	2301      	movs	r3, #1
 800bfc4:	e7b7      	b.n	800bf36 <_printf_float+0xee>
 800bfc6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800bfca:	d118      	bne.n	800bffe <_printf_float+0x1b6>
 800bfcc:	2900      	cmp	r1, #0
 800bfce:	6863      	ldr	r3, [r4, #4]
 800bfd0:	dd0b      	ble.n	800bfea <_printf_float+0x1a2>
 800bfd2:	6121      	str	r1, [r4, #16]
 800bfd4:	b913      	cbnz	r3, 800bfdc <_printf_float+0x194>
 800bfd6:	6822      	ldr	r2, [r4, #0]
 800bfd8:	07d0      	lsls	r0, r2, #31
 800bfda:	d502      	bpl.n	800bfe2 <_printf_float+0x19a>
 800bfdc:	3301      	adds	r3, #1
 800bfde:	440b      	add	r3, r1
 800bfe0:	6123      	str	r3, [r4, #16]
 800bfe2:	f04f 0a00 	mov.w	sl, #0
 800bfe6:	65a1      	str	r1, [r4, #88]	; 0x58
 800bfe8:	e7df      	b.n	800bfaa <_printf_float+0x162>
 800bfea:	b913      	cbnz	r3, 800bff2 <_printf_float+0x1aa>
 800bfec:	6822      	ldr	r2, [r4, #0]
 800bfee:	07d2      	lsls	r2, r2, #31
 800bff0:	d501      	bpl.n	800bff6 <_printf_float+0x1ae>
 800bff2:	3302      	adds	r3, #2
 800bff4:	e7f4      	b.n	800bfe0 <_printf_float+0x198>
 800bff6:	2301      	movs	r3, #1
 800bff8:	e7f2      	b.n	800bfe0 <_printf_float+0x198>
 800bffa:	f04f 0967 	mov.w	r9, #103	; 0x67
 800bffe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c000:	4299      	cmp	r1, r3
 800c002:	db05      	blt.n	800c010 <_printf_float+0x1c8>
 800c004:	6823      	ldr	r3, [r4, #0]
 800c006:	6121      	str	r1, [r4, #16]
 800c008:	07d8      	lsls	r0, r3, #31
 800c00a:	d5ea      	bpl.n	800bfe2 <_printf_float+0x19a>
 800c00c:	1c4b      	adds	r3, r1, #1
 800c00e:	e7e7      	b.n	800bfe0 <_printf_float+0x198>
 800c010:	2900      	cmp	r1, #0
 800c012:	bfcc      	ite	gt
 800c014:	2201      	movgt	r2, #1
 800c016:	f1c1 0202 	rsble	r2, r1, #2
 800c01a:	4413      	add	r3, r2
 800c01c:	e7e0      	b.n	800bfe0 <_printf_float+0x198>
 800c01e:	6823      	ldr	r3, [r4, #0]
 800c020:	055a      	lsls	r2, r3, #21
 800c022:	d407      	bmi.n	800c034 <_printf_float+0x1ec>
 800c024:	6923      	ldr	r3, [r4, #16]
 800c026:	4642      	mov	r2, r8
 800c028:	4631      	mov	r1, r6
 800c02a:	4628      	mov	r0, r5
 800c02c:	47b8      	blx	r7
 800c02e:	3001      	adds	r0, #1
 800c030:	d12b      	bne.n	800c08a <_printf_float+0x242>
 800c032:	e764      	b.n	800befe <_printf_float+0xb6>
 800c034:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800c038:	f240 80dd 	bls.w	800c1f6 <_printf_float+0x3ae>
 800c03c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c040:	2200      	movs	r2, #0
 800c042:	2300      	movs	r3, #0
 800c044:	f7f4 fd20 	bl	8000a88 <__aeabi_dcmpeq>
 800c048:	2800      	cmp	r0, #0
 800c04a:	d033      	beq.n	800c0b4 <_printf_float+0x26c>
 800c04c:	2301      	movs	r3, #1
 800c04e:	4631      	mov	r1, r6
 800c050:	4628      	mov	r0, r5
 800c052:	4a35      	ldr	r2, [pc, #212]	; (800c128 <_printf_float+0x2e0>)
 800c054:	47b8      	blx	r7
 800c056:	3001      	adds	r0, #1
 800c058:	f43f af51 	beq.w	800befe <_printf_float+0xb6>
 800c05c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c060:	429a      	cmp	r2, r3
 800c062:	db02      	blt.n	800c06a <_printf_float+0x222>
 800c064:	6823      	ldr	r3, [r4, #0]
 800c066:	07d8      	lsls	r0, r3, #31
 800c068:	d50f      	bpl.n	800c08a <_printf_float+0x242>
 800c06a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c06e:	4631      	mov	r1, r6
 800c070:	4628      	mov	r0, r5
 800c072:	47b8      	blx	r7
 800c074:	3001      	adds	r0, #1
 800c076:	f43f af42 	beq.w	800befe <_printf_float+0xb6>
 800c07a:	f04f 0800 	mov.w	r8, #0
 800c07e:	f104 091a 	add.w	r9, r4, #26
 800c082:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c084:	3b01      	subs	r3, #1
 800c086:	4543      	cmp	r3, r8
 800c088:	dc09      	bgt.n	800c09e <_printf_float+0x256>
 800c08a:	6823      	ldr	r3, [r4, #0]
 800c08c:	079b      	lsls	r3, r3, #30
 800c08e:	f100 8102 	bmi.w	800c296 <_printf_float+0x44e>
 800c092:	68e0      	ldr	r0, [r4, #12]
 800c094:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c096:	4298      	cmp	r0, r3
 800c098:	bfb8      	it	lt
 800c09a:	4618      	movlt	r0, r3
 800c09c:	e731      	b.n	800bf02 <_printf_float+0xba>
 800c09e:	2301      	movs	r3, #1
 800c0a0:	464a      	mov	r2, r9
 800c0a2:	4631      	mov	r1, r6
 800c0a4:	4628      	mov	r0, r5
 800c0a6:	47b8      	blx	r7
 800c0a8:	3001      	adds	r0, #1
 800c0aa:	f43f af28 	beq.w	800befe <_printf_float+0xb6>
 800c0ae:	f108 0801 	add.w	r8, r8, #1
 800c0b2:	e7e6      	b.n	800c082 <_printf_float+0x23a>
 800c0b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	dc38      	bgt.n	800c12c <_printf_float+0x2e4>
 800c0ba:	2301      	movs	r3, #1
 800c0bc:	4631      	mov	r1, r6
 800c0be:	4628      	mov	r0, r5
 800c0c0:	4a19      	ldr	r2, [pc, #100]	; (800c128 <_printf_float+0x2e0>)
 800c0c2:	47b8      	blx	r7
 800c0c4:	3001      	adds	r0, #1
 800c0c6:	f43f af1a 	beq.w	800befe <_printf_float+0xb6>
 800c0ca:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c0ce:	4313      	orrs	r3, r2
 800c0d0:	d102      	bne.n	800c0d8 <_printf_float+0x290>
 800c0d2:	6823      	ldr	r3, [r4, #0]
 800c0d4:	07d9      	lsls	r1, r3, #31
 800c0d6:	d5d8      	bpl.n	800c08a <_printf_float+0x242>
 800c0d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c0dc:	4631      	mov	r1, r6
 800c0de:	4628      	mov	r0, r5
 800c0e0:	47b8      	blx	r7
 800c0e2:	3001      	adds	r0, #1
 800c0e4:	f43f af0b 	beq.w	800befe <_printf_float+0xb6>
 800c0e8:	f04f 0900 	mov.w	r9, #0
 800c0ec:	f104 0a1a 	add.w	sl, r4, #26
 800c0f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c0f2:	425b      	negs	r3, r3
 800c0f4:	454b      	cmp	r3, r9
 800c0f6:	dc01      	bgt.n	800c0fc <_printf_float+0x2b4>
 800c0f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c0fa:	e794      	b.n	800c026 <_printf_float+0x1de>
 800c0fc:	2301      	movs	r3, #1
 800c0fe:	4652      	mov	r2, sl
 800c100:	4631      	mov	r1, r6
 800c102:	4628      	mov	r0, r5
 800c104:	47b8      	blx	r7
 800c106:	3001      	adds	r0, #1
 800c108:	f43f aef9 	beq.w	800befe <_printf_float+0xb6>
 800c10c:	f109 0901 	add.w	r9, r9, #1
 800c110:	e7ee      	b.n	800c0f0 <_printf_float+0x2a8>
 800c112:	bf00      	nop
 800c114:	7fefffff 	.word	0x7fefffff
 800c118:	08011e68 	.word	0x08011e68
 800c11c:	08011e6c 	.word	0x08011e6c
 800c120:	08011e74 	.word	0x08011e74
 800c124:	08011e70 	.word	0x08011e70
 800c128:	08011e78 	.word	0x08011e78
 800c12c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c12e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c130:	429a      	cmp	r2, r3
 800c132:	bfa8      	it	ge
 800c134:	461a      	movge	r2, r3
 800c136:	2a00      	cmp	r2, #0
 800c138:	4691      	mov	r9, r2
 800c13a:	dc37      	bgt.n	800c1ac <_printf_float+0x364>
 800c13c:	f04f 0b00 	mov.w	fp, #0
 800c140:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c144:	f104 021a 	add.w	r2, r4, #26
 800c148:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800c14c:	ebaa 0309 	sub.w	r3, sl, r9
 800c150:	455b      	cmp	r3, fp
 800c152:	dc33      	bgt.n	800c1bc <_printf_float+0x374>
 800c154:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c158:	429a      	cmp	r2, r3
 800c15a:	db3b      	blt.n	800c1d4 <_printf_float+0x38c>
 800c15c:	6823      	ldr	r3, [r4, #0]
 800c15e:	07da      	lsls	r2, r3, #31
 800c160:	d438      	bmi.n	800c1d4 <_printf_float+0x38c>
 800c162:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c164:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c166:	eba3 020a 	sub.w	r2, r3, sl
 800c16a:	eba3 0901 	sub.w	r9, r3, r1
 800c16e:	4591      	cmp	r9, r2
 800c170:	bfa8      	it	ge
 800c172:	4691      	movge	r9, r2
 800c174:	f1b9 0f00 	cmp.w	r9, #0
 800c178:	dc34      	bgt.n	800c1e4 <_printf_float+0x39c>
 800c17a:	f04f 0800 	mov.w	r8, #0
 800c17e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c182:	f104 0a1a 	add.w	sl, r4, #26
 800c186:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c18a:	1a9b      	subs	r3, r3, r2
 800c18c:	eba3 0309 	sub.w	r3, r3, r9
 800c190:	4543      	cmp	r3, r8
 800c192:	f77f af7a 	ble.w	800c08a <_printf_float+0x242>
 800c196:	2301      	movs	r3, #1
 800c198:	4652      	mov	r2, sl
 800c19a:	4631      	mov	r1, r6
 800c19c:	4628      	mov	r0, r5
 800c19e:	47b8      	blx	r7
 800c1a0:	3001      	adds	r0, #1
 800c1a2:	f43f aeac 	beq.w	800befe <_printf_float+0xb6>
 800c1a6:	f108 0801 	add.w	r8, r8, #1
 800c1aa:	e7ec      	b.n	800c186 <_printf_float+0x33e>
 800c1ac:	4613      	mov	r3, r2
 800c1ae:	4631      	mov	r1, r6
 800c1b0:	4642      	mov	r2, r8
 800c1b2:	4628      	mov	r0, r5
 800c1b4:	47b8      	blx	r7
 800c1b6:	3001      	adds	r0, #1
 800c1b8:	d1c0      	bne.n	800c13c <_printf_float+0x2f4>
 800c1ba:	e6a0      	b.n	800befe <_printf_float+0xb6>
 800c1bc:	2301      	movs	r3, #1
 800c1be:	4631      	mov	r1, r6
 800c1c0:	4628      	mov	r0, r5
 800c1c2:	920b      	str	r2, [sp, #44]	; 0x2c
 800c1c4:	47b8      	blx	r7
 800c1c6:	3001      	adds	r0, #1
 800c1c8:	f43f ae99 	beq.w	800befe <_printf_float+0xb6>
 800c1cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c1ce:	f10b 0b01 	add.w	fp, fp, #1
 800c1d2:	e7b9      	b.n	800c148 <_printf_float+0x300>
 800c1d4:	4631      	mov	r1, r6
 800c1d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c1da:	4628      	mov	r0, r5
 800c1dc:	47b8      	blx	r7
 800c1de:	3001      	adds	r0, #1
 800c1e0:	d1bf      	bne.n	800c162 <_printf_float+0x31a>
 800c1e2:	e68c      	b.n	800befe <_printf_float+0xb6>
 800c1e4:	464b      	mov	r3, r9
 800c1e6:	4631      	mov	r1, r6
 800c1e8:	4628      	mov	r0, r5
 800c1ea:	eb08 020a 	add.w	r2, r8, sl
 800c1ee:	47b8      	blx	r7
 800c1f0:	3001      	adds	r0, #1
 800c1f2:	d1c2      	bne.n	800c17a <_printf_float+0x332>
 800c1f4:	e683      	b.n	800befe <_printf_float+0xb6>
 800c1f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c1f8:	2a01      	cmp	r2, #1
 800c1fa:	dc01      	bgt.n	800c200 <_printf_float+0x3b8>
 800c1fc:	07db      	lsls	r3, r3, #31
 800c1fe:	d537      	bpl.n	800c270 <_printf_float+0x428>
 800c200:	2301      	movs	r3, #1
 800c202:	4642      	mov	r2, r8
 800c204:	4631      	mov	r1, r6
 800c206:	4628      	mov	r0, r5
 800c208:	47b8      	blx	r7
 800c20a:	3001      	adds	r0, #1
 800c20c:	f43f ae77 	beq.w	800befe <_printf_float+0xb6>
 800c210:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c214:	4631      	mov	r1, r6
 800c216:	4628      	mov	r0, r5
 800c218:	47b8      	blx	r7
 800c21a:	3001      	adds	r0, #1
 800c21c:	f43f ae6f 	beq.w	800befe <_printf_float+0xb6>
 800c220:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c224:	2200      	movs	r2, #0
 800c226:	2300      	movs	r3, #0
 800c228:	f7f4 fc2e 	bl	8000a88 <__aeabi_dcmpeq>
 800c22c:	b9d8      	cbnz	r0, 800c266 <_printf_float+0x41e>
 800c22e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c230:	f108 0201 	add.w	r2, r8, #1
 800c234:	3b01      	subs	r3, #1
 800c236:	4631      	mov	r1, r6
 800c238:	4628      	mov	r0, r5
 800c23a:	47b8      	blx	r7
 800c23c:	3001      	adds	r0, #1
 800c23e:	d10e      	bne.n	800c25e <_printf_float+0x416>
 800c240:	e65d      	b.n	800befe <_printf_float+0xb6>
 800c242:	2301      	movs	r3, #1
 800c244:	464a      	mov	r2, r9
 800c246:	4631      	mov	r1, r6
 800c248:	4628      	mov	r0, r5
 800c24a:	47b8      	blx	r7
 800c24c:	3001      	adds	r0, #1
 800c24e:	f43f ae56 	beq.w	800befe <_printf_float+0xb6>
 800c252:	f108 0801 	add.w	r8, r8, #1
 800c256:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c258:	3b01      	subs	r3, #1
 800c25a:	4543      	cmp	r3, r8
 800c25c:	dcf1      	bgt.n	800c242 <_printf_float+0x3fa>
 800c25e:	4653      	mov	r3, sl
 800c260:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c264:	e6e0      	b.n	800c028 <_printf_float+0x1e0>
 800c266:	f04f 0800 	mov.w	r8, #0
 800c26a:	f104 091a 	add.w	r9, r4, #26
 800c26e:	e7f2      	b.n	800c256 <_printf_float+0x40e>
 800c270:	2301      	movs	r3, #1
 800c272:	4642      	mov	r2, r8
 800c274:	e7df      	b.n	800c236 <_printf_float+0x3ee>
 800c276:	2301      	movs	r3, #1
 800c278:	464a      	mov	r2, r9
 800c27a:	4631      	mov	r1, r6
 800c27c:	4628      	mov	r0, r5
 800c27e:	47b8      	blx	r7
 800c280:	3001      	adds	r0, #1
 800c282:	f43f ae3c 	beq.w	800befe <_printf_float+0xb6>
 800c286:	f108 0801 	add.w	r8, r8, #1
 800c28a:	68e3      	ldr	r3, [r4, #12]
 800c28c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c28e:	1a5b      	subs	r3, r3, r1
 800c290:	4543      	cmp	r3, r8
 800c292:	dcf0      	bgt.n	800c276 <_printf_float+0x42e>
 800c294:	e6fd      	b.n	800c092 <_printf_float+0x24a>
 800c296:	f04f 0800 	mov.w	r8, #0
 800c29a:	f104 0919 	add.w	r9, r4, #25
 800c29e:	e7f4      	b.n	800c28a <_printf_float+0x442>

0800c2a0 <_printf_common>:
 800c2a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2a4:	4616      	mov	r6, r2
 800c2a6:	4699      	mov	r9, r3
 800c2a8:	688a      	ldr	r2, [r1, #8]
 800c2aa:	690b      	ldr	r3, [r1, #16]
 800c2ac:	4607      	mov	r7, r0
 800c2ae:	4293      	cmp	r3, r2
 800c2b0:	bfb8      	it	lt
 800c2b2:	4613      	movlt	r3, r2
 800c2b4:	6033      	str	r3, [r6, #0]
 800c2b6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c2ba:	460c      	mov	r4, r1
 800c2bc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c2c0:	b10a      	cbz	r2, 800c2c6 <_printf_common+0x26>
 800c2c2:	3301      	adds	r3, #1
 800c2c4:	6033      	str	r3, [r6, #0]
 800c2c6:	6823      	ldr	r3, [r4, #0]
 800c2c8:	0699      	lsls	r1, r3, #26
 800c2ca:	bf42      	ittt	mi
 800c2cc:	6833      	ldrmi	r3, [r6, #0]
 800c2ce:	3302      	addmi	r3, #2
 800c2d0:	6033      	strmi	r3, [r6, #0]
 800c2d2:	6825      	ldr	r5, [r4, #0]
 800c2d4:	f015 0506 	ands.w	r5, r5, #6
 800c2d8:	d106      	bne.n	800c2e8 <_printf_common+0x48>
 800c2da:	f104 0a19 	add.w	sl, r4, #25
 800c2de:	68e3      	ldr	r3, [r4, #12]
 800c2e0:	6832      	ldr	r2, [r6, #0]
 800c2e2:	1a9b      	subs	r3, r3, r2
 800c2e4:	42ab      	cmp	r3, r5
 800c2e6:	dc28      	bgt.n	800c33a <_printf_common+0x9a>
 800c2e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c2ec:	1e13      	subs	r3, r2, #0
 800c2ee:	6822      	ldr	r2, [r4, #0]
 800c2f0:	bf18      	it	ne
 800c2f2:	2301      	movne	r3, #1
 800c2f4:	0692      	lsls	r2, r2, #26
 800c2f6:	d42d      	bmi.n	800c354 <_printf_common+0xb4>
 800c2f8:	4649      	mov	r1, r9
 800c2fa:	4638      	mov	r0, r7
 800c2fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c300:	47c0      	blx	r8
 800c302:	3001      	adds	r0, #1
 800c304:	d020      	beq.n	800c348 <_printf_common+0xa8>
 800c306:	6823      	ldr	r3, [r4, #0]
 800c308:	68e5      	ldr	r5, [r4, #12]
 800c30a:	f003 0306 	and.w	r3, r3, #6
 800c30e:	2b04      	cmp	r3, #4
 800c310:	bf18      	it	ne
 800c312:	2500      	movne	r5, #0
 800c314:	6832      	ldr	r2, [r6, #0]
 800c316:	f04f 0600 	mov.w	r6, #0
 800c31a:	68a3      	ldr	r3, [r4, #8]
 800c31c:	bf08      	it	eq
 800c31e:	1aad      	subeq	r5, r5, r2
 800c320:	6922      	ldr	r2, [r4, #16]
 800c322:	bf08      	it	eq
 800c324:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c328:	4293      	cmp	r3, r2
 800c32a:	bfc4      	itt	gt
 800c32c:	1a9b      	subgt	r3, r3, r2
 800c32e:	18ed      	addgt	r5, r5, r3
 800c330:	341a      	adds	r4, #26
 800c332:	42b5      	cmp	r5, r6
 800c334:	d11a      	bne.n	800c36c <_printf_common+0xcc>
 800c336:	2000      	movs	r0, #0
 800c338:	e008      	b.n	800c34c <_printf_common+0xac>
 800c33a:	2301      	movs	r3, #1
 800c33c:	4652      	mov	r2, sl
 800c33e:	4649      	mov	r1, r9
 800c340:	4638      	mov	r0, r7
 800c342:	47c0      	blx	r8
 800c344:	3001      	adds	r0, #1
 800c346:	d103      	bne.n	800c350 <_printf_common+0xb0>
 800c348:	f04f 30ff 	mov.w	r0, #4294967295
 800c34c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c350:	3501      	adds	r5, #1
 800c352:	e7c4      	b.n	800c2de <_printf_common+0x3e>
 800c354:	2030      	movs	r0, #48	; 0x30
 800c356:	18e1      	adds	r1, r4, r3
 800c358:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c35c:	1c5a      	adds	r2, r3, #1
 800c35e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c362:	4422      	add	r2, r4
 800c364:	3302      	adds	r3, #2
 800c366:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c36a:	e7c5      	b.n	800c2f8 <_printf_common+0x58>
 800c36c:	2301      	movs	r3, #1
 800c36e:	4622      	mov	r2, r4
 800c370:	4649      	mov	r1, r9
 800c372:	4638      	mov	r0, r7
 800c374:	47c0      	blx	r8
 800c376:	3001      	adds	r0, #1
 800c378:	d0e6      	beq.n	800c348 <_printf_common+0xa8>
 800c37a:	3601      	adds	r6, #1
 800c37c:	e7d9      	b.n	800c332 <_printf_common+0x92>
	...

0800c380 <_printf_i>:
 800c380:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c384:	7e0f      	ldrb	r7, [r1, #24]
 800c386:	4691      	mov	r9, r2
 800c388:	2f78      	cmp	r7, #120	; 0x78
 800c38a:	4680      	mov	r8, r0
 800c38c:	460c      	mov	r4, r1
 800c38e:	469a      	mov	sl, r3
 800c390:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c392:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c396:	d807      	bhi.n	800c3a8 <_printf_i+0x28>
 800c398:	2f62      	cmp	r7, #98	; 0x62
 800c39a:	d80a      	bhi.n	800c3b2 <_printf_i+0x32>
 800c39c:	2f00      	cmp	r7, #0
 800c39e:	f000 80d9 	beq.w	800c554 <_printf_i+0x1d4>
 800c3a2:	2f58      	cmp	r7, #88	; 0x58
 800c3a4:	f000 80a4 	beq.w	800c4f0 <_printf_i+0x170>
 800c3a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c3ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c3b0:	e03a      	b.n	800c428 <_printf_i+0xa8>
 800c3b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c3b6:	2b15      	cmp	r3, #21
 800c3b8:	d8f6      	bhi.n	800c3a8 <_printf_i+0x28>
 800c3ba:	a101      	add	r1, pc, #4	; (adr r1, 800c3c0 <_printf_i+0x40>)
 800c3bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c3c0:	0800c419 	.word	0x0800c419
 800c3c4:	0800c42d 	.word	0x0800c42d
 800c3c8:	0800c3a9 	.word	0x0800c3a9
 800c3cc:	0800c3a9 	.word	0x0800c3a9
 800c3d0:	0800c3a9 	.word	0x0800c3a9
 800c3d4:	0800c3a9 	.word	0x0800c3a9
 800c3d8:	0800c42d 	.word	0x0800c42d
 800c3dc:	0800c3a9 	.word	0x0800c3a9
 800c3e0:	0800c3a9 	.word	0x0800c3a9
 800c3e4:	0800c3a9 	.word	0x0800c3a9
 800c3e8:	0800c3a9 	.word	0x0800c3a9
 800c3ec:	0800c53b 	.word	0x0800c53b
 800c3f0:	0800c45d 	.word	0x0800c45d
 800c3f4:	0800c51d 	.word	0x0800c51d
 800c3f8:	0800c3a9 	.word	0x0800c3a9
 800c3fc:	0800c3a9 	.word	0x0800c3a9
 800c400:	0800c55d 	.word	0x0800c55d
 800c404:	0800c3a9 	.word	0x0800c3a9
 800c408:	0800c45d 	.word	0x0800c45d
 800c40c:	0800c3a9 	.word	0x0800c3a9
 800c410:	0800c3a9 	.word	0x0800c3a9
 800c414:	0800c525 	.word	0x0800c525
 800c418:	682b      	ldr	r3, [r5, #0]
 800c41a:	1d1a      	adds	r2, r3, #4
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	602a      	str	r2, [r5, #0]
 800c420:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c424:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c428:	2301      	movs	r3, #1
 800c42a:	e0a4      	b.n	800c576 <_printf_i+0x1f6>
 800c42c:	6820      	ldr	r0, [r4, #0]
 800c42e:	6829      	ldr	r1, [r5, #0]
 800c430:	0606      	lsls	r6, r0, #24
 800c432:	f101 0304 	add.w	r3, r1, #4
 800c436:	d50a      	bpl.n	800c44e <_printf_i+0xce>
 800c438:	680e      	ldr	r6, [r1, #0]
 800c43a:	602b      	str	r3, [r5, #0]
 800c43c:	2e00      	cmp	r6, #0
 800c43e:	da03      	bge.n	800c448 <_printf_i+0xc8>
 800c440:	232d      	movs	r3, #45	; 0x2d
 800c442:	4276      	negs	r6, r6
 800c444:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c448:	230a      	movs	r3, #10
 800c44a:	485e      	ldr	r0, [pc, #376]	; (800c5c4 <_printf_i+0x244>)
 800c44c:	e019      	b.n	800c482 <_printf_i+0x102>
 800c44e:	680e      	ldr	r6, [r1, #0]
 800c450:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c454:	602b      	str	r3, [r5, #0]
 800c456:	bf18      	it	ne
 800c458:	b236      	sxthne	r6, r6
 800c45a:	e7ef      	b.n	800c43c <_printf_i+0xbc>
 800c45c:	682b      	ldr	r3, [r5, #0]
 800c45e:	6820      	ldr	r0, [r4, #0]
 800c460:	1d19      	adds	r1, r3, #4
 800c462:	6029      	str	r1, [r5, #0]
 800c464:	0601      	lsls	r1, r0, #24
 800c466:	d501      	bpl.n	800c46c <_printf_i+0xec>
 800c468:	681e      	ldr	r6, [r3, #0]
 800c46a:	e002      	b.n	800c472 <_printf_i+0xf2>
 800c46c:	0646      	lsls	r6, r0, #25
 800c46e:	d5fb      	bpl.n	800c468 <_printf_i+0xe8>
 800c470:	881e      	ldrh	r6, [r3, #0]
 800c472:	2f6f      	cmp	r7, #111	; 0x6f
 800c474:	bf0c      	ite	eq
 800c476:	2308      	moveq	r3, #8
 800c478:	230a      	movne	r3, #10
 800c47a:	4852      	ldr	r0, [pc, #328]	; (800c5c4 <_printf_i+0x244>)
 800c47c:	2100      	movs	r1, #0
 800c47e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c482:	6865      	ldr	r5, [r4, #4]
 800c484:	2d00      	cmp	r5, #0
 800c486:	bfa8      	it	ge
 800c488:	6821      	ldrge	r1, [r4, #0]
 800c48a:	60a5      	str	r5, [r4, #8]
 800c48c:	bfa4      	itt	ge
 800c48e:	f021 0104 	bicge.w	r1, r1, #4
 800c492:	6021      	strge	r1, [r4, #0]
 800c494:	b90e      	cbnz	r6, 800c49a <_printf_i+0x11a>
 800c496:	2d00      	cmp	r5, #0
 800c498:	d04d      	beq.n	800c536 <_printf_i+0x1b6>
 800c49a:	4615      	mov	r5, r2
 800c49c:	fbb6 f1f3 	udiv	r1, r6, r3
 800c4a0:	fb03 6711 	mls	r7, r3, r1, r6
 800c4a4:	5dc7      	ldrb	r7, [r0, r7]
 800c4a6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c4aa:	4637      	mov	r7, r6
 800c4ac:	42bb      	cmp	r3, r7
 800c4ae:	460e      	mov	r6, r1
 800c4b0:	d9f4      	bls.n	800c49c <_printf_i+0x11c>
 800c4b2:	2b08      	cmp	r3, #8
 800c4b4:	d10b      	bne.n	800c4ce <_printf_i+0x14e>
 800c4b6:	6823      	ldr	r3, [r4, #0]
 800c4b8:	07de      	lsls	r6, r3, #31
 800c4ba:	d508      	bpl.n	800c4ce <_printf_i+0x14e>
 800c4bc:	6923      	ldr	r3, [r4, #16]
 800c4be:	6861      	ldr	r1, [r4, #4]
 800c4c0:	4299      	cmp	r1, r3
 800c4c2:	bfde      	ittt	le
 800c4c4:	2330      	movle	r3, #48	; 0x30
 800c4c6:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c4ca:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c4ce:	1b52      	subs	r2, r2, r5
 800c4d0:	6122      	str	r2, [r4, #16]
 800c4d2:	464b      	mov	r3, r9
 800c4d4:	4621      	mov	r1, r4
 800c4d6:	4640      	mov	r0, r8
 800c4d8:	f8cd a000 	str.w	sl, [sp]
 800c4dc:	aa03      	add	r2, sp, #12
 800c4de:	f7ff fedf 	bl	800c2a0 <_printf_common>
 800c4e2:	3001      	adds	r0, #1
 800c4e4:	d14c      	bne.n	800c580 <_printf_i+0x200>
 800c4e6:	f04f 30ff 	mov.w	r0, #4294967295
 800c4ea:	b004      	add	sp, #16
 800c4ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4f0:	4834      	ldr	r0, [pc, #208]	; (800c5c4 <_printf_i+0x244>)
 800c4f2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c4f6:	6829      	ldr	r1, [r5, #0]
 800c4f8:	6823      	ldr	r3, [r4, #0]
 800c4fa:	f851 6b04 	ldr.w	r6, [r1], #4
 800c4fe:	6029      	str	r1, [r5, #0]
 800c500:	061d      	lsls	r5, r3, #24
 800c502:	d514      	bpl.n	800c52e <_printf_i+0x1ae>
 800c504:	07df      	lsls	r7, r3, #31
 800c506:	bf44      	itt	mi
 800c508:	f043 0320 	orrmi.w	r3, r3, #32
 800c50c:	6023      	strmi	r3, [r4, #0]
 800c50e:	b91e      	cbnz	r6, 800c518 <_printf_i+0x198>
 800c510:	6823      	ldr	r3, [r4, #0]
 800c512:	f023 0320 	bic.w	r3, r3, #32
 800c516:	6023      	str	r3, [r4, #0]
 800c518:	2310      	movs	r3, #16
 800c51a:	e7af      	b.n	800c47c <_printf_i+0xfc>
 800c51c:	6823      	ldr	r3, [r4, #0]
 800c51e:	f043 0320 	orr.w	r3, r3, #32
 800c522:	6023      	str	r3, [r4, #0]
 800c524:	2378      	movs	r3, #120	; 0x78
 800c526:	4828      	ldr	r0, [pc, #160]	; (800c5c8 <_printf_i+0x248>)
 800c528:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c52c:	e7e3      	b.n	800c4f6 <_printf_i+0x176>
 800c52e:	0659      	lsls	r1, r3, #25
 800c530:	bf48      	it	mi
 800c532:	b2b6      	uxthmi	r6, r6
 800c534:	e7e6      	b.n	800c504 <_printf_i+0x184>
 800c536:	4615      	mov	r5, r2
 800c538:	e7bb      	b.n	800c4b2 <_printf_i+0x132>
 800c53a:	682b      	ldr	r3, [r5, #0]
 800c53c:	6826      	ldr	r6, [r4, #0]
 800c53e:	1d18      	adds	r0, r3, #4
 800c540:	6961      	ldr	r1, [r4, #20]
 800c542:	6028      	str	r0, [r5, #0]
 800c544:	0635      	lsls	r5, r6, #24
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	d501      	bpl.n	800c54e <_printf_i+0x1ce>
 800c54a:	6019      	str	r1, [r3, #0]
 800c54c:	e002      	b.n	800c554 <_printf_i+0x1d4>
 800c54e:	0670      	lsls	r0, r6, #25
 800c550:	d5fb      	bpl.n	800c54a <_printf_i+0x1ca>
 800c552:	8019      	strh	r1, [r3, #0]
 800c554:	2300      	movs	r3, #0
 800c556:	4615      	mov	r5, r2
 800c558:	6123      	str	r3, [r4, #16]
 800c55a:	e7ba      	b.n	800c4d2 <_printf_i+0x152>
 800c55c:	682b      	ldr	r3, [r5, #0]
 800c55e:	2100      	movs	r1, #0
 800c560:	1d1a      	adds	r2, r3, #4
 800c562:	602a      	str	r2, [r5, #0]
 800c564:	681d      	ldr	r5, [r3, #0]
 800c566:	6862      	ldr	r2, [r4, #4]
 800c568:	4628      	mov	r0, r5
 800c56a:	f002 faef 	bl	800eb4c <memchr>
 800c56e:	b108      	cbz	r0, 800c574 <_printf_i+0x1f4>
 800c570:	1b40      	subs	r0, r0, r5
 800c572:	6060      	str	r0, [r4, #4]
 800c574:	6863      	ldr	r3, [r4, #4]
 800c576:	6123      	str	r3, [r4, #16]
 800c578:	2300      	movs	r3, #0
 800c57a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c57e:	e7a8      	b.n	800c4d2 <_printf_i+0x152>
 800c580:	462a      	mov	r2, r5
 800c582:	4649      	mov	r1, r9
 800c584:	4640      	mov	r0, r8
 800c586:	6923      	ldr	r3, [r4, #16]
 800c588:	47d0      	blx	sl
 800c58a:	3001      	adds	r0, #1
 800c58c:	d0ab      	beq.n	800c4e6 <_printf_i+0x166>
 800c58e:	6823      	ldr	r3, [r4, #0]
 800c590:	079b      	lsls	r3, r3, #30
 800c592:	d413      	bmi.n	800c5bc <_printf_i+0x23c>
 800c594:	68e0      	ldr	r0, [r4, #12]
 800c596:	9b03      	ldr	r3, [sp, #12]
 800c598:	4298      	cmp	r0, r3
 800c59a:	bfb8      	it	lt
 800c59c:	4618      	movlt	r0, r3
 800c59e:	e7a4      	b.n	800c4ea <_printf_i+0x16a>
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	4632      	mov	r2, r6
 800c5a4:	4649      	mov	r1, r9
 800c5a6:	4640      	mov	r0, r8
 800c5a8:	47d0      	blx	sl
 800c5aa:	3001      	adds	r0, #1
 800c5ac:	d09b      	beq.n	800c4e6 <_printf_i+0x166>
 800c5ae:	3501      	adds	r5, #1
 800c5b0:	68e3      	ldr	r3, [r4, #12]
 800c5b2:	9903      	ldr	r1, [sp, #12]
 800c5b4:	1a5b      	subs	r3, r3, r1
 800c5b6:	42ab      	cmp	r3, r5
 800c5b8:	dcf2      	bgt.n	800c5a0 <_printf_i+0x220>
 800c5ba:	e7eb      	b.n	800c594 <_printf_i+0x214>
 800c5bc:	2500      	movs	r5, #0
 800c5be:	f104 0619 	add.w	r6, r4, #25
 800c5c2:	e7f5      	b.n	800c5b0 <_printf_i+0x230>
 800c5c4:	08011e7a 	.word	0x08011e7a
 800c5c8:	08011e8b 	.word	0x08011e8b

0800c5cc <_scanf_float>:
 800c5cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5d0:	b087      	sub	sp, #28
 800c5d2:	9303      	str	r3, [sp, #12]
 800c5d4:	688b      	ldr	r3, [r1, #8]
 800c5d6:	4617      	mov	r7, r2
 800c5d8:	1e5a      	subs	r2, r3, #1
 800c5da:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c5de:	bf85      	ittet	hi
 800c5e0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c5e4:	195b      	addhi	r3, r3, r5
 800c5e6:	2300      	movls	r3, #0
 800c5e8:	9302      	strhi	r3, [sp, #8]
 800c5ea:	bf88      	it	hi
 800c5ec:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c5f0:	468b      	mov	fp, r1
 800c5f2:	f04f 0500 	mov.w	r5, #0
 800c5f6:	bf8c      	ite	hi
 800c5f8:	608b      	strhi	r3, [r1, #8]
 800c5fa:	9302      	strls	r3, [sp, #8]
 800c5fc:	680b      	ldr	r3, [r1, #0]
 800c5fe:	4680      	mov	r8, r0
 800c600:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800c604:	f84b 3b1c 	str.w	r3, [fp], #28
 800c608:	460c      	mov	r4, r1
 800c60a:	465e      	mov	r6, fp
 800c60c:	46aa      	mov	sl, r5
 800c60e:	46a9      	mov	r9, r5
 800c610:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c614:	9501      	str	r5, [sp, #4]
 800c616:	68a2      	ldr	r2, [r4, #8]
 800c618:	b152      	cbz	r2, 800c630 <_scanf_float+0x64>
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	781b      	ldrb	r3, [r3, #0]
 800c61e:	2b4e      	cmp	r3, #78	; 0x4e
 800c620:	d864      	bhi.n	800c6ec <_scanf_float+0x120>
 800c622:	2b40      	cmp	r3, #64	; 0x40
 800c624:	d83c      	bhi.n	800c6a0 <_scanf_float+0xd4>
 800c626:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800c62a:	b2c8      	uxtb	r0, r1
 800c62c:	280e      	cmp	r0, #14
 800c62e:	d93a      	bls.n	800c6a6 <_scanf_float+0xda>
 800c630:	f1b9 0f00 	cmp.w	r9, #0
 800c634:	d003      	beq.n	800c63e <_scanf_float+0x72>
 800c636:	6823      	ldr	r3, [r4, #0]
 800c638:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c63c:	6023      	str	r3, [r4, #0]
 800c63e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c642:	f1ba 0f01 	cmp.w	sl, #1
 800c646:	f200 8113 	bhi.w	800c870 <_scanf_float+0x2a4>
 800c64a:	455e      	cmp	r6, fp
 800c64c:	f200 8105 	bhi.w	800c85a <_scanf_float+0x28e>
 800c650:	2501      	movs	r5, #1
 800c652:	4628      	mov	r0, r5
 800c654:	b007      	add	sp, #28
 800c656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c65a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800c65e:	2a0d      	cmp	r2, #13
 800c660:	d8e6      	bhi.n	800c630 <_scanf_float+0x64>
 800c662:	a101      	add	r1, pc, #4	; (adr r1, 800c668 <_scanf_float+0x9c>)
 800c664:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c668:	0800c7a7 	.word	0x0800c7a7
 800c66c:	0800c631 	.word	0x0800c631
 800c670:	0800c631 	.word	0x0800c631
 800c674:	0800c631 	.word	0x0800c631
 800c678:	0800c807 	.word	0x0800c807
 800c67c:	0800c7df 	.word	0x0800c7df
 800c680:	0800c631 	.word	0x0800c631
 800c684:	0800c631 	.word	0x0800c631
 800c688:	0800c7b5 	.word	0x0800c7b5
 800c68c:	0800c631 	.word	0x0800c631
 800c690:	0800c631 	.word	0x0800c631
 800c694:	0800c631 	.word	0x0800c631
 800c698:	0800c631 	.word	0x0800c631
 800c69c:	0800c76d 	.word	0x0800c76d
 800c6a0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800c6a4:	e7db      	b.n	800c65e <_scanf_float+0x92>
 800c6a6:	290e      	cmp	r1, #14
 800c6a8:	d8c2      	bhi.n	800c630 <_scanf_float+0x64>
 800c6aa:	a001      	add	r0, pc, #4	; (adr r0, 800c6b0 <_scanf_float+0xe4>)
 800c6ac:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c6b0:	0800c75f 	.word	0x0800c75f
 800c6b4:	0800c631 	.word	0x0800c631
 800c6b8:	0800c75f 	.word	0x0800c75f
 800c6bc:	0800c7f3 	.word	0x0800c7f3
 800c6c0:	0800c631 	.word	0x0800c631
 800c6c4:	0800c70d 	.word	0x0800c70d
 800c6c8:	0800c749 	.word	0x0800c749
 800c6cc:	0800c749 	.word	0x0800c749
 800c6d0:	0800c749 	.word	0x0800c749
 800c6d4:	0800c749 	.word	0x0800c749
 800c6d8:	0800c749 	.word	0x0800c749
 800c6dc:	0800c749 	.word	0x0800c749
 800c6e0:	0800c749 	.word	0x0800c749
 800c6e4:	0800c749 	.word	0x0800c749
 800c6e8:	0800c749 	.word	0x0800c749
 800c6ec:	2b6e      	cmp	r3, #110	; 0x6e
 800c6ee:	d809      	bhi.n	800c704 <_scanf_float+0x138>
 800c6f0:	2b60      	cmp	r3, #96	; 0x60
 800c6f2:	d8b2      	bhi.n	800c65a <_scanf_float+0x8e>
 800c6f4:	2b54      	cmp	r3, #84	; 0x54
 800c6f6:	d077      	beq.n	800c7e8 <_scanf_float+0x21c>
 800c6f8:	2b59      	cmp	r3, #89	; 0x59
 800c6fa:	d199      	bne.n	800c630 <_scanf_float+0x64>
 800c6fc:	2d07      	cmp	r5, #7
 800c6fe:	d197      	bne.n	800c630 <_scanf_float+0x64>
 800c700:	2508      	movs	r5, #8
 800c702:	e029      	b.n	800c758 <_scanf_float+0x18c>
 800c704:	2b74      	cmp	r3, #116	; 0x74
 800c706:	d06f      	beq.n	800c7e8 <_scanf_float+0x21c>
 800c708:	2b79      	cmp	r3, #121	; 0x79
 800c70a:	e7f6      	b.n	800c6fa <_scanf_float+0x12e>
 800c70c:	6821      	ldr	r1, [r4, #0]
 800c70e:	05c8      	lsls	r0, r1, #23
 800c710:	d51a      	bpl.n	800c748 <_scanf_float+0x17c>
 800c712:	9b02      	ldr	r3, [sp, #8]
 800c714:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800c718:	6021      	str	r1, [r4, #0]
 800c71a:	f109 0901 	add.w	r9, r9, #1
 800c71e:	b11b      	cbz	r3, 800c728 <_scanf_float+0x15c>
 800c720:	3b01      	subs	r3, #1
 800c722:	3201      	adds	r2, #1
 800c724:	9302      	str	r3, [sp, #8]
 800c726:	60a2      	str	r2, [r4, #8]
 800c728:	68a3      	ldr	r3, [r4, #8]
 800c72a:	3b01      	subs	r3, #1
 800c72c:	60a3      	str	r3, [r4, #8]
 800c72e:	6923      	ldr	r3, [r4, #16]
 800c730:	3301      	adds	r3, #1
 800c732:	6123      	str	r3, [r4, #16]
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	3b01      	subs	r3, #1
 800c738:	2b00      	cmp	r3, #0
 800c73a:	607b      	str	r3, [r7, #4]
 800c73c:	f340 8084 	ble.w	800c848 <_scanf_float+0x27c>
 800c740:	683b      	ldr	r3, [r7, #0]
 800c742:	3301      	adds	r3, #1
 800c744:	603b      	str	r3, [r7, #0]
 800c746:	e766      	b.n	800c616 <_scanf_float+0x4a>
 800c748:	eb1a 0f05 	cmn.w	sl, r5
 800c74c:	f47f af70 	bne.w	800c630 <_scanf_float+0x64>
 800c750:	6822      	ldr	r2, [r4, #0]
 800c752:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800c756:	6022      	str	r2, [r4, #0]
 800c758:	f806 3b01 	strb.w	r3, [r6], #1
 800c75c:	e7e4      	b.n	800c728 <_scanf_float+0x15c>
 800c75e:	6822      	ldr	r2, [r4, #0]
 800c760:	0610      	lsls	r0, r2, #24
 800c762:	f57f af65 	bpl.w	800c630 <_scanf_float+0x64>
 800c766:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c76a:	e7f4      	b.n	800c756 <_scanf_float+0x18a>
 800c76c:	f1ba 0f00 	cmp.w	sl, #0
 800c770:	d10e      	bne.n	800c790 <_scanf_float+0x1c4>
 800c772:	f1b9 0f00 	cmp.w	r9, #0
 800c776:	d10e      	bne.n	800c796 <_scanf_float+0x1ca>
 800c778:	6822      	ldr	r2, [r4, #0]
 800c77a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c77e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c782:	d108      	bne.n	800c796 <_scanf_float+0x1ca>
 800c784:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c788:	f04f 0a01 	mov.w	sl, #1
 800c78c:	6022      	str	r2, [r4, #0]
 800c78e:	e7e3      	b.n	800c758 <_scanf_float+0x18c>
 800c790:	f1ba 0f02 	cmp.w	sl, #2
 800c794:	d055      	beq.n	800c842 <_scanf_float+0x276>
 800c796:	2d01      	cmp	r5, #1
 800c798:	d002      	beq.n	800c7a0 <_scanf_float+0x1d4>
 800c79a:	2d04      	cmp	r5, #4
 800c79c:	f47f af48 	bne.w	800c630 <_scanf_float+0x64>
 800c7a0:	3501      	adds	r5, #1
 800c7a2:	b2ed      	uxtb	r5, r5
 800c7a4:	e7d8      	b.n	800c758 <_scanf_float+0x18c>
 800c7a6:	f1ba 0f01 	cmp.w	sl, #1
 800c7aa:	f47f af41 	bne.w	800c630 <_scanf_float+0x64>
 800c7ae:	f04f 0a02 	mov.w	sl, #2
 800c7b2:	e7d1      	b.n	800c758 <_scanf_float+0x18c>
 800c7b4:	b97d      	cbnz	r5, 800c7d6 <_scanf_float+0x20a>
 800c7b6:	f1b9 0f00 	cmp.w	r9, #0
 800c7ba:	f47f af3c 	bne.w	800c636 <_scanf_float+0x6a>
 800c7be:	6822      	ldr	r2, [r4, #0]
 800c7c0:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800c7c4:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800c7c8:	f47f af39 	bne.w	800c63e <_scanf_float+0x72>
 800c7cc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c7d0:	2501      	movs	r5, #1
 800c7d2:	6022      	str	r2, [r4, #0]
 800c7d4:	e7c0      	b.n	800c758 <_scanf_float+0x18c>
 800c7d6:	2d03      	cmp	r5, #3
 800c7d8:	d0e2      	beq.n	800c7a0 <_scanf_float+0x1d4>
 800c7da:	2d05      	cmp	r5, #5
 800c7dc:	e7de      	b.n	800c79c <_scanf_float+0x1d0>
 800c7de:	2d02      	cmp	r5, #2
 800c7e0:	f47f af26 	bne.w	800c630 <_scanf_float+0x64>
 800c7e4:	2503      	movs	r5, #3
 800c7e6:	e7b7      	b.n	800c758 <_scanf_float+0x18c>
 800c7e8:	2d06      	cmp	r5, #6
 800c7ea:	f47f af21 	bne.w	800c630 <_scanf_float+0x64>
 800c7ee:	2507      	movs	r5, #7
 800c7f0:	e7b2      	b.n	800c758 <_scanf_float+0x18c>
 800c7f2:	6822      	ldr	r2, [r4, #0]
 800c7f4:	0591      	lsls	r1, r2, #22
 800c7f6:	f57f af1b 	bpl.w	800c630 <_scanf_float+0x64>
 800c7fa:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800c7fe:	6022      	str	r2, [r4, #0]
 800c800:	f8cd 9004 	str.w	r9, [sp, #4]
 800c804:	e7a8      	b.n	800c758 <_scanf_float+0x18c>
 800c806:	6822      	ldr	r2, [r4, #0]
 800c808:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800c80c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800c810:	d006      	beq.n	800c820 <_scanf_float+0x254>
 800c812:	0550      	lsls	r0, r2, #21
 800c814:	f57f af0c 	bpl.w	800c630 <_scanf_float+0x64>
 800c818:	f1b9 0f00 	cmp.w	r9, #0
 800c81c:	f43f af0f 	beq.w	800c63e <_scanf_float+0x72>
 800c820:	0591      	lsls	r1, r2, #22
 800c822:	bf58      	it	pl
 800c824:	9901      	ldrpl	r1, [sp, #4]
 800c826:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800c82a:	bf58      	it	pl
 800c82c:	eba9 0101 	subpl.w	r1, r9, r1
 800c830:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800c834:	f04f 0900 	mov.w	r9, #0
 800c838:	bf58      	it	pl
 800c83a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c83e:	6022      	str	r2, [r4, #0]
 800c840:	e78a      	b.n	800c758 <_scanf_float+0x18c>
 800c842:	f04f 0a03 	mov.w	sl, #3
 800c846:	e787      	b.n	800c758 <_scanf_float+0x18c>
 800c848:	4639      	mov	r1, r7
 800c84a:	4640      	mov	r0, r8
 800c84c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c850:	4798      	blx	r3
 800c852:	2800      	cmp	r0, #0
 800c854:	f43f aedf 	beq.w	800c616 <_scanf_float+0x4a>
 800c858:	e6ea      	b.n	800c630 <_scanf_float+0x64>
 800c85a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c85e:	463a      	mov	r2, r7
 800c860:	4640      	mov	r0, r8
 800c862:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c866:	4798      	blx	r3
 800c868:	6923      	ldr	r3, [r4, #16]
 800c86a:	3b01      	subs	r3, #1
 800c86c:	6123      	str	r3, [r4, #16]
 800c86e:	e6ec      	b.n	800c64a <_scanf_float+0x7e>
 800c870:	1e6b      	subs	r3, r5, #1
 800c872:	2b06      	cmp	r3, #6
 800c874:	d825      	bhi.n	800c8c2 <_scanf_float+0x2f6>
 800c876:	2d02      	cmp	r5, #2
 800c878:	d836      	bhi.n	800c8e8 <_scanf_float+0x31c>
 800c87a:	455e      	cmp	r6, fp
 800c87c:	f67f aee8 	bls.w	800c650 <_scanf_float+0x84>
 800c880:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c884:	463a      	mov	r2, r7
 800c886:	4640      	mov	r0, r8
 800c888:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c88c:	4798      	blx	r3
 800c88e:	6923      	ldr	r3, [r4, #16]
 800c890:	3b01      	subs	r3, #1
 800c892:	6123      	str	r3, [r4, #16]
 800c894:	e7f1      	b.n	800c87a <_scanf_float+0x2ae>
 800c896:	9802      	ldr	r0, [sp, #8]
 800c898:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c89c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800c8a0:	463a      	mov	r2, r7
 800c8a2:	9002      	str	r0, [sp, #8]
 800c8a4:	4640      	mov	r0, r8
 800c8a6:	4798      	blx	r3
 800c8a8:	6923      	ldr	r3, [r4, #16]
 800c8aa:	3b01      	subs	r3, #1
 800c8ac:	6123      	str	r3, [r4, #16]
 800c8ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c8b2:	fa5f fa8a 	uxtb.w	sl, sl
 800c8b6:	f1ba 0f02 	cmp.w	sl, #2
 800c8ba:	d1ec      	bne.n	800c896 <_scanf_float+0x2ca>
 800c8bc:	3d03      	subs	r5, #3
 800c8be:	b2ed      	uxtb	r5, r5
 800c8c0:	1b76      	subs	r6, r6, r5
 800c8c2:	6823      	ldr	r3, [r4, #0]
 800c8c4:	05da      	lsls	r2, r3, #23
 800c8c6:	d52f      	bpl.n	800c928 <_scanf_float+0x35c>
 800c8c8:	055b      	lsls	r3, r3, #21
 800c8ca:	d510      	bpl.n	800c8ee <_scanf_float+0x322>
 800c8cc:	455e      	cmp	r6, fp
 800c8ce:	f67f aebf 	bls.w	800c650 <_scanf_float+0x84>
 800c8d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c8d6:	463a      	mov	r2, r7
 800c8d8:	4640      	mov	r0, r8
 800c8da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c8de:	4798      	blx	r3
 800c8e0:	6923      	ldr	r3, [r4, #16]
 800c8e2:	3b01      	subs	r3, #1
 800c8e4:	6123      	str	r3, [r4, #16]
 800c8e6:	e7f1      	b.n	800c8cc <_scanf_float+0x300>
 800c8e8:	46aa      	mov	sl, r5
 800c8ea:	9602      	str	r6, [sp, #8]
 800c8ec:	e7df      	b.n	800c8ae <_scanf_float+0x2e2>
 800c8ee:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c8f2:	6923      	ldr	r3, [r4, #16]
 800c8f4:	2965      	cmp	r1, #101	; 0x65
 800c8f6:	f103 33ff 	add.w	r3, r3, #4294967295
 800c8fa:	f106 35ff 	add.w	r5, r6, #4294967295
 800c8fe:	6123      	str	r3, [r4, #16]
 800c900:	d00c      	beq.n	800c91c <_scanf_float+0x350>
 800c902:	2945      	cmp	r1, #69	; 0x45
 800c904:	d00a      	beq.n	800c91c <_scanf_float+0x350>
 800c906:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c90a:	463a      	mov	r2, r7
 800c90c:	4640      	mov	r0, r8
 800c90e:	4798      	blx	r3
 800c910:	6923      	ldr	r3, [r4, #16]
 800c912:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c916:	3b01      	subs	r3, #1
 800c918:	1eb5      	subs	r5, r6, #2
 800c91a:	6123      	str	r3, [r4, #16]
 800c91c:	463a      	mov	r2, r7
 800c91e:	4640      	mov	r0, r8
 800c920:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c924:	4798      	blx	r3
 800c926:	462e      	mov	r6, r5
 800c928:	6825      	ldr	r5, [r4, #0]
 800c92a:	f015 0510 	ands.w	r5, r5, #16
 800c92e:	d155      	bne.n	800c9dc <_scanf_float+0x410>
 800c930:	7035      	strb	r5, [r6, #0]
 800c932:	6823      	ldr	r3, [r4, #0]
 800c934:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c938:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c93c:	d11b      	bne.n	800c976 <_scanf_float+0x3aa>
 800c93e:	9b01      	ldr	r3, [sp, #4]
 800c940:	454b      	cmp	r3, r9
 800c942:	eba3 0209 	sub.w	r2, r3, r9
 800c946:	d123      	bne.n	800c990 <_scanf_float+0x3c4>
 800c948:	2200      	movs	r2, #0
 800c94a:	4659      	mov	r1, fp
 800c94c:	4640      	mov	r0, r8
 800c94e:	f000 fe7b 	bl	800d648 <_strtod_r>
 800c952:	6822      	ldr	r2, [r4, #0]
 800c954:	9b03      	ldr	r3, [sp, #12]
 800c956:	f012 0f02 	tst.w	r2, #2
 800c95a:	4606      	mov	r6, r0
 800c95c:	460f      	mov	r7, r1
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	d021      	beq.n	800c9a6 <_scanf_float+0x3da>
 800c962:	1d1a      	adds	r2, r3, #4
 800c964:	9903      	ldr	r1, [sp, #12]
 800c966:	600a      	str	r2, [r1, #0]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	e9c3 6700 	strd	r6, r7, [r3]
 800c96e:	68e3      	ldr	r3, [r4, #12]
 800c970:	3301      	adds	r3, #1
 800c972:	60e3      	str	r3, [r4, #12]
 800c974:	e66d      	b.n	800c652 <_scanf_float+0x86>
 800c976:	9b04      	ldr	r3, [sp, #16]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d0e5      	beq.n	800c948 <_scanf_float+0x37c>
 800c97c:	9905      	ldr	r1, [sp, #20]
 800c97e:	230a      	movs	r3, #10
 800c980:	462a      	mov	r2, r5
 800c982:	4640      	mov	r0, r8
 800c984:	3101      	adds	r1, #1
 800c986:	f000 fee1 	bl	800d74c <_strtol_r>
 800c98a:	9b04      	ldr	r3, [sp, #16]
 800c98c:	9e05      	ldr	r6, [sp, #20]
 800c98e:	1ac2      	subs	r2, r0, r3
 800c990:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800c994:	429e      	cmp	r6, r3
 800c996:	bf28      	it	cs
 800c998:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800c99c:	4630      	mov	r0, r6
 800c99e:	4910      	ldr	r1, [pc, #64]	; (800c9e0 <_scanf_float+0x414>)
 800c9a0:	f000 f826 	bl	800c9f0 <siprintf>
 800c9a4:	e7d0      	b.n	800c948 <_scanf_float+0x37c>
 800c9a6:	f012 0f04 	tst.w	r2, #4
 800c9aa:	f103 0204 	add.w	r2, r3, #4
 800c9ae:	d1d9      	bne.n	800c964 <_scanf_float+0x398>
 800c9b0:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800c9b4:	f8cc 2000 	str.w	r2, [ip]
 800c9b8:	f8d3 8000 	ldr.w	r8, [r3]
 800c9bc:	4602      	mov	r2, r0
 800c9be:	460b      	mov	r3, r1
 800c9c0:	f7f4 f894 	bl	8000aec <__aeabi_dcmpun>
 800c9c4:	b128      	cbz	r0, 800c9d2 <_scanf_float+0x406>
 800c9c6:	4807      	ldr	r0, [pc, #28]	; (800c9e4 <_scanf_float+0x418>)
 800c9c8:	f000 f80e 	bl	800c9e8 <nanf>
 800c9cc:	f8c8 0000 	str.w	r0, [r8]
 800c9d0:	e7cd      	b.n	800c96e <_scanf_float+0x3a2>
 800c9d2:	4630      	mov	r0, r6
 800c9d4:	4639      	mov	r1, r7
 800c9d6:	f7f4 f8e7 	bl	8000ba8 <__aeabi_d2f>
 800c9da:	e7f7      	b.n	800c9cc <_scanf_float+0x400>
 800c9dc:	2500      	movs	r5, #0
 800c9de:	e638      	b.n	800c652 <_scanf_float+0x86>
 800c9e0:	08011e9c 	.word	0x08011e9c
 800c9e4:	080122a8 	.word	0x080122a8

0800c9e8 <nanf>:
 800c9e8:	4800      	ldr	r0, [pc, #0]	; (800c9ec <nanf+0x4>)
 800c9ea:	4770      	bx	lr
 800c9ec:	7fc00000 	.word	0x7fc00000

0800c9f0 <siprintf>:
 800c9f0:	b40e      	push	{r1, r2, r3}
 800c9f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c9f6:	b500      	push	{lr}
 800c9f8:	b09c      	sub	sp, #112	; 0x70
 800c9fa:	ab1d      	add	r3, sp, #116	; 0x74
 800c9fc:	9002      	str	r0, [sp, #8]
 800c9fe:	9006      	str	r0, [sp, #24]
 800ca00:	9107      	str	r1, [sp, #28]
 800ca02:	9104      	str	r1, [sp, #16]
 800ca04:	4808      	ldr	r0, [pc, #32]	; (800ca28 <siprintf+0x38>)
 800ca06:	4909      	ldr	r1, [pc, #36]	; (800ca2c <siprintf+0x3c>)
 800ca08:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca0c:	9105      	str	r1, [sp, #20]
 800ca0e:	6800      	ldr	r0, [r0, #0]
 800ca10:	a902      	add	r1, sp, #8
 800ca12:	9301      	str	r3, [sp, #4]
 800ca14:	f002 feac 	bl	800f770 <_svfiprintf_r>
 800ca18:	2200      	movs	r2, #0
 800ca1a:	9b02      	ldr	r3, [sp, #8]
 800ca1c:	701a      	strb	r2, [r3, #0]
 800ca1e:	b01c      	add	sp, #112	; 0x70
 800ca20:	f85d eb04 	ldr.w	lr, [sp], #4
 800ca24:	b003      	add	sp, #12
 800ca26:	4770      	bx	lr
 800ca28:	20000018 	.word	0x20000018
 800ca2c:	ffff0208 	.word	0xffff0208

0800ca30 <sulp>:
 800ca30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca34:	460f      	mov	r7, r1
 800ca36:	4690      	mov	r8, r2
 800ca38:	f002 fc06 	bl	800f248 <__ulp>
 800ca3c:	4604      	mov	r4, r0
 800ca3e:	460d      	mov	r5, r1
 800ca40:	f1b8 0f00 	cmp.w	r8, #0
 800ca44:	d011      	beq.n	800ca6a <sulp+0x3a>
 800ca46:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800ca4a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	dd0b      	ble.n	800ca6a <sulp+0x3a>
 800ca52:	2400      	movs	r4, #0
 800ca54:	051b      	lsls	r3, r3, #20
 800ca56:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ca5a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ca5e:	4622      	mov	r2, r4
 800ca60:	462b      	mov	r3, r5
 800ca62:	f7f3 fda9 	bl	80005b8 <__aeabi_dmul>
 800ca66:	4604      	mov	r4, r0
 800ca68:	460d      	mov	r5, r1
 800ca6a:	4620      	mov	r0, r4
 800ca6c:	4629      	mov	r1, r5
 800ca6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca72:	0000      	movs	r0, r0
 800ca74:	0000      	movs	r0, r0
	...

0800ca78 <_strtod_l>:
 800ca78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca7c:	469b      	mov	fp, r3
 800ca7e:	2300      	movs	r3, #0
 800ca80:	b09f      	sub	sp, #124	; 0x7c
 800ca82:	931a      	str	r3, [sp, #104]	; 0x68
 800ca84:	4b9e      	ldr	r3, [pc, #632]	; (800cd00 <_strtod_l+0x288>)
 800ca86:	4682      	mov	sl, r0
 800ca88:	681f      	ldr	r7, [r3, #0]
 800ca8a:	460e      	mov	r6, r1
 800ca8c:	4638      	mov	r0, r7
 800ca8e:	9215      	str	r2, [sp, #84]	; 0x54
 800ca90:	f7f3 fbce 	bl	8000230 <strlen>
 800ca94:	f04f 0800 	mov.w	r8, #0
 800ca98:	4604      	mov	r4, r0
 800ca9a:	f04f 0900 	mov.w	r9, #0
 800ca9e:	9619      	str	r6, [sp, #100]	; 0x64
 800caa0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800caa2:	781a      	ldrb	r2, [r3, #0]
 800caa4:	2a2b      	cmp	r2, #43	; 0x2b
 800caa6:	d04c      	beq.n	800cb42 <_strtod_l+0xca>
 800caa8:	d83a      	bhi.n	800cb20 <_strtod_l+0xa8>
 800caaa:	2a0d      	cmp	r2, #13
 800caac:	d833      	bhi.n	800cb16 <_strtod_l+0x9e>
 800caae:	2a08      	cmp	r2, #8
 800cab0:	d833      	bhi.n	800cb1a <_strtod_l+0xa2>
 800cab2:	2a00      	cmp	r2, #0
 800cab4:	d03d      	beq.n	800cb32 <_strtod_l+0xba>
 800cab6:	2300      	movs	r3, #0
 800cab8:	930a      	str	r3, [sp, #40]	; 0x28
 800caba:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800cabc:	782b      	ldrb	r3, [r5, #0]
 800cabe:	2b30      	cmp	r3, #48	; 0x30
 800cac0:	f040 80aa 	bne.w	800cc18 <_strtod_l+0x1a0>
 800cac4:	786b      	ldrb	r3, [r5, #1]
 800cac6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800caca:	2b58      	cmp	r3, #88	; 0x58
 800cacc:	d166      	bne.n	800cb9c <_strtod_l+0x124>
 800cace:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cad0:	4650      	mov	r0, sl
 800cad2:	9301      	str	r3, [sp, #4]
 800cad4:	ab1a      	add	r3, sp, #104	; 0x68
 800cad6:	9300      	str	r3, [sp, #0]
 800cad8:	4a8a      	ldr	r2, [pc, #552]	; (800cd04 <_strtod_l+0x28c>)
 800cada:	f8cd b008 	str.w	fp, [sp, #8]
 800cade:	ab1b      	add	r3, sp, #108	; 0x6c
 800cae0:	a919      	add	r1, sp, #100	; 0x64
 800cae2:	f001 fd17 	bl	800e514 <__gethex>
 800cae6:	f010 0607 	ands.w	r6, r0, #7
 800caea:	4604      	mov	r4, r0
 800caec:	d005      	beq.n	800cafa <_strtod_l+0x82>
 800caee:	2e06      	cmp	r6, #6
 800caf0:	d129      	bne.n	800cb46 <_strtod_l+0xce>
 800caf2:	2300      	movs	r3, #0
 800caf4:	3501      	adds	r5, #1
 800caf6:	9519      	str	r5, [sp, #100]	; 0x64
 800caf8:	930a      	str	r3, [sp, #40]	; 0x28
 800cafa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	f040 858a 	bne.w	800d616 <_strtod_l+0xb9e>
 800cb02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cb04:	b1d3      	cbz	r3, 800cb3c <_strtod_l+0xc4>
 800cb06:	4642      	mov	r2, r8
 800cb08:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800cb0c:	4610      	mov	r0, r2
 800cb0e:	4619      	mov	r1, r3
 800cb10:	b01f      	add	sp, #124	; 0x7c
 800cb12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb16:	2a20      	cmp	r2, #32
 800cb18:	d1cd      	bne.n	800cab6 <_strtod_l+0x3e>
 800cb1a:	3301      	adds	r3, #1
 800cb1c:	9319      	str	r3, [sp, #100]	; 0x64
 800cb1e:	e7bf      	b.n	800caa0 <_strtod_l+0x28>
 800cb20:	2a2d      	cmp	r2, #45	; 0x2d
 800cb22:	d1c8      	bne.n	800cab6 <_strtod_l+0x3e>
 800cb24:	2201      	movs	r2, #1
 800cb26:	920a      	str	r2, [sp, #40]	; 0x28
 800cb28:	1c5a      	adds	r2, r3, #1
 800cb2a:	9219      	str	r2, [sp, #100]	; 0x64
 800cb2c:	785b      	ldrb	r3, [r3, #1]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d1c3      	bne.n	800caba <_strtod_l+0x42>
 800cb32:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cb34:	9619      	str	r6, [sp, #100]	; 0x64
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	f040 856b 	bne.w	800d612 <_strtod_l+0xb9a>
 800cb3c:	4642      	mov	r2, r8
 800cb3e:	464b      	mov	r3, r9
 800cb40:	e7e4      	b.n	800cb0c <_strtod_l+0x94>
 800cb42:	2200      	movs	r2, #0
 800cb44:	e7ef      	b.n	800cb26 <_strtod_l+0xae>
 800cb46:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800cb48:	b13a      	cbz	r2, 800cb5a <_strtod_l+0xe2>
 800cb4a:	2135      	movs	r1, #53	; 0x35
 800cb4c:	a81c      	add	r0, sp, #112	; 0x70
 800cb4e:	f002 fc7f 	bl	800f450 <__copybits>
 800cb52:	4650      	mov	r0, sl
 800cb54:	991a      	ldr	r1, [sp, #104]	; 0x68
 800cb56:	f002 f847 	bl	800ebe8 <_Bfree>
 800cb5a:	3e01      	subs	r6, #1
 800cb5c:	2e04      	cmp	r6, #4
 800cb5e:	d806      	bhi.n	800cb6e <_strtod_l+0xf6>
 800cb60:	e8df f006 	tbb	[pc, r6]
 800cb64:	1714030a 	.word	0x1714030a
 800cb68:	0a          	.byte	0x0a
 800cb69:	00          	.byte	0x00
 800cb6a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800cb6e:	0721      	lsls	r1, r4, #28
 800cb70:	d5c3      	bpl.n	800cafa <_strtod_l+0x82>
 800cb72:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800cb76:	e7c0      	b.n	800cafa <_strtod_l+0x82>
 800cb78:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800cb7a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800cb7e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800cb82:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800cb86:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800cb8a:	e7f0      	b.n	800cb6e <_strtod_l+0xf6>
 800cb8c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800cd08 <_strtod_l+0x290>
 800cb90:	e7ed      	b.n	800cb6e <_strtod_l+0xf6>
 800cb92:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800cb96:	f04f 38ff 	mov.w	r8, #4294967295
 800cb9a:	e7e8      	b.n	800cb6e <_strtod_l+0xf6>
 800cb9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cb9e:	1c5a      	adds	r2, r3, #1
 800cba0:	9219      	str	r2, [sp, #100]	; 0x64
 800cba2:	785b      	ldrb	r3, [r3, #1]
 800cba4:	2b30      	cmp	r3, #48	; 0x30
 800cba6:	d0f9      	beq.n	800cb9c <_strtod_l+0x124>
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d0a6      	beq.n	800cafa <_strtod_l+0x82>
 800cbac:	2301      	movs	r3, #1
 800cbae:	9307      	str	r3, [sp, #28]
 800cbb0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cbb2:	220a      	movs	r2, #10
 800cbb4:	9308      	str	r3, [sp, #32]
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	469b      	mov	fp, r3
 800cbba:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800cbbe:	9819      	ldr	r0, [sp, #100]	; 0x64
 800cbc0:	7805      	ldrb	r5, [r0, #0]
 800cbc2:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800cbc6:	b2d9      	uxtb	r1, r3
 800cbc8:	2909      	cmp	r1, #9
 800cbca:	d927      	bls.n	800cc1c <_strtod_l+0x1a4>
 800cbcc:	4622      	mov	r2, r4
 800cbce:	4639      	mov	r1, r7
 800cbd0:	f002 fee4 	bl	800f99c <strncmp>
 800cbd4:	2800      	cmp	r0, #0
 800cbd6:	d033      	beq.n	800cc40 <_strtod_l+0x1c8>
 800cbd8:	2000      	movs	r0, #0
 800cbda:	462a      	mov	r2, r5
 800cbdc:	465c      	mov	r4, fp
 800cbde:	4603      	mov	r3, r0
 800cbe0:	9004      	str	r0, [sp, #16]
 800cbe2:	2a65      	cmp	r2, #101	; 0x65
 800cbe4:	d001      	beq.n	800cbea <_strtod_l+0x172>
 800cbe6:	2a45      	cmp	r2, #69	; 0x45
 800cbe8:	d114      	bne.n	800cc14 <_strtod_l+0x19c>
 800cbea:	b91c      	cbnz	r4, 800cbf4 <_strtod_l+0x17c>
 800cbec:	9a07      	ldr	r2, [sp, #28]
 800cbee:	4302      	orrs	r2, r0
 800cbf0:	d09f      	beq.n	800cb32 <_strtod_l+0xba>
 800cbf2:	2400      	movs	r4, #0
 800cbf4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800cbf6:	1c72      	adds	r2, r6, #1
 800cbf8:	9219      	str	r2, [sp, #100]	; 0x64
 800cbfa:	7872      	ldrb	r2, [r6, #1]
 800cbfc:	2a2b      	cmp	r2, #43	; 0x2b
 800cbfe:	d079      	beq.n	800ccf4 <_strtod_l+0x27c>
 800cc00:	2a2d      	cmp	r2, #45	; 0x2d
 800cc02:	f000 8083 	beq.w	800cd0c <_strtod_l+0x294>
 800cc06:	2700      	movs	r7, #0
 800cc08:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800cc0c:	2909      	cmp	r1, #9
 800cc0e:	f240 8083 	bls.w	800cd18 <_strtod_l+0x2a0>
 800cc12:	9619      	str	r6, [sp, #100]	; 0x64
 800cc14:	2500      	movs	r5, #0
 800cc16:	e09f      	b.n	800cd58 <_strtod_l+0x2e0>
 800cc18:	2300      	movs	r3, #0
 800cc1a:	e7c8      	b.n	800cbae <_strtod_l+0x136>
 800cc1c:	f1bb 0f08 	cmp.w	fp, #8
 800cc20:	bfd5      	itete	le
 800cc22:	9906      	ldrle	r1, [sp, #24]
 800cc24:	9905      	ldrgt	r1, [sp, #20]
 800cc26:	fb02 3301 	mlale	r3, r2, r1, r3
 800cc2a:	fb02 3301 	mlagt	r3, r2, r1, r3
 800cc2e:	f100 0001 	add.w	r0, r0, #1
 800cc32:	bfd4      	ite	le
 800cc34:	9306      	strle	r3, [sp, #24]
 800cc36:	9305      	strgt	r3, [sp, #20]
 800cc38:	f10b 0b01 	add.w	fp, fp, #1
 800cc3c:	9019      	str	r0, [sp, #100]	; 0x64
 800cc3e:	e7be      	b.n	800cbbe <_strtod_l+0x146>
 800cc40:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cc42:	191a      	adds	r2, r3, r4
 800cc44:	9219      	str	r2, [sp, #100]	; 0x64
 800cc46:	5d1a      	ldrb	r2, [r3, r4]
 800cc48:	f1bb 0f00 	cmp.w	fp, #0
 800cc4c:	d036      	beq.n	800ccbc <_strtod_l+0x244>
 800cc4e:	465c      	mov	r4, fp
 800cc50:	9004      	str	r0, [sp, #16]
 800cc52:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800cc56:	2b09      	cmp	r3, #9
 800cc58:	d912      	bls.n	800cc80 <_strtod_l+0x208>
 800cc5a:	2301      	movs	r3, #1
 800cc5c:	e7c1      	b.n	800cbe2 <_strtod_l+0x16a>
 800cc5e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cc60:	3001      	adds	r0, #1
 800cc62:	1c5a      	adds	r2, r3, #1
 800cc64:	9219      	str	r2, [sp, #100]	; 0x64
 800cc66:	785a      	ldrb	r2, [r3, #1]
 800cc68:	2a30      	cmp	r2, #48	; 0x30
 800cc6a:	d0f8      	beq.n	800cc5e <_strtod_l+0x1e6>
 800cc6c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800cc70:	2b08      	cmp	r3, #8
 800cc72:	f200 84d5 	bhi.w	800d620 <_strtod_l+0xba8>
 800cc76:	9004      	str	r0, [sp, #16]
 800cc78:	2000      	movs	r0, #0
 800cc7a:	4604      	mov	r4, r0
 800cc7c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cc7e:	9308      	str	r3, [sp, #32]
 800cc80:	3a30      	subs	r2, #48	; 0x30
 800cc82:	f100 0301 	add.w	r3, r0, #1
 800cc86:	d013      	beq.n	800ccb0 <_strtod_l+0x238>
 800cc88:	9904      	ldr	r1, [sp, #16]
 800cc8a:	1905      	adds	r5, r0, r4
 800cc8c:	4419      	add	r1, r3
 800cc8e:	9104      	str	r1, [sp, #16]
 800cc90:	4623      	mov	r3, r4
 800cc92:	210a      	movs	r1, #10
 800cc94:	42ab      	cmp	r3, r5
 800cc96:	d113      	bne.n	800ccc0 <_strtod_l+0x248>
 800cc98:	1823      	adds	r3, r4, r0
 800cc9a:	2b08      	cmp	r3, #8
 800cc9c:	f104 0401 	add.w	r4, r4, #1
 800cca0:	4404      	add	r4, r0
 800cca2:	dc1b      	bgt.n	800ccdc <_strtod_l+0x264>
 800cca4:	230a      	movs	r3, #10
 800cca6:	9906      	ldr	r1, [sp, #24]
 800cca8:	fb03 2301 	mla	r3, r3, r1, r2
 800ccac:	9306      	str	r3, [sp, #24]
 800ccae:	2300      	movs	r3, #0
 800ccb0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ccb2:	4618      	mov	r0, r3
 800ccb4:	1c51      	adds	r1, r2, #1
 800ccb6:	9119      	str	r1, [sp, #100]	; 0x64
 800ccb8:	7852      	ldrb	r2, [r2, #1]
 800ccba:	e7ca      	b.n	800cc52 <_strtod_l+0x1da>
 800ccbc:	4658      	mov	r0, fp
 800ccbe:	e7d3      	b.n	800cc68 <_strtod_l+0x1f0>
 800ccc0:	2b08      	cmp	r3, #8
 800ccc2:	dc04      	bgt.n	800ccce <_strtod_l+0x256>
 800ccc4:	9f06      	ldr	r7, [sp, #24]
 800ccc6:	434f      	muls	r7, r1
 800ccc8:	9706      	str	r7, [sp, #24]
 800ccca:	3301      	adds	r3, #1
 800cccc:	e7e2      	b.n	800cc94 <_strtod_l+0x21c>
 800ccce:	1c5f      	adds	r7, r3, #1
 800ccd0:	2f10      	cmp	r7, #16
 800ccd2:	bfde      	ittt	le
 800ccd4:	9f05      	ldrle	r7, [sp, #20]
 800ccd6:	434f      	mulle	r7, r1
 800ccd8:	9705      	strle	r7, [sp, #20]
 800ccda:	e7f6      	b.n	800ccca <_strtod_l+0x252>
 800ccdc:	2c10      	cmp	r4, #16
 800ccde:	bfdf      	itttt	le
 800cce0:	230a      	movle	r3, #10
 800cce2:	9905      	ldrle	r1, [sp, #20]
 800cce4:	fb03 2301 	mlale	r3, r3, r1, r2
 800cce8:	9305      	strle	r3, [sp, #20]
 800ccea:	e7e0      	b.n	800ccae <_strtod_l+0x236>
 800ccec:	2300      	movs	r3, #0
 800ccee:	9304      	str	r3, [sp, #16]
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	e77b      	b.n	800cbec <_strtod_l+0x174>
 800ccf4:	2700      	movs	r7, #0
 800ccf6:	1cb2      	adds	r2, r6, #2
 800ccf8:	9219      	str	r2, [sp, #100]	; 0x64
 800ccfa:	78b2      	ldrb	r2, [r6, #2]
 800ccfc:	e784      	b.n	800cc08 <_strtod_l+0x190>
 800ccfe:	bf00      	nop
 800cd00:	080120f0 	.word	0x080120f0
 800cd04:	08011ea4 	.word	0x08011ea4
 800cd08:	7ff00000 	.word	0x7ff00000
 800cd0c:	2701      	movs	r7, #1
 800cd0e:	e7f2      	b.n	800ccf6 <_strtod_l+0x27e>
 800cd10:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800cd12:	1c51      	adds	r1, r2, #1
 800cd14:	9119      	str	r1, [sp, #100]	; 0x64
 800cd16:	7852      	ldrb	r2, [r2, #1]
 800cd18:	2a30      	cmp	r2, #48	; 0x30
 800cd1a:	d0f9      	beq.n	800cd10 <_strtod_l+0x298>
 800cd1c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800cd20:	2908      	cmp	r1, #8
 800cd22:	f63f af77 	bhi.w	800cc14 <_strtod_l+0x19c>
 800cd26:	f04f 0e0a 	mov.w	lr, #10
 800cd2a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800cd2e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800cd30:	9209      	str	r2, [sp, #36]	; 0x24
 800cd32:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800cd34:	1c51      	adds	r1, r2, #1
 800cd36:	9119      	str	r1, [sp, #100]	; 0x64
 800cd38:	7852      	ldrb	r2, [r2, #1]
 800cd3a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800cd3e:	2d09      	cmp	r5, #9
 800cd40:	d935      	bls.n	800cdae <_strtod_l+0x336>
 800cd42:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800cd44:	1b49      	subs	r1, r1, r5
 800cd46:	2908      	cmp	r1, #8
 800cd48:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800cd4c:	dc02      	bgt.n	800cd54 <_strtod_l+0x2dc>
 800cd4e:	4565      	cmp	r5, ip
 800cd50:	bfa8      	it	ge
 800cd52:	4665      	movge	r5, ip
 800cd54:	b107      	cbz	r7, 800cd58 <_strtod_l+0x2e0>
 800cd56:	426d      	negs	r5, r5
 800cd58:	2c00      	cmp	r4, #0
 800cd5a:	d14c      	bne.n	800cdf6 <_strtod_l+0x37e>
 800cd5c:	9907      	ldr	r1, [sp, #28]
 800cd5e:	4301      	orrs	r1, r0
 800cd60:	f47f aecb 	bne.w	800cafa <_strtod_l+0x82>
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	f47f aee4 	bne.w	800cb32 <_strtod_l+0xba>
 800cd6a:	2a69      	cmp	r2, #105	; 0x69
 800cd6c:	d026      	beq.n	800cdbc <_strtod_l+0x344>
 800cd6e:	dc23      	bgt.n	800cdb8 <_strtod_l+0x340>
 800cd70:	2a49      	cmp	r2, #73	; 0x49
 800cd72:	d023      	beq.n	800cdbc <_strtod_l+0x344>
 800cd74:	2a4e      	cmp	r2, #78	; 0x4e
 800cd76:	f47f aedc 	bne.w	800cb32 <_strtod_l+0xba>
 800cd7a:	499d      	ldr	r1, [pc, #628]	; (800cff0 <_strtod_l+0x578>)
 800cd7c:	a819      	add	r0, sp, #100	; 0x64
 800cd7e:	f001 fe17 	bl	800e9b0 <__match>
 800cd82:	2800      	cmp	r0, #0
 800cd84:	f43f aed5 	beq.w	800cb32 <_strtod_l+0xba>
 800cd88:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cd8a:	781b      	ldrb	r3, [r3, #0]
 800cd8c:	2b28      	cmp	r3, #40	; 0x28
 800cd8e:	d12c      	bne.n	800cdea <_strtod_l+0x372>
 800cd90:	4998      	ldr	r1, [pc, #608]	; (800cff4 <_strtod_l+0x57c>)
 800cd92:	aa1c      	add	r2, sp, #112	; 0x70
 800cd94:	a819      	add	r0, sp, #100	; 0x64
 800cd96:	f001 fe1f 	bl	800e9d8 <__hexnan>
 800cd9a:	2805      	cmp	r0, #5
 800cd9c:	d125      	bne.n	800cdea <_strtod_l+0x372>
 800cd9e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cda0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800cda4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800cda8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800cdac:	e6a5      	b.n	800cafa <_strtod_l+0x82>
 800cdae:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800cdb2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800cdb6:	e7bc      	b.n	800cd32 <_strtod_l+0x2ba>
 800cdb8:	2a6e      	cmp	r2, #110	; 0x6e
 800cdba:	e7dc      	b.n	800cd76 <_strtod_l+0x2fe>
 800cdbc:	498e      	ldr	r1, [pc, #568]	; (800cff8 <_strtod_l+0x580>)
 800cdbe:	a819      	add	r0, sp, #100	; 0x64
 800cdc0:	f001 fdf6 	bl	800e9b0 <__match>
 800cdc4:	2800      	cmp	r0, #0
 800cdc6:	f43f aeb4 	beq.w	800cb32 <_strtod_l+0xba>
 800cdca:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cdcc:	498b      	ldr	r1, [pc, #556]	; (800cffc <_strtod_l+0x584>)
 800cdce:	3b01      	subs	r3, #1
 800cdd0:	a819      	add	r0, sp, #100	; 0x64
 800cdd2:	9319      	str	r3, [sp, #100]	; 0x64
 800cdd4:	f001 fdec 	bl	800e9b0 <__match>
 800cdd8:	b910      	cbnz	r0, 800cde0 <_strtod_l+0x368>
 800cdda:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cddc:	3301      	adds	r3, #1
 800cdde:	9319      	str	r3, [sp, #100]	; 0x64
 800cde0:	f04f 0800 	mov.w	r8, #0
 800cde4:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800d000 <_strtod_l+0x588>
 800cde8:	e687      	b.n	800cafa <_strtod_l+0x82>
 800cdea:	4886      	ldr	r0, [pc, #536]	; (800d004 <_strtod_l+0x58c>)
 800cdec:	f002 fdc0 	bl	800f970 <nan>
 800cdf0:	4680      	mov	r8, r0
 800cdf2:	4689      	mov	r9, r1
 800cdf4:	e681      	b.n	800cafa <_strtod_l+0x82>
 800cdf6:	9b04      	ldr	r3, [sp, #16]
 800cdf8:	f1bb 0f00 	cmp.w	fp, #0
 800cdfc:	bf08      	it	eq
 800cdfe:	46a3      	moveq	fp, r4
 800ce00:	1aeb      	subs	r3, r5, r3
 800ce02:	2c10      	cmp	r4, #16
 800ce04:	9806      	ldr	r0, [sp, #24]
 800ce06:	4626      	mov	r6, r4
 800ce08:	9307      	str	r3, [sp, #28]
 800ce0a:	bfa8      	it	ge
 800ce0c:	2610      	movge	r6, #16
 800ce0e:	f7f3 fb59 	bl	80004c4 <__aeabi_ui2d>
 800ce12:	2c09      	cmp	r4, #9
 800ce14:	4680      	mov	r8, r0
 800ce16:	4689      	mov	r9, r1
 800ce18:	dd13      	ble.n	800ce42 <_strtod_l+0x3ca>
 800ce1a:	4b7b      	ldr	r3, [pc, #492]	; (800d008 <_strtod_l+0x590>)
 800ce1c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ce20:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ce24:	f7f3 fbc8 	bl	80005b8 <__aeabi_dmul>
 800ce28:	4680      	mov	r8, r0
 800ce2a:	9805      	ldr	r0, [sp, #20]
 800ce2c:	4689      	mov	r9, r1
 800ce2e:	f7f3 fb49 	bl	80004c4 <__aeabi_ui2d>
 800ce32:	4602      	mov	r2, r0
 800ce34:	460b      	mov	r3, r1
 800ce36:	4640      	mov	r0, r8
 800ce38:	4649      	mov	r1, r9
 800ce3a:	f7f3 fa07 	bl	800024c <__adddf3>
 800ce3e:	4680      	mov	r8, r0
 800ce40:	4689      	mov	r9, r1
 800ce42:	2c0f      	cmp	r4, #15
 800ce44:	dc36      	bgt.n	800ceb4 <_strtod_l+0x43c>
 800ce46:	9b07      	ldr	r3, [sp, #28]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	f43f ae56 	beq.w	800cafa <_strtod_l+0x82>
 800ce4e:	dd22      	ble.n	800ce96 <_strtod_l+0x41e>
 800ce50:	2b16      	cmp	r3, #22
 800ce52:	dc09      	bgt.n	800ce68 <_strtod_l+0x3f0>
 800ce54:	496c      	ldr	r1, [pc, #432]	; (800d008 <_strtod_l+0x590>)
 800ce56:	4642      	mov	r2, r8
 800ce58:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ce5c:	464b      	mov	r3, r9
 800ce5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce62:	f7f3 fba9 	bl	80005b8 <__aeabi_dmul>
 800ce66:	e7c3      	b.n	800cdf0 <_strtod_l+0x378>
 800ce68:	9a07      	ldr	r2, [sp, #28]
 800ce6a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800ce6e:	4293      	cmp	r3, r2
 800ce70:	db20      	blt.n	800ceb4 <_strtod_l+0x43c>
 800ce72:	4d65      	ldr	r5, [pc, #404]	; (800d008 <_strtod_l+0x590>)
 800ce74:	f1c4 040f 	rsb	r4, r4, #15
 800ce78:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800ce7c:	4642      	mov	r2, r8
 800ce7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ce82:	464b      	mov	r3, r9
 800ce84:	f7f3 fb98 	bl	80005b8 <__aeabi_dmul>
 800ce88:	9b07      	ldr	r3, [sp, #28]
 800ce8a:	1b1c      	subs	r4, r3, r4
 800ce8c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800ce90:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ce94:	e7e5      	b.n	800ce62 <_strtod_l+0x3ea>
 800ce96:	9b07      	ldr	r3, [sp, #28]
 800ce98:	3316      	adds	r3, #22
 800ce9a:	db0b      	blt.n	800ceb4 <_strtod_l+0x43c>
 800ce9c:	9b04      	ldr	r3, [sp, #16]
 800ce9e:	4640      	mov	r0, r8
 800cea0:	1b5d      	subs	r5, r3, r5
 800cea2:	4b59      	ldr	r3, [pc, #356]	; (800d008 <_strtod_l+0x590>)
 800cea4:	4649      	mov	r1, r9
 800cea6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800ceaa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ceae:	f7f3 fcad 	bl	800080c <__aeabi_ddiv>
 800ceb2:	e79d      	b.n	800cdf0 <_strtod_l+0x378>
 800ceb4:	9b07      	ldr	r3, [sp, #28]
 800ceb6:	1ba6      	subs	r6, r4, r6
 800ceb8:	441e      	add	r6, r3
 800ceba:	2e00      	cmp	r6, #0
 800cebc:	dd74      	ble.n	800cfa8 <_strtod_l+0x530>
 800cebe:	f016 030f 	ands.w	r3, r6, #15
 800cec2:	d00a      	beq.n	800ceda <_strtod_l+0x462>
 800cec4:	4950      	ldr	r1, [pc, #320]	; (800d008 <_strtod_l+0x590>)
 800cec6:	4642      	mov	r2, r8
 800cec8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800cecc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ced0:	464b      	mov	r3, r9
 800ced2:	f7f3 fb71 	bl	80005b8 <__aeabi_dmul>
 800ced6:	4680      	mov	r8, r0
 800ced8:	4689      	mov	r9, r1
 800ceda:	f036 060f 	bics.w	r6, r6, #15
 800cede:	d052      	beq.n	800cf86 <_strtod_l+0x50e>
 800cee0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800cee4:	dd27      	ble.n	800cf36 <_strtod_l+0x4be>
 800cee6:	f04f 0b00 	mov.w	fp, #0
 800ceea:	f8cd b010 	str.w	fp, [sp, #16]
 800ceee:	f8cd b020 	str.w	fp, [sp, #32]
 800cef2:	f8cd b018 	str.w	fp, [sp, #24]
 800cef6:	2322      	movs	r3, #34	; 0x22
 800cef8:	f04f 0800 	mov.w	r8, #0
 800cefc:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800d000 <_strtod_l+0x588>
 800cf00:	f8ca 3000 	str.w	r3, [sl]
 800cf04:	9b08      	ldr	r3, [sp, #32]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	f43f adf7 	beq.w	800cafa <_strtod_l+0x82>
 800cf0c:	4650      	mov	r0, sl
 800cf0e:	991a      	ldr	r1, [sp, #104]	; 0x68
 800cf10:	f001 fe6a 	bl	800ebe8 <_Bfree>
 800cf14:	4650      	mov	r0, sl
 800cf16:	9906      	ldr	r1, [sp, #24]
 800cf18:	f001 fe66 	bl	800ebe8 <_Bfree>
 800cf1c:	4650      	mov	r0, sl
 800cf1e:	9904      	ldr	r1, [sp, #16]
 800cf20:	f001 fe62 	bl	800ebe8 <_Bfree>
 800cf24:	4650      	mov	r0, sl
 800cf26:	9908      	ldr	r1, [sp, #32]
 800cf28:	f001 fe5e 	bl	800ebe8 <_Bfree>
 800cf2c:	4659      	mov	r1, fp
 800cf2e:	4650      	mov	r0, sl
 800cf30:	f001 fe5a 	bl	800ebe8 <_Bfree>
 800cf34:	e5e1      	b.n	800cafa <_strtod_l+0x82>
 800cf36:	4b35      	ldr	r3, [pc, #212]	; (800d00c <_strtod_l+0x594>)
 800cf38:	4640      	mov	r0, r8
 800cf3a:	9305      	str	r3, [sp, #20]
 800cf3c:	2300      	movs	r3, #0
 800cf3e:	4649      	mov	r1, r9
 800cf40:	461f      	mov	r7, r3
 800cf42:	1136      	asrs	r6, r6, #4
 800cf44:	2e01      	cmp	r6, #1
 800cf46:	dc21      	bgt.n	800cf8c <_strtod_l+0x514>
 800cf48:	b10b      	cbz	r3, 800cf4e <_strtod_l+0x4d6>
 800cf4a:	4680      	mov	r8, r0
 800cf4c:	4689      	mov	r9, r1
 800cf4e:	4b2f      	ldr	r3, [pc, #188]	; (800d00c <_strtod_l+0x594>)
 800cf50:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800cf54:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800cf58:	4642      	mov	r2, r8
 800cf5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf5e:	464b      	mov	r3, r9
 800cf60:	f7f3 fb2a 	bl	80005b8 <__aeabi_dmul>
 800cf64:	4b26      	ldr	r3, [pc, #152]	; (800d000 <_strtod_l+0x588>)
 800cf66:	460a      	mov	r2, r1
 800cf68:	400b      	ands	r3, r1
 800cf6a:	4929      	ldr	r1, [pc, #164]	; (800d010 <_strtod_l+0x598>)
 800cf6c:	4680      	mov	r8, r0
 800cf6e:	428b      	cmp	r3, r1
 800cf70:	d8b9      	bhi.n	800cee6 <_strtod_l+0x46e>
 800cf72:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800cf76:	428b      	cmp	r3, r1
 800cf78:	bf86      	itte	hi
 800cf7a:	f04f 38ff 	movhi.w	r8, #4294967295
 800cf7e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800d014 <_strtod_l+0x59c>
 800cf82:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800cf86:	2300      	movs	r3, #0
 800cf88:	9305      	str	r3, [sp, #20]
 800cf8a:	e07f      	b.n	800d08c <_strtod_l+0x614>
 800cf8c:	07f2      	lsls	r2, r6, #31
 800cf8e:	d505      	bpl.n	800cf9c <_strtod_l+0x524>
 800cf90:	9b05      	ldr	r3, [sp, #20]
 800cf92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf96:	f7f3 fb0f 	bl	80005b8 <__aeabi_dmul>
 800cf9a:	2301      	movs	r3, #1
 800cf9c:	9a05      	ldr	r2, [sp, #20]
 800cf9e:	3701      	adds	r7, #1
 800cfa0:	3208      	adds	r2, #8
 800cfa2:	1076      	asrs	r6, r6, #1
 800cfa4:	9205      	str	r2, [sp, #20]
 800cfa6:	e7cd      	b.n	800cf44 <_strtod_l+0x4cc>
 800cfa8:	d0ed      	beq.n	800cf86 <_strtod_l+0x50e>
 800cfaa:	4276      	negs	r6, r6
 800cfac:	f016 020f 	ands.w	r2, r6, #15
 800cfb0:	d00a      	beq.n	800cfc8 <_strtod_l+0x550>
 800cfb2:	4b15      	ldr	r3, [pc, #84]	; (800d008 <_strtod_l+0x590>)
 800cfb4:	4640      	mov	r0, r8
 800cfb6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cfba:	4649      	mov	r1, r9
 800cfbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfc0:	f7f3 fc24 	bl	800080c <__aeabi_ddiv>
 800cfc4:	4680      	mov	r8, r0
 800cfc6:	4689      	mov	r9, r1
 800cfc8:	1136      	asrs	r6, r6, #4
 800cfca:	d0dc      	beq.n	800cf86 <_strtod_l+0x50e>
 800cfcc:	2e1f      	cmp	r6, #31
 800cfce:	dd23      	ble.n	800d018 <_strtod_l+0x5a0>
 800cfd0:	f04f 0b00 	mov.w	fp, #0
 800cfd4:	f8cd b010 	str.w	fp, [sp, #16]
 800cfd8:	f8cd b020 	str.w	fp, [sp, #32]
 800cfdc:	f8cd b018 	str.w	fp, [sp, #24]
 800cfe0:	2322      	movs	r3, #34	; 0x22
 800cfe2:	f04f 0800 	mov.w	r8, #0
 800cfe6:	f04f 0900 	mov.w	r9, #0
 800cfea:	f8ca 3000 	str.w	r3, [sl]
 800cfee:	e789      	b.n	800cf04 <_strtod_l+0x48c>
 800cff0:	08011e75 	.word	0x08011e75
 800cff4:	08011eb8 	.word	0x08011eb8
 800cff8:	08011e6d 	.word	0x08011e6d
 800cffc:	08011ffc 	.word	0x08011ffc
 800d000:	7ff00000 	.word	0x7ff00000
 800d004:	080122a8 	.word	0x080122a8
 800d008:	08012188 	.word	0x08012188
 800d00c:	08012160 	.word	0x08012160
 800d010:	7ca00000 	.word	0x7ca00000
 800d014:	7fefffff 	.word	0x7fefffff
 800d018:	f016 0310 	ands.w	r3, r6, #16
 800d01c:	bf18      	it	ne
 800d01e:	236a      	movne	r3, #106	; 0x6a
 800d020:	4640      	mov	r0, r8
 800d022:	9305      	str	r3, [sp, #20]
 800d024:	4649      	mov	r1, r9
 800d026:	2300      	movs	r3, #0
 800d028:	4fb0      	ldr	r7, [pc, #704]	; (800d2ec <_strtod_l+0x874>)
 800d02a:	07f2      	lsls	r2, r6, #31
 800d02c:	d504      	bpl.n	800d038 <_strtod_l+0x5c0>
 800d02e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d032:	f7f3 fac1 	bl	80005b8 <__aeabi_dmul>
 800d036:	2301      	movs	r3, #1
 800d038:	1076      	asrs	r6, r6, #1
 800d03a:	f107 0708 	add.w	r7, r7, #8
 800d03e:	d1f4      	bne.n	800d02a <_strtod_l+0x5b2>
 800d040:	b10b      	cbz	r3, 800d046 <_strtod_l+0x5ce>
 800d042:	4680      	mov	r8, r0
 800d044:	4689      	mov	r9, r1
 800d046:	9b05      	ldr	r3, [sp, #20]
 800d048:	b1c3      	cbz	r3, 800d07c <_strtod_l+0x604>
 800d04a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800d04e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800d052:	2b00      	cmp	r3, #0
 800d054:	4649      	mov	r1, r9
 800d056:	dd11      	ble.n	800d07c <_strtod_l+0x604>
 800d058:	2b1f      	cmp	r3, #31
 800d05a:	f340 8127 	ble.w	800d2ac <_strtod_l+0x834>
 800d05e:	2b34      	cmp	r3, #52	; 0x34
 800d060:	bfd8      	it	le
 800d062:	f04f 33ff 	movle.w	r3, #4294967295
 800d066:	f04f 0800 	mov.w	r8, #0
 800d06a:	bfcf      	iteee	gt
 800d06c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800d070:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800d074:	fa03 f202 	lslle.w	r2, r3, r2
 800d078:	ea02 0901 	andle.w	r9, r2, r1
 800d07c:	2200      	movs	r2, #0
 800d07e:	2300      	movs	r3, #0
 800d080:	4640      	mov	r0, r8
 800d082:	4649      	mov	r1, r9
 800d084:	f7f3 fd00 	bl	8000a88 <__aeabi_dcmpeq>
 800d088:	2800      	cmp	r0, #0
 800d08a:	d1a1      	bne.n	800cfd0 <_strtod_l+0x558>
 800d08c:	9b06      	ldr	r3, [sp, #24]
 800d08e:	465a      	mov	r2, fp
 800d090:	9300      	str	r3, [sp, #0]
 800d092:	4650      	mov	r0, sl
 800d094:	4623      	mov	r3, r4
 800d096:	9908      	ldr	r1, [sp, #32]
 800d098:	f001 fe0e 	bl	800ecb8 <__s2b>
 800d09c:	9008      	str	r0, [sp, #32]
 800d09e:	2800      	cmp	r0, #0
 800d0a0:	f43f af21 	beq.w	800cee6 <_strtod_l+0x46e>
 800d0a4:	9b04      	ldr	r3, [sp, #16]
 800d0a6:	f04f 0b00 	mov.w	fp, #0
 800d0aa:	1b5d      	subs	r5, r3, r5
 800d0ac:	9b07      	ldr	r3, [sp, #28]
 800d0ae:	f8cd b010 	str.w	fp, [sp, #16]
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	bfb4      	ite	lt
 800d0b6:	462b      	movlt	r3, r5
 800d0b8:	2300      	movge	r3, #0
 800d0ba:	930e      	str	r3, [sp, #56]	; 0x38
 800d0bc:	9b07      	ldr	r3, [sp, #28]
 800d0be:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d0c2:	9314      	str	r3, [sp, #80]	; 0x50
 800d0c4:	9b08      	ldr	r3, [sp, #32]
 800d0c6:	4650      	mov	r0, sl
 800d0c8:	6859      	ldr	r1, [r3, #4]
 800d0ca:	f001 fd4d 	bl	800eb68 <_Balloc>
 800d0ce:	9006      	str	r0, [sp, #24]
 800d0d0:	2800      	cmp	r0, #0
 800d0d2:	f43f af10 	beq.w	800cef6 <_strtod_l+0x47e>
 800d0d6:	9b08      	ldr	r3, [sp, #32]
 800d0d8:	300c      	adds	r0, #12
 800d0da:	691a      	ldr	r2, [r3, #16]
 800d0dc:	f103 010c 	add.w	r1, r3, #12
 800d0e0:	3202      	adds	r2, #2
 800d0e2:	0092      	lsls	r2, r2, #2
 800d0e4:	f7fe fdfc 	bl	800bce0 <memcpy>
 800d0e8:	ab1c      	add	r3, sp, #112	; 0x70
 800d0ea:	9301      	str	r3, [sp, #4]
 800d0ec:	ab1b      	add	r3, sp, #108	; 0x6c
 800d0ee:	9300      	str	r3, [sp, #0]
 800d0f0:	4642      	mov	r2, r8
 800d0f2:	464b      	mov	r3, r9
 800d0f4:	4650      	mov	r0, sl
 800d0f6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800d0fa:	f002 f91f 	bl	800f33c <__d2b>
 800d0fe:	901a      	str	r0, [sp, #104]	; 0x68
 800d100:	2800      	cmp	r0, #0
 800d102:	f43f aef8 	beq.w	800cef6 <_strtod_l+0x47e>
 800d106:	2101      	movs	r1, #1
 800d108:	4650      	mov	r0, sl
 800d10a:	f001 fe6d 	bl	800ede8 <__i2b>
 800d10e:	4603      	mov	r3, r0
 800d110:	9004      	str	r0, [sp, #16]
 800d112:	2800      	cmp	r0, #0
 800d114:	f43f aeef 	beq.w	800cef6 <_strtod_l+0x47e>
 800d118:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800d11a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800d11c:	2d00      	cmp	r5, #0
 800d11e:	bfab      	itete	ge
 800d120:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800d122:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800d124:	18ee      	addge	r6, r5, r3
 800d126:	1b5c      	sublt	r4, r3, r5
 800d128:	9b05      	ldr	r3, [sp, #20]
 800d12a:	bfa8      	it	ge
 800d12c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800d12e:	eba5 0503 	sub.w	r5, r5, r3
 800d132:	4415      	add	r5, r2
 800d134:	4b6e      	ldr	r3, [pc, #440]	; (800d2f0 <_strtod_l+0x878>)
 800d136:	f105 35ff 	add.w	r5, r5, #4294967295
 800d13a:	bfb8      	it	lt
 800d13c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800d13e:	429d      	cmp	r5, r3
 800d140:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d144:	f280 80c4 	bge.w	800d2d0 <_strtod_l+0x858>
 800d148:	1b5b      	subs	r3, r3, r5
 800d14a:	2b1f      	cmp	r3, #31
 800d14c:	f04f 0701 	mov.w	r7, #1
 800d150:	eba2 0203 	sub.w	r2, r2, r3
 800d154:	f300 80b1 	bgt.w	800d2ba <_strtod_l+0x842>
 800d158:	2500      	movs	r5, #0
 800d15a:	fa07 f303 	lsl.w	r3, r7, r3
 800d15e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d160:	18b7      	adds	r7, r6, r2
 800d162:	9b05      	ldr	r3, [sp, #20]
 800d164:	42be      	cmp	r6, r7
 800d166:	4414      	add	r4, r2
 800d168:	441c      	add	r4, r3
 800d16a:	4633      	mov	r3, r6
 800d16c:	bfa8      	it	ge
 800d16e:	463b      	movge	r3, r7
 800d170:	42a3      	cmp	r3, r4
 800d172:	bfa8      	it	ge
 800d174:	4623      	movge	r3, r4
 800d176:	2b00      	cmp	r3, #0
 800d178:	bfc2      	ittt	gt
 800d17a:	1aff      	subgt	r7, r7, r3
 800d17c:	1ae4      	subgt	r4, r4, r3
 800d17e:	1af6      	subgt	r6, r6, r3
 800d180:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d182:	2b00      	cmp	r3, #0
 800d184:	dd17      	ble.n	800d1b6 <_strtod_l+0x73e>
 800d186:	461a      	mov	r2, r3
 800d188:	4650      	mov	r0, sl
 800d18a:	9904      	ldr	r1, [sp, #16]
 800d18c:	f001 feea 	bl	800ef64 <__pow5mult>
 800d190:	9004      	str	r0, [sp, #16]
 800d192:	2800      	cmp	r0, #0
 800d194:	f43f aeaf 	beq.w	800cef6 <_strtod_l+0x47e>
 800d198:	4601      	mov	r1, r0
 800d19a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d19c:	4650      	mov	r0, sl
 800d19e:	f001 fe39 	bl	800ee14 <__multiply>
 800d1a2:	9009      	str	r0, [sp, #36]	; 0x24
 800d1a4:	2800      	cmp	r0, #0
 800d1a6:	f43f aea6 	beq.w	800cef6 <_strtod_l+0x47e>
 800d1aa:	4650      	mov	r0, sl
 800d1ac:	991a      	ldr	r1, [sp, #104]	; 0x68
 800d1ae:	f001 fd1b 	bl	800ebe8 <_Bfree>
 800d1b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1b4:	931a      	str	r3, [sp, #104]	; 0x68
 800d1b6:	2f00      	cmp	r7, #0
 800d1b8:	f300 808e 	bgt.w	800d2d8 <_strtod_l+0x860>
 800d1bc:	9b07      	ldr	r3, [sp, #28]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	dd08      	ble.n	800d1d4 <_strtod_l+0x75c>
 800d1c2:	4650      	mov	r0, sl
 800d1c4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d1c6:	9906      	ldr	r1, [sp, #24]
 800d1c8:	f001 fecc 	bl	800ef64 <__pow5mult>
 800d1cc:	9006      	str	r0, [sp, #24]
 800d1ce:	2800      	cmp	r0, #0
 800d1d0:	f43f ae91 	beq.w	800cef6 <_strtod_l+0x47e>
 800d1d4:	2c00      	cmp	r4, #0
 800d1d6:	dd08      	ble.n	800d1ea <_strtod_l+0x772>
 800d1d8:	4622      	mov	r2, r4
 800d1da:	4650      	mov	r0, sl
 800d1dc:	9906      	ldr	r1, [sp, #24]
 800d1de:	f001 ff1b 	bl	800f018 <__lshift>
 800d1e2:	9006      	str	r0, [sp, #24]
 800d1e4:	2800      	cmp	r0, #0
 800d1e6:	f43f ae86 	beq.w	800cef6 <_strtod_l+0x47e>
 800d1ea:	2e00      	cmp	r6, #0
 800d1ec:	dd08      	ble.n	800d200 <_strtod_l+0x788>
 800d1ee:	4632      	mov	r2, r6
 800d1f0:	4650      	mov	r0, sl
 800d1f2:	9904      	ldr	r1, [sp, #16]
 800d1f4:	f001 ff10 	bl	800f018 <__lshift>
 800d1f8:	9004      	str	r0, [sp, #16]
 800d1fa:	2800      	cmp	r0, #0
 800d1fc:	f43f ae7b 	beq.w	800cef6 <_strtod_l+0x47e>
 800d200:	4650      	mov	r0, sl
 800d202:	9a06      	ldr	r2, [sp, #24]
 800d204:	991a      	ldr	r1, [sp, #104]	; 0x68
 800d206:	f001 ff93 	bl	800f130 <__mdiff>
 800d20a:	4683      	mov	fp, r0
 800d20c:	2800      	cmp	r0, #0
 800d20e:	f43f ae72 	beq.w	800cef6 <_strtod_l+0x47e>
 800d212:	2400      	movs	r4, #0
 800d214:	68c3      	ldr	r3, [r0, #12]
 800d216:	9904      	ldr	r1, [sp, #16]
 800d218:	60c4      	str	r4, [r0, #12]
 800d21a:	930b      	str	r3, [sp, #44]	; 0x2c
 800d21c:	f001 ff6c 	bl	800f0f8 <__mcmp>
 800d220:	42a0      	cmp	r0, r4
 800d222:	da6b      	bge.n	800d2fc <_strtod_l+0x884>
 800d224:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d226:	ea53 0308 	orrs.w	r3, r3, r8
 800d22a:	f040 8091 	bne.w	800d350 <_strtod_l+0x8d8>
 800d22e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d232:	2b00      	cmp	r3, #0
 800d234:	f040 808c 	bne.w	800d350 <_strtod_l+0x8d8>
 800d238:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d23c:	0d1b      	lsrs	r3, r3, #20
 800d23e:	051b      	lsls	r3, r3, #20
 800d240:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d244:	f240 8084 	bls.w	800d350 <_strtod_l+0x8d8>
 800d248:	f8db 3014 	ldr.w	r3, [fp, #20]
 800d24c:	b91b      	cbnz	r3, 800d256 <_strtod_l+0x7de>
 800d24e:	f8db 3010 	ldr.w	r3, [fp, #16]
 800d252:	2b01      	cmp	r3, #1
 800d254:	dd7c      	ble.n	800d350 <_strtod_l+0x8d8>
 800d256:	4659      	mov	r1, fp
 800d258:	2201      	movs	r2, #1
 800d25a:	4650      	mov	r0, sl
 800d25c:	f001 fedc 	bl	800f018 <__lshift>
 800d260:	9904      	ldr	r1, [sp, #16]
 800d262:	4683      	mov	fp, r0
 800d264:	f001 ff48 	bl	800f0f8 <__mcmp>
 800d268:	2800      	cmp	r0, #0
 800d26a:	dd71      	ble.n	800d350 <_strtod_l+0x8d8>
 800d26c:	9905      	ldr	r1, [sp, #20]
 800d26e:	464b      	mov	r3, r9
 800d270:	4a20      	ldr	r2, [pc, #128]	; (800d2f4 <_strtod_l+0x87c>)
 800d272:	2900      	cmp	r1, #0
 800d274:	f000 808c 	beq.w	800d390 <_strtod_l+0x918>
 800d278:	ea02 0109 	and.w	r1, r2, r9
 800d27c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800d280:	f300 8086 	bgt.w	800d390 <_strtod_l+0x918>
 800d284:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800d288:	f77f aeaa 	ble.w	800cfe0 <_strtod_l+0x568>
 800d28c:	4640      	mov	r0, r8
 800d28e:	4649      	mov	r1, r9
 800d290:	4b19      	ldr	r3, [pc, #100]	; (800d2f8 <_strtod_l+0x880>)
 800d292:	2200      	movs	r2, #0
 800d294:	f7f3 f990 	bl	80005b8 <__aeabi_dmul>
 800d298:	460b      	mov	r3, r1
 800d29a:	4303      	orrs	r3, r0
 800d29c:	bf08      	it	eq
 800d29e:	2322      	moveq	r3, #34	; 0x22
 800d2a0:	4680      	mov	r8, r0
 800d2a2:	4689      	mov	r9, r1
 800d2a4:	bf08      	it	eq
 800d2a6:	f8ca 3000 	streq.w	r3, [sl]
 800d2aa:	e62f      	b.n	800cf0c <_strtod_l+0x494>
 800d2ac:	f04f 32ff 	mov.w	r2, #4294967295
 800d2b0:	fa02 f303 	lsl.w	r3, r2, r3
 800d2b4:	ea03 0808 	and.w	r8, r3, r8
 800d2b8:	e6e0      	b.n	800d07c <_strtod_l+0x604>
 800d2ba:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800d2be:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800d2c2:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800d2c6:	35e2      	adds	r5, #226	; 0xe2
 800d2c8:	fa07 f505 	lsl.w	r5, r7, r5
 800d2cc:	970f      	str	r7, [sp, #60]	; 0x3c
 800d2ce:	e747      	b.n	800d160 <_strtod_l+0x6e8>
 800d2d0:	2301      	movs	r3, #1
 800d2d2:	2500      	movs	r5, #0
 800d2d4:	930f      	str	r3, [sp, #60]	; 0x3c
 800d2d6:	e743      	b.n	800d160 <_strtod_l+0x6e8>
 800d2d8:	463a      	mov	r2, r7
 800d2da:	4650      	mov	r0, sl
 800d2dc:	991a      	ldr	r1, [sp, #104]	; 0x68
 800d2de:	f001 fe9b 	bl	800f018 <__lshift>
 800d2e2:	901a      	str	r0, [sp, #104]	; 0x68
 800d2e4:	2800      	cmp	r0, #0
 800d2e6:	f47f af69 	bne.w	800d1bc <_strtod_l+0x744>
 800d2ea:	e604      	b.n	800cef6 <_strtod_l+0x47e>
 800d2ec:	08011ed0 	.word	0x08011ed0
 800d2f0:	fffffc02 	.word	0xfffffc02
 800d2f4:	7ff00000 	.word	0x7ff00000
 800d2f8:	39500000 	.word	0x39500000
 800d2fc:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800d300:	d165      	bne.n	800d3ce <_strtod_l+0x956>
 800d302:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d304:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d308:	b35a      	cbz	r2, 800d362 <_strtod_l+0x8ea>
 800d30a:	4a99      	ldr	r2, [pc, #612]	; (800d570 <_strtod_l+0xaf8>)
 800d30c:	4293      	cmp	r3, r2
 800d30e:	d12b      	bne.n	800d368 <_strtod_l+0x8f0>
 800d310:	9b05      	ldr	r3, [sp, #20]
 800d312:	4641      	mov	r1, r8
 800d314:	b303      	cbz	r3, 800d358 <_strtod_l+0x8e0>
 800d316:	464a      	mov	r2, r9
 800d318:	4b96      	ldr	r3, [pc, #600]	; (800d574 <_strtod_l+0xafc>)
 800d31a:	4013      	ands	r3, r2
 800d31c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d320:	f04f 32ff 	mov.w	r2, #4294967295
 800d324:	d81b      	bhi.n	800d35e <_strtod_l+0x8e6>
 800d326:	0d1b      	lsrs	r3, r3, #20
 800d328:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d32c:	fa02 f303 	lsl.w	r3, r2, r3
 800d330:	4299      	cmp	r1, r3
 800d332:	d119      	bne.n	800d368 <_strtod_l+0x8f0>
 800d334:	4b90      	ldr	r3, [pc, #576]	; (800d578 <_strtod_l+0xb00>)
 800d336:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d338:	429a      	cmp	r2, r3
 800d33a:	d102      	bne.n	800d342 <_strtod_l+0x8ca>
 800d33c:	3101      	adds	r1, #1
 800d33e:	f43f adda 	beq.w	800cef6 <_strtod_l+0x47e>
 800d342:	f04f 0800 	mov.w	r8, #0
 800d346:	4b8b      	ldr	r3, [pc, #556]	; (800d574 <_strtod_l+0xafc>)
 800d348:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d34a:	401a      	ands	r2, r3
 800d34c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800d350:	9b05      	ldr	r3, [sp, #20]
 800d352:	2b00      	cmp	r3, #0
 800d354:	d19a      	bne.n	800d28c <_strtod_l+0x814>
 800d356:	e5d9      	b.n	800cf0c <_strtod_l+0x494>
 800d358:	f04f 33ff 	mov.w	r3, #4294967295
 800d35c:	e7e8      	b.n	800d330 <_strtod_l+0x8b8>
 800d35e:	4613      	mov	r3, r2
 800d360:	e7e6      	b.n	800d330 <_strtod_l+0x8b8>
 800d362:	ea53 0308 	orrs.w	r3, r3, r8
 800d366:	d081      	beq.n	800d26c <_strtod_l+0x7f4>
 800d368:	b1e5      	cbz	r5, 800d3a4 <_strtod_l+0x92c>
 800d36a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d36c:	421d      	tst	r5, r3
 800d36e:	d0ef      	beq.n	800d350 <_strtod_l+0x8d8>
 800d370:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d372:	4640      	mov	r0, r8
 800d374:	4649      	mov	r1, r9
 800d376:	9a05      	ldr	r2, [sp, #20]
 800d378:	b1c3      	cbz	r3, 800d3ac <_strtod_l+0x934>
 800d37a:	f7ff fb59 	bl	800ca30 <sulp>
 800d37e:	4602      	mov	r2, r0
 800d380:	460b      	mov	r3, r1
 800d382:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d386:	f7f2 ff61 	bl	800024c <__adddf3>
 800d38a:	4680      	mov	r8, r0
 800d38c:	4689      	mov	r9, r1
 800d38e:	e7df      	b.n	800d350 <_strtod_l+0x8d8>
 800d390:	4013      	ands	r3, r2
 800d392:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d396:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800d39a:	f04f 38ff 	mov.w	r8, #4294967295
 800d39e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800d3a2:	e7d5      	b.n	800d350 <_strtod_l+0x8d8>
 800d3a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d3a6:	ea13 0f08 	tst.w	r3, r8
 800d3aa:	e7e0      	b.n	800d36e <_strtod_l+0x8f6>
 800d3ac:	f7ff fb40 	bl	800ca30 <sulp>
 800d3b0:	4602      	mov	r2, r0
 800d3b2:	460b      	mov	r3, r1
 800d3b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d3b8:	f7f2 ff46 	bl	8000248 <__aeabi_dsub>
 800d3bc:	2200      	movs	r2, #0
 800d3be:	2300      	movs	r3, #0
 800d3c0:	4680      	mov	r8, r0
 800d3c2:	4689      	mov	r9, r1
 800d3c4:	f7f3 fb60 	bl	8000a88 <__aeabi_dcmpeq>
 800d3c8:	2800      	cmp	r0, #0
 800d3ca:	d0c1      	beq.n	800d350 <_strtod_l+0x8d8>
 800d3cc:	e608      	b.n	800cfe0 <_strtod_l+0x568>
 800d3ce:	4658      	mov	r0, fp
 800d3d0:	9904      	ldr	r1, [sp, #16]
 800d3d2:	f002 f80f 	bl	800f3f4 <__ratio>
 800d3d6:	2200      	movs	r2, #0
 800d3d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d3dc:	4606      	mov	r6, r0
 800d3de:	460f      	mov	r7, r1
 800d3e0:	f7f3 fb66 	bl	8000ab0 <__aeabi_dcmple>
 800d3e4:	2800      	cmp	r0, #0
 800d3e6:	d070      	beq.n	800d4ca <_strtod_l+0xa52>
 800d3e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d042      	beq.n	800d474 <_strtod_l+0x9fc>
 800d3ee:	2600      	movs	r6, #0
 800d3f0:	4f62      	ldr	r7, [pc, #392]	; (800d57c <_strtod_l+0xb04>)
 800d3f2:	4d62      	ldr	r5, [pc, #392]	; (800d57c <_strtod_l+0xb04>)
 800d3f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d3f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d3fa:	0d1b      	lsrs	r3, r3, #20
 800d3fc:	051b      	lsls	r3, r3, #20
 800d3fe:	930f      	str	r3, [sp, #60]	; 0x3c
 800d400:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d402:	4b5f      	ldr	r3, [pc, #380]	; (800d580 <_strtod_l+0xb08>)
 800d404:	429a      	cmp	r2, r3
 800d406:	f040 80c3 	bne.w	800d590 <_strtod_l+0xb18>
 800d40a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d40c:	4640      	mov	r0, r8
 800d40e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800d412:	4649      	mov	r1, r9
 800d414:	f001 ff18 	bl	800f248 <__ulp>
 800d418:	4602      	mov	r2, r0
 800d41a:	460b      	mov	r3, r1
 800d41c:	4630      	mov	r0, r6
 800d41e:	4639      	mov	r1, r7
 800d420:	f7f3 f8ca 	bl	80005b8 <__aeabi_dmul>
 800d424:	4642      	mov	r2, r8
 800d426:	464b      	mov	r3, r9
 800d428:	f7f2 ff10 	bl	800024c <__adddf3>
 800d42c:	460b      	mov	r3, r1
 800d42e:	4951      	ldr	r1, [pc, #324]	; (800d574 <_strtod_l+0xafc>)
 800d430:	4a54      	ldr	r2, [pc, #336]	; (800d584 <_strtod_l+0xb0c>)
 800d432:	4019      	ands	r1, r3
 800d434:	4291      	cmp	r1, r2
 800d436:	4680      	mov	r8, r0
 800d438:	d95d      	bls.n	800d4f6 <_strtod_l+0xa7e>
 800d43a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d43c:	4b4e      	ldr	r3, [pc, #312]	; (800d578 <_strtod_l+0xb00>)
 800d43e:	429a      	cmp	r2, r3
 800d440:	d103      	bne.n	800d44a <_strtod_l+0x9d2>
 800d442:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d444:	3301      	adds	r3, #1
 800d446:	f43f ad56 	beq.w	800cef6 <_strtod_l+0x47e>
 800d44a:	f04f 38ff 	mov.w	r8, #4294967295
 800d44e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800d578 <_strtod_l+0xb00>
 800d452:	4650      	mov	r0, sl
 800d454:	991a      	ldr	r1, [sp, #104]	; 0x68
 800d456:	f001 fbc7 	bl	800ebe8 <_Bfree>
 800d45a:	4650      	mov	r0, sl
 800d45c:	9906      	ldr	r1, [sp, #24]
 800d45e:	f001 fbc3 	bl	800ebe8 <_Bfree>
 800d462:	4650      	mov	r0, sl
 800d464:	9904      	ldr	r1, [sp, #16]
 800d466:	f001 fbbf 	bl	800ebe8 <_Bfree>
 800d46a:	4659      	mov	r1, fp
 800d46c:	4650      	mov	r0, sl
 800d46e:	f001 fbbb 	bl	800ebe8 <_Bfree>
 800d472:	e627      	b.n	800d0c4 <_strtod_l+0x64c>
 800d474:	f1b8 0f00 	cmp.w	r8, #0
 800d478:	d119      	bne.n	800d4ae <_strtod_l+0xa36>
 800d47a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d47c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d480:	b9e3      	cbnz	r3, 800d4bc <_strtod_l+0xa44>
 800d482:	2200      	movs	r2, #0
 800d484:	4630      	mov	r0, r6
 800d486:	4639      	mov	r1, r7
 800d488:	4b3c      	ldr	r3, [pc, #240]	; (800d57c <_strtod_l+0xb04>)
 800d48a:	f7f3 fb07 	bl	8000a9c <__aeabi_dcmplt>
 800d48e:	b9c8      	cbnz	r0, 800d4c4 <_strtod_l+0xa4c>
 800d490:	2200      	movs	r2, #0
 800d492:	4630      	mov	r0, r6
 800d494:	4639      	mov	r1, r7
 800d496:	4b3c      	ldr	r3, [pc, #240]	; (800d588 <_strtod_l+0xb10>)
 800d498:	f7f3 f88e 	bl	80005b8 <__aeabi_dmul>
 800d49c:	4604      	mov	r4, r0
 800d49e:	460d      	mov	r5, r1
 800d4a0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800d4a4:	9416      	str	r4, [sp, #88]	; 0x58
 800d4a6:	9317      	str	r3, [sp, #92]	; 0x5c
 800d4a8:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800d4ac:	e7a2      	b.n	800d3f4 <_strtod_l+0x97c>
 800d4ae:	f1b8 0f01 	cmp.w	r8, #1
 800d4b2:	d103      	bne.n	800d4bc <_strtod_l+0xa44>
 800d4b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	f43f ad92 	beq.w	800cfe0 <_strtod_l+0x568>
 800d4bc:	2600      	movs	r6, #0
 800d4be:	2400      	movs	r4, #0
 800d4c0:	4f32      	ldr	r7, [pc, #200]	; (800d58c <_strtod_l+0xb14>)
 800d4c2:	e796      	b.n	800d3f2 <_strtod_l+0x97a>
 800d4c4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800d4c6:	4d30      	ldr	r5, [pc, #192]	; (800d588 <_strtod_l+0xb10>)
 800d4c8:	e7ea      	b.n	800d4a0 <_strtod_l+0xa28>
 800d4ca:	4b2f      	ldr	r3, [pc, #188]	; (800d588 <_strtod_l+0xb10>)
 800d4cc:	2200      	movs	r2, #0
 800d4ce:	4630      	mov	r0, r6
 800d4d0:	4639      	mov	r1, r7
 800d4d2:	f7f3 f871 	bl	80005b8 <__aeabi_dmul>
 800d4d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d4d8:	4604      	mov	r4, r0
 800d4da:	460d      	mov	r5, r1
 800d4dc:	b933      	cbnz	r3, 800d4ec <_strtod_l+0xa74>
 800d4de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d4e2:	9010      	str	r0, [sp, #64]	; 0x40
 800d4e4:	9311      	str	r3, [sp, #68]	; 0x44
 800d4e6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800d4ea:	e783      	b.n	800d3f4 <_strtod_l+0x97c>
 800d4ec:	4602      	mov	r2, r0
 800d4ee:	460b      	mov	r3, r1
 800d4f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800d4f4:	e7f7      	b.n	800d4e6 <_strtod_l+0xa6e>
 800d4f6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800d4fa:	9b05      	ldr	r3, [sp, #20]
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d1a8      	bne.n	800d452 <_strtod_l+0x9da>
 800d500:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d504:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d506:	0d1b      	lsrs	r3, r3, #20
 800d508:	051b      	lsls	r3, r3, #20
 800d50a:	429a      	cmp	r2, r3
 800d50c:	d1a1      	bne.n	800d452 <_strtod_l+0x9da>
 800d50e:	4620      	mov	r0, r4
 800d510:	4629      	mov	r1, r5
 800d512:	f7f3 fb99 	bl	8000c48 <__aeabi_d2lz>
 800d516:	f7f3 f821 	bl	800055c <__aeabi_l2d>
 800d51a:	4602      	mov	r2, r0
 800d51c:	460b      	mov	r3, r1
 800d51e:	4620      	mov	r0, r4
 800d520:	4629      	mov	r1, r5
 800d522:	f7f2 fe91 	bl	8000248 <__aeabi_dsub>
 800d526:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d528:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d52c:	ea43 0308 	orr.w	r3, r3, r8
 800d530:	4313      	orrs	r3, r2
 800d532:	4604      	mov	r4, r0
 800d534:	460d      	mov	r5, r1
 800d536:	d066      	beq.n	800d606 <_strtod_l+0xb8e>
 800d538:	a309      	add	r3, pc, #36	; (adr r3, 800d560 <_strtod_l+0xae8>)
 800d53a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d53e:	f7f3 faad 	bl	8000a9c <__aeabi_dcmplt>
 800d542:	2800      	cmp	r0, #0
 800d544:	f47f ace2 	bne.w	800cf0c <_strtod_l+0x494>
 800d548:	a307      	add	r3, pc, #28	; (adr r3, 800d568 <_strtod_l+0xaf0>)
 800d54a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d54e:	4620      	mov	r0, r4
 800d550:	4629      	mov	r1, r5
 800d552:	f7f3 fac1 	bl	8000ad8 <__aeabi_dcmpgt>
 800d556:	2800      	cmp	r0, #0
 800d558:	f43f af7b 	beq.w	800d452 <_strtod_l+0x9da>
 800d55c:	e4d6      	b.n	800cf0c <_strtod_l+0x494>
 800d55e:	bf00      	nop
 800d560:	94a03595 	.word	0x94a03595
 800d564:	3fdfffff 	.word	0x3fdfffff
 800d568:	35afe535 	.word	0x35afe535
 800d56c:	3fe00000 	.word	0x3fe00000
 800d570:	000fffff 	.word	0x000fffff
 800d574:	7ff00000 	.word	0x7ff00000
 800d578:	7fefffff 	.word	0x7fefffff
 800d57c:	3ff00000 	.word	0x3ff00000
 800d580:	7fe00000 	.word	0x7fe00000
 800d584:	7c9fffff 	.word	0x7c9fffff
 800d588:	3fe00000 	.word	0x3fe00000
 800d58c:	bff00000 	.word	0xbff00000
 800d590:	9b05      	ldr	r3, [sp, #20]
 800d592:	b313      	cbz	r3, 800d5da <_strtod_l+0xb62>
 800d594:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d596:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d59a:	d81e      	bhi.n	800d5da <_strtod_l+0xb62>
 800d59c:	a326      	add	r3, pc, #152	; (adr r3, 800d638 <_strtod_l+0xbc0>)
 800d59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5a2:	4620      	mov	r0, r4
 800d5a4:	4629      	mov	r1, r5
 800d5a6:	f7f3 fa83 	bl	8000ab0 <__aeabi_dcmple>
 800d5aa:	b190      	cbz	r0, 800d5d2 <_strtod_l+0xb5a>
 800d5ac:	4629      	mov	r1, r5
 800d5ae:	4620      	mov	r0, r4
 800d5b0:	f7f3 fada 	bl	8000b68 <__aeabi_d2uiz>
 800d5b4:	2801      	cmp	r0, #1
 800d5b6:	bf38      	it	cc
 800d5b8:	2001      	movcc	r0, #1
 800d5ba:	f7f2 ff83 	bl	80004c4 <__aeabi_ui2d>
 800d5be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d5c0:	4604      	mov	r4, r0
 800d5c2:	460d      	mov	r5, r1
 800d5c4:	b9d3      	cbnz	r3, 800d5fc <_strtod_l+0xb84>
 800d5c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d5ca:	9012      	str	r0, [sp, #72]	; 0x48
 800d5cc:	9313      	str	r3, [sp, #76]	; 0x4c
 800d5ce:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800d5d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d5d4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800d5d8:	1a9f      	subs	r7, r3, r2
 800d5da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d5de:	f001 fe33 	bl	800f248 <__ulp>
 800d5e2:	4602      	mov	r2, r0
 800d5e4:	460b      	mov	r3, r1
 800d5e6:	4630      	mov	r0, r6
 800d5e8:	4639      	mov	r1, r7
 800d5ea:	f7f2 ffe5 	bl	80005b8 <__aeabi_dmul>
 800d5ee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d5f2:	f7f2 fe2b 	bl	800024c <__adddf3>
 800d5f6:	4680      	mov	r8, r0
 800d5f8:	4689      	mov	r9, r1
 800d5fa:	e77e      	b.n	800d4fa <_strtod_l+0xa82>
 800d5fc:	4602      	mov	r2, r0
 800d5fe:	460b      	mov	r3, r1
 800d600:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800d604:	e7e3      	b.n	800d5ce <_strtod_l+0xb56>
 800d606:	a30e      	add	r3, pc, #56	; (adr r3, 800d640 <_strtod_l+0xbc8>)
 800d608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d60c:	f7f3 fa46 	bl	8000a9c <__aeabi_dcmplt>
 800d610:	e7a1      	b.n	800d556 <_strtod_l+0xade>
 800d612:	2300      	movs	r3, #0
 800d614:	930a      	str	r3, [sp, #40]	; 0x28
 800d616:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800d618:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800d61a:	6013      	str	r3, [r2, #0]
 800d61c:	f7ff ba71 	b.w	800cb02 <_strtod_l+0x8a>
 800d620:	2a65      	cmp	r2, #101	; 0x65
 800d622:	f43f ab63 	beq.w	800ccec <_strtod_l+0x274>
 800d626:	2a45      	cmp	r2, #69	; 0x45
 800d628:	f43f ab60 	beq.w	800ccec <_strtod_l+0x274>
 800d62c:	2301      	movs	r3, #1
 800d62e:	f7ff bb95 	b.w	800cd5c <_strtod_l+0x2e4>
 800d632:	bf00      	nop
 800d634:	f3af 8000 	nop.w
 800d638:	ffc00000 	.word	0xffc00000
 800d63c:	41dfffff 	.word	0x41dfffff
 800d640:	94a03595 	.word	0x94a03595
 800d644:	3fcfffff 	.word	0x3fcfffff

0800d648 <_strtod_r>:
 800d648:	4b01      	ldr	r3, [pc, #4]	; (800d650 <_strtod_r+0x8>)
 800d64a:	f7ff ba15 	b.w	800ca78 <_strtod_l>
 800d64e:	bf00      	nop
 800d650:	20000080 	.word	0x20000080

0800d654 <_strtol_l.constprop.0>:
 800d654:	2b01      	cmp	r3, #1
 800d656:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d65a:	4680      	mov	r8, r0
 800d65c:	d001      	beq.n	800d662 <_strtol_l.constprop.0+0xe>
 800d65e:	2b24      	cmp	r3, #36	; 0x24
 800d660:	d906      	bls.n	800d670 <_strtol_l.constprop.0+0x1c>
 800d662:	f7fe fb13 	bl	800bc8c <__errno>
 800d666:	2316      	movs	r3, #22
 800d668:	6003      	str	r3, [r0, #0]
 800d66a:	2000      	movs	r0, #0
 800d66c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d670:	460d      	mov	r5, r1
 800d672:	4f35      	ldr	r7, [pc, #212]	; (800d748 <_strtol_l.constprop.0+0xf4>)
 800d674:	4628      	mov	r0, r5
 800d676:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d67a:	5de6      	ldrb	r6, [r4, r7]
 800d67c:	f016 0608 	ands.w	r6, r6, #8
 800d680:	d1f8      	bne.n	800d674 <_strtol_l.constprop.0+0x20>
 800d682:	2c2d      	cmp	r4, #45	; 0x2d
 800d684:	d12f      	bne.n	800d6e6 <_strtol_l.constprop.0+0x92>
 800d686:	2601      	movs	r6, #1
 800d688:	782c      	ldrb	r4, [r5, #0]
 800d68a:	1c85      	adds	r5, r0, #2
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d057      	beq.n	800d740 <_strtol_l.constprop.0+0xec>
 800d690:	2b10      	cmp	r3, #16
 800d692:	d109      	bne.n	800d6a8 <_strtol_l.constprop.0+0x54>
 800d694:	2c30      	cmp	r4, #48	; 0x30
 800d696:	d107      	bne.n	800d6a8 <_strtol_l.constprop.0+0x54>
 800d698:	7828      	ldrb	r0, [r5, #0]
 800d69a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d69e:	2858      	cmp	r0, #88	; 0x58
 800d6a0:	d149      	bne.n	800d736 <_strtol_l.constprop.0+0xe2>
 800d6a2:	2310      	movs	r3, #16
 800d6a4:	786c      	ldrb	r4, [r5, #1]
 800d6a6:	3502      	adds	r5, #2
 800d6a8:	2700      	movs	r7, #0
 800d6aa:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800d6ae:	f10e 3eff 	add.w	lr, lr, #4294967295
 800d6b2:	fbbe f9f3 	udiv	r9, lr, r3
 800d6b6:	4638      	mov	r0, r7
 800d6b8:	fb03 ea19 	mls	sl, r3, r9, lr
 800d6bc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800d6c0:	f1bc 0f09 	cmp.w	ip, #9
 800d6c4:	d814      	bhi.n	800d6f0 <_strtol_l.constprop.0+0x9c>
 800d6c6:	4664      	mov	r4, ip
 800d6c8:	42a3      	cmp	r3, r4
 800d6ca:	dd22      	ble.n	800d712 <_strtol_l.constprop.0+0xbe>
 800d6cc:	2f00      	cmp	r7, #0
 800d6ce:	db1d      	blt.n	800d70c <_strtol_l.constprop.0+0xb8>
 800d6d0:	4581      	cmp	r9, r0
 800d6d2:	d31b      	bcc.n	800d70c <_strtol_l.constprop.0+0xb8>
 800d6d4:	d101      	bne.n	800d6da <_strtol_l.constprop.0+0x86>
 800d6d6:	45a2      	cmp	sl, r4
 800d6d8:	db18      	blt.n	800d70c <_strtol_l.constprop.0+0xb8>
 800d6da:	2701      	movs	r7, #1
 800d6dc:	fb00 4003 	mla	r0, r0, r3, r4
 800d6e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d6e4:	e7ea      	b.n	800d6bc <_strtol_l.constprop.0+0x68>
 800d6e6:	2c2b      	cmp	r4, #43	; 0x2b
 800d6e8:	bf04      	itt	eq
 800d6ea:	782c      	ldrbeq	r4, [r5, #0]
 800d6ec:	1c85      	addeq	r5, r0, #2
 800d6ee:	e7cd      	b.n	800d68c <_strtol_l.constprop.0+0x38>
 800d6f0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800d6f4:	f1bc 0f19 	cmp.w	ip, #25
 800d6f8:	d801      	bhi.n	800d6fe <_strtol_l.constprop.0+0xaa>
 800d6fa:	3c37      	subs	r4, #55	; 0x37
 800d6fc:	e7e4      	b.n	800d6c8 <_strtol_l.constprop.0+0x74>
 800d6fe:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800d702:	f1bc 0f19 	cmp.w	ip, #25
 800d706:	d804      	bhi.n	800d712 <_strtol_l.constprop.0+0xbe>
 800d708:	3c57      	subs	r4, #87	; 0x57
 800d70a:	e7dd      	b.n	800d6c8 <_strtol_l.constprop.0+0x74>
 800d70c:	f04f 37ff 	mov.w	r7, #4294967295
 800d710:	e7e6      	b.n	800d6e0 <_strtol_l.constprop.0+0x8c>
 800d712:	2f00      	cmp	r7, #0
 800d714:	da07      	bge.n	800d726 <_strtol_l.constprop.0+0xd2>
 800d716:	2322      	movs	r3, #34	; 0x22
 800d718:	4670      	mov	r0, lr
 800d71a:	f8c8 3000 	str.w	r3, [r8]
 800d71e:	2a00      	cmp	r2, #0
 800d720:	d0a4      	beq.n	800d66c <_strtol_l.constprop.0+0x18>
 800d722:	1e69      	subs	r1, r5, #1
 800d724:	e005      	b.n	800d732 <_strtol_l.constprop.0+0xde>
 800d726:	b106      	cbz	r6, 800d72a <_strtol_l.constprop.0+0xd6>
 800d728:	4240      	negs	r0, r0
 800d72a:	2a00      	cmp	r2, #0
 800d72c:	d09e      	beq.n	800d66c <_strtol_l.constprop.0+0x18>
 800d72e:	2f00      	cmp	r7, #0
 800d730:	d1f7      	bne.n	800d722 <_strtol_l.constprop.0+0xce>
 800d732:	6011      	str	r1, [r2, #0]
 800d734:	e79a      	b.n	800d66c <_strtol_l.constprop.0+0x18>
 800d736:	2430      	movs	r4, #48	; 0x30
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d1b5      	bne.n	800d6a8 <_strtol_l.constprop.0+0x54>
 800d73c:	2308      	movs	r3, #8
 800d73e:	e7b3      	b.n	800d6a8 <_strtol_l.constprop.0+0x54>
 800d740:	2c30      	cmp	r4, #48	; 0x30
 800d742:	d0a9      	beq.n	800d698 <_strtol_l.constprop.0+0x44>
 800d744:	230a      	movs	r3, #10
 800d746:	e7af      	b.n	800d6a8 <_strtol_l.constprop.0+0x54>
 800d748:	08011ef9 	.word	0x08011ef9

0800d74c <_strtol_r>:
 800d74c:	f7ff bf82 	b.w	800d654 <_strtol_l.constprop.0>

0800d750 <quorem>:
 800d750:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d754:	6903      	ldr	r3, [r0, #16]
 800d756:	690c      	ldr	r4, [r1, #16]
 800d758:	4607      	mov	r7, r0
 800d75a:	42a3      	cmp	r3, r4
 800d75c:	f2c0 8082 	blt.w	800d864 <quorem+0x114>
 800d760:	3c01      	subs	r4, #1
 800d762:	f100 0514 	add.w	r5, r0, #20
 800d766:	f101 0814 	add.w	r8, r1, #20
 800d76a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d76e:	9301      	str	r3, [sp, #4]
 800d770:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d774:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d778:	3301      	adds	r3, #1
 800d77a:	429a      	cmp	r2, r3
 800d77c:	fbb2 f6f3 	udiv	r6, r2, r3
 800d780:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d784:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d788:	d331      	bcc.n	800d7ee <quorem+0x9e>
 800d78a:	f04f 0e00 	mov.w	lr, #0
 800d78e:	4640      	mov	r0, r8
 800d790:	46ac      	mov	ip, r5
 800d792:	46f2      	mov	sl, lr
 800d794:	f850 2b04 	ldr.w	r2, [r0], #4
 800d798:	b293      	uxth	r3, r2
 800d79a:	fb06 e303 	mla	r3, r6, r3, lr
 800d79e:	0c12      	lsrs	r2, r2, #16
 800d7a0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800d7a4:	b29b      	uxth	r3, r3
 800d7a6:	fb06 e202 	mla	r2, r6, r2, lr
 800d7aa:	ebaa 0303 	sub.w	r3, sl, r3
 800d7ae:	f8dc a000 	ldr.w	sl, [ip]
 800d7b2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d7b6:	fa1f fa8a 	uxth.w	sl, sl
 800d7ba:	4453      	add	r3, sl
 800d7bc:	f8dc a000 	ldr.w	sl, [ip]
 800d7c0:	b292      	uxth	r2, r2
 800d7c2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d7c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d7ca:	b29b      	uxth	r3, r3
 800d7cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d7d0:	4581      	cmp	r9, r0
 800d7d2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d7d6:	f84c 3b04 	str.w	r3, [ip], #4
 800d7da:	d2db      	bcs.n	800d794 <quorem+0x44>
 800d7dc:	f855 300b 	ldr.w	r3, [r5, fp]
 800d7e0:	b92b      	cbnz	r3, 800d7ee <quorem+0x9e>
 800d7e2:	9b01      	ldr	r3, [sp, #4]
 800d7e4:	3b04      	subs	r3, #4
 800d7e6:	429d      	cmp	r5, r3
 800d7e8:	461a      	mov	r2, r3
 800d7ea:	d32f      	bcc.n	800d84c <quorem+0xfc>
 800d7ec:	613c      	str	r4, [r7, #16]
 800d7ee:	4638      	mov	r0, r7
 800d7f0:	f001 fc82 	bl	800f0f8 <__mcmp>
 800d7f4:	2800      	cmp	r0, #0
 800d7f6:	db25      	blt.n	800d844 <quorem+0xf4>
 800d7f8:	4628      	mov	r0, r5
 800d7fa:	f04f 0c00 	mov.w	ip, #0
 800d7fe:	3601      	adds	r6, #1
 800d800:	f858 1b04 	ldr.w	r1, [r8], #4
 800d804:	f8d0 e000 	ldr.w	lr, [r0]
 800d808:	b28b      	uxth	r3, r1
 800d80a:	ebac 0303 	sub.w	r3, ip, r3
 800d80e:	fa1f f28e 	uxth.w	r2, lr
 800d812:	4413      	add	r3, r2
 800d814:	0c0a      	lsrs	r2, r1, #16
 800d816:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d81a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d81e:	b29b      	uxth	r3, r3
 800d820:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d824:	45c1      	cmp	r9, r8
 800d826:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d82a:	f840 3b04 	str.w	r3, [r0], #4
 800d82e:	d2e7      	bcs.n	800d800 <quorem+0xb0>
 800d830:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d834:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d838:	b922      	cbnz	r2, 800d844 <quorem+0xf4>
 800d83a:	3b04      	subs	r3, #4
 800d83c:	429d      	cmp	r5, r3
 800d83e:	461a      	mov	r2, r3
 800d840:	d30a      	bcc.n	800d858 <quorem+0x108>
 800d842:	613c      	str	r4, [r7, #16]
 800d844:	4630      	mov	r0, r6
 800d846:	b003      	add	sp, #12
 800d848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d84c:	6812      	ldr	r2, [r2, #0]
 800d84e:	3b04      	subs	r3, #4
 800d850:	2a00      	cmp	r2, #0
 800d852:	d1cb      	bne.n	800d7ec <quorem+0x9c>
 800d854:	3c01      	subs	r4, #1
 800d856:	e7c6      	b.n	800d7e6 <quorem+0x96>
 800d858:	6812      	ldr	r2, [r2, #0]
 800d85a:	3b04      	subs	r3, #4
 800d85c:	2a00      	cmp	r2, #0
 800d85e:	d1f0      	bne.n	800d842 <quorem+0xf2>
 800d860:	3c01      	subs	r4, #1
 800d862:	e7eb      	b.n	800d83c <quorem+0xec>
 800d864:	2000      	movs	r0, #0
 800d866:	e7ee      	b.n	800d846 <quorem+0xf6>

0800d868 <_dtoa_r>:
 800d868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d86c:	4616      	mov	r6, r2
 800d86e:	461f      	mov	r7, r3
 800d870:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d872:	b099      	sub	sp, #100	; 0x64
 800d874:	4605      	mov	r5, r0
 800d876:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800d87a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800d87e:	b974      	cbnz	r4, 800d89e <_dtoa_r+0x36>
 800d880:	2010      	movs	r0, #16
 800d882:	f001 f949 	bl	800eb18 <malloc>
 800d886:	4602      	mov	r2, r0
 800d888:	6268      	str	r0, [r5, #36]	; 0x24
 800d88a:	b920      	cbnz	r0, 800d896 <_dtoa_r+0x2e>
 800d88c:	21ea      	movs	r1, #234	; 0xea
 800d88e:	4ba8      	ldr	r3, [pc, #672]	; (800db30 <_dtoa_r+0x2c8>)
 800d890:	48a8      	ldr	r0, [pc, #672]	; (800db34 <_dtoa_r+0x2cc>)
 800d892:	f002 f8a5 	bl	800f9e0 <__assert_func>
 800d896:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d89a:	6004      	str	r4, [r0, #0]
 800d89c:	60c4      	str	r4, [r0, #12]
 800d89e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d8a0:	6819      	ldr	r1, [r3, #0]
 800d8a2:	b151      	cbz	r1, 800d8ba <_dtoa_r+0x52>
 800d8a4:	685a      	ldr	r2, [r3, #4]
 800d8a6:	2301      	movs	r3, #1
 800d8a8:	4093      	lsls	r3, r2
 800d8aa:	604a      	str	r2, [r1, #4]
 800d8ac:	608b      	str	r3, [r1, #8]
 800d8ae:	4628      	mov	r0, r5
 800d8b0:	f001 f99a 	bl	800ebe8 <_Bfree>
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d8b8:	601a      	str	r2, [r3, #0]
 800d8ba:	1e3b      	subs	r3, r7, #0
 800d8bc:	bfaf      	iteee	ge
 800d8be:	2300      	movge	r3, #0
 800d8c0:	2201      	movlt	r2, #1
 800d8c2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d8c6:	9305      	strlt	r3, [sp, #20]
 800d8c8:	bfa8      	it	ge
 800d8ca:	f8c8 3000 	strge.w	r3, [r8]
 800d8ce:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800d8d2:	4b99      	ldr	r3, [pc, #612]	; (800db38 <_dtoa_r+0x2d0>)
 800d8d4:	bfb8      	it	lt
 800d8d6:	f8c8 2000 	strlt.w	r2, [r8]
 800d8da:	ea33 0309 	bics.w	r3, r3, r9
 800d8de:	d119      	bne.n	800d914 <_dtoa_r+0xac>
 800d8e0:	f242 730f 	movw	r3, #9999	; 0x270f
 800d8e4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d8e6:	6013      	str	r3, [r2, #0]
 800d8e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d8ec:	4333      	orrs	r3, r6
 800d8ee:	f000 857f 	beq.w	800e3f0 <_dtoa_r+0xb88>
 800d8f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d8f4:	b953      	cbnz	r3, 800d90c <_dtoa_r+0xa4>
 800d8f6:	4b91      	ldr	r3, [pc, #580]	; (800db3c <_dtoa_r+0x2d4>)
 800d8f8:	e022      	b.n	800d940 <_dtoa_r+0xd8>
 800d8fa:	4b91      	ldr	r3, [pc, #580]	; (800db40 <_dtoa_r+0x2d8>)
 800d8fc:	9303      	str	r3, [sp, #12]
 800d8fe:	3308      	adds	r3, #8
 800d900:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800d902:	6013      	str	r3, [r2, #0]
 800d904:	9803      	ldr	r0, [sp, #12]
 800d906:	b019      	add	sp, #100	; 0x64
 800d908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d90c:	4b8b      	ldr	r3, [pc, #556]	; (800db3c <_dtoa_r+0x2d4>)
 800d90e:	9303      	str	r3, [sp, #12]
 800d910:	3303      	adds	r3, #3
 800d912:	e7f5      	b.n	800d900 <_dtoa_r+0x98>
 800d914:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800d918:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800d91c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d920:	2200      	movs	r2, #0
 800d922:	2300      	movs	r3, #0
 800d924:	f7f3 f8b0 	bl	8000a88 <__aeabi_dcmpeq>
 800d928:	4680      	mov	r8, r0
 800d92a:	b158      	cbz	r0, 800d944 <_dtoa_r+0xdc>
 800d92c:	2301      	movs	r3, #1
 800d92e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800d930:	6013      	str	r3, [r2, #0]
 800d932:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800d934:	2b00      	cmp	r3, #0
 800d936:	f000 8558 	beq.w	800e3ea <_dtoa_r+0xb82>
 800d93a:	4882      	ldr	r0, [pc, #520]	; (800db44 <_dtoa_r+0x2dc>)
 800d93c:	6018      	str	r0, [r3, #0]
 800d93e:	1e43      	subs	r3, r0, #1
 800d940:	9303      	str	r3, [sp, #12]
 800d942:	e7df      	b.n	800d904 <_dtoa_r+0x9c>
 800d944:	ab16      	add	r3, sp, #88	; 0x58
 800d946:	9301      	str	r3, [sp, #4]
 800d948:	ab17      	add	r3, sp, #92	; 0x5c
 800d94a:	9300      	str	r3, [sp, #0]
 800d94c:	4628      	mov	r0, r5
 800d94e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d952:	f001 fcf3 	bl	800f33c <__d2b>
 800d956:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800d95a:	4683      	mov	fp, r0
 800d95c:	2c00      	cmp	r4, #0
 800d95e:	d07f      	beq.n	800da60 <_dtoa_r+0x1f8>
 800d960:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d964:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d966:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800d96a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d96e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800d972:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800d976:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800d97a:	2200      	movs	r2, #0
 800d97c:	4b72      	ldr	r3, [pc, #456]	; (800db48 <_dtoa_r+0x2e0>)
 800d97e:	f7f2 fc63 	bl	8000248 <__aeabi_dsub>
 800d982:	a365      	add	r3, pc, #404	; (adr r3, 800db18 <_dtoa_r+0x2b0>)
 800d984:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d988:	f7f2 fe16 	bl	80005b8 <__aeabi_dmul>
 800d98c:	a364      	add	r3, pc, #400	; (adr r3, 800db20 <_dtoa_r+0x2b8>)
 800d98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d992:	f7f2 fc5b 	bl	800024c <__adddf3>
 800d996:	4606      	mov	r6, r0
 800d998:	4620      	mov	r0, r4
 800d99a:	460f      	mov	r7, r1
 800d99c:	f7f2 fda2 	bl	80004e4 <__aeabi_i2d>
 800d9a0:	a361      	add	r3, pc, #388	; (adr r3, 800db28 <_dtoa_r+0x2c0>)
 800d9a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9a6:	f7f2 fe07 	bl	80005b8 <__aeabi_dmul>
 800d9aa:	4602      	mov	r2, r0
 800d9ac:	460b      	mov	r3, r1
 800d9ae:	4630      	mov	r0, r6
 800d9b0:	4639      	mov	r1, r7
 800d9b2:	f7f2 fc4b 	bl	800024c <__adddf3>
 800d9b6:	4606      	mov	r6, r0
 800d9b8:	460f      	mov	r7, r1
 800d9ba:	f7f3 f8ad 	bl	8000b18 <__aeabi_d2iz>
 800d9be:	2200      	movs	r2, #0
 800d9c0:	4682      	mov	sl, r0
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	4630      	mov	r0, r6
 800d9c6:	4639      	mov	r1, r7
 800d9c8:	f7f3 f868 	bl	8000a9c <__aeabi_dcmplt>
 800d9cc:	b148      	cbz	r0, 800d9e2 <_dtoa_r+0x17a>
 800d9ce:	4650      	mov	r0, sl
 800d9d0:	f7f2 fd88 	bl	80004e4 <__aeabi_i2d>
 800d9d4:	4632      	mov	r2, r6
 800d9d6:	463b      	mov	r3, r7
 800d9d8:	f7f3 f856 	bl	8000a88 <__aeabi_dcmpeq>
 800d9dc:	b908      	cbnz	r0, 800d9e2 <_dtoa_r+0x17a>
 800d9de:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d9e2:	f1ba 0f16 	cmp.w	sl, #22
 800d9e6:	d858      	bhi.n	800da9a <_dtoa_r+0x232>
 800d9e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d9ec:	4b57      	ldr	r3, [pc, #348]	; (800db4c <_dtoa_r+0x2e4>)
 800d9ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f6:	f7f3 f851 	bl	8000a9c <__aeabi_dcmplt>
 800d9fa:	2800      	cmp	r0, #0
 800d9fc:	d04f      	beq.n	800da9e <_dtoa_r+0x236>
 800d9fe:	2300      	movs	r3, #0
 800da00:	f10a 3aff 	add.w	sl, sl, #4294967295
 800da04:	930f      	str	r3, [sp, #60]	; 0x3c
 800da06:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800da08:	1b1c      	subs	r4, r3, r4
 800da0a:	1e63      	subs	r3, r4, #1
 800da0c:	9309      	str	r3, [sp, #36]	; 0x24
 800da0e:	bf49      	itett	mi
 800da10:	f1c4 0301 	rsbmi	r3, r4, #1
 800da14:	2300      	movpl	r3, #0
 800da16:	9306      	strmi	r3, [sp, #24]
 800da18:	2300      	movmi	r3, #0
 800da1a:	bf54      	ite	pl
 800da1c:	9306      	strpl	r3, [sp, #24]
 800da1e:	9309      	strmi	r3, [sp, #36]	; 0x24
 800da20:	f1ba 0f00 	cmp.w	sl, #0
 800da24:	db3d      	blt.n	800daa2 <_dtoa_r+0x23a>
 800da26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da28:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800da2c:	4453      	add	r3, sl
 800da2e:	9309      	str	r3, [sp, #36]	; 0x24
 800da30:	2300      	movs	r3, #0
 800da32:	930a      	str	r3, [sp, #40]	; 0x28
 800da34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800da36:	2b09      	cmp	r3, #9
 800da38:	f200 808c 	bhi.w	800db54 <_dtoa_r+0x2ec>
 800da3c:	2b05      	cmp	r3, #5
 800da3e:	bfc4      	itt	gt
 800da40:	3b04      	subgt	r3, #4
 800da42:	9322      	strgt	r3, [sp, #136]	; 0x88
 800da44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800da46:	bfc8      	it	gt
 800da48:	2400      	movgt	r4, #0
 800da4a:	f1a3 0302 	sub.w	r3, r3, #2
 800da4e:	bfd8      	it	le
 800da50:	2401      	movle	r4, #1
 800da52:	2b03      	cmp	r3, #3
 800da54:	f200 808a 	bhi.w	800db6c <_dtoa_r+0x304>
 800da58:	e8df f003 	tbb	[pc, r3]
 800da5c:	5b4d4f2d 	.word	0x5b4d4f2d
 800da60:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800da64:	441c      	add	r4, r3
 800da66:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800da6a:	2b20      	cmp	r3, #32
 800da6c:	bfc3      	ittte	gt
 800da6e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800da72:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800da76:	fa09 f303 	lslgt.w	r3, r9, r3
 800da7a:	f1c3 0320 	rsble	r3, r3, #32
 800da7e:	bfc6      	itte	gt
 800da80:	fa26 f000 	lsrgt.w	r0, r6, r0
 800da84:	4318      	orrgt	r0, r3
 800da86:	fa06 f003 	lslle.w	r0, r6, r3
 800da8a:	f7f2 fd1b 	bl	80004c4 <__aeabi_ui2d>
 800da8e:	2301      	movs	r3, #1
 800da90:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800da94:	3c01      	subs	r4, #1
 800da96:	9313      	str	r3, [sp, #76]	; 0x4c
 800da98:	e76f      	b.n	800d97a <_dtoa_r+0x112>
 800da9a:	2301      	movs	r3, #1
 800da9c:	e7b2      	b.n	800da04 <_dtoa_r+0x19c>
 800da9e:	900f      	str	r0, [sp, #60]	; 0x3c
 800daa0:	e7b1      	b.n	800da06 <_dtoa_r+0x19e>
 800daa2:	9b06      	ldr	r3, [sp, #24]
 800daa4:	eba3 030a 	sub.w	r3, r3, sl
 800daa8:	9306      	str	r3, [sp, #24]
 800daaa:	f1ca 0300 	rsb	r3, sl, #0
 800daae:	930a      	str	r3, [sp, #40]	; 0x28
 800dab0:	2300      	movs	r3, #0
 800dab2:	930e      	str	r3, [sp, #56]	; 0x38
 800dab4:	e7be      	b.n	800da34 <_dtoa_r+0x1cc>
 800dab6:	2300      	movs	r3, #0
 800dab8:	930b      	str	r3, [sp, #44]	; 0x2c
 800daba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	dc58      	bgt.n	800db72 <_dtoa_r+0x30a>
 800dac0:	f04f 0901 	mov.w	r9, #1
 800dac4:	464b      	mov	r3, r9
 800dac6:	f8cd 9020 	str.w	r9, [sp, #32]
 800daca:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800dace:	2200      	movs	r2, #0
 800dad0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800dad2:	6042      	str	r2, [r0, #4]
 800dad4:	2204      	movs	r2, #4
 800dad6:	f102 0614 	add.w	r6, r2, #20
 800dada:	429e      	cmp	r6, r3
 800dadc:	6841      	ldr	r1, [r0, #4]
 800dade:	d94e      	bls.n	800db7e <_dtoa_r+0x316>
 800dae0:	4628      	mov	r0, r5
 800dae2:	f001 f841 	bl	800eb68 <_Balloc>
 800dae6:	9003      	str	r0, [sp, #12]
 800dae8:	2800      	cmp	r0, #0
 800daea:	d14c      	bne.n	800db86 <_dtoa_r+0x31e>
 800daec:	4602      	mov	r2, r0
 800daee:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800daf2:	4b17      	ldr	r3, [pc, #92]	; (800db50 <_dtoa_r+0x2e8>)
 800daf4:	e6cc      	b.n	800d890 <_dtoa_r+0x28>
 800daf6:	2301      	movs	r3, #1
 800daf8:	e7de      	b.n	800dab8 <_dtoa_r+0x250>
 800dafa:	2300      	movs	r3, #0
 800dafc:	930b      	str	r3, [sp, #44]	; 0x2c
 800dafe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800db00:	eb0a 0903 	add.w	r9, sl, r3
 800db04:	f109 0301 	add.w	r3, r9, #1
 800db08:	2b01      	cmp	r3, #1
 800db0a:	9308      	str	r3, [sp, #32]
 800db0c:	bfb8      	it	lt
 800db0e:	2301      	movlt	r3, #1
 800db10:	e7dd      	b.n	800dace <_dtoa_r+0x266>
 800db12:	2301      	movs	r3, #1
 800db14:	e7f2      	b.n	800dafc <_dtoa_r+0x294>
 800db16:	bf00      	nop
 800db18:	636f4361 	.word	0x636f4361
 800db1c:	3fd287a7 	.word	0x3fd287a7
 800db20:	8b60c8b3 	.word	0x8b60c8b3
 800db24:	3fc68a28 	.word	0x3fc68a28
 800db28:	509f79fb 	.word	0x509f79fb
 800db2c:	3fd34413 	.word	0x3fd34413
 800db30:	08012006 	.word	0x08012006
 800db34:	0801201d 	.word	0x0801201d
 800db38:	7ff00000 	.word	0x7ff00000
 800db3c:	08012002 	.word	0x08012002
 800db40:	08011ff9 	.word	0x08011ff9
 800db44:	08011e79 	.word	0x08011e79
 800db48:	3ff80000 	.word	0x3ff80000
 800db4c:	08012188 	.word	0x08012188
 800db50:	08012078 	.word	0x08012078
 800db54:	2401      	movs	r4, #1
 800db56:	2300      	movs	r3, #0
 800db58:	940b      	str	r4, [sp, #44]	; 0x2c
 800db5a:	9322      	str	r3, [sp, #136]	; 0x88
 800db5c:	f04f 39ff 	mov.w	r9, #4294967295
 800db60:	2200      	movs	r2, #0
 800db62:	2312      	movs	r3, #18
 800db64:	f8cd 9020 	str.w	r9, [sp, #32]
 800db68:	9223      	str	r2, [sp, #140]	; 0x8c
 800db6a:	e7b0      	b.n	800dace <_dtoa_r+0x266>
 800db6c:	2301      	movs	r3, #1
 800db6e:	930b      	str	r3, [sp, #44]	; 0x2c
 800db70:	e7f4      	b.n	800db5c <_dtoa_r+0x2f4>
 800db72:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800db76:	464b      	mov	r3, r9
 800db78:	f8cd 9020 	str.w	r9, [sp, #32]
 800db7c:	e7a7      	b.n	800dace <_dtoa_r+0x266>
 800db7e:	3101      	adds	r1, #1
 800db80:	6041      	str	r1, [r0, #4]
 800db82:	0052      	lsls	r2, r2, #1
 800db84:	e7a7      	b.n	800dad6 <_dtoa_r+0x26e>
 800db86:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800db88:	9a03      	ldr	r2, [sp, #12]
 800db8a:	601a      	str	r2, [r3, #0]
 800db8c:	9b08      	ldr	r3, [sp, #32]
 800db8e:	2b0e      	cmp	r3, #14
 800db90:	f200 80a8 	bhi.w	800dce4 <_dtoa_r+0x47c>
 800db94:	2c00      	cmp	r4, #0
 800db96:	f000 80a5 	beq.w	800dce4 <_dtoa_r+0x47c>
 800db9a:	f1ba 0f00 	cmp.w	sl, #0
 800db9e:	dd34      	ble.n	800dc0a <_dtoa_r+0x3a2>
 800dba0:	4a9a      	ldr	r2, [pc, #616]	; (800de0c <_dtoa_r+0x5a4>)
 800dba2:	f00a 030f 	and.w	r3, sl, #15
 800dba6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800dbaa:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800dbae:	e9d3 3400 	ldrd	r3, r4, [r3]
 800dbb2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800dbb6:	ea4f 142a 	mov.w	r4, sl, asr #4
 800dbba:	d016      	beq.n	800dbea <_dtoa_r+0x382>
 800dbbc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dbc0:	4b93      	ldr	r3, [pc, #588]	; (800de10 <_dtoa_r+0x5a8>)
 800dbc2:	2703      	movs	r7, #3
 800dbc4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dbc8:	f7f2 fe20 	bl	800080c <__aeabi_ddiv>
 800dbcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dbd0:	f004 040f 	and.w	r4, r4, #15
 800dbd4:	4e8e      	ldr	r6, [pc, #568]	; (800de10 <_dtoa_r+0x5a8>)
 800dbd6:	b954      	cbnz	r4, 800dbee <_dtoa_r+0x386>
 800dbd8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800dbdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dbe0:	f7f2 fe14 	bl	800080c <__aeabi_ddiv>
 800dbe4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dbe8:	e029      	b.n	800dc3e <_dtoa_r+0x3d6>
 800dbea:	2702      	movs	r7, #2
 800dbec:	e7f2      	b.n	800dbd4 <_dtoa_r+0x36c>
 800dbee:	07e1      	lsls	r1, r4, #31
 800dbf0:	d508      	bpl.n	800dc04 <_dtoa_r+0x39c>
 800dbf2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dbf6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dbfa:	f7f2 fcdd 	bl	80005b8 <__aeabi_dmul>
 800dbfe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800dc02:	3701      	adds	r7, #1
 800dc04:	1064      	asrs	r4, r4, #1
 800dc06:	3608      	adds	r6, #8
 800dc08:	e7e5      	b.n	800dbd6 <_dtoa_r+0x36e>
 800dc0a:	f000 80a5 	beq.w	800dd58 <_dtoa_r+0x4f0>
 800dc0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dc12:	f1ca 0400 	rsb	r4, sl, #0
 800dc16:	4b7d      	ldr	r3, [pc, #500]	; (800de0c <_dtoa_r+0x5a4>)
 800dc18:	f004 020f 	and.w	r2, r4, #15
 800dc1c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dc20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc24:	f7f2 fcc8 	bl	80005b8 <__aeabi_dmul>
 800dc28:	2702      	movs	r7, #2
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dc30:	4e77      	ldr	r6, [pc, #476]	; (800de10 <_dtoa_r+0x5a8>)
 800dc32:	1124      	asrs	r4, r4, #4
 800dc34:	2c00      	cmp	r4, #0
 800dc36:	f040 8084 	bne.w	800dd42 <_dtoa_r+0x4da>
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d1d2      	bne.n	800dbe4 <_dtoa_r+0x37c>
 800dc3e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	f000 808b 	beq.w	800dd5c <_dtoa_r+0x4f4>
 800dc46:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800dc4a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800dc4e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dc52:	2200      	movs	r2, #0
 800dc54:	4b6f      	ldr	r3, [pc, #444]	; (800de14 <_dtoa_r+0x5ac>)
 800dc56:	f7f2 ff21 	bl	8000a9c <__aeabi_dcmplt>
 800dc5a:	2800      	cmp	r0, #0
 800dc5c:	d07e      	beq.n	800dd5c <_dtoa_r+0x4f4>
 800dc5e:	9b08      	ldr	r3, [sp, #32]
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d07b      	beq.n	800dd5c <_dtoa_r+0x4f4>
 800dc64:	f1b9 0f00 	cmp.w	r9, #0
 800dc68:	dd38      	ble.n	800dcdc <_dtoa_r+0x474>
 800dc6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dc6e:	2200      	movs	r2, #0
 800dc70:	4b69      	ldr	r3, [pc, #420]	; (800de18 <_dtoa_r+0x5b0>)
 800dc72:	f7f2 fca1 	bl	80005b8 <__aeabi_dmul>
 800dc76:	464c      	mov	r4, r9
 800dc78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dc7c:	f10a 38ff 	add.w	r8, sl, #4294967295
 800dc80:	3701      	adds	r7, #1
 800dc82:	4638      	mov	r0, r7
 800dc84:	f7f2 fc2e 	bl	80004e4 <__aeabi_i2d>
 800dc88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc8c:	f7f2 fc94 	bl	80005b8 <__aeabi_dmul>
 800dc90:	2200      	movs	r2, #0
 800dc92:	4b62      	ldr	r3, [pc, #392]	; (800de1c <_dtoa_r+0x5b4>)
 800dc94:	f7f2 fada 	bl	800024c <__adddf3>
 800dc98:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800dc9c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800dca0:	9611      	str	r6, [sp, #68]	; 0x44
 800dca2:	2c00      	cmp	r4, #0
 800dca4:	d15d      	bne.n	800dd62 <_dtoa_r+0x4fa>
 800dca6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dcaa:	2200      	movs	r2, #0
 800dcac:	4b5c      	ldr	r3, [pc, #368]	; (800de20 <_dtoa_r+0x5b8>)
 800dcae:	f7f2 facb 	bl	8000248 <__aeabi_dsub>
 800dcb2:	4602      	mov	r2, r0
 800dcb4:	460b      	mov	r3, r1
 800dcb6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dcba:	4633      	mov	r3, r6
 800dcbc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800dcbe:	f7f2 ff0b 	bl	8000ad8 <__aeabi_dcmpgt>
 800dcc2:	2800      	cmp	r0, #0
 800dcc4:	f040 829c 	bne.w	800e200 <_dtoa_r+0x998>
 800dcc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dccc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800dcce:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800dcd2:	f7f2 fee3 	bl	8000a9c <__aeabi_dcmplt>
 800dcd6:	2800      	cmp	r0, #0
 800dcd8:	f040 8290 	bne.w	800e1fc <_dtoa_r+0x994>
 800dcdc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800dce0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800dce4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	f2c0 8152 	blt.w	800df90 <_dtoa_r+0x728>
 800dcec:	f1ba 0f0e 	cmp.w	sl, #14
 800dcf0:	f300 814e 	bgt.w	800df90 <_dtoa_r+0x728>
 800dcf4:	4b45      	ldr	r3, [pc, #276]	; (800de0c <_dtoa_r+0x5a4>)
 800dcf6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800dcfa:	e9d3 3400 	ldrd	r3, r4, [r3]
 800dcfe:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800dd02:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	f280 80db 	bge.w	800dec0 <_dtoa_r+0x658>
 800dd0a:	9b08      	ldr	r3, [sp, #32]
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	f300 80d7 	bgt.w	800dec0 <_dtoa_r+0x658>
 800dd12:	f040 8272 	bne.w	800e1fa <_dtoa_r+0x992>
 800dd16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd1a:	2200      	movs	r2, #0
 800dd1c:	4b40      	ldr	r3, [pc, #256]	; (800de20 <_dtoa_r+0x5b8>)
 800dd1e:	f7f2 fc4b 	bl	80005b8 <__aeabi_dmul>
 800dd22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dd26:	f7f2 fecd 	bl	8000ac4 <__aeabi_dcmpge>
 800dd2a:	9c08      	ldr	r4, [sp, #32]
 800dd2c:	4626      	mov	r6, r4
 800dd2e:	2800      	cmp	r0, #0
 800dd30:	f040 8248 	bne.w	800e1c4 <_dtoa_r+0x95c>
 800dd34:	2331      	movs	r3, #49	; 0x31
 800dd36:	9f03      	ldr	r7, [sp, #12]
 800dd38:	f10a 0a01 	add.w	sl, sl, #1
 800dd3c:	f807 3b01 	strb.w	r3, [r7], #1
 800dd40:	e244      	b.n	800e1cc <_dtoa_r+0x964>
 800dd42:	07e2      	lsls	r2, r4, #31
 800dd44:	d505      	bpl.n	800dd52 <_dtoa_r+0x4ea>
 800dd46:	e9d6 2300 	ldrd	r2, r3, [r6]
 800dd4a:	f7f2 fc35 	bl	80005b8 <__aeabi_dmul>
 800dd4e:	2301      	movs	r3, #1
 800dd50:	3701      	adds	r7, #1
 800dd52:	1064      	asrs	r4, r4, #1
 800dd54:	3608      	adds	r6, #8
 800dd56:	e76d      	b.n	800dc34 <_dtoa_r+0x3cc>
 800dd58:	2702      	movs	r7, #2
 800dd5a:	e770      	b.n	800dc3e <_dtoa_r+0x3d6>
 800dd5c:	46d0      	mov	r8, sl
 800dd5e:	9c08      	ldr	r4, [sp, #32]
 800dd60:	e78f      	b.n	800dc82 <_dtoa_r+0x41a>
 800dd62:	9903      	ldr	r1, [sp, #12]
 800dd64:	4b29      	ldr	r3, [pc, #164]	; (800de0c <_dtoa_r+0x5a4>)
 800dd66:	4421      	add	r1, r4
 800dd68:	9112      	str	r1, [sp, #72]	; 0x48
 800dd6a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd6c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dd70:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800dd74:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dd78:	2900      	cmp	r1, #0
 800dd7a:	d055      	beq.n	800de28 <_dtoa_r+0x5c0>
 800dd7c:	2000      	movs	r0, #0
 800dd7e:	4929      	ldr	r1, [pc, #164]	; (800de24 <_dtoa_r+0x5bc>)
 800dd80:	f7f2 fd44 	bl	800080c <__aeabi_ddiv>
 800dd84:	463b      	mov	r3, r7
 800dd86:	4632      	mov	r2, r6
 800dd88:	f7f2 fa5e 	bl	8000248 <__aeabi_dsub>
 800dd8c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800dd90:	9f03      	ldr	r7, [sp, #12]
 800dd92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dd96:	f7f2 febf 	bl	8000b18 <__aeabi_d2iz>
 800dd9a:	4604      	mov	r4, r0
 800dd9c:	f7f2 fba2 	bl	80004e4 <__aeabi_i2d>
 800dda0:	4602      	mov	r2, r0
 800dda2:	460b      	mov	r3, r1
 800dda4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dda8:	f7f2 fa4e 	bl	8000248 <__aeabi_dsub>
 800ddac:	4602      	mov	r2, r0
 800ddae:	460b      	mov	r3, r1
 800ddb0:	3430      	adds	r4, #48	; 0x30
 800ddb2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ddb6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ddba:	f807 4b01 	strb.w	r4, [r7], #1
 800ddbe:	f7f2 fe6d 	bl	8000a9c <__aeabi_dcmplt>
 800ddc2:	2800      	cmp	r0, #0
 800ddc4:	d174      	bne.n	800deb0 <_dtoa_r+0x648>
 800ddc6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ddca:	2000      	movs	r0, #0
 800ddcc:	4911      	ldr	r1, [pc, #68]	; (800de14 <_dtoa_r+0x5ac>)
 800ddce:	f7f2 fa3b 	bl	8000248 <__aeabi_dsub>
 800ddd2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ddd6:	f7f2 fe61 	bl	8000a9c <__aeabi_dcmplt>
 800ddda:	2800      	cmp	r0, #0
 800dddc:	f040 80b7 	bne.w	800df4e <_dtoa_r+0x6e6>
 800dde0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dde2:	429f      	cmp	r7, r3
 800dde4:	f43f af7a 	beq.w	800dcdc <_dtoa_r+0x474>
 800dde8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ddec:	2200      	movs	r2, #0
 800ddee:	4b0a      	ldr	r3, [pc, #40]	; (800de18 <_dtoa_r+0x5b0>)
 800ddf0:	f7f2 fbe2 	bl	80005b8 <__aeabi_dmul>
 800ddf4:	2200      	movs	r2, #0
 800ddf6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800ddfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ddfe:	4b06      	ldr	r3, [pc, #24]	; (800de18 <_dtoa_r+0x5b0>)
 800de00:	f7f2 fbda 	bl	80005b8 <__aeabi_dmul>
 800de04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de08:	e7c3      	b.n	800dd92 <_dtoa_r+0x52a>
 800de0a:	bf00      	nop
 800de0c:	08012188 	.word	0x08012188
 800de10:	08012160 	.word	0x08012160
 800de14:	3ff00000 	.word	0x3ff00000
 800de18:	40240000 	.word	0x40240000
 800de1c:	401c0000 	.word	0x401c0000
 800de20:	40140000 	.word	0x40140000
 800de24:	3fe00000 	.word	0x3fe00000
 800de28:	4630      	mov	r0, r6
 800de2a:	4639      	mov	r1, r7
 800de2c:	f7f2 fbc4 	bl	80005b8 <__aeabi_dmul>
 800de30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800de32:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800de36:	9c03      	ldr	r4, [sp, #12]
 800de38:	9314      	str	r3, [sp, #80]	; 0x50
 800de3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de3e:	f7f2 fe6b 	bl	8000b18 <__aeabi_d2iz>
 800de42:	9015      	str	r0, [sp, #84]	; 0x54
 800de44:	f7f2 fb4e 	bl	80004e4 <__aeabi_i2d>
 800de48:	4602      	mov	r2, r0
 800de4a:	460b      	mov	r3, r1
 800de4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de50:	f7f2 f9fa 	bl	8000248 <__aeabi_dsub>
 800de54:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800de56:	4606      	mov	r6, r0
 800de58:	3330      	adds	r3, #48	; 0x30
 800de5a:	f804 3b01 	strb.w	r3, [r4], #1
 800de5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800de60:	460f      	mov	r7, r1
 800de62:	429c      	cmp	r4, r3
 800de64:	f04f 0200 	mov.w	r2, #0
 800de68:	d124      	bne.n	800deb4 <_dtoa_r+0x64c>
 800de6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800de6e:	4bb0      	ldr	r3, [pc, #704]	; (800e130 <_dtoa_r+0x8c8>)
 800de70:	f7f2 f9ec 	bl	800024c <__adddf3>
 800de74:	4602      	mov	r2, r0
 800de76:	460b      	mov	r3, r1
 800de78:	4630      	mov	r0, r6
 800de7a:	4639      	mov	r1, r7
 800de7c:	f7f2 fe2c 	bl	8000ad8 <__aeabi_dcmpgt>
 800de80:	2800      	cmp	r0, #0
 800de82:	d163      	bne.n	800df4c <_dtoa_r+0x6e4>
 800de84:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800de88:	2000      	movs	r0, #0
 800de8a:	49a9      	ldr	r1, [pc, #676]	; (800e130 <_dtoa_r+0x8c8>)
 800de8c:	f7f2 f9dc 	bl	8000248 <__aeabi_dsub>
 800de90:	4602      	mov	r2, r0
 800de92:	460b      	mov	r3, r1
 800de94:	4630      	mov	r0, r6
 800de96:	4639      	mov	r1, r7
 800de98:	f7f2 fe00 	bl	8000a9c <__aeabi_dcmplt>
 800de9c:	2800      	cmp	r0, #0
 800de9e:	f43f af1d 	beq.w	800dcdc <_dtoa_r+0x474>
 800dea2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800dea4:	1e7b      	subs	r3, r7, #1
 800dea6:	9314      	str	r3, [sp, #80]	; 0x50
 800dea8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800deac:	2b30      	cmp	r3, #48	; 0x30
 800deae:	d0f8      	beq.n	800dea2 <_dtoa_r+0x63a>
 800deb0:	46c2      	mov	sl, r8
 800deb2:	e03b      	b.n	800df2c <_dtoa_r+0x6c4>
 800deb4:	4b9f      	ldr	r3, [pc, #636]	; (800e134 <_dtoa_r+0x8cc>)
 800deb6:	f7f2 fb7f 	bl	80005b8 <__aeabi_dmul>
 800deba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800debe:	e7bc      	b.n	800de3a <_dtoa_r+0x5d2>
 800dec0:	9f03      	ldr	r7, [sp, #12]
 800dec2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800dec6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800deca:	4640      	mov	r0, r8
 800decc:	4649      	mov	r1, r9
 800dece:	f7f2 fc9d 	bl	800080c <__aeabi_ddiv>
 800ded2:	f7f2 fe21 	bl	8000b18 <__aeabi_d2iz>
 800ded6:	4604      	mov	r4, r0
 800ded8:	f7f2 fb04 	bl	80004e4 <__aeabi_i2d>
 800dedc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dee0:	f7f2 fb6a 	bl	80005b8 <__aeabi_dmul>
 800dee4:	4602      	mov	r2, r0
 800dee6:	460b      	mov	r3, r1
 800dee8:	4640      	mov	r0, r8
 800deea:	4649      	mov	r1, r9
 800deec:	f7f2 f9ac 	bl	8000248 <__aeabi_dsub>
 800def0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800def4:	f807 6b01 	strb.w	r6, [r7], #1
 800def8:	9e03      	ldr	r6, [sp, #12]
 800defa:	f8dd c020 	ldr.w	ip, [sp, #32]
 800defe:	1bbe      	subs	r6, r7, r6
 800df00:	45b4      	cmp	ip, r6
 800df02:	4602      	mov	r2, r0
 800df04:	460b      	mov	r3, r1
 800df06:	d136      	bne.n	800df76 <_dtoa_r+0x70e>
 800df08:	f7f2 f9a0 	bl	800024c <__adddf3>
 800df0c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800df10:	4680      	mov	r8, r0
 800df12:	4689      	mov	r9, r1
 800df14:	f7f2 fde0 	bl	8000ad8 <__aeabi_dcmpgt>
 800df18:	bb58      	cbnz	r0, 800df72 <_dtoa_r+0x70a>
 800df1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800df1e:	4640      	mov	r0, r8
 800df20:	4649      	mov	r1, r9
 800df22:	f7f2 fdb1 	bl	8000a88 <__aeabi_dcmpeq>
 800df26:	b108      	cbz	r0, 800df2c <_dtoa_r+0x6c4>
 800df28:	07e1      	lsls	r1, r4, #31
 800df2a:	d422      	bmi.n	800df72 <_dtoa_r+0x70a>
 800df2c:	4628      	mov	r0, r5
 800df2e:	4659      	mov	r1, fp
 800df30:	f000 fe5a 	bl	800ebe8 <_Bfree>
 800df34:	2300      	movs	r3, #0
 800df36:	703b      	strb	r3, [r7, #0]
 800df38:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800df3a:	f10a 0001 	add.w	r0, sl, #1
 800df3e:	6018      	str	r0, [r3, #0]
 800df40:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800df42:	2b00      	cmp	r3, #0
 800df44:	f43f acde 	beq.w	800d904 <_dtoa_r+0x9c>
 800df48:	601f      	str	r7, [r3, #0]
 800df4a:	e4db      	b.n	800d904 <_dtoa_r+0x9c>
 800df4c:	4627      	mov	r7, r4
 800df4e:	463b      	mov	r3, r7
 800df50:	461f      	mov	r7, r3
 800df52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800df56:	2a39      	cmp	r2, #57	; 0x39
 800df58:	d107      	bne.n	800df6a <_dtoa_r+0x702>
 800df5a:	9a03      	ldr	r2, [sp, #12]
 800df5c:	429a      	cmp	r2, r3
 800df5e:	d1f7      	bne.n	800df50 <_dtoa_r+0x6e8>
 800df60:	2230      	movs	r2, #48	; 0x30
 800df62:	9903      	ldr	r1, [sp, #12]
 800df64:	f108 0801 	add.w	r8, r8, #1
 800df68:	700a      	strb	r2, [r1, #0]
 800df6a:	781a      	ldrb	r2, [r3, #0]
 800df6c:	3201      	adds	r2, #1
 800df6e:	701a      	strb	r2, [r3, #0]
 800df70:	e79e      	b.n	800deb0 <_dtoa_r+0x648>
 800df72:	46d0      	mov	r8, sl
 800df74:	e7eb      	b.n	800df4e <_dtoa_r+0x6e6>
 800df76:	2200      	movs	r2, #0
 800df78:	4b6e      	ldr	r3, [pc, #440]	; (800e134 <_dtoa_r+0x8cc>)
 800df7a:	f7f2 fb1d 	bl	80005b8 <__aeabi_dmul>
 800df7e:	2200      	movs	r2, #0
 800df80:	2300      	movs	r3, #0
 800df82:	4680      	mov	r8, r0
 800df84:	4689      	mov	r9, r1
 800df86:	f7f2 fd7f 	bl	8000a88 <__aeabi_dcmpeq>
 800df8a:	2800      	cmp	r0, #0
 800df8c:	d09b      	beq.n	800dec6 <_dtoa_r+0x65e>
 800df8e:	e7cd      	b.n	800df2c <_dtoa_r+0x6c4>
 800df90:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800df92:	2a00      	cmp	r2, #0
 800df94:	f000 80d0 	beq.w	800e138 <_dtoa_r+0x8d0>
 800df98:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800df9a:	2a01      	cmp	r2, #1
 800df9c:	f300 80ae 	bgt.w	800e0fc <_dtoa_r+0x894>
 800dfa0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800dfa2:	2a00      	cmp	r2, #0
 800dfa4:	f000 80a6 	beq.w	800e0f4 <_dtoa_r+0x88c>
 800dfa8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800dfac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800dfae:	9f06      	ldr	r7, [sp, #24]
 800dfb0:	9a06      	ldr	r2, [sp, #24]
 800dfb2:	2101      	movs	r1, #1
 800dfb4:	441a      	add	r2, r3
 800dfb6:	9206      	str	r2, [sp, #24]
 800dfb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dfba:	4628      	mov	r0, r5
 800dfbc:	441a      	add	r2, r3
 800dfbe:	9209      	str	r2, [sp, #36]	; 0x24
 800dfc0:	f000 ff12 	bl	800ede8 <__i2b>
 800dfc4:	4606      	mov	r6, r0
 800dfc6:	2f00      	cmp	r7, #0
 800dfc8:	dd0c      	ble.n	800dfe4 <_dtoa_r+0x77c>
 800dfca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	dd09      	ble.n	800dfe4 <_dtoa_r+0x77c>
 800dfd0:	42bb      	cmp	r3, r7
 800dfd2:	bfa8      	it	ge
 800dfd4:	463b      	movge	r3, r7
 800dfd6:	9a06      	ldr	r2, [sp, #24]
 800dfd8:	1aff      	subs	r7, r7, r3
 800dfda:	1ad2      	subs	r2, r2, r3
 800dfdc:	9206      	str	r2, [sp, #24]
 800dfde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dfe0:	1ad3      	subs	r3, r2, r3
 800dfe2:	9309      	str	r3, [sp, #36]	; 0x24
 800dfe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfe6:	b1f3      	cbz	r3, 800e026 <_dtoa_r+0x7be>
 800dfe8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	f000 80a8 	beq.w	800e140 <_dtoa_r+0x8d8>
 800dff0:	2c00      	cmp	r4, #0
 800dff2:	dd10      	ble.n	800e016 <_dtoa_r+0x7ae>
 800dff4:	4631      	mov	r1, r6
 800dff6:	4622      	mov	r2, r4
 800dff8:	4628      	mov	r0, r5
 800dffa:	f000 ffb3 	bl	800ef64 <__pow5mult>
 800dffe:	465a      	mov	r2, fp
 800e000:	4601      	mov	r1, r0
 800e002:	4606      	mov	r6, r0
 800e004:	4628      	mov	r0, r5
 800e006:	f000 ff05 	bl	800ee14 <__multiply>
 800e00a:	4680      	mov	r8, r0
 800e00c:	4659      	mov	r1, fp
 800e00e:	4628      	mov	r0, r5
 800e010:	f000 fdea 	bl	800ebe8 <_Bfree>
 800e014:	46c3      	mov	fp, r8
 800e016:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e018:	1b1a      	subs	r2, r3, r4
 800e01a:	d004      	beq.n	800e026 <_dtoa_r+0x7be>
 800e01c:	4659      	mov	r1, fp
 800e01e:	4628      	mov	r0, r5
 800e020:	f000 ffa0 	bl	800ef64 <__pow5mult>
 800e024:	4683      	mov	fp, r0
 800e026:	2101      	movs	r1, #1
 800e028:	4628      	mov	r0, r5
 800e02a:	f000 fedd 	bl	800ede8 <__i2b>
 800e02e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e030:	4604      	mov	r4, r0
 800e032:	2b00      	cmp	r3, #0
 800e034:	f340 8086 	ble.w	800e144 <_dtoa_r+0x8dc>
 800e038:	461a      	mov	r2, r3
 800e03a:	4601      	mov	r1, r0
 800e03c:	4628      	mov	r0, r5
 800e03e:	f000 ff91 	bl	800ef64 <__pow5mult>
 800e042:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e044:	4604      	mov	r4, r0
 800e046:	2b01      	cmp	r3, #1
 800e048:	dd7f      	ble.n	800e14a <_dtoa_r+0x8e2>
 800e04a:	f04f 0800 	mov.w	r8, #0
 800e04e:	6923      	ldr	r3, [r4, #16]
 800e050:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e054:	6918      	ldr	r0, [r3, #16]
 800e056:	f000 fe79 	bl	800ed4c <__hi0bits>
 800e05a:	f1c0 0020 	rsb	r0, r0, #32
 800e05e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e060:	4418      	add	r0, r3
 800e062:	f010 001f 	ands.w	r0, r0, #31
 800e066:	f000 8092 	beq.w	800e18e <_dtoa_r+0x926>
 800e06a:	f1c0 0320 	rsb	r3, r0, #32
 800e06e:	2b04      	cmp	r3, #4
 800e070:	f340 808a 	ble.w	800e188 <_dtoa_r+0x920>
 800e074:	f1c0 001c 	rsb	r0, r0, #28
 800e078:	9b06      	ldr	r3, [sp, #24]
 800e07a:	4407      	add	r7, r0
 800e07c:	4403      	add	r3, r0
 800e07e:	9306      	str	r3, [sp, #24]
 800e080:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e082:	4403      	add	r3, r0
 800e084:	9309      	str	r3, [sp, #36]	; 0x24
 800e086:	9b06      	ldr	r3, [sp, #24]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	dd05      	ble.n	800e098 <_dtoa_r+0x830>
 800e08c:	4659      	mov	r1, fp
 800e08e:	461a      	mov	r2, r3
 800e090:	4628      	mov	r0, r5
 800e092:	f000 ffc1 	bl	800f018 <__lshift>
 800e096:	4683      	mov	fp, r0
 800e098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	dd05      	ble.n	800e0aa <_dtoa_r+0x842>
 800e09e:	4621      	mov	r1, r4
 800e0a0:	461a      	mov	r2, r3
 800e0a2:	4628      	mov	r0, r5
 800e0a4:	f000 ffb8 	bl	800f018 <__lshift>
 800e0a8:	4604      	mov	r4, r0
 800e0aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d070      	beq.n	800e192 <_dtoa_r+0x92a>
 800e0b0:	4621      	mov	r1, r4
 800e0b2:	4658      	mov	r0, fp
 800e0b4:	f001 f820 	bl	800f0f8 <__mcmp>
 800e0b8:	2800      	cmp	r0, #0
 800e0ba:	da6a      	bge.n	800e192 <_dtoa_r+0x92a>
 800e0bc:	2300      	movs	r3, #0
 800e0be:	4659      	mov	r1, fp
 800e0c0:	220a      	movs	r2, #10
 800e0c2:	4628      	mov	r0, r5
 800e0c4:	f000 fdb2 	bl	800ec2c <__multadd>
 800e0c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e0ca:	4683      	mov	fp, r0
 800e0cc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	f000 8194 	beq.w	800e3fe <_dtoa_r+0xb96>
 800e0d6:	4631      	mov	r1, r6
 800e0d8:	2300      	movs	r3, #0
 800e0da:	220a      	movs	r2, #10
 800e0dc:	4628      	mov	r0, r5
 800e0de:	f000 fda5 	bl	800ec2c <__multadd>
 800e0e2:	f1b9 0f00 	cmp.w	r9, #0
 800e0e6:	4606      	mov	r6, r0
 800e0e8:	f300 8093 	bgt.w	800e212 <_dtoa_r+0x9aa>
 800e0ec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e0ee:	2b02      	cmp	r3, #2
 800e0f0:	dc57      	bgt.n	800e1a2 <_dtoa_r+0x93a>
 800e0f2:	e08e      	b.n	800e212 <_dtoa_r+0x9aa>
 800e0f4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e0f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e0fa:	e757      	b.n	800dfac <_dtoa_r+0x744>
 800e0fc:	9b08      	ldr	r3, [sp, #32]
 800e0fe:	1e5c      	subs	r4, r3, #1
 800e100:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e102:	42a3      	cmp	r3, r4
 800e104:	bfb7      	itett	lt
 800e106:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e108:	1b1c      	subge	r4, r3, r4
 800e10a:	1ae2      	sublt	r2, r4, r3
 800e10c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800e10e:	bfbe      	ittt	lt
 800e110:	940a      	strlt	r4, [sp, #40]	; 0x28
 800e112:	189b      	addlt	r3, r3, r2
 800e114:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e116:	9b08      	ldr	r3, [sp, #32]
 800e118:	bfb8      	it	lt
 800e11a:	2400      	movlt	r4, #0
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	bfbb      	ittet	lt
 800e120:	9b06      	ldrlt	r3, [sp, #24]
 800e122:	9a08      	ldrlt	r2, [sp, #32]
 800e124:	9f06      	ldrge	r7, [sp, #24]
 800e126:	1a9f      	sublt	r7, r3, r2
 800e128:	bfac      	ite	ge
 800e12a:	9b08      	ldrge	r3, [sp, #32]
 800e12c:	2300      	movlt	r3, #0
 800e12e:	e73f      	b.n	800dfb0 <_dtoa_r+0x748>
 800e130:	3fe00000 	.word	0x3fe00000
 800e134:	40240000 	.word	0x40240000
 800e138:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800e13a:	9f06      	ldr	r7, [sp, #24]
 800e13c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800e13e:	e742      	b.n	800dfc6 <_dtoa_r+0x75e>
 800e140:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e142:	e76b      	b.n	800e01c <_dtoa_r+0x7b4>
 800e144:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e146:	2b01      	cmp	r3, #1
 800e148:	dc19      	bgt.n	800e17e <_dtoa_r+0x916>
 800e14a:	9b04      	ldr	r3, [sp, #16]
 800e14c:	b9bb      	cbnz	r3, 800e17e <_dtoa_r+0x916>
 800e14e:	9b05      	ldr	r3, [sp, #20]
 800e150:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e154:	b99b      	cbnz	r3, 800e17e <_dtoa_r+0x916>
 800e156:	9b05      	ldr	r3, [sp, #20]
 800e158:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e15c:	0d1b      	lsrs	r3, r3, #20
 800e15e:	051b      	lsls	r3, r3, #20
 800e160:	b183      	cbz	r3, 800e184 <_dtoa_r+0x91c>
 800e162:	f04f 0801 	mov.w	r8, #1
 800e166:	9b06      	ldr	r3, [sp, #24]
 800e168:	3301      	adds	r3, #1
 800e16a:	9306      	str	r3, [sp, #24]
 800e16c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e16e:	3301      	adds	r3, #1
 800e170:	9309      	str	r3, [sp, #36]	; 0x24
 800e172:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e174:	2b00      	cmp	r3, #0
 800e176:	f47f af6a 	bne.w	800e04e <_dtoa_r+0x7e6>
 800e17a:	2001      	movs	r0, #1
 800e17c:	e76f      	b.n	800e05e <_dtoa_r+0x7f6>
 800e17e:	f04f 0800 	mov.w	r8, #0
 800e182:	e7f6      	b.n	800e172 <_dtoa_r+0x90a>
 800e184:	4698      	mov	r8, r3
 800e186:	e7f4      	b.n	800e172 <_dtoa_r+0x90a>
 800e188:	f43f af7d 	beq.w	800e086 <_dtoa_r+0x81e>
 800e18c:	4618      	mov	r0, r3
 800e18e:	301c      	adds	r0, #28
 800e190:	e772      	b.n	800e078 <_dtoa_r+0x810>
 800e192:	9b08      	ldr	r3, [sp, #32]
 800e194:	2b00      	cmp	r3, #0
 800e196:	dc36      	bgt.n	800e206 <_dtoa_r+0x99e>
 800e198:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e19a:	2b02      	cmp	r3, #2
 800e19c:	dd33      	ble.n	800e206 <_dtoa_r+0x99e>
 800e19e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e1a2:	f1b9 0f00 	cmp.w	r9, #0
 800e1a6:	d10d      	bne.n	800e1c4 <_dtoa_r+0x95c>
 800e1a8:	4621      	mov	r1, r4
 800e1aa:	464b      	mov	r3, r9
 800e1ac:	2205      	movs	r2, #5
 800e1ae:	4628      	mov	r0, r5
 800e1b0:	f000 fd3c 	bl	800ec2c <__multadd>
 800e1b4:	4601      	mov	r1, r0
 800e1b6:	4604      	mov	r4, r0
 800e1b8:	4658      	mov	r0, fp
 800e1ba:	f000 ff9d 	bl	800f0f8 <__mcmp>
 800e1be:	2800      	cmp	r0, #0
 800e1c0:	f73f adb8 	bgt.w	800dd34 <_dtoa_r+0x4cc>
 800e1c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e1c6:	9f03      	ldr	r7, [sp, #12]
 800e1c8:	ea6f 0a03 	mvn.w	sl, r3
 800e1cc:	f04f 0800 	mov.w	r8, #0
 800e1d0:	4621      	mov	r1, r4
 800e1d2:	4628      	mov	r0, r5
 800e1d4:	f000 fd08 	bl	800ebe8 <_Bfree>
 800e1d8:	2e00      	cmp	r6, #0
 800e1da:	f43f aea7 	beq.w	800df2c <_dtoa_r+0x6c4>
 800e1de:	f1b8 0f00 	cmp.w	r8, #0
 800e1e2:	d005      	beq.n	800e1f0 <_dtoa_r+0x988>
 800e1e4:	45b0      	cmp	r8, r6
 800e1e6:	d003      	beq.n	800e1f0 <_dtoa_r+0x988>
 800e1e8:	4641      	mov	r1, r8
 800e1ea:	4628      	mov	r0, r5
 800e1ec:	f000 fcfc 	bl	800ebe8 <_Bfree>
 800e1f0:	4631      	mov	r1, r6
 800e1f2:	4628      	mov	r0, r5
 800e1f4:	f000 fcf8 	bl	800ebe8 <_Bfree>
 800e1f8:	e698      	b.n	800df2c <_dtoa_r+0x6c4>
 800e1fa:	2400      	movs	r4, #0
 800e1fc:	4626      	mov	r6, r4
 800e1fe:	e7e1      	b.n	800e1c4 <_dtoa_r+0x95c>
 800e200:	46c2      	mov	sl, r8
 800e202:	4626      	mov	r6, r4
 800e204:	e596      	b.n	800dd34 <_dtoa_r+0x4cc>
 800e206:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e208:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	f000 80fd 	beq.w	800e40c <_dtoa_r+0xba4>
 800e212:	2f00      	cmp	r7, #0
 800e214:	dd05      	ble.n	800e222 <_dtoa_r+0x9ba>
 800e216:	4631      	mov	r1, r6
 800e218:	463a      	mov	r2, r7
 800e21a:	4628      	mov	r0, r5
 800e21c:	f000 fefc 	bl	800f018 <__lshift>
 800e220:	4606      	mov	r6, r0
 800e222:	f1b8 0f00 	cmp.w	r8, #0
 800e226:	d05c      	beq.n	800e2e2 <_dtoa_r+0xa7a>
 800e228:	4628      	mov	r0, r5
 800e22a:	6871      	ldr	r1, [r6, #4]
 800e22c:	f000 fc9c 	bl	800eb68 <_Balloc>
 800e230:	4607      	mov	r7, r0
 800e232:	b928      	cbnz	r0, 800e240 <_dtoa_r+0x9d8>
 800e234:	4602      	mov	r2, r0
 800e236:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e23a:	4b7f      	ldr	r3, [pc, #508]	; (800e438 <_dtoa_r+0xbd0>)
 800e23c:	f7ff bb28 	b.w	800d890 <_dtoa_r+0x28>
 800e240:	6932      	ldr	r2, [r6, #16]
 800e242:	f106 010c 	add.w	r1, r6, #12
 800e246:	3202      	adds	r2, #2
 800e248:	0092      	lsls	r2, r2, #2
 800e24a:	300c      	adds	r0, #12
 800e24c:	f7fd fd48 	bl	800bce0 <memcpy>
 800e250:	2201      	movs	r2, #1
 800e252:	4639      	mov	r1, r7
 800e254:	4628      	mov	r0, r5
 800e256:	f000 fedf 	bl	800f018 <__lshift>
 800e25a:	46b0      	mov	r8, r6
 800e25c:	4606      	mov	r6, r0
 800e25e:	9b03      	ldr	r3, [sp, #12]
 800e260:	3301      	adds	r3, #1
 800e262:	9308      	str	r3, [sp, #32]
 800e264:	9b03      	ldr	r3, [sp, #12]
 800e266:	444b      	add	r3, r9
 800e268:	930a      	str	r3, [sp, #40]	; 0x28
 800e26a:	9b04      	ldr	r3, [sp, #16]
 800e26c:	f003 0301 	and.w	r3, r3, #1
 800e270:	9309      	str	r3, [sp, #36]	; 0x24
 800e272:	9b08      	ldr	r3, [sp, #32]
 800e274:	4621      	mov	r1, r4
 800e276:	3b01      	subs	r3, #1
 800e278:	4658      	mov	r0, fp
 800e27a:	9304      	str	r3, [sp, #16]
 800e27c:	f7ff fa68 	bl	800d750 <quorem>
 800e280:	4603      	mov	r3, r0
 800e282:	4641      	mov	r1, r8
 800e284:	3330      	adds	r3, #48	; 0x30
 800e286:	9006      	str	r0, [sp, #24]
 800e288:	4658      	mov	r0, fp
 800e28a:	930b      	str	r3, [sp, #44]	; 0x2c
 800e28c:	f000 ff34 	bl	800f0f8 <__mcmp>
 800e290:	4632      	mov	r2, r6
 800e292:	4681      	mov	r9, r0
 800e294:	4621      	mov	r1, r4
 800e296:	4628      	mov	r0, r5
 800e298:	f000 ff4a 	bl	800f130 <__mdiff>
 800e29c:	68c2      	ldr	r2, [r0, #12]
 800e29e:	4607      	mov	r7, r0
 800e2a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e2a2:	bb02      	cbnz	r2, 800e2e6 <_dtoa_r+0xa7e>
 800e2a4:	4601      	mov	r1, r0
 800e2a6:	4658      	mov	r0, fp
 800e2a8:	f000 ff26 	bl	800f0f8 <__mcmp>
 800e2ac:	4602      	mov	r2, r0
 800e2ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e2b0:	4639      	mov	r1, r7
 800e2b2:	4628      	mov	r0, r5
 800e2b4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800e2b8:	f000 fc96 	bl	800ebe8 <_Bfree>
 800e2bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e2be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e2c0:	9f08      	ldr	r7, [sp, #32]
 800e2c2:	ea43 0102 	orr.w	r1, r3, r2
 800e2c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2c8:	430b      	orrs	r3, r1
 800e2ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e2cc:	d10d      	bne.n	800e2ea <_dtoa_r+0xa82>
 800e2ce:	2b39      	cmp	r3, #57	; 0x39
 800e2d0:	d029      	beq.n	800e326 <_dtoa_r+0xabe>
 800e2d2:	f1b9 0f00 	cmp.w	r9, #0
 800e2d6:	dd01      	ble.n	800e2dc <_dtoa_r+0xa74>
 800e2d8:	9b06      	ldr	r3, [sp, #24]
 800e2da:	3331      	adds	r3, #49	; 0x31
 800e2dc:	9a04      	ldr	r2, [sp, #16]
 800e2de:	7013      	strb	r3, [r2, #0]
 800e2e0:	e776      	b.n	800e1d0 <_dtoa_r+0x968>
 800e2e2:	4630      	mov	r0, r6
 800e2e4:	e7b9      	b.n	800e25a <_dtoa_r+0x9f2>
 800e2e6:	2201      	movs	r2, #1
 800e2e8:	e7e2      	b.n	800e2b0 <_dtoa_r+0xa48>
 800e2ea:	f1b9 0f00 	cmp.w	r9, #0
 800e2ee:	db06      	blt.n	800e2fe <_dtoa_r+0xa96>
 800e2f0:	9922      	ldr	r1, [sp, #136]	; 0x88
 800e2f2:	ea41 0909 	orr.w	r9, r1, r9
 800e2f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e2f8:	ea59 0101 	orrs.w	r1, r9, r1
 800e2fc:	d120      	bne.n	800e340 <_dtoa_r+0xad8>
 800e2fe:	2a00      	cmp	r2, #0
 800e300:	ddec      	ble.n	800e2dc <_dtoa_r+0xa74>
 800e302:	4659      	mov	r1, fp
 800e304:	2201      	movs	r2, #1
 800e306:	4628      	mov	r0, r5
 800e308:	9308      	str	r3, [sp, #32]
 800e30a:	f000 fe85 	bl	800f018 <__lshift>
 800e30e:	4621      	mov	r1, r4
 800e310:	4683      	mov	fp, r0
 800e312:	f000 fef1 	bl	800f0f8 <__mcmp>
 800e316:	2800      	cmp	r0, #0
 800e318:	9b08      	ldr	r3, [sp, #32]
 800e31a:	dc02      	bgt.n	800e322 <_dtoa_r+0xaba>
 800e31c:	d1de      	bne.n	800e2dc <_dtoa_r+0xa74>
 800e31e:	07da      	lsls	r2, r3, #31
 800e320:	d5dc      	bpl.n	800e2dc <_dtoa_r+0xa74>
 800e322:	2b39      	cmp	r3, #57	; 0x39
 800e324:	d1d8      	bne.n	800e2d8 <_dtoa_r+0xa70>
 800e326:	2339      	movs	r3, #57	; 0x39
 800e328:	9a04      	ldr	r2, [sp, #16]
 800e32a:	7013      	strb	r3, [r2, #0]
 800e32c:	463b      	mov	r3, r7
 800e32e:	461f      	mov	r7, r3
 800e330:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800e334:	3b01      	subs	r3, #1
 800e336:	2a39      	cmp	r2, #57	; 0x39
 800e338:	d050      	beq.n	800e3dc <_dtoa_r+0xb74>
 800e33a:	3201      	adds	r2, #1
 800e33c:	701a      	strb	r2, [r3, #0]
 800e33e:	e747      	b.n	800e1d0 <_dtoa_r+0x968>
 800e340:	2a00      	cmp	r2, #0
 800e342:	dd03      	ble.n	800e34c <_dtoa_r+0xae4>
 800e344:	2b39      	cmp	r3, #57	; 0x39
 800e346:	d0ee      	beq.n	800e326 <_dtoa_r+0xabe>
 800e348:	3301      	adds	r3, #1
 800e34a:	e7c7      	b.n	800e2dc <_dtoa_r+0xa74>
 800e34c:	9a08      	ldr	r2, [sp, #32]
 800e34e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e350:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e354:	428a      	cmp	r2, r1
 800e356:	d02a      	beq.n	800e3ae <_dtoa_r+0xb46>
 800e358:	4659      	mov	r1, fp
 800e35a:	2300      	movs	r3, #0
 800e35c:	220a      	movs	r2, #10
 800e35e:	4628      	mov	r0, r5
 800e360:	f000 fc64 	bl	800ec2c <__multadd>
 800e364:	45b0      	cmp	r8, r6
 800e366:	4683      	mov	fp, r0
 800e368:	f04f 0300 	mov.w	r3, #0
 800e36c:	f04f 020a 	mov.w	r2, #10
 800e370:	4641      	mov	r1, r8
 800e372:	4628      	mov	r0, r5
 800e374:	d107      	bne.n	800e386 <_dtoa_r+0xb1e>
 800e376:	f000 fc59 	bl	800ec2c <__multadd>
 800e37a:	4680      	mov	r8, r0
 800e37c:	4606      	mov	r6, r0
 800e37e:	9b08      	ldr	r3, [sp, #32]
 800e380:	3301      	adds	r3, #1
 800e382:	9308      	str	r3, [sp, #32]
 800e384:	e775      	b.n	800e272 <_dtoa_r+0xa0a>
 800e386:	f000 fc51 	bl	800ec2c <__multadd>
 800e38a:	4631      	mov	r1, r6
 800e38c:	4680      	mov	r8, r0
 800e38e:	2300      	movs	r3, #0
 800e390:	220a      	movs	r2, #10
 800e392:	4628      	mov	r0, r5
 800e394:	f000 fc4a 	bl	800ec2c <__multadd>
 800e398:	4606      	mov	r6, r0
 800e39a:	e7f0      	b.n	800e37e <_dtoa_r+0xb16>
 800e39c:	f1b9 0f00 	cmp.w	r9, #0
 800e3a0:	bfcc      	ite	gt
 800e3a2:	464f      	movgt	r7, r9
 800e3a4:	2701      	movle	r7, #1
 800e3a6:	f04f 0800 	mov.w	r8, #0
 800e3aa:	9a03      	ldr	r2, [sp, #12]
 800e3ac:	4417      	add	r7, r2
 800e3ae:	4659      	mov	r1, fp
 800e3b0:	2201      	movs	r2, #1
 800e3b2:	4628      	mov	r0, r5
 800e3b4:	9308      	str	r3, [sp, #32]
 800e3b6:	f000 fe2f 	bl	800f018 <__lshift>
 800e3ba:	4621      	mov	r1, r4
 800e3bc:	4683      	mov	fp, r0
 800e3be:	f000 fe9b 	bl	800f0f8 <__mcmp>
 800e3c2:	2800      	cmp	r0, #0
 800e3c4:	dcb2      	bgt.n	800e32c <_dtoa_r+0xac4>
 800e3c6:	d102      	bne.n	800e3ce <_dtoa_r+0xb66>
 800e3c8:	9b08      	ldr	r3, [sp, #32]
 800e3ca:	07db      	lsls	r3, r3, #31
 800e3cc:	d4ae      	bmi.n	800e32c <_dtoa_r+0xac4>
 800e3ce:	463b      	mov	r3, r7
 800e3d0:	461f      	mov	r7, r3
 800e3d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e3d6:	2a30      	cmp	r2, #48	; 0x30
 800e3d8:	d0fa      	beq.n	800e3d0 <_dtoa_r+0xb68>
 800e3da:	e6f9      	b.n	800e1d0 <_dtoa_r+0x968>
 800e3dc:	9a03      	ldr	r2, [sp, #12]
 800e3de:	429a      	cmp	r2, r3
 800e3e0:	d1a5      	bne.n	800e32e <_dtoa_r+0xac6>
 800e3e2:	2331      	movs	r3, #49	; 0x31
 800e3e4:	f10a 0a01 	add.w	sl, sl, #1
 800e3e8:	e779      	b.n	800e2de <_dtoa_r+0xa76>
 800e3ea:	4b14      	ldr	r3, [pc, #80]	; (800e43c <_dtoa_r+0xbd4>)
 800e3ec:	f7ff baa8 	b.w	800d940 <_dtoa_r+0xd8>
 800e3f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	f47f aa81 	bne.w	800d8fa <_dtoa_r+0x92>
 800e3f8:	4b11      	ldr	r3, [pc, #68]	; (800e440 <_dtoa_r+0xbd8>)
 800e3fa:	f7ff baa1 	b.w	800d940 <_dtoa_r+0xd8>
 800e3fe:	f1b9 0f00 	cmp.w	r9, #0
 800e402:	dc03      	bgt.n	800e40c <_dtoa_r+0xba4>
 800e404:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e406:	2b02      	cmp	r3, #2
 800e408:	f73f aecb 	bgt.w	800e1a2 <_dtoa_r+0x93a>
 800e40c:	9f03      	ldr	r7, [sp, #12]
 800e40e:	4621      	mov	r1, r4
 800e410:	4658      	mov	r0, fp
 800e412:	f7ff f99d 	bl	800d750 <quorem>
 800e416:	9a03      	ldr	r2, [sp, #12]
 800e418:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e41c:	f807 3b01 	strb.w	r3, [r7], #1
 800e420:	1aba      	subs	r2, r7, r2
 800e422:	4591      	cmp	r9, r2
 800e424:	ddba      	ble.n	800e39c <_dtoa_r+0xb34>
 800e426:	4659      	mov	r1, fp
 800e428:	2300      	movs	r3, #0
 800e42a:	220a      	movs	r2, #10
 800e42c:	4628      	mov	r0, r5
 800e42e:	f000 fbfd 	bl	800ec2c <__multadd>
 800e432:	4683      	mov	fp, r0
 800e434:	e7eb      	b.n	800e40e <_dtoa_r+0xba6>
 800e436:	bf00      	nop
 800e438:	08012078 	.word	0x08012078
 800e43c:	08011e78 	.word	0x08011e78
 800e440:	08011ff9 	.word	0x08011ff9

0800e444 <rshift>:
 800e444:	6903      	ldr	r3, [r0, #16]
 800e446:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e44a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e44e:	f100 0414 	add.w	r4, r0, #20
 800e452:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e456:	dd46      	ble.n	800e4e6 <rshift+0xa2>
 800e458:	f011 011f 	ands.w	r1, r1, #31
 800e45c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e460:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e464:	d10c      	bne.n	800e480 <rshift+0x3c>
 800e466:	4629      	mov	r1, r5
 800e468:	f100 0710 	add.w	r7, r0, #16
 800e46c:	42b1      	cmp	r1, r6
 800e46e:	d335      	bcc.n	800e4dc <rshift+0x98>
 800e470:	1a9b      	subs	r3, r3, r2
 800e472:	009b      	lsls	r3, r3, #2
 800e474:	1eea      	subs	r2, r5, #3
 800e476:	4296      	cmp	r6, r2
 800e478:	bf38      	it	cc
 800e47a:	2300      	movcc	r3, #0
 800e47c:	4423      	add	r3, r4
 800e47e:	e015      	b.n	800e4ac <rshift+0x68>
 800e480:	46a1      	mov	r9, r4
 800e482:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e486:	f1c1 0820 	rsb	r8, r1, #32
 800e48a:	40cf      	lsrs	r7, r1
 800e48c:	f105 0e04 	add.w	lr, r5, #4
 800e490:	4576      	cmp	r6, lr
 800e492:	46f4      	mov	ip, lr
 800e494:	d816      	bhi.n	800e4c4 <rshift+0x80>
 800e496:	1a9a      	subs	r2, r3, r2
 800e498:	0092      	lsls	r2, r2, #2
 800e49a:	3a04      	subs	r2, #4
 800e49c:	3501      	adds	r5, #1
 800e49e:	42ae      	cmp	r6, r5
 800e4a0:	bf38      	it	cc
 800e4a2:	2200      	movcc	r2, #0
 800e4a4:	18a3      	adds	r3, r4, r2
 800e4a6:	50a7      	str	r7, [r4, r2]
 800e4a8:	b107      	cbz	r7, 800e4ac <rshift+0x68>
 800e4aa:	3304      	adds	r3, #4
 800e4ac:	42a3      	cmp	r3, r4
 800e4ae:	eba3 0204 	sub.w	r2, r3, r4
 800e4b2:	bf08      	it	eq
 800e4b4:	2300      	moveq	r3, #0
 800e4b6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e4ba:	6102      	str	r2, [r0, #16]
 800e4bc:	bf08      	it	eq
 800e4be:	6143      	streq	r3, [r0, #20]
 800e4c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e4c4:	f8dc c000 	ldr.w	ip, [ip]
 800e4c8:	fa0c fc08 	lsl.w	ip, ip, r8
 800e4cc:	ea4c 0707 	orr.w	r7, ip, r7
 800e4d0:	f849 7b04 	str.w	r7, [r9], #4
 800e4d4:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e4d8:	40cf      	lsrs	r7, r1
 800e4da:	e7d9      	b.n	800e490 <rshift+0x4c>
 800e4dc:	f851 cb04 	ldr.w	ip, [r1], #4
 800e4e0:	f847 cf04 	str.w	ip, [r7, #4]!
 800e4e4:	e7c2      	b.n	800e46c <rshift+0x28>
 800e4e6:	4623      	mov	r3, r4
 800e4e8:	e7e0      	b.n	800e4ac <rshift+0x68>

0800e4ea <__hexdig_fun>:
 800e4ea:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800e4ee:	2b09      	cmp	r3, #9
 800e4f0:	d802      	bhi.n	800e4f8 <__hexdig_fun+0xe>
 800e4f2:	3820      	subs	r0, #32
 800e4f4:	b2c0      	uxtb	r0, r0
 800e4f6:	4770      	bx	lr
 800e4f8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800e4fc:	2b05      	cmp	r3, #5
 800e4fe:	d801      	bhi.n	800e504 <__hexdig_fun+0x1a>
 800e500:	3847      	subs	r0, #71	; 0x47
 800e502:	e7f7      	b.n	800e4f4 <__hexdig_fun+0xa>
 800e504:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800e508:	2b05      	cmp	r3, #5
 800e50a:	d801      	bhi.n	800e510 <__hexdig_fun+0x26>
 800e50c:	3827      	subs	r0, #39	; 0x27
 800e50e:	e7f1      	b.n	800e4f4 <__hexdig_fun+0xa>
 800e510:	2000      	movs	r0, #0
 800e512:	4770      	bx	lr

0800e514 <__gethex>:
 800e514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e518:	b08b      	sub	sp, #44	; 0x2c
 800e51a:	9305      	str	r3, [sp, #20]
 800e51c:	4bb2      	ldr	r3, [pc, #712]	; (800e7e8 <__gethex+0x2d4>)
 800e51e:	9002      	str	r0, [sp, #8]
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	468b      	mov	fp, r1
 800e524:	4618      	mov	r0, r3
 800e526:	4690      	mov	r8, r2
 800e528:	9303      	str	r3, [sp, #12]
 800e52a:	f7f1 fe81 	bl	8000230 <strlen>
 800e52e:	4682      	mov	sl, r0
 800e530:	9b03      	ldr	r3, [sp, #12]
 800e532:	f8db 2000 	ldr.w	r2, [fp]
 800e536:	4403      	add	r3, r0
 800e538:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800e53c:	9306      	str	r3, [sp, #24]
 800e53e:	1c93      	adds	r3, r2, #2
 800e540:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800e544:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800e548:	32fe      	adds	r2, #254	; 0xfe
 800e54a:	18d1      	adds	r1, r2, r3
 800e54c:	461f      	mov	r7, r3
 800e54e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e552:	9101      	str	r1, [sp, #4]
 800e554:	2830      	cmp	r0, #48	; 0x30
 800e556:	d0f8      	beq.n	800e54a <__gethex+0x36>
 800e558:	f7ff ffc7 	bl	800e4ea <__hexdig_fun>
 800e55c:	4604      	mov	r4, r0
 800e55e:	2800      	cmp	r0, #0
 800e560:	d13a      	bne.n	800e5d8 <__gethex+0xc4>
 800e562:	4652      	mov	r2, sl
 800e564:	4638      	mov	r0, r7
 800e566:	9903      	ldr	r1, [sp, #12]
 800e568:	f001 fa18 	bl	800f99c <strncmp>
 800e56c:	4605      	mov	r5, r0
 800e56e:	2800      	cmp	r0, #0
 800e570:	d166      	bne.n	800e640 <__gethex+0x12c>
 800e572:	f817 000a 	ldrb.w	r0, [r7, sl]
 800e576:	eb07 060a 	add.w	r6, r7, sl
 800e57a:	f7ff ffb6 	bl	800e4ea <__hexdig_fun>
 800e57e:	2800      	cmp	r0, #0
 800e580:	d060      	beq.n	800e644 <__gethex+0x130>
 800e582:	4633      	mov	r3, r6
 800e584:	7818      	ldrb	r0, [r3, #0]
 800e586:	461f      	mov	r7, r3
 800e588:	2830      	cmp	r0, #48	; 0x30
 800e58a:	f103 0301 	add.w	r3, r3, #1
 800e58e:	d0f9      	beq.n	800e584 <__gethex+0x70>
 800e590:	f7ff ffab 	bl	800e4ea <__hexdig_fun>
 800e594:	2301      	movs	r3, #1
 800e596:	fab0 f480 	clz	r4, r0
 800e59a:	4635      	mov	r5, r6
 800e59c:	0964      	lsrs	r4, r4, #5
 800e59e:	9301      	str	r3, [sp, #4]
 800e5a0:	463a      	mov	r2, r7
 800e5a2:	4616      	mov	r6, r2
 800e5a4:	7830      	ldrb	r0, [r6, #0]
 800e5a6:	3201      	adds	r2, #1
 800e5a8:	f7ff ff9f 	bl	800e4ea <__hexdig_fun>
 800e5ac:	2800      	cmp	r0, #0
 800e5ae:	d1f8      	bne.n	800e5a2 <__gethex+0x8e>
 800e5b0:	4652      	mov	r2, sl
 800e5b2:	4630      	mov	r0, r6
 800e5b4:	9903      	ldr	r1, [sp, #12]
 800e5b6:	f001 f9f1 	bl	800f99c <strncmp>
 800e5ba:	b980      	cbnz	r0, 800e5de <__gethex+0xca>
 800e5bc:	b94d      	cbnz	r5, 800e5d2 <__gethex+0xbe>
 800e5be:	eb06 050a 	add.w	r5, r6, sl
 800e5c2:	462a      	mov	r2, r5
 800e5c4:	4616      	mov	r6, r2
 800e5c6:	7830      	ldrb	r0, [r6, #0]
 800e5c8:	3201      	adds	r2, #1
 800e5ca:	f7ff ff8e 	bl	800e4ea <__hexdig_fun>
 800e5ce:	2800      	cmp	r0, #0
 800e5d0:	d1f8      	bne.n	800e5c4 <__gethex+0xb0>
 800e5d2:	1bad      	subs	r5, r5, r6
 800e5d4:	00ad      	lsls	r5, r5, #2
 800e5d6:	e004      	b.n	800e5e2 <__gethex+0xce>
 800e5d8:	2400      	movs	r4, #0
 800e5da:	4625      	mov	r5, r4
 800e5dc:	e7e0      	b.n	800e5a0 <__gethex+0x8c>
 800e5de:	2d00      	cmp	r5, #0
 800e5e0:	d1f7      	bne.n	800e5d2 <__gethex+0xbe>
 800e5e2:	7833      	ldrb	r3, [r6, #0]
 800e5e4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e5e8:	2b50      	cmp	r3, #80	; 0x50
 800e5ea:	d139      	bne.n	800e660 <__gethex+0x14c>
 800e5ec:	7873      	ldrb	r3, [r6, #1]
 800e5ee:	2b2b      	cmp	r3, #43	; 0x2b
 800e5f0:	d02a      	beq.n	800e648 <__gethex+0x134>
 800e5f2:	2b2d      	cmp	r3, #45	; 0x2d
 800e5f4:	d02c      	beq.n	800e650 <__gethex+0x13c>
 800e5f6:	f04f 0900 	mov.w	r9, #0
 800e5fa:	1c71      	adds	r1, r6, #1
 800e5fc:	7808      	ldrb	r0, [r1, #0]
 800e5fe:	f7ff ff74 	bl	800e4ea <__hexdig_fun>
 800e602:	1e43      	subs	r3, r0, #1
 800e604:	b2db      	uxtb	r3, r3
 800e606:	2b18      	cmp	r3, #24
 800e608:	d82a      	bhi.n	800e660 <__gethex+0x14c>
 800e60a:	f1a0 0210 	sub.w	r2, r0, #16
 800e60e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e612:	f7ff ff6a 	bl	800e4ea <__hexdig_fun>
 800e616:	1e43      	subs	r3, r0, #1
 800e618:	b2db      	uxtb	r3, r3
 800e61a:	2b18      	cmp	r3, #24
 800e61c:	d91b      	bls.n	800e656 <__gethex+0x142>
 800e61e:	f1b9 0f00 	cmp.w	r9, #0
 800e622:	d000      	beq.n	800e626 <__gethex+0x112>
 800e624:	4252      	negs	r2, r2
 800e626:	4415      	add	r5, r2
 800e628:	f8cb 1000 	str.w	r1, [fp]
 800e62c:	b1d4      	cbz	r4, 800e664 <__gethex+0x150>
 800e62e:	9b01      	ldr	r3, [sp, #4]
 800e630:	2b00      	cmp	r3, #0
 800e632:	bf14      	ite	ne
 800e634:	2700      	movne	r7, #0
 800e636:	2706      	moveq	r7, #6
 800e638:	4638      	mov	r0, r7
 800e63a:	b00b      	add	sp, #44	; 0x2c
 800e63c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e640:	463e      	mov	r6, r7
 800e642:	4625      	mov	r5, r4
 800e644:	2401      	movs	r4, #1
 800e646:	e7cc      	b.n	800e5e2 <__gethex+0xce>
 800e648:	f04f 0900 	mov.w	r9, #0
 800e64c:	1cb1      	adds	r1, r6, #2
 800e64e:	e7d5      	b.n	800e5fc <__gethex+0xe8>
 800e650:	f04f 0901 	mov.w	r9, #1
 800e654:	e7fa      	b.n	800e64c <__gethex+0x138>
 800e656:	230a      	movs	r3, #10
 800e658:	fb03 0202 	mla	r2, r3, r2, r0
 800e65c:	3a10      	subs	r2, #16
 800e65e:	e7d6      	b.n	800e60e <__gethex+0xfa>
 800e660:	4631      	mov	r1, r6
 800e662:	e7e1      	b.n	800e628 <__gethex+0x114>
 800e664:	4621      	mov	r1, r4
 800e666:	1bf3      	subs	r3, r6, r7
 800e668:	3b01      	subs	r3, #1
 800e66a:	2b07      	cmp	r3, #7
 800e66c:	dc0a      	bgt.n	800e684 <__gethex+0x170>
 800e66e:	9802      	ldr	r0, [sp, #8]
 800e670:	f000 fa7a 	bl	800eb68 <_Balloc>
 800e674:	4604      	mov	r4, r0
 800e676:	b940      	cbnz	r0, 800e68a <__gethex+0x176>
 800e678:	4602      	mov	r2, r0
 800e67a:	21de      	movs	r1, #222	; 0xde
 800e67c:	4b5b      	ldr	r3, [pc, #364]	; (800e7ec <__gethex+0x2d8>)
 800e67e:	485c      	ldr	r0, [pc, #368]	; (800e7f0 <__gethex+0x2dc>)
 800e680:	f001 f9ae 	bl	800f9e0 <__assert_func>
 800e684:	3101      	adds	r1, #1
 800e686:	105b      	asrs	r3, r3, #1
 800e688:	e7ef      	b.n	800e66a <__gethex+0x156>
 800e68a:	f04f 0b00 	mov.w	fp, #0
 800e68e:	f100 0914 	add.w	r9, r0, #20
 800e692:	f1ca 0301 	rsb	r3, sl, #1
 800e696:	f8cd 9010 	str.w	r9, [sp, #16]
 800e69a:	f8cd b004 	str.w	fp, [sp, #4]
 800e69e:	9308      	str	r3, [sp, #32]
 800e6a0:	42b7      	cmp	r7, r6
 800e6a2:	d33f      	bcc.n	800e724 <__gethex+0x210>
 800e6a4:	9f04      	ldr	r7, [sp, #16]
 800e6a6:	9b01      	ldr	r3, [sp, #4]
 800e6a8:	f847 3b04 	str.w	r3, [r7], #4
 800e6ac:	eba7 0709 	sub.w	r7, r7, r9
 800e6b0:	10bf      	asrs	r7, r7, #2
 800e6b2:	6127      	str	r7, [r4, #16]
 800e6b4:	4618      	mov	r0, r3
 800e6b6:	f000 fb49 	bl	800ed4c <__hi0bits>
 800e6ba:	017f      	lsls	r7, r7, #5
 800e6bc:	f8d8 6000 	ldr.w	r6, [r8]
 800e6c0:	1a3f      	subs	r7, r7, r0
 800e6c2:	42b7      	cmp	r7, r6
 800e6c4:	dd62      	ble.n	800e78c <__gethex+0x278>
 800e6c6:	1bbf      	subs	r7, r7, r6
 800e6c8:	4639      	mov	r1, r7
 800e6ca:	4620      	mov	r0, r4
 800e6cc:	f000 fee3 	bl	800f496 <__any_on>
 800e6d0:	4682      	mov	sl, r0
 800e6d2:	b1a8      	cbz	r0, 800e700 <__gethex+0x1ec>
 800e6d4:	f04f 0a01 	mov.w	sl, #1
 800e6d8:	1e7b      	subs	r3, r7, #1
 800e6da:	1159      	asrs	r1, r3, #5
 800e6dc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800e6e0:	f003 021f 	and.w	r2, r3, #31
 800e6e4:	fa0a f202 	lsl.w	r2, sl, r2
 800e6e8:	420a      	tst	r2, r1
 800e6ea:	d009      	beq.n	800e700 <__gethex+0x1ec>
 800e6ec:	4553      	cmp	r3, sl
 800e6ee:	dd05      	ble.n	800e6fc <__gethex+0x1e8>
 800e6f0:	4620      	mov	r0, r4
 800e6f2:	1eb9      	subs	r1, r7, #2
 800e6f4:	f000 fecf 	bl	800f496 <__any_on>
 800e6f8:	2800      	cmp	r0, #0
 800e6fa:	d144      	bne.n	800e786 <__gethex+0x272>
 800e6fc:	f04f 0a02 	mov.w	sl, #2
 800e700:	4639      	mov	r1, r7
 800e702:	4620      	mov	r0, r4
 800e704:	f7ff fe9e 	bl	800e444 <rshift>
 800e708:	443d      	add	r5, r7
 800e70a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e70e:	42ab      	cmp	r3, r5
 800e710:	da4a      	bge.n	800e7a8 <__gethex+0x294>
 800e712:	4621      	mov	r1, r4
 800e714:	9802      	ldr	r0, [sp, #8]
 800e716:	f000 fa67 	bl	800ebe8 <_Bfree>
 800e71a:	2300      	movs	r3, #0
 800e71c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e71e:	27a3      	movs	r7, #163	; 0xa3
 800e720:	6013      	str	r3, [r2, #0]
 800e722:	e789      	b.n	800e638 <__gethex+0x124>
 800e724:	1e73      	subs	r3, r6, #1
 800e726:	9a06      	ldr	r2, [sp, #24]
 800e728:	9307      	str	r3, [sp, #28]
 800e72a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e72e:	4293      	cmp	r3, r2
 800e730:	d019      	beq.n	800e766 <__gethex+0x252>
 800e732:	f1bb 0f20 	cmp.w	fp, #32
 800e736:	d107      	bne.n	800e748 <__gethex+0x234>
 800e738:	9b04      	ldr	r3, [sp, #16]
 800e73a:	9a01      	ldr	r2, [sp, #4]
 800e73c:	f843 2b04 	str.w	r2, [r3], #4
 800e740:	9304      	str	r3, [sp, #16]
 800e742:	2300      	movs	r3, #0
 800e744:	469b      	mov	fp, r3
 800e746:	9301      	str	r3, [sp, #4]
 800e748:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800e74c:	f7ff fecd 	bl	800e4ea <__hexdig_fun>
 800e750:	9b01      	ldr	r3, [sp, #4]
 800e752:	f000 000f 	and.w	r0, r0, #15
 800e756:	fa00 f00b 	lsl.w	r0, r0, fp
 800e75a:	4303      	orrs	r3, r0
 800e75c:	9301      	str	r3, [sp, #4]
 800e75e:	f10b 0b04 	add.w	fp, fp, #4
 800e762:	9b07      	ldr	r3, [sp, #28]
 800e764:	e00d      	b.n	800e782 <__gethex+0x26e>
 800e766:	9a08      	ldr	r2, [sp, #32]
 800e768:	1e73      	subs	r3, r6, #1
 800e76a:	4413      	add	r3, r2
 800e76c:	42bb      	cmp	r3, r7
 800e76e:	d3e0      	bcc.n	800e732 <__gethex+0x21e>
 800e770:	4618      	mov	r0, r3
 800e772:	4652      	mov	r2, sl
 800e774:	9903      	ldr	r1, [sp, #12]
 800e776:	9309      	str	r3, [sp, #36]	; 0x24
 800e778:	f001 f910 	bl	800f99c <strncmp>
 800e77c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e77e:	2800      	cmp	r0, #0
 800e780:	d1d7      	bne.n	800e732 <__gethex+0x21e>
 800e782:	461e      	mov	r6, r3
 800e784:	e78c      	b.n	800e6a0 <__gethex+0x18c>
 800e786:	f04f 0a03 	mov.w	sl, #3
 800e78a:	e7b9      	b.n	800e700 <__gethex+0x1ec>
 800e78c:	da09      	bge.n	800e7a2 <__gethex+0x28e>
 800e78e:	1bf7      	subs	r7, r6, r7
 800e790:	4621      	mov	r1, r4
 800e792:	463a      	mov	r2, r7
 800e794:	9802      	ldr	r0, [sp, #8]
 800e796:	f000 fc3f 	bl	800f018 <__lshift>
 800e79a:	4604      	mov	r4, r0
 800e79c:	1bed      	subs	r5, r5, r7
 800e79e:	f100 0914 	add.w	r9, r0, #20
 800e7a2:	f04f 0a00 	mov.w	sl, #0
 800e7a6:	e7b0      	b.n	800e70a <__gethex+0x1f6>
 800e7a8:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800e7ac:	42a8      	cmp	r0, r5
 800e7ae:	dd72      	ble.n	800e896 <__gethex+0x382>
 800e7b0:	1b45      	subs	r5, r0, r5
 800e7b2:	42ae      	cmp	r6, r5
 800e7b4:	dc35      	bgt.n	800e822 <__gethex+0x30e>
 800e7b6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e7ba:	2b02      	cmp	r3, #2
 800e7bc:	d029      	beq.n	800e812 <__gethex+0x2fe>
 800e7be:	2b03      	cmp	r3, #3
 800e7c0:	d02b      	beq.n	800e81a <__gethex+0x306>
 800e7c2:	2b01      	cmp	r3, #1
 800e7c4:	d11c      	bne.n	800e800 <__gethex+0x2ec>
 800e7c6:	42ae      	cmp	r6, r5
 800e7c8:	d11a      	bne.n	800e800 <__gethex+0x2ec>
 800e7ca:	2e01      	cmp	r6, #1
 800e7cc:	d112      	bne.n	800e7f4 <__gethex+0x2e0>
 800e7ce:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e7d2:	9a05      	ldr	r2, [sp, #20]
 800e7d4:	2762      	movs	r7, #98	; 0x62
 800e7d6:	6013      	str	r3, [r2, #0]
 800e7d8:	2301      	movs	r3, #1
 800e7da:	6123      	str	r3, [r4, #16]
 800e7dc:	f8c9 3000 	str.w	r3, [r9]
 800e7e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e7e2:	601c      	str	r4, [r3, #0]
 800e7e4:	e728      	b.n	800e638 <__gethex+0x124>
 800e7e6:	bf00      	nop
 800e7e8:	080120f0 	.word	0x080120f0
 800e7ec:	08012078 	.word	0x08012078
 800e7f0:	08012089 	.word	0x08012089
 800e7f4:	4620      	mov	r0, r4
 800e7f6:	1e71      	subs	r1, r6, #1
 800e7f8:	f000 fe4d 	bl	800f496 <__any_on>
 800e7fc:	2800      	cmp	r0, #0
 800e7fe:	d1e6      	bne.n	800e7ce <__gethex+0x2ba>
 800e800:	4621      	mov	r1, r4
 800e802:	9802      	ldr	r0, [sp, #8]
 800e804:	f000 f9f0 	bl	800ebe8 <_Bfree>
 800e808:	2300      	movs	r3, #0
 800e80a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e80c:	2750      	movs	r7, #80	; 0x50
 800e80e:	6013      	str	r3, [r2, #0]
 800e810:	e712      	b.n	800e638 <__gethex+0x124>
 800e812:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e814:	2b00      	cmp	r3, #0
 800e816:	d1f3      	bne.n	800e800 <__gethex+0x2ec>
 800e818:	e7d9      	b.n	800e7ce <__gethex+0x2ba>
 800e81a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d1d6      	bne.n	800e7ce <__gethex+0x2ba>
 800e820:	e7ee      	b.n	800e800 <__gethex+0x2ec>
 800e822:	1e6f      	subs	r7, r5, #1
 800e824:	f1ba 0f00 	cmp.w	sl, #0
 800e828:	d132      	bne.n	800e890 <__gethex+0x37c>
 800e82a:	b127      	cbz	r7, 800e836 <__gethex+0x322>
 800e82c:	4639      	mov	r1, r7
 800e82e:	4620      	mov	r0, r4
 800e830:	f000 fe31 	bl	800f496 <__any_on>
 800e834:	4682      	mov	sl, r0
 800e836:	2101      	movs	r1, #1
 800e838:	117b      	asrs	r3, r7, #5
 800e83a:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800e83e:	f007 071f 	and.w	r7, r7, #31
 800e842:	fa01 f707 	lsl.w	r7, r1, r7
 800e846:	421f      	tst	r7, r3
 800e848:	f04f 0702 	mov.w	r7, #2
 800e84c:	4629      	mov	r1, r5
 800e84e:	4620      	mov	r0, r4
 800e850:	bf18      	it	ne
 800e852:	f04a 0a02 	orrne.w	sl, sl, #2
 800e856:	1b76      	subs	r6, r6, r5
 800e858:	f7ff fdf4 	bl	800e444 <rshift>
 800e85c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e860:	f1ba 0f00 	cmp.w	sl, #0
 800e864:	d048      	beq.n	800e8f8 <__gethex+0x3e4>
 800e866:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e86a:	2b02      	cmp	r3, #2
 800e86c:	d015      	beq.n	800e89a <__gethex+0x386>
 800e86e:	2b03      	cmp	r3, #3
 800e870:	d017      	beq.n	800e8a2 <__gethex+0x38e>
 800e872:	2b01      	cmp	r3, #1
 800e874:	d109      	bne.n	800e88a <__gethex+0x376>
 800e876:	f01a 0f02 	tst.w	sl, #2
 800e87a:	d006      	beq.n	800e88a <__gethex+0x376>
 800e87c:	f8d9 0000 	ldr.w	r0, [r9]
 800e880:	ea4a 0a00 	orr.w	sl, sl, r0
 800e884:	f01a 0f01 	tst.w	sl, #1
 800e888:	d10e      	bne.n	800e8a8 <__gethex+0x394>
 800e88a:	f047 0710 	orr.w	r7, r7, #16
 800e88e:	e033      	b.n	800e8f8 <__gethex+0x3e4>
 800e890:	f04f 0a01 	mov.w	sl, #1
 800e894:	e7cf      	b.n	800e836 <__gethex+0x322>
 800e896:	2701      	movs	r7, #1
 800e898:	e7e2      	b.n	800e860 <__gethex+0x34c>
 800e89a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e89c:	f1c3 0301 	rsb	r3, r3, #1
 800e8a0:	9315      	str	r3, [sp, #84]	; 0x54
 800e8a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d0f0      	beq.n	800e88a <__gethex+0x376>
 800e8a8:	f04f 0c00 	mov.w	ip, #0
 800e8ac:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e8b0:	f104 0314 	add.w	r3, r4, #20
 800e8b4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e8b8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e8bc:	4618      	mov	r0, r3
 800e8be:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8c2:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e8c6:	d01c      	beq.n	800e902 <__gethex+0x3ee>
 800e8c8:	3201      	adds	r2, #1
 800e8ca:	6002      	str	r2, [r0, #0]
 800e8cc:	2f02      	cmp	r7, #2
 800e8ce:	f104 0314 	add.w	r3, r4, #20
 800e8d2:	d13d      	bne.n	800e950 <__gethex+0x43c>
 800e8d4:	f8d8 2000 	ldr.w	r2, [r8]
 800e8d8:	3a01      	subs	r2, #1
 800e8da:	42b2      	cmp	r2, r6
 800e8dc:	d10a      	bne.n	800e8f4 <__gethex+0x3e0>
 800e8de:	2201      	movs	r2, #1
 800e8e0:	1171      	asrs	r1, r6, #5
 800e8e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e8e6:	f006 061f 	and.w	r6, r6, #31
 800e8ea:	fa02 f606 	lsl.w	r6, r2, r6
 800e8ee:	421e      	tst	r6, r3
 800e8f0:	bf18      	it	ne
 800e8f2:	4617      	movne	r7, r2
 800e8f4:	f047 0720 	orr.w	r7, r7, #32
 800e8f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e8fa:	601c      	str	r4, [r3, #0]
 800e8fc:	9b05      	ldr	r3, [sp, #20]
 800e8fe:	601d      	str	r5, [r3, #0]
 800e900:	e69a      	b.n	800e638 <__gethex+0x124>
 800e902:	4299      	cmp	r1, r3
 800e904:	f843 cc04 	str.w	ip, [r3, #-4]
 800e908:	d8d8      	bhi.n	800e8bc <__gethex+0x3a8>
 800e90a:	68a3      	ldr	r3, [r4, #8]
 800e90c:	459b      	cmp	fp, r3
 800e90e:	db17      	blt.n	800e940 <__gethex+0x42c>
 800e910:	6861      	ldr	r1, [r4, #4]
 800e912:	9802      	ldr	r0, [sp, #8]
 800e914:	3101      	adds	r1, #1
 800e916:	f000 f927 	bl	800eb68 <_Balloc>
 800e91a:	4681      	mov	r9, r0
 800e91c:	b918      	cbnz	r0, 800e926 <__gethex+0x412>
 800e91e:	4602      	mov	r2, r0
 800e920:	2184      	movs	r1, #132	; 0x84
 800e922:	4b19      	ldr	r3, [pc, #100]	; (800e988 <__gethex+0x474>)
 800e924:	e6ab      	b.n	800e67e <__gethex+0x16a>
 800e926:	6922      	ldr	r2, [r4, #16]
 800e928:	f104 010c 	add.w	r1, r4, #12
 800e92c:	3202      	adds	r2, #2
 800e92e:	0092      	lsls	r2, r2, #2
 800e930:	300c      	adds	r0, #12
 800e932:	f7fd f9d5 	bl	800bce0 <memcpy>
 800e936:	4621      	mov	r1, r4
 800e938:	9802      	ldr	r0, [sp, #8]
 800e93a:	f000 f955 	bl	800ebe8 <_Bfree>
 800e93e:	464c      	mov	r4, r9
 800e940:	6923      	ldr	r3, [r4, #16]
 800e942:	1c5a      	adds	r2, r3, #1
 800e944:	6122      	str	r2, [r4, #16]
 800e946:	2201      	movs	r2, #1
 800e948:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e94c:	615a      	str	r2, [r3, #20]
 800e94e:	e7bd      	b.n	800e8cc <__gethex+0x3b8>
 800e950:	6922      	ldr	r2, [r4, #16]
 800e952:	455a      	cmp	r2, fp
 800e954:	dd0b      	ble.n	800e96e <__gethex+0x45a>
 800e956:	2101      	movs	r1, #1
 800e958:	4620      	mov	r0, r4
 800e95a:	f7ff fd73 	bl	800e444 <rshift>
 800e95e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e962:	3501      	adds	r5, #1
 800e964:	42ab      	cmp	r3, r5
 800e966:	f6ff aed4 	blt.w	800e712 <__gethex+0x1fe>
 800e96a:	2701      	movs	r7, #1
 800e96c:	e7c2      	b.n	800e8f4 <__gethex+0x3e0>
 800e96e:	f016 061f 	ands.w	r6, r6, #31
 800e972:	d0fa      	beq.n	800e96a <__gethex+0x456>
 800e974:	4453      	add	r3, sl
 800e976:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e97a:	f000 f9e7 	bl	800ed4c <__hi0bits>
 800e97e:	f1c6 0620 	rsb	r6, r6, #32
 800e982:	42b0      	cmp	r0, r6
 800e984:	dbe7      	blt.n	800e956 <__gethex+0x442>
 800e986:	e7f0      	b.n	800e96a <__gethex+0x456>
 800e988:	08012078 	.word	0x08012078

0800e98c <L_shift>:
 800e98c:	f1c2 0208 	rsb	r2, r2, #8
 800e990:	0092      	lsls	r2, r2, #2
 800e992:	b570      	push	{r4, r5, r6, lr}
 800e994:	f1c2 0620 	rsb	r6, r2, #32
 800e998:	6843      	ldr	r3, [r0, #4]
 800e99a:	6804      	ldr	r4, [r0, #0]
 800e99c:	fa03 f506 	lsl.w	r5, r3, r6
 800e9a0:	432c      	orrs	r4, r5
 800e9a2:	40d3      	lsrs	r3, r2
 800e9a4:	6004      	str	r4, [r0, #0]
 800e9a6:	f840 3f04 	str.w	r3, [r0, #4]!
 800e9aa:	4288      	cmp	r0, r1
 800e9ac:	d3f4      	bcc.n	800e998 <L_shift+0xc>
 800e9ae:	bd70      	pop	{r4, r5, r6, pc}

0800e9b0 <__match>:
 800e9b0:	b530      	push	{r4, r5, lr}
 800e9b2:	6803      	ldr	r3, [r0, #0]
 800e9b4:	3301      	adds	r3, #1
 800e9b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e9ba:	b914      	cbnz	r4, 800e9c2 <__match+0x12>
 800e9bc:	6003      	str	r3, [r0, #0]
 800e9be:	2001      	movs	r0, #1
 800e9c0:	bd30      	pop	{r4, r5, pc}
 800e9c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9c6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800e9ca:	2d19      	cmp	r5, #25
 800e9cc:	bf98      	it	ls
 800e9ce:	3220      	addls	r2, #32
 800e9d0:	42a2      	cmp	r2, r4
 800e9d2:	d0f0      	beq.n	800e9b6 <__match+0x6>
 800e9d4:	2000      	movs	r0, #0
 800e9d6:	e7f3      	b.n	800e9c0 <__match+0x10>

0800e9d8 <__hexnan>:
 800e9d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9dc:	2500      	movs	r5, #0
 800e9de:	680b      	ldr	r3, [r1, #0]
 800e9e0:	4682      	mov	sl, r0
 800e9e2:	115e      	asrs	r6, r3, #5
 800e9e4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e9e8:	f013 031f 	ands.w	r3, r3, #31
 800e9ec:	bf18      	it	ne
 800e9ee:	3604      	addne	r6, #4
 800e9f0:	1f37      	subs	r7, r6, #4
 800e9f2:	46b9      	mov	r9, r7
 800e9f4:	463c      	mov	r4, r7
 800e9f6:	46ab      	mov	fp, r5
 800e9f8:	b087      	sub	sp, #28
 800e9fa:	4690      	mov	r8, r2
 800e9fc:	6802      	ldr	r2, [r0, #0]
 800e9fe:	9301      	str	r3, [sp, #4]
 800ea00:	f846 5c04 	str.w	r5, [r6, #-4]
 800ea04:	9502      	str	r5, [sp, #8]
 800ea06:	7851      	ldrb	r1, [r2, #1]
 800ea08:	1c53      	adds	r3, r2, #1
 800ea0a:	9303      	str	r3, [sp, #12]
 800ea0c:	b341      	cbz	r1, 800ea60 <__hexnan+0x88>
 800ea0e:	4608      	mov	r0, r1
 800ea10:	9205      	str	r2, [sp, #20]
 800ea12:	9104      	str	r1, [sp, #16]
 800ea14:	f7ff fd69 	bl	800e4ea <__hexdig_fun>
 800ea18:	2800      	cmp	r0, #0
 800ea1a:	d14f      	bne.n	800eabc <__hexnan+0xe4>
 800ea1c:	9904      	ldr	r1, [sp, #16]
 800ea1e:	9a05      	ldr	r2, [sp, #20]
 800ea20:	2920      	cmp	r1, #32
 800ea22:	d818      	bhi.n	800ea56 <__hexnan+0x7e>
 800ea24:	9b02      	ldr	r3, [sp, #8]
 800ea26:	459b      	cmp	fp, r3
 800ea28:	dd13      	ble.n	800ea52 <__hexnan+0x7a>
 800ea2a:	454c      	cmp	r4, r9
 800ea2c:	d206      	bcs.n	800ea3c <__hexnan+0x64>
 800ea2e:	2d07      	cmp	r5, #7
 800ea30:	dc04      	bgt.n	800ea3c <__hexnan+0x64>
 800ea32:	462a      	mov	r2, r5
 800ea34:	4649      	mov	r1, r9
 800ea36:	4620      	mov	r0, r4
 800ea38:	f7ff ffa8 	bl	800e98c <L_shift>
 800ea3c:	4544      	cmp	r4, r8
 800ea3e:	d950      	bls.n	800eae2 <__hexnan+0x10a>
 800ea40:	2300      	movs	r3, #0
 800ea42:	f1a4 0904 	sub.w	r9, r4, #4
 800ea46:	f844 3c04 	str.w	r3, [r4, #-4]
 800ea4a:	461d      	mov	r5, r3
 800ea4c:	464c      	mov	r4, r9
 800ea4e:	f8cd b008 	str.w	fp, [sp, #8]
 800ea52:	9a03      	ldr	r2, [sp, #12]
 800ea54:	e7d7      	b.n	800ea06 <__hexnan+0x2e>
 800ea56:	2929      	cmp	r1, #41	; 0x29
 800ea58:	d156      	bne.n	800eb08 <__hexnan+0x130>
 800ea5a:	3202      	adds	r2, #2
 800ea5c:	f8ca 2000 	str.w	r2, [sl]
 800ea60:	f1bb 0f00 	cmp.w	fp, #0
 800ea64:	d050      	beq.n	800eb08 <__hexnan+0x130>
 800ea66:	454c      	cmp	r4, r9
 800ea68:	d206      	bcs.n	800ea78 <__hexnan+0xa0>
 800ea6a:	2d07      	cmp	r5, #7
 800ea6c:	dc04      	bgt.n	800ea78 <__hexnan+0xa0>
 800ea6e:	462a      	mov	r2, r5
 800ea70:	4649      	mov	r1, r9
 800ea72:	4620      	mov	r0, r4
 800ea74:	f7ff ff8a 	bl	800e98c <L_shift>
 800ea78:	4544      	cmp	r4, r8
 800ea7a:	d934      	bls.n	800eae6 <__hexnan+0x10e>
 800ea7c:	4623      	mov	r3, r4
 800ea7e:	f1a8 0204 	sub.w	r2, r8, #4
 800ea82:	f853 1b04 	ldr.w	r1, [r3], #4
 800ea86:	429f      	cmp	r7, r3
 800ea88:	f842 1f04 	str.w	r1, [r2, #4]!
 800ea8c:	d2f9      	bcs.n	800ea82 <__hexnan+0xaa>
 800ea8e:	1b3b      	subs	r3, r7, r4
 800ea90:	f023 0303 	bic.w	r3, r3, #3
 800ea94:	3304      	adds	r3, #4
 800ea96:	3401      	adds	r4, #1
 800ea98:	3e03      	subs	r6, #3
 800ea9a:	42b4      	cmp	r4, r6
 800ea9c:	bf88      	it	hi
 800ea9e:	2304      	movhi	r3, #4
 800eaa0:	2200      	movs	r2, #0
 800eaa2:	4443      	add	r3, r8
 800eaa4:	f843 2b04 	str.w	r2, [r3], #4
 800eaa8:	429f      	cmp	r7, r3
 800eaaa:	d2fb      	bcs.n	800eaa4 <__hexnan+0xcc>
 800eaac:	683b      	ldr	r3, [r7, #0]
 800eaae:	b91b      	cbnz	r3, 800eab8 <__hexnan+0xe0>
 800eab0:	4547      	cmp	r7, r8
 800eab2:	d127      	bne.n	800eb04 <__hexnan+0x12c>
 800eab4:	2301      	movs	r3, #1
 800eab6:	603b      	str	r3, [r7, #0]
 800eab8:	2005      	movs	r0, #5
 800eaba:	e026      	b.n	800eb0a <__hexnan+0x132>
 800eabc:	3501      	adds	r5, #1
 800eabe:	2d08      	cmp	r5, #8
 800eac0:	f10b 0b01 	add.w	fp, fp, #1
 800eac4:	dd06      	ble.n	800ead4 <__hexnan+0xfc>
 800eac6:	4544      	cmp	r4, r8
 800eac8:	d9c3      	bls.n	800ea52 <__hexnan+0x7a>
 800eaca:	2300      	movs	r3, #0
 800eacc:	2501      	movs	r5, #1
 800eace:	f844 3c04 	str.w	r3, [r4, #-4]
 800ead2:	3c04      	subs	r4, #4
 800ead4:	6822      	ldr	r2, [r4, #0]
 800ead6:	f000 000f 	and.w	r0, r0, #15
 800eada:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800eade:	6022      	str	r2, [r4, #0]
 800eae0:	e7b7      	b.n	800ea52 <__hexnan+0x7a>
 800eae2:	2508      	movs	r5, #8
 800eae4:	e7b5      	b.n	800ea52 <__hexnan+0x7a>
 800eae6:	9b01      	ldr	r3, [sp, #4]
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d0df      	beq.n	800eaac <__hexnan+0xd4>
 800eaec:	f04f 32ff 	mov.w	r2, #4294967295
 800eaf0:	f1c3 0320 	rsb	r3, r3, #32
 800eaf4:	fa22 f303 	lsr.w	r3, r2, r3
 800eaf8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800eafc:	401a      	ands	r2, r3
 800eafe:	f846 2c04 	str.w	r2, [r6, #-4]
 800eb02:	e7d3      	b.n	800eaac <__hexnan+0xd4>
 800eb04:	3f04      	subs	r7, #4
 800eb06:	e7d1      	b.n	800eaac <__hexnan+0xd4>
 800eb08:	2004      	movs	r0, #4
 800eb0a:	b007      	add	sp, #28
 800eb0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800eb10 <_localeconv_r>:
 800eb10:	4800      	ldr	r0, [pc, #0]	; (800eb14 <_localeconv_r+0x4>)
 800eb12:	4770      	bx	lr
 800eb14:	20000170 	.word	0x20000170

0800eb18 <malloc>:
 800eb18:	4b02      	ldr	r3, [pc, #8]	; (800eb24 <malloc+0xc>)
 800eb1a:	4601      	mov	r1, r0
 800eb1c:	6818      	ldr	r0, [r3, #0]
 800eb1e:	f000 bd57 	b.w	800f5d0 <_malloc_r>
 800eb22:	bf00      	nop
 800eb24:	20000018 	.word	0x20000018

0800eb28 <__ascii_mbtowc>:
 800eb28:	b082      	sub	sp, #8
 800eb2a:	b901      	cbnz	r1, 800eb2e <__ascii_mbtowc+0x6>
 800eb2c:	a901      	add	r1, sp, #4
 800eb2e:	b142      	cbz	r2, 800eb42 <__ascii_mbtowc+0x1a>
 800eb30:	b14b      	cbz	r3, 800eb46 <__ascii_mbtowc+0x1e>
 800eb32:	7813      	ldrb	r3, [r2, #0]
 800eb34:	600b      	str	r3, [r1, #0]
 800eb36:	7812      	ldrb	r2, [r2, #0]
 800eb38:	1e10      	subs	r0, r2, #0
 800eb3a:	bf18      	it	ne
 800eb3c:	2001      	movne	r0, #1
 800eb3e:	b002      	add	sp, #8
 800eb40:	4770      	bx	lr
 800eb42:	4610      	mov	r0, r2
 800eb44:	e7fb      	b.n	800eb3e <__ascii_mbtowc+0x16>
 800eb46:	f06f 0001 	mvn.w	r0, #1
 800eb4a:	e7f8      	b.n	800eb3e <__ascii_mbtowc+0x16>

0800eb4c <memchr>:
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	b510      	push	{r4, lr}
 800eb50:	b2c9      	uxtb	r1, r1
 800eb52:	4402      	add	r2, r0
 800eb54:	4293      	cmp	r3, r2
 800eb56:	4618      	mov	r0, r3
 800eb58:	d101      	bne.n	800eb5e <memchr+0x12>
 800eb5a:	2000      	movs	r0, #0
 800eb5c:	e003      	b.n	800eb66 <memchr+0x1a>
 800eb5e:	7804      	ldrb	r4, [r0, #0]
 800eb60:	3301      	adds	r3, #1
 800eb62:	428c      	cmp	r4, r1
 800eb64:	d1f6      	bne.n	800eb54 <memchr+0x8>
 800eb66:	bd10      	pop	{r4, pc}

0800eb68 <_Balloc>:
 800eb68:	b570      	push	{r4, r5, r6, lr}
 800eb6a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800eb6c:	4604      	mov	r4, r0
 800eb6e:	460d      	mov	r5, r1
 800eb70:	b976      	cbnz	r6, 800eb90 <_Balloc+0x28>
 800eb72:	2010      	movs	r0, #16
 800eb74:	f7ff ffd0 	bl	800eb18 <malloc>
 800eb78:	4602      	mov	r2, r0
 800eb7a:	6260      	str	r0, [r4, #36]	; 0x24
 800eb7c:	b920      	cbnz	r0, 800eb88 <_Balloc+0x20>
 800eb7e:	2166      	movs	r1, #102	; 0x66
 800eb80:	4b17      	ldr	r3, [pc, #92]	; (800ebe0 <_Balloc+0x78>)
 800eb82:	4818      	ldr	r0, [pc, #96]	; (800ebe4 <_Balloc+0x7c>)
 800eb84:	f000 ff2c 	bl	800f9e0 <__assert_func>
 800eb88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eb8c:	6006      	str	r6, [r0, #0]
 800eb8e:	60c6      	str	r6, [r0, #12]
 800eb90:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800eb92:	68f3      	ldr	r3, [r6, #12]
 800eb94:	b183      	cbz	r3, 800ebb8 <_Balloc+0x50>
 800eb96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eb98:	68db      	ldr	r3, [r3, #12]
 800eb9a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eb9e:	b9b8      	cbnz	r0, 800ebd0 <_Balloc+0x68>
 800eba0:	2101      	movs	r1, #1
 800eba2:	fa01 f605 	lsl.w	r6, r1, r5
 800eba6:	1d72      	adds	r2, r6, #5
 800eba8:	4620      	mov	r0, r4
 800ebaa:	0092      	lsls	r2, r2, #2
 800ebac:	f000 fc94 	bl	800f4d8 <_calloc_r>
 800ebb0:	b160      	cbz	r0, 800ebcc <_Balloc+0x64>
 800ebb2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ebb6:	e00e      	b.n	800ebd6 <_Balloc+0x6e>
 800ebb8:	2221      	movs	r2, #33	; 0x21
 800ebba:	2104      	movs	r1, #4
 800ebbc:	4620      	mov	r0, r4
 800ebbe:	f000 fc8b 	bl	800f4d8 <_calloc_r>
 800ebc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ebc4:	60f0      	str	r0, [r6, #12]
 800ebc6:	68db      	ldr	r3, [r3, #12]
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d1e4      	bne.n	800eb96 <_Balloc+0x2e>
 800ebcc:	2000      	movs	r0, #0
 800ebce:	bd70      	pop	{r4, r5, r6, pc}
 800ebd0:	6802      	ldr	r2, [r0, #0]
 800ebd2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ebdc:	e7f7      	b.n	800ebce <_Balloc+0x66>
 800ebde:	bf00      	nop
 800ebe0:	08012006 	.word	0x08012006
 800ebe4:	08012104 	.word	0x08012104

0800ebe8 <_Bfree>:
 800ebe8:	b570      	push	{r4, r5, r6, lr}
 800ebea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ebec:	4605      	mov	r5, r0
 800ebee:	460c      	mov	r4, r1
 800ebf0:	b976      	cbnz	r6, 800ec10 <_Bfree+0x28>
 800ebf2:	2010      	movs	r0, #16
 800ebf4:	f7ff ff90 	bl	800eb18 <malloc>
 800ebf8:	4602      	mov	r2, r0
 800ebfa:	6268      	str	r0, [r5, #36]	; 0x24
 800ebfc:	b920      	cbnz	r0, 800ec08 <_Bfree+0x20>
 800ebfe:	218a      	movs	r1, #138	; 0x8a
 800ec00:	4b08      	ldr	r3, [pc, #32]	; (800ec24 <_Bfree+0x3c>)
 800ec02:	4809      	ldr	r0, [pc, #36]	; (800ec28 <_Bfree+0x40>)
 800ec04:	f000 feec 	bl	800f9e0 <__assert_func>
 800ec08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ec0c:	6006      	str	r6, [r0, #0]
 800ec0e:	60c6      	str	r6, [r0, #12]
 800ec10:	b13c      	cbz	r4, 800ec22 <_Bfree+0x3a>
 800ec12:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ec14:	6862      	ldr	r2, [r4, #4]
 800ec16:	68db      	ldr	r3, [r3, #12]
 800ec18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ec1c:	6021      	str	r1, [r4, #0]
 800ec1e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ec22:	bd70      	pop	{r4, r5, r6, pc}
 800ec24:	08012006 	.word	0x08012006
 800ec28:	08012104 	.word	0x08012104

0800ec2c <__multadd>:
 800ec2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec30:	4607      	mov	r7, r0
 800ec32:	460c      	mov	r4, r1
 800ec34:	461e      	mov	r6, r3
 800ec36:	2000      	movs	r0, #0
 800ec38:	690d      	ldr	r5, [r1, #16]
 800ec3a:	f101 0c14 	add.w	ip, r1, #20
 800ec3e:	f8dc 3000 	ldr.w	r3, [ip]
 800ec42:	3001      	adds	r0, #1
 800ec44:	b299      	uxth	r1, r3
 800ec46:	fb02 6101 	mla	r1, r2, r1, r6
 800ec4a:	0c1e      	lsrs	r6, r3, #16
 800ec4c:	0c0b      	lsrs	r3, r1, #16
 800ec4e:	fb02 3306 	mla	r3, r2, r6, r3
 800ec52:	b289      	uxth	r1, r1
 800ec54:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ec58:	4285      	cmp	r5, r0
 800ec5a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ec5e:	f84c 1b04 	str.w	r1, [ip], #4
 800ec62:	dcec      	bgt.n	800ec3e <__multadd+0x12>
 800ec64:	b30e      	cbz	r6, 800ecaa <__multadd+0x7e>
 800ec66:	68a3      	ldr	r3, [r4, #8]
 800ec68:	42ab      	cmp	r3, r5
 800ec6a:	dc19      	bgt.n	800eca0 <__multadd+0x74>
 800ec6c:	6861      	ldr	r1, [r4, #4]
 800ec6e:	4638      	mov	r0, r7
 800ec70:	3101      	adds	r1, #1
 800ec72:	f7ff ff79 	bl	800eb68 <_Balloc>
 800ec76:	4680      	mov	r8, r0
 800ec78:	b928      	cbnz	r0, 800ec86 <__multadd+0x5a>
 800ec7a:	4602      	mov	r2, r0
 800ec7c:	21b5      	movs	r1, #181	; 0xb5
 800ec7e:	4b0c      	ldr	r3, [pc, #48]	; (800ecb0 <__multadd+0x84>)
 800ec80:	480c      	ldr	r0, [pc, #48]	; (800ecb4 <__multadd+0x88>)
 800ec82:	f000 fead 	bl	800f9e0 <__assert_func>
 800ec86:	6922      	ldr	r2, [r4, #16]
 800ec88:	f104 010c 	add.w	r1, r4, #12
 800ec8c:	3202      	adds	r2, #2
 800ec8e:	0092      	lsls	r2, r2, #2
 800ec90:	300c      	adds	r0, #12
 800ec92:	f7fd f825 	bl	800bce0 <memcpy>
 800ec96:	4621      	mov	r1, r4
 800ec98:	4638      	mov	r0, r7
 800ec9a:	f7ff ffa5 	bl	800ebe8 <_Bfree>
 800ec9e:	4644      	mov	r4, r8
 800eca0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800eca4:	3501      	adds	r5, #1
 800eca6:	615e      	str	r6, [r3, #20]
 800eca8:	6125      	str	r5, [r4, #16]
 800ecaa:	4620      	mov	r0, r4
 800ecac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecb0:	08012078 	.word	0x08012078
 800ecb4:	08012104 	.word	0x08012104

0800ecb8 <__s2b>:
 800ecb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ecbc:	4615      	mov	r5, r2
 800ecbe:	2209      	movs	r2, #9
 800ecc0:	461f      	mov	r7, r3
 800ecc2:	3308      	adds	r3, #8
 800ecc4:	460c      	mov	r4, r1
 800ecc6:	fb93 f3f2 	sdiv	r3, r3, r2
 800ecca:	4606      	mov	r6, r0
 800eccc:	2201      	movs	r2, #1
 800ecce:	2100      	movs	r1, #0
 800ecd0:	429a      	cmp	r2, r3
 800ecd2:	db09      	blt.n	800ece8 <__s2b+0x30>
 800ecd4:	4630      	mov	r0, r6
 800ecd6:	f7ff ff47 	bl	800eb68 <_Balloc>
 800ecda:	b940      	cbnz	r0, 800ecee <__s2b+0x36>
 800ecdc:	4602      	mov	r2, r0
 800ecde:	21ce      	movs	r1, #206	; 0xce
 800ece0:	4b18      	ldr	r3, [pc, #96]	; (800ed44 <__s2b+0x8c>)
 800ece2:	4819      	ldr	r0, [pc, #100]	; (800ed48 <__s2b+0x90>)
 800ece4:	f000 fe7c 	bl	800f9e0 <__assert_func>
 800ece8:	0052      	lsls	r2, r2, #1
 800ecea:	3101      	adds	r1, #1
 800ecec:	e7f0      	b.n	800ecd0 <__s2b+0x18>
 800ecee:	9b08      	ldr	r3, [sp, #32]
 800ecf0:	2d09      	cmp	r5, #9
 800ecf2:	6143      	str	r3, [r0, #20]
 800ecf4:	f04f 0301 	mov.w	r3, #1
 800ecf8:	6103      	str	r3, [r0, #16]
 800ecfa:	dd16      	ble.n	800ed2a <__s2b+0x72>
 800ecfc:	f104 0909 	add.w	r9, r4, #9
 800ed00:	46c8      	mov	r8, r9
 800ed02:	442c      	add	r4, r5
 800ed04:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ed08:	4601      	mov	r1, r0
 800ed0a:	220a      	movs	r2, #10
 800ed0c:	4630      	mov	r0, r6
 800ed0e:	3b30      	subs	r3, #48	; 0x30
 800ed10:	f7ff ff8c 	bl	800ec2c <__multadd>
 800ed14:	45a0      	cmp	r8, r4
 800ed16:	d1f5      	bne.n	800ed04 <__s2b+0x4c>
 800ed18:	f1a5 0408 	sub.w	r4, r5, #8
 800ed1c:	444c      	add	r4, r9
 800ed1e:	1b2d      	subs	r5, r5, r4
 800ed20:	1963      	adds	r3, r4, r5
 800ed22:	42bb      	cmp	r3, r7
 800ed24:	db04      	blt.n	800ed30 <__s2b+0x78>
 800ed26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed2a:	2509      	movs	r5, #9
 800ed2c:	340a      	adds	r4, #10
 800ed2e:	e7f6      	b.n	800ed1e <__s2b+0x66>
 800ed30:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ed34:	4601      	mov	r1, r0
 800ed36:	220a      	movs	r2, #10
 800ed38:	4630      	mov	r0, r6
 800ed3a:	3b30      	subs	r3, #48	; 0x30
 800ed3c:	f7ff ff76 	bl	800ec2c <__multadd>
 800ed40:	e7ee      	b.n	800ed20 <__s2b+0x68>
 800ed42:	bf00      	nop
 800ed44:	08012078 	.word	0x08012078
 800ed48:	08012104 	.word	0x08012104

0800ed4c <__hi0bits>:
 800ed4c:	0c02      	lsrs	r2, r0, #16
 800ed4e:	0412      	lsls	r2, r2, #16
 800ed50:	4603      	mov	r3, r0
 800ed52:	b9ca      	cbnz	r2, 800ed88 <__hi0bits+0x3c>
 800ed54:	0403      	lsls	r3, r0, #16
 800ed56:	2010      	movs	r0, #16
 800ed58:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ed5c:	bf04      	itt	eq
 800ed5e:	021b      	lsleq	r3, r3, #8
 800ed60:	3008      	addeq	r0, #8
 800ed62:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ed66:	bf04      	itt	eq
 800ed68:	011b      	lsleq	r3, r3, #4
 800ed6a:	3004      	addeq	r0, #4
 800ed6c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ed70:	bf04      	itt	eq
 800ed72:	009b      	lsleq	r3, r3, #2
 800ed74:	3002      	addeq	r0, #2
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	db05      	blt.n	800ed86 <__hi0bits+0x3a>
 800ed7a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800ed7e:	f100 0001 	add.w	r0, r0, #1
 800ed82:	bf08      	it	eq
 800ed84:	2020      	moveq	r0, #32
 800ed86:	4770      	bx	lr
 800ed88:	2000      	movs	r0, #0
 800ed8a:	e7e5      	b.n	800ed58 <__hi0bits+0xc>

0800ed8c <__lo0bits>:
 800ed8c:	6803      	ldr	r3, [r0, #0]
 800ed8e:	4602      	mov	r2, r0
 800ed90:	f013 0007 	ands.w	r0, r3, #7
 800ed94:	d00b      	beq.n	800edae <__lo0bits+0x22>
 800ed96:	07d9      	lsls	r1, r3, #31
 800ed98:	d421      	bmi.n	800edde <__lo0bits+0x52>
 800ed9a:	0798      	lsls	r0, r3, #30
 800ed9c:	bf49      	itett	mi
 800ed9e:	085b      	lsrmi	r3, r3, #1
 800eda0:	089b      	lsrpl	r3, r3, #2
 800eda2:	2001      	movmi	r0, #1
 800eda4:	6013      	strmi	r3, [r2, #0]
 800eda6:	bf5c      	itt	pl
 800eda8:	2002      	movpl	r0, #2
 800edaa:	6013      	strpl	r3, [r2, #0]
 800edac:	4770      	bx	lr
 800edae:	b299      	uxth	r1, r3
 800edb0:	b909      	cbnz	r1, 800edb6 <__lo0bits+0x2a>
 800edb2:	2010      	movs	r0, #16
 800edb4:	0c1b      	lsrs	r3, r3, #16
 800edb6:	b2d9      	uxtb	r1, r3
 800edb8:	b909      	cbnz	r1, 800edbe <__lo0bits+0x32>
 800edba:	3008      	adds	r0, #8
 800edbc:	0a1b      	lsrs	r3, r3, #8
 800edbe:	0719      	lsls	r1, r3, #28
 800edc0:	bf04      	itt	eq
 800edc2:	091b      	lsreq	r3, r3, #4
 800edc4:	3004      	addeq	r0, #4
 800edc6:	0799      	lsls	r1, r3, #30
 800edc8:	bf04      	itt	eq
 800edca:	089b      	lsreq	r3, r3, #2
 800edcc:	3002      	addeq	r0, #2
 800edce:	07d9      	lsls	r1, r3, #31
 800edd0:	d403      	bmi.n	800edda <__lo0bits+0x4e>
 800edd2:	085b      	lsrs	r3, r3, #1
 800edd4:	f100 0001 	add.w	r0, r0, #1
 800edd8:	d003      	beq.n	800ede2 <__lo0bits+0x56>
 800edda:	6013      	str	r3, [r2, #0]
 800eddc:	4770      	bx	lr
 800edde:	2000      	movs	r0, #0
 800ede0:	4770      	bx	lr
 800ede2:	2020      	movs	r0, #32
 800ede4:	4770      	bx	lr
	...

0800ede8 <__i2b>:
 800ede8:	b510      	push	{r4, lr}
 800edea:	460c      	mov	r4, r1
 800edec:	2101      	movs	r1, #1
 800edee:	f7ff febb 	bl	800eb68 <_Balloc>
 800edf2:	4602      	mov	r2, r0
 800edf4:	b928      	cbnz	r0, 800ee02 <__i2b+0x1a>
 800edf6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800edfa:	4b04      	ldr	r3, [pc, #16]	; (800ee0c <__i2b+0x24>)
 800edfc:	4804      	ldr	r0, [pc, #16]	; (800ee10 <__i2b+0x28>)
 800edfe:	f000 fdef 	bl	800f9e0 <__assert_func>
 800ee02:	2301      	movs	r3, #1
 800ee04:	6144      	str	r4, [r0, #20]
 800ee06:	6103      	str	r3, [r0, #16]
 800ee08:	bd10      	pop	{r4, pc}
 800ee0a:	bf00      	nop
 800ee0c:	08012078 	.word	0x08012078
 800ee10:	08012104 	.word	0x08012104

0800ee14 <__multiply>:
 800ee14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee18:	4691      	mov	r9, r2
 800ee1a:	690a      	ldr	r2, [r1, #16]
 800ee1c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ee20:	460c      	mov	r4, r1
 800ee22:	429a      	cmp	r2, r3
 800ee24:	bfbe      	ittt	lt
 800ee26:	460b      	movlt	r3, r1
 800ee28:	464c      	movlt	r4, r9
 800ee2a:	4699      	movlt	r9, r3
 800ee2c:	6927      	ldr	r7, [r4, #16]
 800ee2e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ee32:	68a3      	ldr	r3, [r4, #8]
 800ee34:	6861      	ldr	r1, [r4, #4]
 800ee36:	eb07 060a 	add.w	r6, r7, sl
 800ee3a:	42b3      	cmp	r3, r6
 800ee3c:	b085      	sub	sp, #20
 800ee3e:	bfb8      	it	lt
 800ee40:	3101      	addlt	r1, #1
 800ee42:	f7ff fe91 	bl	800eb68 <_Balloc>
 800ee46:	b930      	cbnz	r0, 800ee56 <__multiply+0x42>
 800ee48:	4602      	mov	r2, r0
 800ee4a:	f240 115d 	movw	r1, #349	; 0x15d
 800ee4e:	4b43      	ldr	r3, [pc, #268]	; (800ef5c <__multiply+0x148>)
 800ee50:	4843      	ldr	r0, [pc, #268]	; (800ef60 <__multiply+0x14c>)
 800ee52:	f000 fdc5 	bl	800f9e0 <__assert_func>
 800ee56:	f100 0514 	add.w	r5, r0, #20
 800ee5a:	462b      	mov	r3, r5
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ee62:	4543      	cmp	r3, r8
 800ee64:	d321      	bcc.n	800eeaa <__multiply+0x96>
 800ee66:	f104 0314 	add.w	r3, r4, #20
 800ee6a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ee6e:	f109 0314 	add.w	r3, r9, #20
 800ee72:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ee76:	9202      	str	r2, [sp, #8]
 800ee78:	1b3a      	subs	r2, r7, r4
 800ee7a:	3a15      	subs	r2, #21
 800ee7c:	f022 0203 	bic.w	r2, r2, #3
 800ee80:	3204      	adds	r2, #4
 800ee82:	f104 0115 	add.w	r1, r4, #21
 800ee86:	428f      	cmp	r7, r1
 800ee88:	bf38      	it	cc
 800ee8a:	2204      	movcc	r2, #4
 800ee8c:	9201      	str	r2, [sp, #4]
 800ee8e:	9a02      	ldr	r2, [sp, #8]
 800ee90:	9303      	str	r3, [sp, #12]
 800ee92:	429a      	cmp	r2, r3
 800ee94:	d80c      	bhi.n	800eeb0 <__multiply+0x9c>
 800ee96:	2e00      	cmp	r6, #0
 800ee98:	dd03      	ble.n	800eea2 <__multiply+0x8e>
 800ee9a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d059      	beq.n	800ef56 <__multiply+0x142>
 800eea2:	6106      	str	r6, [r0, #16]
 800eea4:	b005      	add	sp, #20
 800eea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeaa:	f843 2b04 	str.w	r2, [r3], #4
 800eeae:	e7d8      	b.n	800ee62 <__multiply+0x4e>
 800eeb0:	f8b3 a000 	ldrh.w	sl, [r3]
 800eeb4:	f1ba 0f00 	cmp.w	sl, #0
 800eeb8:	d023      	beq.n	800ef02 <__multiply+0xee>
 800eeba:	46a9      	mov	r9, r5
 800eebc:	f04f 0c00 	mov.w	ip, #0
 800eec0:	f104 0e14 	add.w	lr, r4, #20
 800eec4:	f85e 2b04 	ldr.w	r2, [lr], #4
 800eec8:	f8d9 1000 	ldr.w	r1, [r9]
 800eecc:	fa1f fb82 	uxth.w	fp, r2
 800eed0:	b289      	uxth	r1, r1
 800eed2:	fb0a 110b 	mla	r1, sl, fp, r1
 800eed6:	4461      	add	r1, ip
 800eed8:	f8d9 c000 	ldr.w	ip, [r9]
 800eedc:	0c12      	lsrs	r2, r2, #16
 800eede:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800eee2:	fb0a c202 	mla	r2, sl, r2, ip
 800eee6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800eeea:	b289      	uxth	r1, r1
 800eeec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800eef0:	4577      	cmp	r7, lr
 800eef2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800eef6:	f849 1b04 	str.w	r1, [r9], #4
 800eefa:	d8e3      	bhi.n	800eec4 <__multiply+0xb0>
 800eefc:	9a01      	ldr	r2, [sp, #4]
 800eefe:	f845 c002 	str.w	ip, [r5, r2]
 800ef02:	9a03      	ldr	r2, [sp, #12]
 800ef04:	3304      	adds	r3, #4
 800ef06:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ef0a:	f1b9 0f00 	cmp.w	r9, #0
 800ef0e:	d020      	beq.n	800ef52 <__multiply+0x13e>
 800ef10:	46ae      	mov	lr, r5
 800ef12:	f04f 0a00 	mov.w	sl, #0
 800ef16:	6829      	ldr	r1, [r5, #0]
 800ef18:	f104 0c14 	add.w	ip, r4, #20
 800ef1c:	f8bc b000 	ldrh.w	fp, [ip]
 800ef20:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ef24:	b289      	uxth	r1, r1
 800ef26:	fb09 220b 	mla	r2, r9, fp, r2
 800ef2a:	4492      	add	sl, r2
 800ef2c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ef30:	f84e 1b04 	str.w	r1, [lr], #4
 800ef34:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ef38:	f8be 1000 	ldrh.w	r1, [lr]
 800ef3c:	0c12      	lsrs	r2, r2, #16
 800ef3e:	fb09 1102 	mla	r1, r9, r2, r1
 800ef42:	4567      	cmp	r7, ip
 800ef44:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800ef48:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ef4c:	d8e6      	bhi.n	800ef1c <__multiply+0x108>
 800ef4e:	9a01      	ldr	r2, [sp, #4]
 800ef50:	50a9      	str	r1, [r5, r2]
 800ef52:	3504      	adds	r5, #4
 800ef54:	e79b      	b.n	800ee8e <__multiply+0x7a>
 800ef56:	3e01      	subs	r6, #1
 800ef58:	e79d      	b.n	800ee96 <__multiply+0x82>
 800ef5a:	bf00      	nop
 800ef5c:	08012078 	.word	0x08012078
 800ef60:	08012104 	.word	0x08012104

0800ef64 <__pow5mult>:
 800ef64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef68:	4615      	mov	r5, r2
 800ef6a:	f012 0203 	ands.w	r2, r2, #3
 800ef6e:	4606      	mov	r6, r0
 800ef70:	460f      	mov	r7, r1
 800ef72:	d007      	beq.n	800ef84 <__pow5mult+0x20>
 800ef74:	4c25      	ldr	r4, [pc, #148]	; (800f00c <__pow5mult+0xa8>)
 800ef76:	3a01      	subs	r2, #1
 800ef78:	2300      	movs	r3, #0
 800ef7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ef7e:	f7ff fe55 	bl	800ec2c <__multadd>
 800ef82:	4607      	mov	r7, r0
 800ef84:	10ad      	asrs	r5, r5, #2
 800ef86:	d03d      	beq.n	800f004 <__pow5mult+0xa0>
 800ef88:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ef8a:	b97c      	cbnz	r4, 800efac <__pow5mult+0x48>
 800ef8c:	2010      	movs	r0, #16
 800ef8e:	f7ff fdc3 	bl	800eb18 <malloc>
 800ef92:	4602      	mov	r2, r0
 800ef94:	6270      	str	r0, [r6, #36]	; 0x24
 800ef96:	b928      	cbnz	r0, 800efa4 <__pow5mult+0x40>
 800ef98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800ef9c:	4b1c      	ldr	r3, [pc, #112]	; (800f010 <__pow5mult+0xac>)
 800ef9e:	481d      	ldr	r0, [pc, #116]	; (800f014 <__pow5mult+0xb0>)
 800efa0:	f000 fd1e 	bl	800f9e0 <__assert_func>
 800efa4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800efa8:	6004      	str	r4, [r0, #0]
 800efaa:	60c4      	str	r4, [r0, #12]
 800efac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800efb0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800efb4:	b94c      	cbnz	r4, 800efca <__pow5mult+0x66>
 800efb6:	f240 2171 	movw	r1, #625	; 0x271
 800efba:	4630      	mov	r0, r6
 800efbc:	f7ff ff14 	bl	800ede8 <__i2b>
 800efc0:	2300      	movs	r3, #0
 800efc2:	4604      	mov	r4, r0
 800efc4:	f8c8 0008 	str.w	r0, [r8, #8]
 800efc8:	6003      	str	r3, [r0, #0]
 800efca:	f04f 0900 	mov.w	r9, #0
 800efce:	07eb      	lsls	r3, r5, #31
 800efd0:	d50a      	bpl.n	800efe8 <__pow5mult+0x84>
 800efd2:	4639      	mov	r1, r7
 800efd4:	4622      	mov	r2, r4
 800efd6:	4630      	mov	r0, r6
 800efd8:	f7ff ff1c 	bl	800ee14 <__multiply>
 800efdc:	4680      	mov	r8, r0
 800efde:	4639      	mov	r1, r7
 800efe0:	4630      	mov	r0, r6
 800efe2:	f7ff fe01 	bl	800ebe8 <_Bfree>
 800efe6:	4647      	mov	r7, r8
 800efe8:	106d      	asrs	r5, r5, #1
 800efea:	d00b      	beq.n	800f004 <__pow5mult+0xa0>
 800efec:	6820      	ldr	r0, [r4, #0]
 800efee:	b938      	cbnz	r0, 800f000 <__pow5mult+0x9c>
 800eff0:	4622      	mov	r2, r4
 800eff2:	4621      	mov	r1, r4
 800eff4:	4630      	mov	r0, r6
 800eff6:	f7ff ff0d 	bl	800ee14 <__multiply>
 800effa:	6020      	str	r0, [r4, #0]
 800effc:	f8c0 9000 	str.w	r9, [r0]
 800f000:	4604      	mov	r4, r0
 800f002:	e7e4      	b.n	800efce <__pow5mult+0x6a>
 800f004:	4638      	mov	r0, r7
 800f006:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f00a:	bf00      	nop
 800f00c:	08012250 	.word	0x08012250
 800f010:	08012006 	.word	0x08012006
 800f014:	08012104 	.word	0x08012104

0800f018 <__lshift>:
 800f018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f01c:	460c      	mov	r4, r1
 800f01e:	4607      	mov	r7, r0
 800f020:	4691      	mov	r9, r2
 800f022:	6923      	ldr	r3, [r4, #16]
 800f024:	6849      	ldr	r1, [r1, #4]
 800f026:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f02a:	68a3      	ldr	r3, [r4, #8]
 800f02c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f030:	f108 0601 	add.w	r6, r8, #1
 800f034:	42b3      	cmp	r3, r6
 800f036:	db0b      	blt.n	800f050 <__lshift+0x38>
 800f038:	4638      	mov	r0, r7
 800f03a:	f7ff fd95 	bl	800eb68 <_Balloc>
 800f03e:	4605      	mov	r5, r0
 800f040:	b948      	cbnz	r0, 800f056 <__lshift+0x3e>
 800f042:	4602      	mov	r2, r0
 800f044:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f048:	4b29      	ldr	r3, [pc, #164]	; (800f0f0 <__lshift+0xd8>)
 800f04a:	482a      	ldr	r0, [pc, #168]	; (800f0f4 <__lshift+0xdc>)
 800f04c:	f000 fcc8 	bl	800f9e0 <__assert_func>
 800f050:	3101      	adds	r1, #1
 800f052:	005b      	lsls	r3, r3, #1
 800f054:	e7ee      	b.n	800f034 <__lshift+0x1c>
 800f056:	2300      	movs	r3, #0
 800f058:	f100 0114 	add.w	r1, r0, #20
 800f05c:	f100 0210 	add.w	r2, r0, #16
 800f060:	4618      	mov	r0, r3
 800f062:	4553      	cmp	r3, sl
 800f064:	db37      	blt.n	800f0d6 <__lshift+0xbe>
 800f066:	6920      	ldr	r0, [r4, #16]
 800f068:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f06c:	f104 0314 	add.w	r3, r4, #20
 800f070:	f019 091f 	ands.w	r9, r9, #31
 800f074:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f078:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f07c:	d02f      	beq.n	800f0de <__lshift+0xc6>
 800f07e:	468a      	mov	sl, r1
 800f080:	f04f 0c00 	mov.w	ip, #0
 800f084:	f1c9 0e20 	rsb	lr, r9, #32
 800f088:	681a      	ldr	r2, [r3, #0]
 800f08a:	fa02 f209 	lsl.w	r2, r2, r9
 800f08e:	ea42 020c 	orr.w	r2, r2, ip
 800f092:	f84a 2b04 	str.w	r2, [sl], #4
 800f096:	f853 2b04 	ldr.w	r2, [r3], #4
 800f09a:	4298      	cmp	r0, r3
 800f09c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f0a0:	d8f2      	bhi.n	800f088 <__lshift+0x70>
 800f0a2:	1b03      	subs	r3, r0, r4
 800f0a4:	3b15      	subs	r3, #21
 800f0a6:	f023 0303 	bic.w	r3, r3, #3
 800f0aa:	3304      	adds	r3, #4
 800f0ac:	f104 0215 	add.w	r2, r4, #21
 800f0b0:	4290      	cmp	r0, r2
 800f0b2:	bf38      	it	cc
 800f0b4:	2304      	movcc	r3, #4
 800f0b6:	f841 c003 	str.w	ip, [r1, r3]
 800f0ba:	f1bc 0f00 	cmp.w	ip, #0
 800f0be:	d001      	beq.n	800f0c4 <__lshift+0xac>
 800f0c0:	f108 0602 	add.w	r6, r8, #2
 800f0c4:	3e01      	subs	r6, #1
 800f0c6:	4638      	mov	r0, r7
 800f0c8:	4621      	mov	r1, r4
 800f0ca:	612e      	str	r6, [r5, #16]
 800f0cc:	f7ff fd8c 	bl	800ebe8 <_Bfree>
 800f0d0:	4628      	mov	r0, r5
 800f0d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0d6:	f842 0f04 	str.w	r0, [r2, #4]!
 800f0da:	3301      	adds	r3, #1
 800f0dc:	e7c1      	b.n	800f062 <__lshift+0x4a>
 800f0de:	3904      	subs	r1, #4
 800f0e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800f0e4:	4298      	cmp	r0, r3
 800f0e6:	f841 2f04 	str.w	r2, [r1, #4]!
 800f0ea:	d8f9      	bhi.n	800f0e0 <__lshift+0xc8>
 800f0ec:	e7ea      	b.n	800f0c4 <__lshift+0xac>
 800f0ee:	bf00      	nop
 800f0f0:	08012078 	.word	0x08012078
 800f0f4:	08012104 	.word	0x08012104

0800f0f8 <__mcmp>:
 800f0f8:	4603      	mov	r3, r0
 800f0fa:	690a      	ldr	r2, [r1, #16]
 800f0fc:	6900      	ldr	r0, [r0, #16]
 800f0fe:	b530      	push	{r4, r5, lr}
 800f100:	1a80      	subs	r0, r0, r2
 800f102:	d10d      	bne.n	800f120 <__mcmp+0x28>
 800f104:	3314      	adds	r3, #20
 800f106:	3114      	adds	r1, #20
 800f108:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f10c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f110:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f114:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f118:	4295      	cmp	r5, r2
 800f11a:	d002      	beq.n	800f122 <__mcmp+0x2a>
 800f11c:	d304      	bcc.n	800f128 <__mcmp+0x30>
 800f11e:	2001      	movs	r0, #1
 800f120:	bd30      	pop	{r4, r5, pc}
 800f122:	42a3      	cmp	r3, r4
 800f124:	d3f4      	bcc.n	800f110 <__mcmp+0x18>
 800f126:	e7fb      	b.n	800f120 <__mcmp+0x28>
 800f128:	f04f 30ff 	mov.w	r0, #4294967295
 800f12c:	e7f8      	b.n	800f120 <__mcmp+0x28>
	...

0800f130 <__mdiff>:
 800f130:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f134:	460d      	mov	r5, r1
 800f136:	4607      	mov	r7, r0
 800f138:	4611      	mov	r1, r2
 800f13a:	4628      	mov	r0, r5
 800f13c:	4614      	mov	r4, r2
 800f13e:	f7ff ffdb 	bl	800f0f8 <__mcmp>
 800f142:	1e06      	subs	r6, r0, #0
 800f144:	d111      	bne.n	800f16a <__mdiff+0x3a>
 800f146:	4631      	mov	r1, r6
 800f148:	4638      	mov	r0, r7
 800f14a:	f7ff fd0d 	bl	800eb68 <_Balloc>
 800f14e:	4602      	mov	r2, r0
 800f150:	b928      	cbnz	r0, 800f15e <__mdiff+0x2e>
 800f152:	f240 2132 	movw	r1, #562	; 0x232
 800f156:	4b3a      	ldr	r3, [pc, #232]	; (800f240 <__mdiff+0x110>)
 800f158:	483a      	ldr	r0, [pc, #232]	; (800f244 <__mdiff+0x114>)
 800f15a:	f000 fc41 	bl	800f9e0 <__assert_func>
 800f15e:	2301      	movs	r3, #1
 800f160:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800f164:	4610      	mov	r0, r2
 800f166:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f16a:	bfa4      	itt	ge
 800f16c:	4623      	movge	r3, r4
 800f16e:	462c      	movge	r4, r5
 800f170:	4638      	mov	r0, r7
 800f172:	6861      	ldr	r1, [r4, #4]
 800f174:	bfa6      	itte	ge
 800f176:	461d      	movge	r5, r3
 800f178:	2600      	movge	r6, #0
 800f17a:	2601      	movlt	r6, #1
 800f17c:	f7ff fcf4 	bl	800eb68 <_Balloc>
 800f180:	4602      	mov	r2, r0
 800f182:	b918      	cbnz	r0, 800f18c <__mdiff+0x5c>
 800f184:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f188:	4b2d      	ldr	r3, [pc, #180]	; (800f240 <__mdiff+0x110>)
 800f18a:	e7e5      	b.n	800f158 <__mdiff+0x28>
 800f18c:	f102 0814 	add.w	r8, r2, #20
 800f190:	46c2      	mov	sl, r8
 800f192:	f04f 0c00 	mov.w	ip, #0
 800f196:	6927      	ldr	r7, [r4, #16]
 800f198:	60c6      	str	r6, [r0, #12]
 800f19a:	692e      	ldr	r6, [r5, #16]
 800f19c:	f104 0014 	add.w	r0, r4, #20
 800f1a0:	f105 0914 	add.w	r9, r5, #20
 800f1a4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800f1a8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f1ac:	3410      	adds	r4, #16
 800f1ae:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800f1b2:	f859 3b04 	ldr.w	r3, [r9], #4
 800f1b6:	fa1f f18b 	uxth.w	r1, fp
 800f1ba:	448c      	add	ip, r1
 800f1bc:	b299      	uxth	r1, r3
 800f1be:	0c1b      	lsrs	r3, r3, #16
 800f1c0:	ebac 0101 	sub.w	r1, ip, r1
 800f1c4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f1c8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800f1cc:	b289      	uxth	r1, r1
 800f1ce:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800f1d2:	454e      	cmp	r6, r9
 800f1d4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800f1d8:	f84a 3b04 	str.w	r3, [sl], #4
 800f1dc:	d8e7      	bhi.n	800f1ae <__mdiff+0x7e>
 800f1de:	1b73      	subs	r3, r6, r5
 800f1e0:	3b15      	subs	r3, #21
 800f1e2:	f023 0303 	bic.w	r3, r3, #3
 800f1e6:	3515      	adds	r5, #21
 800f1e8:	3304      	adds	r3, #4
 800f1ea:	42ae      	cmp	r6, r5
 800f1ec:	bf38      	it	cc
 800f1ee:	2304      	movcc	r3, #4
 800f1f0:	4418      	add	r0, r3
 800f1f2:	4443      	add	r3, r8
 800f1f4:	461e      	mov	r6, r3
 800f1f6:	4605      	mov	r5, r0
 800f1f8:	4575      	cmp	r5, lr
 800f1fa:	d30e      	bcc.n	800f21a <__mdiff+0xea>
 800f1fc:	f10e 0103 	add.w	r1, lr, #3
 800f200:	1a09      	subs	r1, r1, r0
 800f202:	f021 0103 	bic.w	r1, r1, #3
 800f206:	3803      	subs	r0, #3
 800f208:	4586      	cmp	lr, r0
 800f20a:	bf38      	it	cc
 800f20c:	2100      	movcc	r1, #0
 800f20e:	4419      	add	r1, r3
 800f210:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800f214:	b18b      	cbz	r3, 800f23a <__mdiff+0x10a>
 800f216:	6117      	str	r7, [r2, #16]
 800f218:	e7a4      	b.n	800f164 <__mdiff+0x34>
 800f21a:	f855 8b04 	ldr.w	r8, [r5], #4
 800f21e:	fa1f f188 	uxth.w	r1, r8
 800f222:	4461      	add	r1, ip
 800f224:	140c      	asrs	r4, r1, #16
 800f226:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f22a:	b289      	uxth	r1, r1
 800f22c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800f230:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800f234:	f846 1b04 	str.w	r1, [r6], #4
 800f238:	e7de      	b.n	800f1f8 <__mdiff+0xc8>
 800f23a:	3f01      	subs	r7, #1
 800f23c:	e7e8      	b.n	800f210 <__mdiff+0xe0>
 800f23e:	bf00      	nop
 800f240:	08012078 	.word	0x08012078
 800f244:	08012104 	.word	0x08012104

0800f248 <__ulp>:
 800f248:	4b11      	ldr	r3, [pc, #68]	; (800f290 <__ulp+0x48>)
 800f24a:	400b      	ands	r3, r1
 800f24c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800f250:	2b00      	cmp	r3, #0
 800f252:	dd02      	ble.n	800f25a <__ulp+0x12>
 800f254:	2000      	movs	r0, #0
 800f256:	4619      	mov	r1, r3
 800f258:	4770      	bx	lr
 800f25a:	425b      	negs	r3, r3
 800f25c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800f260:	f04f 0000 	mov.w	r0, #0
 800f264:	f04f 0100 	mov.w	r1, #0
 800f268:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f26c:	da04      	bge.n	800f278 <__ulp+0x30>
 800f26e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f272:	fa43 f102 	asr.w	r1, r3, r2
 800f276:	4770      	bx	lr
 800f278:	f1a2 0314 	sub.w	r3, r2, #20
 800f27c:	2b1e      	cmp	r3, #30
 800f27e:	bfd6      	itet	le
 800f280:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800f284:	2301      	movgt	r3, #1
 800f286:	fa22 f303 	lsrle.w	r3, r2, r3
 800f28a:	4618      	mov	r0, r3
 800f28c:	4770      	bx	lr
 800f28e:	bf00      	nop
 800f290:	7ff00000 	.word	0x7ff00000

0800f294 <__b2d>:
 800f294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f298:	6907      	ldr	r7, [r0, #16]
 800f29a:	f100 0914 	add.w	r9, r0, #20
 800f29e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800f2a2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800f2a6:	f1a7 0804 	sub.w	r8, r7, #4
 800f2aa:	4630      	mov	r0, r6
 800f2ac:	f7ff fd4e 	bl	800ed4c <__hi0bits>
 800f2b0:	f1c0 0320 	rsb	r3, r0, #32
 800f2b4:	280a      	cmp	r0, #10
 800f2b6:	600b      	str	r3, [r1, #0]
 800f2b8:	491f      	ldr	r1, [pc, #124]	; (800f338 <__b2d+0xa4>)
 800f2ba:	dc17      	bgt.n	800f2ec <__b2d+0x58>
 800f2bc:	45c1      	cmp	r9, r8
 800f2be:	bf28      	it	cs
 800f2c0:	2200      	movcs	r2, #0
 800f2c2:	f1c0 0c0b 	rsb	ip, r0, #11
 800f2c6:	fa26 f30c 	lsr.w	r3, r6, ip
 800f2ca:	bf38      	it	cc
 800f2cc:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800f2d0:	ea43 0501 	orr.w	r5, r3, r1
 800f2d4:	f100 0315 	add.w	r3, r0, #21
 800f2d8:	fa06 f303 	lsl.w	r3, r6, r3
 800f2dc:	fa22 f20c 	lsr.w	r2, r2, ip
 800f2e0:	ea43 0402 	orr.w	r4, r3, r2
 800f2e4:	4620      	mov	r0, r4
 800f2e6:	4629      	mov	r1, r5
 800f2e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f2ec:	45c1      	cmp	r9, r8
 800f2ee:	bf2e      	itee	cs
 800f2f0:	2200      	movcs	r2, #0
 800f2f2:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800f2f6:	f1a7 0808 	subcc.w	r8, r7, #8
 800f2fa:	f1b0 030b 	subs.w	r3, r0, #11
 800f2fe:	d016      	beq.n	800f32e <__b2d+0x9a>
 800f300:	f1c3 0720 	rsb	r7, r3, #32
 800f304:	fa22 f107 	lsr.w	r1, r2, r7
 800f308:	45c8      	cmp	r8, r9
 800f30a:	fa06 f603 	lsl.w	r6, r6, r3
 800f30e:	ea46 0601 	orr.w	r6, r6, r1
 800f312:	bf94      	ite	ls
 800f314:	2100      	movls	r1, #0
 800f316:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800f31a:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800f31e:	fa02 f003 	lsl.w	r0, r2, r3
 800f322:	40f9      	lsrs	r1, r7
 800f324:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f328:	ea40 0401 	orr.w	r4, r0, r1
 800f32c:	e7da      	b.n	800f2e4 <__b2d+0x50>
 800f32e:	4614      	mov	r4, r2
 800f330:	ea46 0501 	orr.w	r5, r6, r1
 800f334:	e7d6      	b.n	800f2e4 <__b2d+0x50>
 800f336:	bf00      	nop
 800f338:	3ff00000 	.word	0x3ff00000

0800f33c <__d2b>:
 800f33c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800f340:	2101      	movs	r1, #1
 800f342:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800f346:	4690      	mov	r8, r2
 800f348:	461d      	mov	r5, r3
 800f34a:	f7ff fc0d 	bl	800eb68 <_Balloc>
 800f34e:	4604      	mov	r4, r0
 800f350:	b930      	cbnz	r0, 800f360 <__d2b+0x24>
 800f352:	4602      	mov	r2, r0
 800f354:	f240 310a 	movw	r1, #778	; 0x30a
 800f358:	4b24      	ldr	r3, [pc, #144]	; (800f3ec <__d2b+0xb0>)
 800f35a:	4825      	ldr	r0, [pc, #148]	; (800f3f0 <__d2b+0xb4>)
 800f35c:	f000 fb40 	bl	800f9e0 <__assert_func>
 800f360:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800f364:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800f368:	bb2d      	cbnz	r5, 800f3b6 <__d2b+0x7a>
 800f36a:	9301      	str	r3, [sp, #4]
 800f36c:	f1b8 0300 	subs.w	r3, r8, #0
 800f370:	d026      	beq.n	800f3c0 <__d2b+0x84>
 800f372:	4668      	mov	r0, sp
 800f374:	9300      	str	r3, [sp, #0]
 800f376:	f7ff fd09 	bl	800ed8c <__lo0bits>
 800f37a:	9900      	ldr	r1, [sp, #0]
 800f37c:	b1f0      	cbz	r0, 800f3bc <__d2b+0x80>
 800f37e:	9a01      	ldr	r2, [sp, #4]
 800f380:	f1c0 0320 	rsb	r3, r0, #32
 800f384:	fa02 f303 	lsl.w	r3, r2, r3
 800f388:	430b      	orrs	r3, r1
 800f38a:	40c2      	lsrs	r2, r0
 800f38c:	6163      	str	r3, [r4, #20]
 800f38e:	9201      	str	r2, [sp, #4]
 800f390:	9b01      	ldr	r3, [sp, #4]
 800f392:	2b00      	cmp	r3, #0
 800f394:	bf14      	ite	ne
 800f396:	2102      	movne	r1, #2
 800f398:	2101      	moveq	r1, #1
 800f39a:	61a3      	str	r3, [r4, #24]
 800f39c:	6121      	str	r1, [r4, #16]
 800f39e:	b1c5      	cbz	r5, 800f3d2 <__d2b+0x96>
 800f3a0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f3a4:	4405      	add	r5, r0
 800f3a6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f3aa:	603d      	str	r5, [r7, #0]
 800f3ac:	6030      	str	r0, [r6, #0]
 800f3ae:	4620      	mov	r0, r4
 800f3b0:	b002      	add	sp, #8
 800f3b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f3ba:	e7d6      	b.n	800f36a <__d2b+0x2e>
 800f3bc:	6161      	str	r1, [r4, #20]
 800f3be:	e7e7      	b.n	800f390 <__d2b+0x54>
 800f3c0:	a801      	add	r0, sp, #4
 800f3c2:	f7ff fce3 	bl	800ed8c <__lo0bits>
 800f3c6:	2101      	movs	r1, #1
 800f3c8:	9b01      	ldr	r3, [sp, #4]
 800f3ca:	6121      	str	r1, [r4, #16]
 800f3cc:	6163      	str	r3, [r4, #20]
 800f3ce:	3020      	adds	r0, #32
 800f3d0:	e7e5      	b.n	800f39e <__d2b+0x62>
 800f3d2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800f3d6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f3da:	6038      	str	r0, [r7, #0]
 800f3dc:	6918      	ldr	r0, [r3, #16]
 800f3de:	f7ff fcb5 	bl	800ed4c <__hi0bits>
 800f3e2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800f3e6:	6031      	str	r1, [r6, #0]
 800f3e8:	e7e1      	b.n	800f3ae <__d2b+0x72>
 800f3ea:	bf00      	nop
 800f3ec:	08012078 	.word	0x08012078
 800f3f0:	08012104 	.word	0x08012104

0800f3f4 <__ratio>:
 800f3f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3f8:	4688      	mov	r8, r1
 800f3fa:	4669      	mov	r1, sp
 800f3fc:	4681      	mov	r9, r0
 800f3fe:	f7ff ff49 	bl	800f294 <__b2d>
 800f402:	460f      	mov	r7, r1
 800f404:	4604      	mov	r4, r0
 800f406:	460d      	mov	r5, r1
 800f408:	4640      	mov	r0, r8
 800f40a:	a901      	add	r1, sp, #4
 800f40c:	f7ff ff42 	bl	800f294 <__b2d>
 800f410:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f414:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800f418:	468b      	mov	fp, r1
 800f41a:	eba3 0c02 	sub.w	ip, r3, r2
 800f41e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f422:	1a9b      	subs	r3, r3, r2
 800f424:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800f428:	2b00      	cmp	r3, #0
 800f42a:	bfd5      	itete	le
 800f42c:	460a      	movle	r2, r1
 800f42e:	462a      	movgt	r2, r5
 800f430:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f434:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f438:	bfd8      	it	le
 800f43a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800f43e:	465b      	mov	r3, fp
 800f440:	4602      	mov	r2, r0
 800f442:	4639      	mov	r1, r7
 800f444:	4620      	mov	r0, r4
 800f446:	f7f1 f9e1 	bl	800080c <__aeabi_ddiv>
 800f44a:	b003      	add	sp, #12
 800f44c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f450 <__copybits>:
 800f450:	3901      	subs	r1, #1
 800f452:	b570      	push	{r4, r5, r6, lr}
 800f454:	1149      	asrs	r1, r1, #5
 800f456:	6914      	ldr	r4, [r2, #16]
 800f458:	3101      	adds	r1, #1
 800f45a:	f102 0314 	add.w	r3, r2, #20
 800f45e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f462:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f466:	1f05      	subs	r5, r0, #4
 800f468:	42a3      	cmp	r3, r4
 800f46a:	d30c      	bcc.n	800f486 <__copybits+0x36>
 800f46c:	1aa3      	subs	r3, r4, r2
 800f46e:	3b11      	subs	r3, #17
 800f470:	f023 0303 	bic.w	r3, r3, #3
 800f474:	3211      	adds	r2, #17
 800f476:	42a2      	cmp	r2, r4
 800f478:	bf88      	it	hi
 800f47a:	2300      	movhi	r3, #0
 800f47c:	4418      	add	r0, r3
 800f47e:	2300      	movs	r3, #0
 800f480:	4288      	cmp	r0, r1
 800f482:	d305      	bcc.n	800f490 <__copybits+0x40>
 800f484:	bd70      	pop	{r4, r5, r6, pc}
 800f486:	f853 6b04 	ldr.w	r6, [r3], #4
 800f48a:	f845 6f04 	str.w	r6, [r5, #4]!
 800f48e:	e7eb      	b.n	800f468 <__copybits+0x18>
 800f490:	f840 3b04 	str.w	r3, [r0], #4
 800f494:	e7f4      	b.n	800f480 <__copybits+0x30>

0800f496 <__any_on>:
 800f496:	f100 0214 	add.w	r2, r0, #20
 800f49a:	6900      	ldr	r0, [r0, #16]
 800f49c:	114b      	asrs	r3, r1, #5
 800f49e:	4298      	cmp	r0, r3
 800f4a0:	b510      	push	{r4, lr}
 800f4a2:	db11      	blt.n	800f4c8 <__any_on+0x32>
 800f4a4:	dd0a      	ble.n	800f4bc <__any_on+0x26>
 800f4a6:	f011 011f 	ands.w	r1, r1, #31
 800f4aa:	d007      	beq.n	800f4bc <__any_on+0x26>
 800f4ac:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f4b0:	fa24 f001 	lsr.w	r0, r4, r1
 800f4b4:	fa00 f101 	lsl.w	r1, r0, r1
 800f4b8:	428c      	cmp	r4, r1
 800f4ba:	d10b      	bne.n	800f4d4 <__any_on+0x3e>
 800f4bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f4c0:	4293      	cmp	r3, r2
 800f4c2:	d803      	bhi.n	800f4cc <__any_on+0x36>
 800f4c4:	2000      	movs	r0, #0
 800f4c6:	bd10      	pop	{r4, pc}
 800f4c8:	4603      	mov	r3, r0
 800f4ca:	e7f7      	b.n	800f4bc <__any_on+0x26>
 800f4cc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f4d0:	2900      	cmp	r1, #0
 800f4d2:	d0f5      	beq.n	800f4c0 <__any_on+0x2a>
 800f4d4:	2001      	movs	r0, #1
 800f4d6:	e7f6      	b.n	800f4c6 <__any_on+0x30>

0800f4d8 <_calloc_r>:
 800f4d8:	b570      	push	{r4, r5, r6, lr}
 800f4da:	fba1 5402 	umull	r5, r4, r1, r2
 800f4de:	b934      	cbnz	r4, 800f4ee <_calloc_r+0x16>
 800f4e0:	4629      	mov	r1, r5
 800f4e2:	f000 f875 	bl	800f5d0 <_malloc_r>
 800f4e6:	4606      	mov	r6, r0
 800f4e8:	b928      	cbnz	r0, 800f4f6 <_calloc_r+0x1e>
 800f4ea:	4630      	mov	r0, r6
 800f4ec:	bd70      	pop	{r4, r5, r6, pc}
 800f4ee:	220c      	movs	r2, #12
 800f4f0:	2600      	movs	r6, #0
 800f4f2:	6002      	str	r2, [r0, #0]
 800f4f4:	e7f9      	b.n	800f4ea <_calloc_r+0x12>
 800f4f6:	462a      	mov	r2, r5
 800f4f8:	4621      	mov	r1, r4
 800f4fa:	f7fc fbff 	bl	800bcfc <memset>
 800f4fe:	e7f4      	b.n	800f4ea <_calloc_r+0x12>

0800f500 <_free_r>:
 800f500:	b538      	push	{r3, r4, r5, lr}
 800f502:	4605      	mov	r5, r0
 800f504:	2900      	cmp	r1, #0
 800f506:	d040      	beq.n	800f58a <_free_r+0x8a>
 800f508:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f50c:	1f0c      	subs	r4, r1, #4
 800f50e:	2b00      	cmp	r3, #0
 800f510:	bfb8      	it	lt
 800f512:	18e4      	addlt	r4, r4, r3
 800f514:	f000 faae 	bl	800fa74 <__malloc_lock>
 800f518:	4a1c      	ldr	r2, [pc, #112]	; (800f58c <_free_r+0x8c>)
 800f51a:	6813      	ldr	r3, [r2, #0]
 800f51c:	b933      	cbnz	r3, 800f52c <_free_r+0x2c>
 800f51e:	6063      	str	r3, [r4, #4]
 800f520:	6014      	str	r4, [r2, #0]
 800f522:	4628      	mov	r0, r5
 800f524:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f528:	f000 baaa 	b.w	800fa80 <__malloc_unlock>
 800f52c:	42a3      	cmp	r3, r4
 800f52e:	d908      	bls.n	800f542 <_free_r+0x42>
 800f530:	6820      	ldr	r0, [r4, #0]
 800f532:	1821      	adds	r1, r4, r0
 800f534:	428b      	cmp	r3, r1
 800f536:	bf01      	itttt	eq
 800f538:	6819      	ldreq	r1, [r3, #0]
 800f53a:	685b      	ldreq	r3, [r3, #4]
 800f53c:	1809      	addeq	r1, r1, r0
 800f53e:	6021      	streq	r1, [r4, #0]
 800f540:	e7ed      	b.n	800f51e <_free_r+0x1e>
 800f542:	461a      	mov	r2, r3
 800f544:	685b      	ldr	r3, [r3, #4]
 800f546:	b10b      	cbz	r3, 800f54c <_free_r+0x4c>
 800f548:	42a3      	cmp	r3, r4
 800f54a:	d9fa      	bls.n	800f542 <_free_r+0x42>
 800f54c:	6811      	ldr	r1, [r2, #0]
 800f54e:	1850      	adds	r0, r2, r1
 800f550:	42a0      	cmp	r0, r4
 800f552:	d10b      	bne.n	800f56c <_free_r+0x6c>
 800f554:	6820      	ldr	r0, [r4, #0]
 800f556:	4401      	add	r1, r0
 800f558:	1850      	adds	r0, r2, r1
 800f55a:	4283      	cmp	r3, r0
 800f55c:	6011      	str	r1, [r2, #0]
 800f55e:	d1e0      	bne.n	800f522 <_free_r+0x22>
 800f560:	6818      	ldr	r0, [r3, #0]
 800f562:	685b      	ldr	r3, [r3, #4]
 800f564:	4401      	add	r1, r0
 800f566:	6011      	str	r1, [r2, #0]
 800f568:	6053      	str	r3, [r2, #4]
 800f56a:	e7da      	b.n	800f522 <_free_r+0x22>
 800f56c:	d902      	bls.n	800f574 <_free_r+0x74>
 800f56e:	230c      	movs	r3, #12
 800f570:	602b      	str	r3, [r5, #0]
 800f572:	e7d6      	b.n	800f522 <_free_r+0x22>
 800f574:	6820      	ldr	r0, [r4, #0]
 800f576:	1821      	adds	r1, r4, r0
 800f578:	428b      	cmp	r3, r1
 800f57a:	bf01      	itttt	eq
 800f57c:	6819      	ldreq	r1, [r3, #0]
 800f57e:	685b      	ldreq	r3, [r3, #4]
 800f580:	1809      	addeq	r1, r1, r0
 800f582:	6021      	streq	r1, [r4, #0]
 800f584:	6063      	str	r3, [r4, #4]
 800f586:	6054      	str	r4, [r2, #4]
 800f588:	e7cb      	b.n	800f522 <_free_r+0x22>
 800f58a:	bd38      	pop	{r3, r4, r5, pc}
 800f58c:	20001d48 	.word	0x20001d48

0800f590 <sbrk_aligned>:
 800f590:	b570      	push	{r4, r5, r6, lr}
 800f592:	4e0e      	ldr	r6, [pc, #56]	; (800f5cc <sbrk_aligned+0x3c>)
 800f594:	460c      	mov	r4, r1
 800f596:	6831      	ldr	r1, [r6, #0]
 800f598:	4605      	mov	r5, r0
 800f59a:	b911      	cbnz	r1, 800f5a2 <sbrk_aligned+0x12>
 800f59c:	f000 f9ee 	bl	800f97c <_sbrk_r>
 800f5a0:	6030      	str	r0, [r6, #0]
 800f5a2:	4621      	mov	r1, r4
 800f5a4:	4628      	mov	r0, r5
 800f5a6:	f000 f9e9 	bl	800f97c <_sbrk_r>
 800f5aa:	1c43      	adds	r3, r0, #1
 800f5ac:	d00a      	beq.n	800f5c4 <sbrk_aligned+0x34>
 800f5ae:	1cc4      	adds	r4, r0, #3
 800f5b0:	f024 0403 	bic.w	r4, r4, #3
 800f5b4:	42a0      	cmp	r0, r4
 800f5b6:	d007      	beq.n	800f5c8 <sbrk_aligned+0x38>
 800f5b8:	1a21      	subs	r1, r4, r0
 800f5ba:	4628      	mov	r0, r5
 800f5bc:	f000 f9de 	bl	800f97c <_sbrk_r>
 800f5c0:	3001      	adds	r0, #1
 800f5c2:	d101      	bne.n	800f5c8 <sbrk_aligned+0x38>
 800f5c4:	f04f 34ff 	mov.w	r4, #4294967295
 800f5c8:	4620      	mov	r0, r4
 800f5ca:	bd70      	pop	{r4, r5, r6, pc}
 800f5cc:	20001d4c 	.word	0x20001d4c

0800f5d0 <_malloc_r>:
 800f5d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5d4:	1ccd      	adds	r5, r1, #3
 800f5d6:	f025 0503 	bic.w	r5, r5, #3
 800f5da:	3508      	adds	r5, #8
 800f5dc:	2d0c      	cmp	r5, #12
 800f5de:	bf38      	it	cc
 800f5e0:	250c      	movcc	r5, #12
 800f5e2:	2d00      	cmp	r5, #0
 800f5e4:	4607      	mov	r7, r0
 800f5e6:	db01      	blt.n	800f5ec <_malloc_r+0x1c>
 800f5e8:	42a9      	cmp	r1, r5
 800f5ea:	d905      	bls.n	800f5f8 <_malloc_r+0x28>
 800f5ec:	230c      	movs	r3, #12
 800f5ee:	2600      	movs	r6, #0
 800f5f0:	603b      	str	r3, [r7, #0]
 800f5f2:	4630      	mov	r0, r6
 800f5f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f5f8:	4e2e      	ldr	r6, [pc, #184]	; (800f6b4 <_malloc_r+0xe4>)
 800f5fa:	f000 fa3b 	bl	800fa74 <__malloc_lock>
 800f5fe:	6833      	ldr	r3, [r6, #0]
 800f600:	461c      	mov	r4, r3
 800f602:	bb34      	cbnz	r4, 800f652 <_malloc_r+0x82>
 800f604:	4629      	mov	r1, r5
 800f606:	4638      	mov	r0, r7
 800f608:	f7ff ffc2 	bl	800f590 <sbrk_aligned>
 800f60c:	1c43      	adds	r3, r0, #1
 800f60e:	4604      	mov	r4, r0
 800f610:	d14d      	bne.n	800f6ae <_malloc_r+0xde>
 800f612:	6834      	ldr	r4, [r6, #0]
 800f614:	4626      	mov	r6, r4
 800f616:	2e00      	cmp	r6, #0
 800f618:	d140      	bne.n	800f69c <_malloc_r+0xcc>
 800f61a:	6823      	ldr	r3, [r4, #0]
 800f61c:	4631      	mov	r1, r6
 800f61e:	4638      	mov	r0, r7
 800f620:	eb04 0803 	add.w	r8, r4, r3
 800f624:	f000 f9aa 	bl	800f97c <_sbrk_r>
 800f628:	4580      	cmp	r8, r0
 800f62a:	d13a      	bne.n	800f6a2 <_malloc_r+0xd2>
 800f62c:	6821      	ldr	r1, [r4, #0]
 800f62e:	3503      	adds	r5, #3
 800f630:	1a6d      	subs	r5, r5, r1
 800f632:	f025 0503 	bic.w	r5, r5, #3
 800f636:	3508      	adds	r5, #8
 800f638:	2d0c      	cmp	r5, #12
 800f63a:	bf38      	it	cc
 800f63c:	250c      	movcc	r5, #12
 800f63e:	4638      	mov	r0, r7
 800f640:	4629      	mov	r1, r5
 800f642:	f7ff ffa5 	bl	800f590 <sbrk_aligned>
 800f646:	3001      	adds	r0, #1
 800f648:	d02b      	beq.n	800f6a2 <_malloc_r+0xd2>
 800f64a:	6823      	ldr	r3, [r4, #0]
 800f64c:	442b      	add	r3, r5
 800f64e:	6023      	str	r3, [r4, #0]
 800f650:	e00e      	b.n	800f670 <_malloc_r+0xa0>
 800f652:	6822      	ldr	r2, [r4, #0]
 800f654:	1b52      	subs	r2, r2, r5
 800f656:	d41e      	bmi.n	800f696 <_malloc_r+0xc6>
 800f658:	2a0b      	cmp	r2, #11
 800f65a:	d916      	bls.n	800f68a <_malloc_r+0xba>
 800f65c:	1961      	adds	r1, r4, r5
 800f65e:	42a3      	cmp	r3, r4
 800f660:	6025      	str	r5, [r4, #0]
 800f662:	bf18      	it	ne
 800f664:	6059      	strne	r1, [r3, #4]
 800f666:	6863      	ldr	r3, [r4, #4]
 800f668:	bf08      	it	eq
 800f66a:	6031      	streq	r1, [r6, #0]
 800f66c:	5162      	str	r2, [r4, r5]
 800f66e:	604b      	str	r3, [r1, #4]
 800f670:	4638      	mov	r0, r7
 800f672:	f104 060b 	add.w	r6, r4, #11
 800f676:	f000 fa03 	bl	800fa80 <__malloc_unlock>
 800f67a:	f026 0607 	bic.w	r6, r6, #7
 800f67e:	1d23      	adds	r3, r4, #4
 800f680:	1af2      	subs	r2, r6, r3
 800f682:	d0b6      	beq.n	800f5f2 <_malloc_r+0x22>
 800f684:	1b9b      	subs	r3, r3, r6
 800f686:	50a3      	str	r3, [r4, r2]
 800f688:	e7b3      	b.n	800f5f2 <_malloc_r+0x22>
 800f68a:	6862      	ldr	r2, [r4, #4]
 800f68c:	42a3      	cmp	r3, r4
 800f68e:	bf0c      	ite	eq
 800f690:	6032      	streq	r2, [r6, #0]
 800f692:	605a      	strne	r2, [r3, #4]
 800f694:	e7ec      	b.n	800f670 <_malloc_r+0xa0>
 800f696:	4623      	mov	r3, r4
 800f698:	6864      	ldr	r4, [r4, #4]
 800f69a:	e7b2      	b.n	800f602 <_malloc_r+0x32>
 800f69c:	4634      	mov	r4, r6
 800f69e:	6876      	ldr	r6, [r6, #4]
 800f6a0:	e7b9      	b.n	800f616 <_malloc_r+0x46>
 800f6a2:	230c      	movs	r3, #12
 800f6a4:	4638      	mov	r0, r7
 800f6a6:	603b      	str	r3, [r7, #0]
 800f6a8:	f000 f9ea 	bl	800fa80 <__malloc_unlock>
 800f6ac:	e7a1      	b.n	800f5f2 <_malloc_r+0x22>
 800f6ae:	6025      	str	r5, [r4, #0]
 800f6b0:	e7de      	b.n	800f670 <_malloc_r+0xa0>
 800f6b2:	bf00      	nop
 800f6b4:	20001d48 	.word	0x20001d48

0800f6b8 <__ssputs_r>:
 800f6b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f6bc:	688e      	ldr	r6, [r1, #8]
 800f6be:	4682      	mov	sl, r0
 800f6c0:	429e      	cmp	r6, r3
 800f6c2:	460c      	mov	r4, r1
 800f6c4:	4690      	mov	r8, r2
 800f6c6:	461f      	mov	r7, r3
 800f6c8:	d838      	bhi.n	800f73c <__ssputs_r+0x84>
 800f6ca:	898a      	ldrh	r2, [r1, #12]
 800f6cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f6d0:	d032      	beq.n	800f738 <__ssputs_r+0x80>
 800f6d2:	6825      	ldr	r5, [r4, #0]
 800f6d4:	6909      	ldr	r1, [r1, #16]
 800f6d6:	3301      	adds	r3, #1
 800f6d8:	eba5 0901 	sub.w	r9, r5, r1
 800f6dc:	6965      	ldr	r5, [r4, #20]
 800f6de:	444b      	add	r3, r9
 800f6e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f6e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f6e8:	106d      	asrs	r5, r5, #1
 800f6ea:	429d      	cmp	r5, r3
 800f6ec:	bf38      	it	cc
 800f6ee:	461d      	movcc	r5, r3
 800f6f0:	0553      	lsls	r3, r2, #21
 800f6f2:	d531      	bpl.n	800f758 <__ssputs_r+0xa0>
 800f6f4:	4629      	mov	r1, r5
 800f6f6:	f7ff ff6b 	bl	800f5d0 <_malloc_r>
 800f6fa:	4606      	mov	r6, r0
 800f6fc:	b950      	cbnz	r0, 800f714 <__ssputs_r+0x5c>
 800f6fe:	230c      	movs	r3, #12
 800f700:	f04f 30ff 	mov.w	r0, #4294967295
 800f704:	f8ca 3000 	str.w	r3, [sl]
 800f708:	89a3      	ldrh	r3, [r4, #12]
 800f70a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f70e:	81a3      	strh	r3, [r4, #12]
 800f710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f714:	464a      	mov	r2, r9
 800f716:	6921      	ldr	r1, [r4, #16]
 800f718:	f7fc fae2 	bl	800bce0 <memcpy>
 800f71c:	89a3      	ldrh	r3, [r4, #12]
 800f71e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f722:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f726:	81a3      	strh	r3, [r4, #12]
 800f728:	6126      	str	r6, [r4, #16]
 800f72a:	444e      	add	r6, r9
 800f72c:	6026      	str	r6, [r4, #0]
 800f72e:	463e      	mov	r6, r7
 800f730:	6165      	str	r5, [r4, #20]
 800f732:	eba5 0509 	sub.w	r5, r5, r9
 800f736:	60a5      	str	r5, [r4, #8]
 800f738:	42be      	cmp	r6, r7
 800f73a:	d900      	bls.n	800f73e <__ssputs_r+0x86>
 800f73c:	463e      	mov	r6, r7
 800f73e:	4632      	mov	r2, r6
 800f740:	4641      	mov	r1, r8
 800f742:	6820      	ldr	r0, [r4, #0]
 800f744:	f000 f97c 	bl	800fa40 <memmove>
 800f748:	68a3      	ldr	r3, [r4, #8]
 800f74a:	2000      	movs	r0, #0
 800f74c:	1b9b      	subs	r3, r3, r6
 800f74e:	60a3      	str	r3, [r4, #8]
 800f750:	6823      	ldr	r3, [r4, #0]
 800f752:	4433      	add	r3, r6
 800f754:	6023      	str	r3, [r4, #0]
 800f756:	e7db      	b.n	800f710 <__ssputs_r+0x58>
 800f758:	462a      	mov	r2, r5
 800f75a:	f000 f997 	bl	800fa8c <_realloc_r>
 800f75e:	4606      	mov	r6, r0
 800f760:	2800      	cmp	r0, #0
 800f762:	d1e1      	bne.n	800f728 <__ssputs_r+0x70>
 800f764:	4650      	mov	r0, sl
 800f766:	6921      	ldr	r1, [r4, #16]
 800f768:	f7ff feca 	bl	800f500 <_free_r>
 800f76c:	e7c7      	b.n	800f6fe <__ssputs_r+0x46>
	...

0800f770 <_svfiprintf_r>:
 800f770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f774:	4698      	mov	r8, r3
 800f776:	898b      	ldrh	r3, [r1, #12]
 800f778:	4607      	mov	r7, r0
 800f77a:	061b      	lsls	r3, r3, #24
 800f77c:	460d      	mov	r5, r1
 800f77e:	4614      	mov	r4, r2
 800f780:	b09d      	sub	sp, #116	; 0x74
 800f782:	d50e      	bpl.n	800f7a2 <_svfiprintf_r+0x32>
 800f784:	690b      	ldr	r3, [r1, #16]
 800f786:	b963      	cbnz	r3, 800f7a2 <_svfiprintf_r+0x32>
 800f788:	2140      	movs	r1, #64	; 0x40
 800f78a:	f7ff ff21 	bl	800f5d0 <_malloc_r>
 800f78e:	6028      	str	r0, [r5, #0]
 800f790:	6128      	str	r0, [r5, #16]
 800f792:	b920      	cbnz	r0, 800f79e <_svfiprintf_r+0x2e>
 800f794:	230c      	movs	r3, #12
 800f796:	603b      	str	r3, [r7, #0]
 800f798:	f04f 30ff 	mov.w	r0, #4294967295
 800f79c:	e0d1      	b.n	800f942 <_svfiprintf_r+0x1d2>
 800f79e:	2340      	movs	r3, #64	; 0x40
 800f7a0:	616b      	str	r3, [r5, #20]
 800f7a2:	2300      	movs	r3, #0
 800f7a4:	9309      	str	r3, [sp, #36]	; 0x24
 800f7a6:	2320      	movs	r3, #32
 800f7a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f7ac:	2330      	movs	r3, #48	; 0x30
 800f7ae:	f04f 0901 	mov.w	r9, #1
 800f7b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800f7b6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800f95c <_svfiprintf_r+0x1ec>
 800f7ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f7be:	4623      	mov	r3, r4
 800f7c0:	469a      	mov	sl, r3
 800f7c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f7c6:	b10a      	cbz	r2, 800f7cc <_svfiprintf_r+0x5c>
 800f7c8:	2a25      	cmp	r2, #37	; 0x25
 800f7ca:	d1f9      	bne.n	800f7c0 <_svfiprintf_r+0x50>
 800f7cc:	ebba 0b04 	subs.w	fp, sl, r4
 800f7d0:	d00b      	beq.n	800f7ea <_svfiprintf_r+0x7a>
 800f7d2:	465b      	mov	r3, fp
 800f7d4:	4622      	mov	r2, r4
 800f7d6:	4629      	mov	r1, r5
 800f7d8:	4638      	mov	r0, r7
 800f7da:	f7ff ff6d 	bl	800f6b8 <__ssputs_r>
 800f7de:	3001      	adds	r0, #1
 800f7e0:	f000 80aa 	beq.w	800f938 <_svfiprintf_r+0x1c8>
 800f7e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f7e6:	445a      	add	r2, fp
 800f7e8:	9209      	str	r2, [sp, #36]	; 0x24
 800f7ea:	f89a 3000 	ldrb.w	r3, [sl]
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	f000 80a2 	beq.w	800f938 <_svfiprintf_r+0x1c8>
 800f7f4:	2300      	movs	r3, #0
 800f7f6:	f04f 32ff 	mov.w	r2, #4294967295
 800f7fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f7fe:	f10a 0a01 	add.w	sl, sl, #1
 800f802:	9304      	str	r3, [sp, #16]
 800f804:	9307      	str	r3, [sp, #28]
 800f806:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f80a:	931a      	str	r3, [sp, #104]	; 0x68
 800f80c:	4654      	mov	r4, sl
 800f80e:	2205      	movs	r2, #5
 800f810:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f814:	4851      	ldr	r0, [pc, #324]	; (800f95c <_svfiprintf_r+0x1ec>)
 800f816:	f7ff f999 	bl	800eb4c <memchr>
 800f81a:	9a04      	ldr	r2, [sp, #16]
 800f81c:	b9d8      	cbnz	r0, 800f856 <_svfiprintf_r+0xe6>
 800f81e:	06d0      	lsls	r0, r2, #27
 800f820:	bf44      	itt	mi
 800f822:	2320      	movmi	r3, #32
 800f824:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f828:	0711      	lsls	r1, r2, #28
 800f82a:	bf44      	itt	mi
 800f82c:	232b      	movmi	r3, #43	; 0x2b
 800f82e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f832:	f89a 3000 	ldrb.w	r3, [sl]
 800f836:	2b2a      	cmp	r3, #42	; 0x2a
 800f838:	d015      	beq.n	800f866 <_svfiprintf_r+0xf6>
 800f83a:	4654      	mov	r4, sl
 800f83c:	2000      	movs	r0, #0
 800f83e:	f04f 0c0a 	mov.w	ip, #10
 800f842:	9a07      	ldr	r2, [sp, #28]
 800f844:	4621      	mov	r1, r4
 800f846:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f84a:	3b30      	subs	r3, #48	; 0x30
 800f84c:	2b09      	cmp	r3, #9
 800f84e:	d94e      	bls.n	800f8ee <_svfiprintf_r+0x17e>
 800f850:	b1b0      	cbz	r0, 800f880 <_svfiprintf_r+0x110>
 800f852:	9207      	str	r2, [sp, #28]
 800f854:	e014      	b.n	800f880 <_svfiprintf_r+0x110>
 800f856:	eba0 0308 	sub.w	r3, r0, r8
 800f85a:	fa09 f303 	lsl.w	r3, r9, r3
 800f85e:	4313      	orrs	r3, r2
 800f860:	46a2      	mov	sl, r4
 800f862:	9304      	str	r3, [sp, #16]
 800f864:	e7d2      	b.n	800f80c <_svfiprintf_r+0x9c>
 800f866:	9b03      	ldr	r3, [sp, #12]
 800f868:	1d19      	adds	r1, r3, #4
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	9103      	str	r1, [sp, #12]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	bfbb      	ittet	lt
 800f872:	425b      	neglt	r3, r3
 800f874:	f042 0202 	orrlt.w	r2, r2, #2
 800f878:	9307      	strge	r3, [sp, #28]
 800f87a:	9307      	strlt	r3, [sp, #28]
 800f87c:	bfb8      	it	lt
 800f87e:	9204      	strlt	r2, [sp, #16]
 800f880:	7823      	ldrb	r3, [r4, #0]
 800f882:	2b2e      	cmp	r3, #46	; 0x2e
 800f884:	d10c      	bne.n	800f8a0 <_svfiprintf_r+0x130>
 800f886:	7863      	ldrb	r3, [r4, #1]
 800f888:	2b2a      	cmp	r3, #42	; 0x2a
 800f88a:	d135      	bne.n	800f8f8 <_svfiprintf_r+0x188>
 800f88c:	9b03      	ldr	r3, [sp, #12]
 800f88e:	3402      	adds	r4, #2
 800f890:	1d1a      	adds	r2, r3, #4
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	9203      	str	r2, [sp, #12]
 800f896:	2b00      	cmp	r3, #0
 800f898:	bfb8      	it	lt
 800f89a:	f04f 33ff 	movlt.w	r3, #4294967295
 800f89e:	9305      	str	r3, [sp, #20]
 800f8a0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800f960 <_svfiprintf_r+0x1f0>
 800f8a4:	2203      	movs	r2, #3
 800f8a6:	4650      	mov	r0, sl
 800f8a8:	7821      	ldrb	r1, [r4, #0]
 800f8aa:	f7ff f94f 	bl	800eb4c <memchr>
 800f8ae:	b140      	cbz	r0, 800f8c2 <_svfiprintf_r+0x152>
 800f8b0:	2340      	movs	r3, #64	; 0x40
 800f8b2:	eba0 000a 	sub.w	r0, r0, sl
 800f8b6:	fa03 f000 	lsl.w	r0, r3, r0
 800f8ba:	9b04      	ldr	r3, [sp, #16]
 800f8bc:	3401      	adds	r4, #1
 800f8be:	4303      	orrs	r3, r0
 800f8c0:	9304      	str	r3, [sp, #16]
 800f8c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f8c6:	2206      	movs	r2, #6
 800f8c8:	4826      	ldr	r0, [pc, #152]	; (800f964 <_svfiprintf_r+0x1f4>)
 800f8ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f8ce:	f7ff f93d 	bl	800eb4c <memchr>
 800f8d2:	2800      	cmp	r0, #0
 800f8d4:	d038      	beq.n	800f948 <_svfiprintf_r+0x1d8>
 800f8d6:	4b24      	ldr	r3, [pc, #144]	; (800f968 <_svfiprintf_r+0x1f8>)
 800f8d8:	bb1b      	cbnz	r3, 800f922 <_svfiprintf_r+0x1b2>
 800f8da:	9b03      	ldr	r3, [sp, #12]
 800f8dc:	3307      	adds	r3, #7
 800f8de:	f023 0307 	bic.w	r3, r3, #7
 800f8e2:	3308      	adds	r3, #8
 800f8e4:	9303      	str	r3, [sp, #12]
 800f8e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8e8:	4433      	add	r3, r6
 800f8ea:	9309      	str	r3, [sp, #36]	; 0x24
 800f8ec:	e767      	b.n	800f7be <_svfiprintf_r+0x4e>
 800f8ee:	460c      	mov	r4, r1
 800f8f0:	2001      	movs	r0, #1
 800f8f2:	fb0c 3202 	mla	r2, ip, r2, r3
 800f8f6:	e7a5      	b.n	800f844 <_svfiprintf_r+0xd4>
 800f8f8:	2300      	movs	r3, #0
 800f8fa:	f04f 0c0a 	mov.w	ip, #10
 800f8fe:	4619      	mov	r1, r3
 800f900:	3401      	adds	r4, #1
 800f902:	9305      	str	r3, [sp, #20]
 800f904:	4620      	mov	r0, r4
 800f906:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f90a:	3a30      	subs	r2, #48	; 0x30
 800f90c:	2a09      	cmp	r2, #9
 800f90e:	d903      	bls.n	800f918 <_svfiprintf_r+0x1a8>
 800f910:	2b00      	cmp	r3, #0
 800f912:	d0c5      	beq.n	800f8a0 <_svfiprintf_r+0x130>
 800f914:	9105      	str	r1, [sp, #20]
 800f916:	e7c3      	b.n	800f8a0 <_svfiprintf_r+0x130>
 800f918:	4604      	mov	r4, r0
 800f91a:	2301      	movs	r3, #1
 800f91c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f920:	e7f0      	b.n	800f904 <_svfiprintf_r+0x194>
 800f922:	ab03      	add	r3, sp, #12
 800f924:	9300      	str	r3, [sp, #0]
 800f926:	462a      	mov	r2, r5
 800f928:	4638      	mov	r0, r7
 800f92a:	4b10      	ldr	r3, [pc, #64]	; (800f96c <_svfiprintf_r+0x1fc>)
 800f92c:	a904      	add	r1, sp, #16
 800f92e:	f7fc fa8b 	bl	800be48 <_printf_float>
 800f932:	1c42      	adds	r2, r0, #1
 800f934:	4606      	mov	r6, r0
 800f936:	d1d6      	bne.n	800f8e6 <_svfiprintf_r+0x176>
 800f938:	89ab      	ldrh	r3, [r5, #12]
 800f93a:	065b      	lsls	r3, r3, #25
 800f93c:	f53f af2c 	bmi.w	800f798 <_svfiprintf_r+0x28>
 800f940:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f942:	b01d      	add	sp, #116	; 0x74
 800f944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f948:	ab03      	add	r3, sp, #12
 800f94a:	9300      	str	r3, [sp, #0]
 800f94c:	462a      	mov	r2, r5
 800f94e:	4638      	mov	r0, r7
 800f950:	4b06      	ldr	r3, [pc, #24]	; (800f96c <_svfiprintf_r+0x1fc>)
 800f952:	a904      	add	r1, sp, #16
 800f954:	f7fc fd14 	bl	800c380 <_printf_i>
 800f958:	e7eb      	b.n	800f932 <_svfiprintf_r+0x1c2>
 800f95a:	bf00      	nop
 800f95c:	0801225c 	.word	0x0801225c
 800f960:	08012262 	.word	0x08012262
 800f964:	08012266 	.word	0x08012266
 800f968:	0800be49 	.word	0x0800be49
 800f96c:	0800f6b9 	.word	0x0800f6b9

0800f970 <nan>:
 800f970:	2000      	movs	r0, #0
 800f972:	4901      	ldr	r1, [pc, #4]	; (800f978 <nan+0x8>)
 800f974:	4770      	bx	lr
 800f976:	bf00      	nop
 800f978:	7ff80000 	.word	0x7ff80000

0800f97c <_sbrk_r>:
 800f97c:	b538      	push	{r3, r4, r5, lr}
 800f97e:	2300      	movs	r3, #0
 800f980:	4d05      	ldr	r5, [pc, #20]	; (800f998 <_sbrk_r+0x1c>)
 800f982:	4604      	mov	r4, r0
 800f984:	4608      	mov	r0, r1
 800f986:	602b      	str	r3, [r5, #0]
 800f988:	f7f5 fa6e 	bl	8004e68 <_sbrk>
 800f98c:	1c43      	adds	r3, r0, #1
 800f98e:	d102      	bne.n	800f996 <_sbrk_r+0x1a>
 800f990:	682b      	ldr	r3, [r5, #0]
 800f992:	b103      	cbz	r3, 800f996 <_sbrk_r+0x1a>
 800f994:	6023      	str	r3, [r4, #0]
 800f996:	bd38      	pop	{r3, r4, r5, pc}
 800f998:	20001d50 	.word	0x20001d50

0800f99c <strncmp>:
 800f99c:	4603      	mov	r3, r0
 800f99e:	b510      	push	{r4, lr}
 800f9a0:	b172      	cbz	r2, 800f9c0 <strncmp+0x24>
 800f9a2:	3901      	subs	r1, #1
 800f9a4:	1884      	adds	r4, r0, r2
 800f9a6:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f9aa:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f9ae:	4290      	cmp	r0, r2
 800f9b0:	d101      	bne.n	800f9b6 <strncmp+0x1a>
 800f9b2:	42a3      	cmp	r3, r4
 800f9b4:	d101      	bne.n	800f9ba <strncmp+0x1e>
 800f9b6:	1a80      	subs	r0, r0, r2
 800f9b8:	bd10      	pop	{r4, pc}
 800f9ba:	2800      	cmp	r0, #0
 800f9bc:	d1f3      	bne.n	800f9a6 <strncmp+0xa>
 800f9be:	e7fa      	b.n	800f9b6 <strncmp+0x1a>
 800f9c0:	4610      	mov	r0, r2
 800f9c2:	e7f9      	b.n	800f9b8 <strncmp+0x1c>

0800f9c4 <__ascii_wctomb>:
 800f9c4:	4603      	mov	r3, r0
 800f9c6:	4608      	mov	r0, r1
 800f9c8:	b141      	cbz	r1, 800f9dc <__ascii_wctomb+0x18>
 800f9ca:	2aff      	cmp	r2, #255	; 0xff
 800f9cc:	d904      	bls.n	800f9d8 <__ascii_wctomb+0x14>
 800f9ce:	228a      	movs	r2, #138	; 0x8a
 800f9d0:	f04f 30ff 	mov.w	r0, #4294967295
 800f9d4:	601a      	str	r2, [r3, #0]
 800f9d6:	4770      	bx	lr
 800f9d8:	2001      	movs	r0, #1
 800f9da:	700a      	strb	r2, [r1, #0]
 800f9dc:	4770      	bx	lr
	...

0800f9e0 <__assert_func>:
 800f9e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f9e2:	4614      	mov	r4, r2
 800f9e4:	461a      	mov	r2, r3
 800f9e6:	4b09      	ldr	r3, [pc, #36]	; (800fa0c <__assert_func+0x2c>)
 800f9e8:	4605      	mov	r5, r0
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	68d8      	ldr	r0, [r3, #12]
 800f9ee:	b14c      	cbz	r4, 800fa04 <__assert_func+0x24>
 800f9f0:	4b07      	ldr	r3, [pc, #28]	; (800fa10 <__assert_func+0x30>)
 800f9f2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f9f6:	9100      	str	r1, [sp, #0]
 800f9f8:	462b      	mov	r3, r5
 800f9fa:	4906      	ldr	r1, [pc, #24]	; (800fa14 <__assert_func+0x34>)
 800f9fc:	f000 f80e 	bl	800fa1c <fiprintf>
 800fa00:	f000 fa8a 	bl	800ff18 <abort>
 800fa04:	4b04      	ldr	r3, [pc, #16]	; (800fa18 <__assert_func+0x38>)
 800fa06:	461c      	mov	r4, r3
 800fa08:	e7f3      	b.n	800f9f2 <__assert_func+0x12>
 800fa0a:	bf00      	nop
 800fa0c:	20000018 	.word	0x20000018
 800fa10:	0801226d 	.word	0x0801226d
 800fa14:	0801227a 	.word	0x0801227a
 800fa18:	080122a8 	.word	0x080122a8

0800fa1c <fiprintf>:
 800fa1c:	b40e      	push	{r1, r2, r3}
 800fa1e:	b503      	push	{r0, r1, lr}
 800fa20:	4601      	mov	r1, r0
 800fa22:	ab03      	add	r3, sp, #12
 800fa24:	4805      	ldr	r0, [pc, #20]	; (800fa3c <fiprintf+0x20>)
 800fa26:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa2a:	6800      	ldr	r0, [r0, #0]
 800fa2c:	9301      	str	r3, [sp, #4]
 800fa2e:	f000 f883 	bl	800fb38 <_vfiprintf_r>
 800fa32:	b002      	add	sp, #8
 800fa34:	f85d eb04 	ldr.w	lr, [sp], #4
 800fa38:	b003      	add	sp, #12
 800fa3a:	4770      	bx	lr
 800fa3c:	20000018 	.word	0x20000018

0800fa40 <memmove>:
 800fa40:	4288      	cmp	r0, r1
 800fa42:	b510      	push	{r4, lr}
 800fa44:	eb01 0402 	add.w	r4, r1, r2
 800fa48:	d902      	bls.n	800fa50 <memmove+0x10>
 800fa4a:	4284      	cmp	r4, r0
 800fa4c:	4623      	mov	r3, r4
 800fa4e:	d807      	bhi.n	800fa60 <memmove+0x20>
 800fa50:	1e43      	subs	r3, r0, #1
 800fa52:	42a1      	cmp	r1, r4
 800fa54:	d008      	beq.n	800fa68 <memmove+0x28>
 800fa56:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fa5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fa5e:	e7f8      	b.n	800fa52 <memmove+0x12>
 800fa60:	4601      	mov	r1, r0
 800fa62:	4402      	add	r2, r0
 800fa64:	428a      	cmp	r2, r1
 800fa66:	d100      	bne.n	800fa6a <memmove+0x2a>
 800fa68:	bd10      	pop	{r4, pc}
 800fa6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fa6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fa72:	e7f7      	b.n	800fa64 <memmove+0x24>

0800fa74 <__malloc_lock>:
 800fa74:	4801      	ldr	r0, [pc, #4]	; (800fa7c <__malloc_lock+0x8>)
 800fa76:	f000 bc0b 	b.w	8010290 <__retarget_lock_acquire_recursive>
 800fa7a:	bf00      	nop
 800fa7c:	20001d54 	.word	0x20001d54

0800fa80 <__malloc_unlock>:
 800fa80:	4801      	ldr	r0, [pc, #4]	; (800fa88 <__malloc_unlock+0x8>)
 800fa82:	f000 bc06 	b.w	8010292 <__retarget_lock_release_recursive>
 800fa86:	bf00      	nop
 800fa88:	20001d54 	.word	0x20001d54

0800fa8c <_realloc_r>:
 800fa8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa90:	4680      	mov	r8, r0
 800fa92:	4614      	mov	r4, r2
 800fa94:	460e      	mov	r6, r1
 800fa96:	b921      	cbnz	r1, 800faa2 <_realloc_r+0x16>
 800fa98:	4611      	mov	r1, r2
 800fa9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fa9e:	f7ff bd97 	b.w	800f5d0 <_malloc_r>
 800faa2:	b92a      	cbnz	r2, 800fab0 <_realloc_r+0x24>
 800faa4:	f7ff fd2c 	bl	800f500 <_free_r>
 800faa8:	4625      	mov	r5, r4
 800faaa:	4628      	mov	r0, r5
 800faac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fab0:	f000 fc56 	bl	8010360 <_malloc_usable_size_r>
 800fab4:	4284      	cmp	r4, r0
 800fab6:	4607      	mov	r7, r0
 800fab8:	d802      	bhi.n	800fac0 <_realloc_r+0x34>
 800faba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800fabe:	d812      	bhi.n	800fae6 <_realloc_r+0x5a>
 800fac0:	4621      	mov	r1, r4
 800fac2:	4640      	mov	r0, r8
 800fac4:	f7ff fd84 	bl	800f5d0 <_malloc_r>
 800fac8:	4605      	mov	r5, r0
 800faca:	2800      	cmp	r0, #0
 800facc:	d0ed      	beq.n	800faaa <_realloc_r+0x1e>
 800face:	42bc      	cmp	r4, r7
 800fad0:	4622      	mov	r2, r4
 800fad2:	4631      	mov	r1, r6
 800fad4:	bf28      	it	cs
 800fad6:	463a      	movcs	r2, r7
 800fad8:	f7fc f902 	bl	800bce0 <memcpy>
 800fadc:	4631      	mov	r1, r6
 800fade:	4640      	mov	r0, r8
 800fae0:	f7ff fd0e 	bl	800f500 <_free_r>
 800fae4:	e7e1      	b.n	800faaa <_realloc_r+0x1e>
 800fae6:	4635      	mov	r5, r6
 800fae8:	e7df      	b.n	800faaa <_realloc_r+0x1e>

0800faea <__sfputc_r>:
 800faea:	6893      	ldr	r3, [r2, #8]
 800faec:	b410      	push	{r4}
 800faee:	3b01      	subs	r3, #1
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	6093      	str	r3, [r2, #8]
 800faf4:	da07      	bge.n	800fb06 <__sfputc_r+0x1c>
 800faf6:	6994      	ldr	r4, [r2, #24]
 800faf8:	42a3      	cmp	r3, r4
 800fafa:	db01      	blt.n	800fb00 <__sfputc_r+0x16>
 800fafc:	290a      	cmp	r1, #10
 800fafe:	d102      	bne.n	800fb06 <__sfputc_r+0x1c>
 800fb00:	bc10      	pop	{r4}
 800fb02:	f000 b949 	b.w	800fd98 <__swbuf_r>
 800fb06:	6813      	ldr	r3, [r2, #0]
 800fb08:	1c58      	adds	r0, r3, #1
 800fb0a:	6010      	str	r0, [r2, #0]
 800fb0c:	7019      	strb	r1, [r3, #0]
 800fb0e:	4608      	mov	r0, r1
 800fb10:	bc10      	pop	{r4}
 800fb12:	4770      	bx	lr

0800fb14 <__sfputs_r>:
 800fb14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb16:	4606      	mov	r6, r0
 800fb18:	460f      	mov	r7, r1
 800fb1a:	4614      	mov	r4, r2
 800fb1c:	18d5      	adds	r5, r2, r3
 800fb1e:	42ac      	cmp	r4, r5
 800fb20:	d101      	bne.n	800fb26 <__sfputs_r+0x12>
 800fb22:	2000      	movs	r0, #0
 800fb24:	e007      	b.n	800fb36 <__sfputs_r+0x22>
 800fb26:	463a      	mov	r2, r7
 800fb28:	4630      	mov	r0, r6
 800fb2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb2e:	f7ff ffdc 	bl	800faea <__sfputc_r>
 800fb32:	1c43      	adds	r3, r0, #1
 800fb34:	d1f3      	bne.n	800fb1e <__sfputs_r+0xa>
 800fb36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fb38 <_vfiprintf_r>:
 800fb38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb3c:	460d      	mov	r5, r1
 800fb3e:	4614      	mov	r4, r2
 800fb40:	4698      	mov	r8, r3
 800fb42:	4606      	mov	r6, r0
 800fb44:	b09d      	sub	sp, #116	; 0x74
 800fb46:	b118      	cbz	r0, 800fb50 <_vfiprintf_r+0x18>
 800fb48:	6983      	ldr	r3, [r0, #24]
 800fb4a:	b90b      	cbnz	r3, 800fb50 <_vfiprintf_r+0x18>
 800fb4c:	f000 fb02 	bl	8010154 <__sinit>
 800fb50:	4b89      	ldr	r3, [pc, #548]	; (800fd78 <_vfiprintf_r+0x240>)
 800fb52:	429d      	cmp	r5, r3
 800fb54:	d11b      	bne.n	800fb8e <_vfiprintf_r+0x56>
 800fb56:	6875      	ldr	r5, [r6, #4]
 800fb58:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fb5a:	07d9      	lsls	r1, r3, #31
 800fb5c:	d405      	bmi.n	800fb6a <_vfiprintf_r+0x32>
 800fb5e:	89ab      	ldrh	r3, [r5, #12]
 800fb60:	059a      	lsls	r2, r3, #22
 800fb62:	d402      	bmi.n	800fb6a <_vfiprintf_r+0x32>
 800fb64:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fb66:	f000 fb93 	bl	8010290 <__retarget_lock_acquire_recursive>
 800fb6a:	89ab      	ldrh	r3, [r5, #12]
 800fb6c:	071b      	lsls	r3, r3, #28
 800fb6e:	d501      	bpl.n	800fb74 <_vfiprintf_r+0x3c>
 800fb70:	692b      	ldr	r3, [r5, #16]
 800fb72:	b9eb      	cbnz	r3, 800fbb0 <_vfiprintf_r+0x78>
 800fb74:	4629      	mov	r1, r5
 800fb76:	4630      	mov	r0, r6
 800fb78:	f000 f960 	bl	800fe3c <__swsetup_r>
 800fb7c:	b1c0      	cbz	r0, 800fbb0 <_vfiprintf_r+0x78>
 800fb7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fb80:	07dc      	lsls	r4, r3, #31
 800fb82:	d50e      	bpl.n	800fba2 <_vfiprintf_r+0x6a>
 800fb84:	f04f 30ff 	mov.w	r0, #4294967295
 800fb88:	b01d      	add	sp, #116	; 0x74
 800fb8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb8e:	4b7b      	ldr	r3, [pc, #492]	; (800fd7c <_vfiprintf_r+0x244>)
 800fb90:	429d      	cmp	r5, r3
 800fb92:	d101      	bne.n	800fb98 <_vfiprintf_r+0x60>
 800fb94:	68b5      	ldr	r5, [r6, #8]
 800fb96:	e7df      	b.n	800fb58 <_vfiprintf_r+0x20>
 800fb98:	4b79      	ldr	r3, [pc, #484]	; (800fd80 <_vfiprintf_r+0x248>)
 800fb9a:	429d      	cmp	r5, r3
 800fb9c:	bf08      	it	eq
 800fb9e:	68f5      	ldreq	r5, [r6, #12]
 800fba0:	e7da      	b.n	800fb58 <_vfiprintf_r+0x20>
 800fba2:	89ab      	ldrh	r3, [r5, #12]
 800fba4:	0598      	lsls	r0, r3, #22
 800fba6:	d4ed      	bmi.n	800fb84 <_vfiprintf_r+0x4c>
 800fba8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fbaa:	f000 fb72 	bl	8010292 <__retarget_lock_release_recursive>
 800fbae:	e7e9      	b.n	800fb84 <_vfiprintf_r+0x4c>
 800fbb0:	2300      	movs	r3, #0
 800fbb2:	9309      	str	r3, [sp, #36]	; 0x24
 800fbb4:	2320      	movs	r3, #32
 800fbb6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fbba:	2330      	movs	r3, #48	; 0x30
 800fbbc:	f04f 0901 	mov.w	r9, #1
 800fbc0:	f8cd 800c 	str.w	r8, [sp, #12]
 800fbc4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800fd84 <_vfiprintf_r+0x24c>
 800fbc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800fbcc:	4623      	mov	r3, r4
 800fbce:	469a      	mov	sl, r3
 800fbd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fbd4:	b10a      	cbz	r2, 800fbda <_vfiprintf_r+0xa2>
 800fbd6:	2a25      	cmp	r2, #37	; 0x25
 800fbd8:	d1f9      	bne.n	800fbce <_vfiprintf_r+0x96>
 800fbda:	ebba 0b04 	subs.w	fp, sl, r4
 800fbde:	d00b      	beq.n	800fbf8 <_vfiprintf_r+0xc0>
 800fbe0:	465b      	mov	r3, fp
 800fbe2:	4622      	mov	r2, r4
 800fbe4:	4629      	mov	r1, r5
 800fbe6:	4630      	mov	r0, r6
 800fbe8:	f7ff ff94 	bl	800fb14 <__sfputs_r>
 800fbec:	3001      	adds	r0, #1
 800fbee:	f000 80aa 	beq.w	800fd46 <_vfiprintf_r+0x20e>
 800fbf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fbf4:	445a      	add	r2, fp
 800fbf6:	9209      	str	r2, [sp, #36]	; 0x24
 800fbf8:	f89a 3000 	ldrb.w	r3, [sl]
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	f000 80a2 	beq.w	800fd46 <_vfiprintf_r+0x20e>
 800fc02:	2300      	movs	r3, #0
 800fc04:	f04f 32ff 	mov.w	r2, #4294967295
 800fc08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fc0c:	f10a 0a01 	add.w	sl, sl, #1
 800fc10:	9304      	str	r3, [sp, #16]
 800fc12:	9307      	str	r3, [sp, #28]
 800fc14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fc18:	931a      	str	r3, [sp, #104]	; 0x68
 800fc1a:	4654      	mov	r4, sl
 800fc1c:	2205      	movs	r2, #5
 800fc1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc22:	4858      	ldr	r0, [pc, #352]	; (800fd84 <_vfiprintf_r+0x24c>)
 800fc24:	f7fe ff92 	bl	800eb4c <memchr>
 800fc28:	9a04      	ldr	r2, [sp, #16]
 800fc2a:	b9d8      	cbnz	r0, 800fc64 <_vfiprintf_r+0x12c>
 800fc2c:	06d1      	lsls	r1, r2, #27
 800fc2e:	bf44      	itt	mi
 800fc30:	2320      	movmi	r3, #32
 800fc32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fc36:	0713      	lsls	r3, r2, #28
 800fc38:	bf44      	itt	mi
 800fc3a:	232b      	movmi	r3, #43	; 0x2b
 800fc3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fc40:	f89a 3000 	ldrb.w	r3, [sl]
 800fc44:	2b2a      	cmp	r3, #42	; 0x2a
 800fc46:	d015      	beq.n	800fc74 <_vfiprintf_r+0x13c>
 800fc48:	4654      	mov	r4, sl
 800fc4a:	2000      	movs	r0, #0
 800fc4c:	f04f 0c0a 	mov.w	ip, #10
 800fc50:	9a07      	ldr	r2, [sp, #28]
 800fc52:	4621      	mov	r1, r4
 800fc54:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fc58:	3b30      	subs	r3, #48	; 0x30
 800fc5a:	2b09      	cmp	r3, #9
 800fc5c:	d94e      	bls.n	800fcfc <_vfiprintf_r+0x1c4>
 800fc5e:	b1b0      	cbz	r0, 800fc8e <_vfiprintf_r+0x156>
 800fc60:	9207      	str	r2, [sp, #28]
 800fc62:	e014      	b.n	800fc8e <_vfiprintf_r+0x156>
 800fc64:	eba0 0308 	sub.w	r3, r0, r8
 800fc68:	fa09 f303 	lsl.w	r3, r9, r3
 800fc6c:	4313      	orrs	r3, r2
 800fc6e:	46a2      	mov	sl, r4
 800fc70:	9304      	str	r3, [sp, #16]
 800fc72:	e7d2      	b.n	800fc1a <_vfiprintf_r+0xe2>
 800fc74:	9b03      	ldr	r3, [sp, #12]
 800fc76:	1d19      	adds	r1, r3, #4
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	9103      	str	r1, [sp, #12]
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	bfbb      	ittet	lt
 800fc80:	425b      	neglt	r3, r3
 800fc82:	f042 0202 	orrlt.w	r2, r2, #2
 800fc86:	9307      	strge	r3, [sp, #28]
 800fc88:	9307      	strlt	r3, [sp, #28]
 800fc8a:	bfb8      	it	lt
 800fc8c:	9204      	strlt	r2, [sp, #16]
 800fc8e:	7823      	ldrb	r3, [r4, #0]
 800fc90:	2b2e      	cmp	r3, #46	; 0x2e
 800fc92:	d10c      	bne.n	800fcae <_vfiprintf_r+0x176>
 800fc94:	7863      	ldrb	r3, [r4, #1]
 800fc96:	2b2a      	cmp	r3, #42	; 0x2a
 800fc98:	d135      	bne.n	800fd06 <_vfiprintf_r+0x1ce>
 800fc9a:	9b03      	ldr	r3, [sp, #12]
 800fc9c:	3402      	adds	r4, #2
 800fc9e:	1d1a      	adds	r2, r3, #4
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	9203      	str	r2, [sp, #12]
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	bfb8      	it	lt
 800fca8:	f04f 33ff 	movlt.w	r3, #4294967295
 800fcac:	9305      	str	r3, [sp, #20]
 800fcae:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800fd88 <_vfiprintf_r+0x250>
 800fcb2:	2203      	movs	r2, #3
 800fcb4:	4650      	mov	r0, sl
 800fcb6:	7821      	ldrb	r1, [r4, #0]
 800fcb8:	f7fe ff48 	bl	800eb4c <memchr>
 800fcbc:	b140      	cbz	r0, 800fcd0 <_vfiprintf_r+0x198>
 800fcbe:	2340      	movs	r3, #64	; 0x40
 800fcc0:	eba0 000a 	sub.w	r0, r0, sl
 800fcc4:	fa03 f000 	lsl.w	r0, r3, r0
 800fcc8:	9b04      	ldr	r3, [sp, #16]
 800fcca:	3401      	adds	r4, #1
 800fccc:	4303      	orrs	r3, r0
 800fcce:	9304      	str	r3, [sp, #16]
 800fcd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fcd4:	2206      	movs	r2, #6
 800fcd6:	482d      	ldr	r0, [pc, #180]	; (800fd8c <_vfiprintf_r+0x254>)
 800fcd8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800fcdc:	f7fe ff36 	bl	800eb4c <memchr>
 800fce0:	2800      	cmp	r0, #0
 800fce2:	d03f      	beq.n	800fd64 <_vfiprintf_r+0x22c>
 800fce4:	4b2a      	ldr	r3, [pc, #168]	; (800fd90 <_vfiprintf_r+0x258>)
 800fce6:	bb1b      	cbnz	r3, 800fd30 <_vfiprintf_r+0x1f8>
 800fce8:	9b03      	ldr	r3, [sp, #12]
 800fcea:	3307      	adds	r3, #7
 800fcec:	f023 0307 	bic.w	r3, r3, #7
 800fcf0:	3308      	adds	r3, #8
 800fcf2:	9303      	str	r3, [sp, #12]
 800fcf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fcf6:	443b      	add	r3, r7
 800fcf8:	9309      	str	r3, [sp, #36]	; 0x24
 800fcfa:	e767      	b.n	800fbcc <_vfiprintf_r+0x94>
 800fcfc:	460c      	mov	r4, r1
 800fcfe:	2001      	movs	r0, #1
 800fd00:	fb0c 3202 	mla	r2, ip, r2, r3
 800fd04:	e7a5      	b.n	800fc52 <_vfiprintf_r+0x11a>
 800fd06:	2300      	movs	r3, #0
 800fd08:	f04f 0c0a 	mov.w	ip, #10
 800fd0c:	4619      	mov	r1, r3
 800fd0e:	3401      	adds	r4, #1
 800fd10:	9305      	str	r3, [sp, #20]
 800fd12:	4620      	mov	r0, r4
 800fd14:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fd18:	3a30      	subs	r2, #48	; 0x30
 800fd1a:	2a09      	cmp	r2, #9
 800fd1c:	d903      	bls.n	800fd26 <_vfiprintf_r+0x1ee>
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d0c5      	beq.n	800fcae <_vfiprintf_r+0x176>
 800fd22:	9105      	str	r1, [sp, #20]
 800fd24:	e7c3      	b.n	800fcae <_vfiprintf_r+0x176>
 800fd26:	4604      	mov	r4, r0
 800fd28:	2301      	movs	r3, #1
 800fd2a:	fb0c 2101 	mla	r1, ip, r1, r2
 800fd2e:	e7f0      	b.n	800fd12 <_vfiprintf_r+0x1da>
 800fd30:	ab03      	add	r3, sp, #12
 800fd32:	9300      	str	r3, [sp, #0]
 800fd34:	462a      	mov	r2, r5
 800fd36:	4630      	mov	r0, r6
 800fd38:	4b16      	ldr	r3, [pc, #88]	; (800fd94 <_vfiprintf_r+0x25c>)
 800fd3a:	a904      	add	r1, sp, #16
 800fd3c:	f7fc f884 	bl	800be48 <_printf_float>
 800fd40:	4607      	mov	r7, r0
 800fd42:	1c78      	adds	r0, r7, #1
 800fd44:	d1d6      	bne.n	800fcf4 <_vfiprintf_r+0x1bc>
 800fd46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fd48:	07d9      	lsls	r1, r3, #31
 800fd4a:	d405      	bmi.n	800fd58 <_vfiprintf_r+0x220>
 800fd4c:	89ab      	ldrh	r3, [r5, #12]
 800fd4e:	059a      	lsls	r2, r3, #22
 800fd50:	d402      	bmi.n	800fd58 <_vfiprintf_r+0x220>
 800fd52:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fd54:	f000 fa9d 	bl	8010292 <__retarget_lock_release_recursive>
 800fd58:	89ab      	ldrh	r3, [r5, #12]
 800fd5a:	065b      	lsls	r3, r3, #25
 800fd5c:	f53f af12 	bmi.w	800fb84 <_vfiprintf_r+0x4c>
 800fd60:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fd62:	e711      	b.n	800fb88 <_vfiprintf_r+0x50>
 800fd64:	ab03      	add	r3, sp, #12
 800fd66:	9300      	str	r3, [sp, #0]
 800fd68:	462a      	mov	r2, r5
 800fd6a:	4630      	mov	r0, r6
 800fd6c:	4b09      	ldr	r3, [pc, #36]	; (800fd94 <_vfiprintf_r+0x25c>)
 800fd6e:	a904      	add	r1, sp, #16
 800fd70:	f7fc fb06 	bl	800c380 <_printf_i>
 800fd74:	e7e4      	b.n	800fd40 <_vfiprintf_r+0x208>
 800fd76:	bf00      	nop
 800fd78:	080122cc 	.word	0x080122cc
 800fd7c:	080122ec 	.word	0x080122ec
 800fd80:	080122ac 	.word	0x080122ac
 800fd84:	0801225c 	.word	0x0801225c
 800fd88:	08012262 	.word	0x08012262
 800fd8c:	08012266 	.word	0x08012266
 800fd90:	0800be49 	.word	0x0800be49
 800fd94:	0800fb15 	.word	0x0800fb15

0800fd98 <__swbuf_r>:
 800fd98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd9a:	460e      	mov	r6, r1
 800fd9c:	4614      	mov	r4, r2
 800fd9e:	4605      	mov	r5, r0
 800fda0:	b118      	cbz	r0, 800fdaa <__swbuf_r+0x12>
 800fda2:	6983      	ldr	r3, [r0, #24]
 800fda4:	b90b      	cbnz	r3, 800fdaa <__swbuf_r+0x12>
 800fda6:	f000 f9d5 	bl	8010154 <__sinit>
 800fdaa:	4b21      	ldr	r3, [pc, #132]	; (800fe30 <__swbuf_r+0x98>)
 800fdac:	429c      	cmp	r4, r3
 800fdae:	d12b      	bne.n	800fe08 <__swbuf_r+0x70>
 800fdb0:	686c      	ldr	r4, [r5, #4]
 800fdb2:	69a3      	ldr	r3, [r4, #24]
 800fdb4:	60a3      	str	r3, [r4, #8]
 800fdb6:	89a3      	ldrh	r3, [r4, #12]
 800fdb8:	071a      	lsls	r2, r3, #28
 800fdba:	d52f      	bpl.n	800fe1c <__swbuf_r+0x84>
 800fdbc:	6923      	ldr	r3, [r4, #16]
 800fdbe:	b36b      	cbz	r3, 800fe1c <__swbuf_r+0x84>
 800fdc0:	6923      	ldr	r3, [r4, #16]
 800fdc2:	6820      	ldr	r0, [r4, #0]
 800fdc4:	b2f6      	uxtb	r6, r6
 800fdc6:	1ac0      	subs	r0, r0, r3
 800fdc8:	6963      	ldr	r3, [r4, #20]
 800fdca:	4637      	mov	r7, r6
 800fdcc:	4283      	cmp	r3, r0
 800fdce:	dc04      	bgt.n	800fdda <__swbuf_r+0x42>
 800fdd0:	4621      	mov	r1, r4
 800fdd2:	4628      	mov	r0, r5
 800fdd4:	f000 f92a 	bl	801002c <_fflush_r>
 800fdd8:	bb30      	cbnz	r0, 800fe28 <__swbuf_r+0x90>
 800fdda:	68a3      	ldr	r3, [r4, #8]
 800fddc:	3001      	adds	r0, #1
 800fdde:	3b01      	subs	r3, #1
 800fde0:	60a3      	str	r3, [r4, #8]
 800fde2:	6823      	ldr	r3, [r4, #0]
 800fde4:	1c5a      	adds	r2, r3, #1
 800fde6:	6022      	str	r2, [r4, #0]
 800fde8:	701e      	strb	r6, [r3, #0]
 800fdea:	6963      	ldr	r3, [r4, #20]
 800fdec:	4283      	cmp	r3, r0
 800fdee:	d004      	beq.n	800fdfa <__swbuf_r+0x62>
 800fdf0:	89a3      	ldrh	r3, [r4, #12]
 800fdf2:	07db      	lsls	r3, r3, #31
 800fdf4:	d506      	bpl.n	800fe04 <__swbuf_r+0x6c>
 800fdf6:	2e0a      	cmp	r6, #10
 800fdf8:	d104      	bne.n	800fe04 <__swbuf_r+0x6c>
 800fdfa:	4621      	mov	r1, r4
 800fdfc:	4628      	mov	r0, r5
 800fdfe:	f000 f915 	bl	801002c <_fflush_r>
 800fe02:	b988      	cbnz	r0, 800fe28 <__swbuf_r+0x90>
 800fe04:	4638      	mov	r0, r7
 800fe06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe08:	4b0a      	ldr	r3, [pc, #40]	; (800fe34 <__swbuf_r+0x9c>)
 800fe0a:	429c      	cmp	r4, r3
 800fe0c:	d101      	bne.n	800fe12 <__swbuf_r+0x7a>
 800fe0e:	68ac      	ldr	r4, [r5, #8]
 800fe10:	e7cf      	b.n	800fdb2 <__swbuf_r+0x1a>
 800fe12:	4b09      	ldr	r3, [pc, #36]	; (800fe38 <__swbuf_r+0xa0>)
 800fe14:	429c      	cmp	r4, r3
 800fe16:	bf08      	it	eq
 800fe18:	68ec      	ldreq	r4, [r5, #12]
 800fe1a:	e7ca      	b.n	800fdb2 <__swbuf_r+0x1a>
 800fe1c:	4621      	mov	r1, r4
 800fe1e:	4628      	mov	r0, r5
 800fe20:	f000 f80c 	bl	800fe3c <__swsetup_r>
 800fe24:	2800      	cmp	r0, #0
 800fe26:	d0cb      	beq.n	800fdc0 <__swbuf_r+0x28>
 800fe28:	f04f 37ff 	mov.w	r7, #4294967295
 800fe2c:	e7ea      	b.n	800fe04 <__swbuf_r+0x6c>
 800fe2e:	bf00      	nop
 800fe30:	080122cc 	.word	0x080122cc
 800fe34:	080122ec 	.word	0x080122ec
 800fe38:	080122ac 	.word	0x080122ac

0800fe3c <__swsetup_r>:
 800fe3c:	4b32      	ldr	r3, [pc, #200]	; (800ff08 <__swsetup_r+0xcc>)
 800fe3e:	b570      	push	{r4, r5, r6, lr}
 800fe40:	681d      	ldr	r5, [r3, #0]
 800fe42:	4606      	mov	r6, r0
 800fe44:	460c      	mov	r4, r1
 800fe46:	b125      	cbz	r5, 800fe52 <__swsetup_r+0x16>
 800fe48:	69ab      	ldr	r3, [r5, #24]
 800fe4a:	b913      	cbnz	r3, 800fe52 <__swsetup_r+0x16>
 800fe4c:	4628      	mov	r0, r5
 800fe4e:	f000 f981 	bl	8010154 <__sinit>
 800fe52:	4b2e      	ldr	r3, [pc, #184]	; (800ff0c <__swsetup_r+0xd0>)
 800fe54:	429c      	cmp	r4, r3
 800fe56:	d10f      	bne.n	800fe78 <__swsetup_r+0x3c>
 800fe58:	686c      	ldr	r4, [r5, #4]
 800fe5a:	89a3      	ldrh	r3, [r4, #12]
 800fe5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fe60:	0719      	lsls	r1, r3, #28
 800fe62:	d42c      	bmi.n	800febe <__swsetup_r+0x82>
 800fe64:	06dd      	lsls	r5, r3, #27
 800fe66:	d411      	bmi.n	800fe8c <__swsetup_r+0x50>
 800fe68:	2309      	movs	r3, #9
 800fe6a:	6033      	str	r3, [r6, #0]
 800fe6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fe70:	f04f 30ff 	mov.w	r0, #4294967295
 800fe74:	81a3      	strh	r3, [r4, #12]
 800fe76:	e03e      	b.n	800fef6 <__swsetup_r+0xba>
 800fe78:	4b25      	ldr	r3, [pc, #148]	; (800ff10 <__swsetup_r+0xd4>)
 800fe7a:	429c      	cmp	r4, r3
 800fe7c:	d101      	bne.n	800fe82 <__swsetup_r+0x46>
 800fe7e:	68ac      	ldr	r4, [r5, #8]
 800fe80:	e7eb      	b.n	800fe5a <__swsetup_r+0x1e>
 800fe82:	4b24      	ldr	r3, [pc, #144]	; (800ff14 <__swsetup_r+0xd8>)
 800fe84:	429c      	cmp	r4, r3
 800fe86:	bf08      	it	eq
 800fe88:	68ec      	ldreq	r4, [r5, #12]
 800fe8a:	e7e6      	b.n	800fe5a <__swsetup_r+0x1e>
 800fe8c:	0758      	lsls	r0, r3, #29
 800fe8e:	d512      	bpl.n	800feb6 <__swsetup_r+0x7a>
 800fe90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fe92:	b141      	cbz	r1, 800fea6 <__swsetup_r+0x6a>
 800fe94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fe98:	4299      	cmp	r1, r3
 800fe9a:	d002      	beq.n	800fea2 <__swsetup_r+0x66>
 800fe9c:	4630      	mov	r0, r6
 800fe9e:	f7ff fb2f 	bl	800f500 <_free_r>
 800fea2:	2300      	movs	r3, #0
 800fea4:	6363      	str	r3, [r4, #52]	; 0x34
 800fea6:	89a3      	ldrh	r3, [r4, #12]
 800fea8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800feac:	81a3      	strh	r3, [r4, #12]
 800feae:	2300      	movs	r3, #0
 800feb0:	6063      	str	r3, [r4, #4]
 800feb2:	6923      	ldr	r3, [r4, #16]
 800feb4:	6023      	str	r3, [r4, #0]
 800feb6:	89a3      	ldrh	r3, [r4, #12]
 800feb8:	f043 0308 	orr.w	r3, r3, #8
 800febc:	81a3      	strh	r3, [r4, #12]
 800febe:	6923      	ldr	r3, [r4, #16]
 800fec0:	b94b      	cbnz	r3, 800fed6 <__swsetup_r+0x9a>
 800fec2:	89a3      	ldrh	r3, [r4, #12]
 800fec4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fec8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fecc:	d003      	beq.n	800fed6 <__swsetup_r+0x9a>
 800fece:	4621      	mov	r1, r4
 800fed0:	4630      	mov	r0, r6
 800fed2:	f000 fa05 	bl	80102e0 <__smakebuf_r>
 800fed6:	89a0      	ldrh	r0, [r4, #12]
 800fed8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fedc:	f010 0301 	ands.w	r3, r0, #1
 800fee0:	d00a      	beq.n	800fef8 <__swsetup_r+0xbc>
 800fee2:	2300      	movs	r3, #0
 800fee4:	60a3      	str	r3, [r4, #8]
 800fee6:	6963      	ldr	r3, [r4, #20]
 800fee8:	425b      	negs	r3, r3
 800feea:	61a3      	str	r3, [r4, #24]
 800feec:	6923      	ldr	r3, [r4, #16]
 800feee:	b943      	cbnz	r3, 800ff02 <__swsetup_r+0xc6>
 800fef0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fef4:	d1ba      	bne.n	800fe6c <__swsetup_r+0x30>
 800fef6:	bd70      	pop	{r4, r5, r6, pc}
 800fef8:	0781      	lsls	r1, r0, #30
 800fefa:	bf58      	it	pl
 800fefc:	6963      	ldrpl	r3, [r4, #20]
 800fefe:	60a3      	str	r3, [r4, #8]
 800ff00:	e7f4      	b.n	800feec <__swsetup_r+0xb0>
 800ff02:	2000      	movs	r0, #0
 800ff04:	e7f7      	b.n	800fef6 <__swsetup_r+0xba>
 800ff06:	bf00      	nop
 800ff08:	20000018 	.word	0x20000018
 800ff0c:	080122cc 	.word	0x080122cc
 800ff10:	080122ec 	.word	0x080122ec
 800ff14:	080122ac 	.word	0x080122ac

0800ff18 <abort>:
 800ff18:	2006      	movs	r0, #6
 800ff1a:	b508      	push	{r3, lr}
 800ff1c:	f000 fa50 	bl	80103c0 <raise>
 800ff20:	2001      	movs	r0, #1
 800ff22:	f7f4 ff2e 	bl	8004d82 <_exit>
	...

0800ff28 <__sflush_r>:
 800ff28:	898a      	ldrh	r2, [r1, #12]
 800ff2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ff2c:	4605      	mov	r5, r0
 800ff2e:	0710      	lsls	r0, r2, #28
 800ff30:	460c      	mov	r4, r1
 800ff32:	d457      	bmi.n	800ffe4 <__sflush_r+0xbc>
 800ff34:	684b      	ldr	r3, [r1, #4]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	dc04      	bgt.n	800ff44 <__sflush_r+0x1c>
 800ff3a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	dc01      	bgt.n	800ff44 <__sflush_r+0x1c>
 800ff40:	2000      	movs	r0, #0
 800ff42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ff44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ff46:	2e00      	cmp	r6, #0
 800ff48:	d0fa      	beq.n	800ff40 <__sflush_r+0x18>
 800ff4a:	2300      	movs	r3, #0
 800ff4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ff50:	682f      	ldr	r7, [r5, #0]
 800ff52:	602b      	str	r3, [r5, #0]
 800ff54:	d032      	beq.n	800ffbc <__sflush_r+0x94>
 800ff56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ff58:	89a3      	ldrh	r3, [r4, #12]
 800ff5a:	075a      	lsls	r2, r3, #29
 800ff5c:	d505      	bpl.n	800ff6a <__sflush_r+0x42>
 800ff5e:	6863      	ldr	r3, [r4, #4]
 800ff60:	1ac0      	subs	r0, r0, r3
 800ff62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ff64:	b10b      	cbz	r3, 800ff6a <__sflush_r+0x42>
 800ff66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ff68:	1ac0      	subs	r0, r0, r3
 800ff6a:	2300      	movs	r3, #0
 800ff6c:	4602      	mov	r2, r0
 800ff6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ff70:	4628      	mov	r0, r5
 800ff72:	6a21      	ldr	r1, [r4, #32]
 800ff74:	47b0      	blx	r6
 800ff76:	1c43      	adds	r3, r0, #1
 800ff78:	89a3      	ldrh	r3, [r4, #12]
 800ff7a:	d106      	bne.n	800ff8a <__sflush_r+0x62>
 800ff7c:	6829      	ldr	r1, [r5, #0]
 800ff7e:	291d      	cmp	r1, #29
 800ff80:	d82c      	bhi.n	800ffdc <__sflush_r+0xb4>
 800ff82:	4a29      	ldr	r2, [pc, #164]	; (8010028 <__sflush_r+0x100>)
 800ff84:	40ca      	lsrs	r2, r1
 800ff86:	07d6      	lsls	r6, r2, #31
 800ff88:	d528      	bpl.n	800ffdc <__sflush_r+0xb4>
 800ff8a:	2200      	movs	r2, #0
 800ff8c:	6062      	str	r2, [r4, #4]
 800ff8e:	6922      	ldr	r2, [r4, #16]
 800ff90:	04d9      	lsls	r1, r3, #19
 800ff92:	6022      	str	r2, [r4, #0]
 800ff94:	d504      	bpl.n	800ffa0 <__sflush_r+0x78>
 800ff96:	1c42      	adds	r2, r0, #1
 800ff98:	d101      	bne.n	800ff9e <__sflush_r+0x76>
 800ff9a:	682b      	ldr	r3, [r5, #0]
 800ff9c:	b903      	cbnz	r3, 800ffa0 <__sflush_r+0x78>
 800ff9e:	6560      	str	r0, [r4, #84]	; 0x54
 800ffa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ffa2:	602f      	str	r7, [r5, #0]
 800ffa4:	2900      	cmp	r1, #0
 800ffa6:	d0cb      	beq.n	800ff40 <__sflush_r+0x18>
 800ffa8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ffac:	4299      	cmp	r1, r3
 800ffae:	d002      	beq.n	800ffb6 <__sflush_r+0x8e>
 800ffb0:	4628      	mov	r0, r5
 800ffb2:	f7ff faa5 	bl	800f500 <_free_r>
 800ffb6:	2000      	movs	r0, #0
 800ffb8:	6360      	str	r0, [r4, #52]	; 0x34
 800ffba:	e7c2      	b.n	800ff42 <__sflush_r+0x1a>
 800ffbc:	6a21      	ldr	r1, [r4, #32]
 800ffbe:	2301      	movs	r3, #1
 800ffc0:	4628      	mov	r0, r5
 800ffc2:	47b0      	blx	r6
 800ffc4:	1c41      	adds	r1, r0, #1
 800ffc6:	d1c7      	bne.n	800ff58 <__sflush_r+0x30>
 800ffc8:	682b      	ldr	r3, [r5, #0]
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d0c4      	beq.n	800ff58 <__sflush_r+0x30>
 800ffce:	2b1d      	cmp	r3, #29
 800ffd0:	d001      	beq.n	800ffd6 <__sflush_r+0xae>
 800ffd2:	2b16      	cmp	r3, #22
 800ffd4:	d101      	bne.n	800ffda <__sflush_r+0xb2>
 800ffd6:	602f      	str	r7, [r5, #0]
 800ffd8:	e7b2      	b.n	800ff40 <__sflush_r+0x18>
 800ffda:	89a3      	ldrh	r3, [r4, #12]
 800ffdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ffe0:	81a3      	strh	r3, [r4, #12]
 800ffe2:	e7ae      	b.n	800ff42 <__sflush_r+0x1a>
 800ffe4:	690f      	ldr	r7, [r1, #16]
 800ffe6:	2f00      	cmp	r7, #0
 800ffe8:	d0aa      	beq.n	800ff40 <__sflush_r+0x18>
 800ffea:	0793      	lsls	r3, r2, #30
 800ffec:	bf18      	it	ne
 800ffee:	2300      	movne	r3, #0
 800fff0:	680e      	ldr	r6, [r1, #0]
 800fff2:	bf08      	it	eq
 800fff4:	694b      	ldreq	r3, [r1, #20]
 800fff6:	1bf6      	subs	r6, r6, r7
 800fff8:	600f      	str	r7, [r1, #0]
 800fffa:	608b      	str	r3, [r1, #8]
 800fffc:	2e00      	cmp	r6, #0
 800fffe:	dd9f      	ble.n	800ff40 <__sflush_r+0x18>
 8010000:	4633      	mov	r3, r6
 8010002:	463a      	mov	r2, r7
 8010004:	4628      	mov	r0, r5
 8010006:	6a21      	ldr	r1, [r4, #32]
 8010008:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 801000c:	47e0      	blx	ip
 801000e:	2800      	cmp	r0, #0
 8010010:	dc06      	bgt.n	8010020 <__sflush_r+0xf8>
 8010012:	89a3      	ldrh	r3, [r4, #12]
 8010014:	f04f 30ff 	mov.w	r0, #4294967295
 8010018:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801001c:	81a3      	strh	r3, [r4, #12]
 801001e:	e790      	b.n	800ff42 <__sflush_r+0x1a>
 8010020:	4407      	add	r7, r0
 8010022:	1a36      	subs	r6, r6, r0
 8010024:	e7ea      	b.n	800fffc <__sflush_r+0xd4>
 8010026:	bf00      	nop
 8010028:	20400001 	.word	0x20400001

0801002c <_fflush_r>:
 801002c:	b538      	push	{r3, r4, r5, lr}
 801002e:	690b      	ldr	r3, [r1, #16]
 8010030:	4605      	mov	r5, r0
 8010032:	460c      	mov	r4, r1
 8010034:	b913      	cbnz	r3, 801003c <_fflush_r+0x10>
 8010036:	2500      	movs	r5, #0
 8010038:	4628      	mov	r0, r5
 801003a:	bd38      	pop	{r3, r4, r5, pc}
 801003c:	b118      	cbz	r0, 8010046 <_fflush_r+0x1a>
 801003e:	6983      	ldr	r3, [r0, #24]
 8010040:	b90b      	cbnz	r3, 8010046 <_fflush_r+0x1a>
 8010042:	f000 f887 	bl	8010154 <__sinit>
 8010046:	4b14      	ldr	r3, [pc, #80]	; (8010098 <_fflush_r+0x6c>)
 8010048:	429c      	cmp	r4, r3
 801004a:	d11b      	bne.n	8010084 <_fflush_r+0x58>
 801004c:	686c      	ldr	r4, [r5, #4]
 801004e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010052:	2b00      	cmp	r3, #0
 8010054:	d0ef      	beq.n	8010036 <_fflush_r+0xa>
 8010056:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8010058:	07d0      	lsls	r0, r2, #31
 801005a:	d404      	bmi.n	8010066 <_fflush_r+0x3a>
 801005c:	0599      	lsls	r1, r3, #22
 801005e:	d402      	bmi.n	8010066 <_fflush_r+0x3a>
 8010060:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010062:	f000 f915 	bl	8010290 <__retarget_lock_acquire_recursive>
 8010066:	4628      	mov	r0, r5
 8010068:	4621      	mov	r1, r4
 801006a:	f7ff ff5d 	bl	800ff28 <__sflush_r>
 801006e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8010070:	4605      	mov	r5, r0
 8010072:	07da      	lsls	r2, r3, #31
 8010074:	d4e0      	bmi.n	8010038 <_fflush_r+0xc>
 8010076:	89a3      	ldrh	r3, [r4, #12]
 8010078:	059b      	lsls	r3, r3, #22
 801007a:	d4dd      	bmi.n	8010038 <_fflush_r+0xc>
 801007c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801007e:	f000 f908 	bl	8010292 <__retarget_lock_release_recursive>
 8010082:	e7d9      	b.n	8010038 <_fflush_r+0xc>
 8010084:	4b05      	ldr	r3, [pc, #20]	; (801009c <_fflush_r+0x70>)
 8010086:	429c      	cmp	r4, r3
 8010088:	d101      	bne.n	801008e <_fflush_r+0x62>
 801008a:	68ac      	ldr	r4, [r5, #8]
 801008c:	e7df      	b.n	801004e <_fflush_r+0x22>
 801008e:	4b04      	ldr	r3, [pc, #16]	; (80100a0 <_fflush_r+0x74>)
 8010090:	429c      	cmp	r4, r3
 8010092:	bf08      	it	eq
 8010094:	68ec      	ldreq	r4, [r5, #12]
 8010096:	e7da      	b.n	801004e <_fflush_r+0x22>
 8010098:	080122cc 	.word	0x080122cc
 801009c:	080122ec 	.word	0x080122ec
 80100a0:	080122ac 	.word	0x080122ac

080100a4 <std>:
 80100a4:	2300      	movs	r3, #0
 80100a6:	b510      	push	{r4, lr}
 80100a8:	4604      	mov	r4, r0
 80100aa:	e9c0 3300 	strd	r3, r3, [r0]
 80100ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80100b2:	6083      	str	r3, [r0, #8]
 80100b4:	8181      	strh	r1, [r0, #12]
 80100b6:	6643      	str	r3, [r0, #100]	; 0x64
 80100b8:	81c2      	strh	r2, [r0, #14]
 80100ba:	6183      	str	r3, [r0, #24]
 80100bc:	4619      	mov	r1, r3
 80100be:	2208      	movs	r2, #8
 80100c0:	305c      	adds	r0, #92	; 0x5c
 80100c2:	f7fb fe1b 	bl	800bcfc <memset>
 80100c6:	4b05      	ldr	r3, [pc, #20]	; (80100dc <std+0x38>)
 80100c8:	6224      	str	r4, [r4, #32]
 80100ca:	6263      	str	r3, [r4, #36]	; 0x24
 80100cc:	4b04      	ldr	r3, [pc, #16]	; (80100e0 <std+0x3c>)
 80100ce:	62a3      	str	r3, [r4, #40]	; 0x28
 80100d0:	4b04      	ldr	r3, [pc, #16]	; (80100e4 <std+0x40>)
 80100d2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80100d4:	4b04      	ldr	r3, [pc, #16]	; (80100e8 <std+0x44>)
 80100d6:	6323      	str	r3, [r4, #48]	; 0x30
 80100d8:	bd10      	pop	{r4, pc}
 80100da:	bf00      	nop
 80100dc:	080103f9 	.word	0x080103f9
 80100e0:	0801041b 	.word	0x0801041b
 80100e4:	08010453 	.word	0x08010453
 80100e8:	08010477 	.word	0x08010477

080100ec <_cleanup_r>:
 80100ec:	4901      	ldr	r1, [pc, #4]	; (80100f4 <_cleanup_r+0x8>)
 80100ee:	f000 b8af 	b.w	8010250 <_fwalk_reent>
 80100f2:	bf00      	nop
 80100f4:	0801002d 	.word	0x0801002d

080100f8 <__sfmoreglue>:
 80100f8:	2268      	movs	r2, #104	; 0x68
 80100fa:	b570      	push	{r4, r5, r6, lr}
 80100fc:	1e4d      	subs	r5, r1, #1
 80100fe:	4355      	muls	r5, r2
 8010100:	460e      	mov	r6, r1
 8010102:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010106:	f7ff fa63 	bl	800f5d0 <_malloc_r>
 801010a:	4604      	mov	r4, r0
 801010c:	b140      	cbz	r0, 8010120 <__sfmoreglue+0x28>
 801010e:	2100      	movs	r1, #0
 8010110:	e9c0 1600 	strd	r1, r6, [r0]
 8010114:	300c      	adds	r0, #12
 8010116:	60a0      	str	r0, [r4, #8]
 8010118:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801011c:	f7fb fdee 	bl	800bcfc <memset>
 8010120:	4620      	mov	r0, r4
 8010122:	bd70      	pop	{r4, r5, r6, pc}

08010124 <__sfp_lock_acquire>:
 8010124:	4801      	ldr	r0, [pc, #4]	; (801012c <__sfp_lock_acquire+0x8>)
 8010126:	f000 b8b3 	b.w	8010290 <__retarget_lock_acquire_recursive>
 801012a:	bf00      	nop
 801012c:	20001d55 	.word	0x20001d55

08010130 <__sfp_lock_release>:
 8010130:	4801      	ldr	r0, [pc, #4]	; (8010138 <__sfp_lock_release+0x8>)
 8010132:	f000 b8ae 	b.w	8010292 <__retarget_lock_release_recursive>
 8010136:	bf00      	nop
 8010138:	20001d55 	.word	0x20001d55

0801013c <__sinit_lock_acquire>:
 801013c:	4801      	ldr	r0, [pc, #4]	; (8010144 <__sinit_lock_acquire+0x8>)
 801013e:	f000 b8a7 	b.w	8010290 <__retarget_lock_acquire_recursive>
 8010142:	bf00      	nop
 8010144:	20001d56 	.word	0x20001d56

08010148 <__sinit_lock_release>:
 8010148:	4801      	ldr	r0, [pc, #4]	; (8010150 <__sinit_lock_release+0x8>)
 801014a:	f000 b8a2 	b.w	8010292 <__retarget_lock_release_recursive>
 801014e:	bf00      	nop
 8010150:	20001d56 	.word	0x20001d56

08010154 <__sinit>:
 8010154:	b510      	push	{r4, lr}
 8010156:	4604      	mov	r4, r0
 8010158:	f7ff fff0 	bl	801013c <__sinit_lock_acquire>
 801015c:	69a3      	ldr	r3, [r4, #24]
 801015e:	b11b      	cbz	r3, 8010168 <__sinit+0x14>
 8010160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010164:	f7ff bff0 	b.w	8010148 <__sinit_lock_release>
 8010168:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801016c:	6523      	str	r3, [r4, #80]	; 0x50
 801016e:	4b13      	ldr	r3, [pc, #76]	; (80101bc <__sinit+0x68>)
 8010170:	4a13      	ldr	r2, [pc, #76]	; (80101c0 <__sinit+0x6c>)
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	62a2      	str	r2, [r4, #40]	; 0x28
 8010176:	42a3      	cmp	r3, r4
 8010178:	bf08      	it	eq
 801017a:	2301      	moveq	r3, #1
 801017c:	4620      	mov	r0, r4
 801017e:	bf08      	it	eq
 8010180:	61a3      	streq	r3, [r4, #24]
 8010182:	f000 f81f 	bl	80101c4 <__sfp>
 8010186:	6060      	str	r0, [r4, #4]
 8010188:	4620      	mov	r0, r4
 801018a:	f000 f81b 	bl	80101c4 <__sfp>
 801018e:	60a0      	str	r0, [r4, #8]
 8010190:	4620      	mov	r0, r4
 8010192:	f000 f817 	bl	80101c4 <__sfp>
 8010196:	2200      	movs	r2, #0
 8010198:	2104      	movs	r1, #4
 801019a:	60e0      	str	r0, [r4, #12]
 801019c:	6860      	ldr	r0, [r4, #4]
 801019e:	f7ff ff81 	bl	80100a4 <std>
 80101a2:	2201      	movs	r2, #1
 80101a4:	2109      	movs	r1, #9
 80101a6:	68a0      	ldr	r0, [r4, #8]
 80101a8:	f7ff ff7c 	bl	80100a4 <std>
 80101ac:	2202      	movs	r2, #2
 80101ae:	2112      	movs	r1, #18
 80101b0:	68e0      	ldr	r0, [r4, #12]
 80101b2:	f7ff ff77 	bl	80100a4 <std>
 80101b6:	2301      	movs	r3, #1
 80101b8:	61a3      	str	r3, [r4, #24]
 80101ba:	e7d1      	b.n	8010160 <__sinit+0xc>
 80101bc:	08011e64 	.word	0x08011e64
 80101c0:	080100ed 	.word	0x080100ed

080101c4 <__sfp>:
 80101c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80101c6:	4607      	mov	r7, r0
 80101c8:	f7ff ffac 	bl	8010124 <__sfp_lock_acquire>
 80101cc:	4b1e      	ldr	r3, [pc, #120]	; (8010248 <__sfp+0x84>)
 80101ce:	681e      	ldr	r6, [r3, #0]
 80101d0:	69b3      	ldr	r3, [r6, #24]
 80101d2:	b913      	cbnz	r3, 80101da <__sfp+0x16>
 80101d4:	4630      	mov	r0, r6
 80101d6:	f7ff ffbd 	bl	8010154 <__sinit>
 80101da:	3648      	adds	r6, #72	; 0x48
 80101dc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80101e0:	3b01      	subs	r3, #1
 80101e2:	d503      	bpl.n	80101ec <__sfp+0x28>
 80101e4:	6833      	ldr	r3, [r6, #0]
 80101e6:	b30b      	cbz	r3, 801022c <__sfp+0x68>
 80101e8:	6836      	ldr	r6, [r6, #0]
 80101ea:	e7f7      	b.n	80101dc <__sfp+0x18>
 80101ec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80101f0:	b9d5      	cbnz	r5, 8010228 <__sfp+0x64>
 80101f2:	4b16      	ldr	r3, [pc, #88]	; (801024c <__sfp+0x88>)
 80101f4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80101f8:	60e3      	str	r3, [r4, #12]
 80101fa:	6665      	str	r5, [r4, #100]	; 0x64
 80101fc:	f000 f847 	bl	801028e <__retarget_lock_init_recursive>
 8010200:	f7ff ff96 	bl	8010130 <__sfp_lock_release>
 8010204:	2208      	movs	r2, #8
 8010206:	4629      	mov	r1, r5
 8010208:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801020c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010210:	6025      	str	r5, [r4, #0]
 8010212:	61a5      	str	r5, [r4, #24]
 8010214:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010218:	f7fb fd70 	bl	800bcfc <memset>
 801021c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010220:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010224:	4620      	mov	r0, r4
 8010226:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010228:	3468      	adds	r4, #104	; 0x68
 801022a:	e7d9      	b.n	80101e0 <__sfp+0x1c>
 801022c:	2104      	movs	r1, #4
 801022e:	4638      	mov	r0, r7
 8010230:	f7ff ff62 	bl	80100f8 <__sfmoreglue>
 8010234:	4604      	mov	r4, r0
 8010236:	6030      	str	r0, [r6, #0]
 8010238:	2800      	cmp	r0, #0
 801023a:	d1d5      	bne.n	80101e8 <__sfp+0x24>
 801023c:	f7ff ff78 	bl	8010130 <__sfp_lock_release>
 8010240:	230c      	movs	r3, #12
 8010242:	603b      	str	r3, [r7, #0]
 8010244:	e7ee      	b.n	8010224 <__sfp+0x60>
 8010246:	bf00      	nop
 8010248:	08011e64 	.word	0x08011e64
 801024c:	ffff0001 	.word	0xffff0001

08010250 <_fwalk_reent>:
 8010250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010254:	4606      	mov	r6, r0
 8010256:	4688      	mov	r8, r1
 8010258:	2700      	movs	r7, #0
 801025a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801025e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010262:	f1b9 0901 	subs.w	r9, r9, #1
 8010266:	d505      	bpl.n	8010274 <_fwalk_reent+0x24>
 8010268:	6824      	ldr	r4, [r4, #0]
 801026a:	2c00      	cmp	r4, #0
 801026c:	d1f7      	bne.n	801025e <_fwalk_reent+0xe>
 801026e:	4638      	mov	r0, r7
 8010270:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010274:	89ab      	ldrh	r3, [r5, #12]
 8010276:	2b01      	cmp	r3, #1
 8010278:	d907      	bls.n	801028a <_fwalk_reent+0x3a>
 801027a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801027e:	3301      	adds	r3, #1
 8010280:	d003      	beq.n	801028a <_fwalk_reent+0x3a>
 8010282:	4629      	mov	r1, r5
 8010284:	4630      	mov	r0, r6
 8010286:	47c0      	blx	r8
 8010288:	4307      	orrs	r7, r0
 801028a:	3568      	adds	r5, #104	; 0x68
 801028c:	e7e9      	b.n	8010262 <_fwalk_reent+0x12>

0801028e <__retarget_lock_init_recursive>:
 801028e:	4770      	bx	lr

08010290 <__retarget_lock_acquire_recursive>:
 8010290:	4770      	bx	lr

08010292 <__retarget_lock_release_recursive>:
 8010292:	4770      	bx	lr

08010294 <__swhatbuf_r>:
 8010294:	b570      	push	{r4, r5, r6, lr}
 8010296:	460e      	mov	r6, r1
 8010298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801029c:	4614      	mov	r4, r2
 801029e:	2900      	cmp	r1, #0
 80102a0:	461d      	mov	r5, r3
 80102a2:	b096      	sub	sp, #88	; 0x58
 80102a4:	da08      	bge.n	80102b8 <__swhatbuf_r+0x24>
 80102a6:	2200      	movs	r2, #0
 80102a8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80102ac:	602a      	str	r2, [r5, #0]
 80102ae:	061a      	lsls	r2, r3, #24
 80102b0:	d410      	bmi.n	80102d4 <__swhatbuf_r+0x40>
 80102b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80102b6:	e00e      	b.n	80102d6 <__swhatbuf_r+0x42>
 80102b8:	466a      	mov	r2, sp
 80102ba:	f000 f903 	bl	80104c4 <_fstat_r>
 80102be:	2800      	cmp	r0, #0
 80102c0:	dbf1      	blt.n	80102a6 <__swhatbuf_r+0x12>
 80102c2:	9a01      	ldr	r2, [sp, #4]
 80102c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80102c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80102cc:	425a      	negs	r2, r3
 80102ce:	415a      	adcs	r2, r3
 80102d0:	602a      	str	r2, [r5, #0]
 80102d2:	e7ee      	b.n	80102b2 <__swhatbuf_r+0x1e>
 80102d4:	2340      	movs	r3, #64	; 0x40
 80102d6:	2000      	movs	r0, #0
 80102d8:	6023      	str	r3, [r4, #0]
 80102da:	b016      	add	sp, #88	; 0x58
 80102dc:	bd70      	pop	{r4, r5, r6, pc}
	...

080102e0 <__smakebuf_r>:
 80102e0:	898b      	ldrh	r3, [r1, #12]
 80102e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80102e4:	079d      	lsls	r5, r3, #30
 80102e6:	4606      	mov	r6, r0
 80102e8:	460c      	mov	r4, r1
 80102ea:	d507      	bpl.n	80102fc <__smakebuf_r+0x1c>
 80102ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80102f0:	6023      	str	r3, [r4, #0]
 80102f2:	6123      	str	r3, [r4, #16]
 80102f4:	2301      	movs	r3, #1
 80102f6:	6163      	str	r3, [r4, #20]
 80102f8:	b002      	add	sp, #8
 80102fa:	bd70      	pop	{r4, r5, r6, pc}
 80102fc:	466a      	mov	r2, sp
 80102fe:	ab01      	add	r3, sp, #4
 8010300:	f7ff ffc8 	bl	8010294 <__swhatbuf_r>
 8010304:	9900      	ldr	r1, [sp, #0]
 8010306:	4605      	mov	r5, r0
 8010308:	4630      	mov	r0, r6
 801030a:	f7ff f961 	bl	800f5d0 <_malloc_r>
 801030e:	b948      	cbnz	r0, 8010324 <__smakebuf_r+0x44>
 8010310:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010314:	059a      	lsls	r2, r3, #22
 8010316:	d4ef      	bmi.n	80102f8 <__smakebuf_r+0x18>
 8010318:	f023 0303 	bic.w	r3, r3, #3
 801031c:	f043 0302 	orr.w	r3, r3, #2
 8010320:	81a3      	strh	r3, [r4, #12]
 8010322:	e7e3      	b.n	80102ec <__smakebuf_r+0xc>
 8010324:	4b0d      	ldr	r3, [pc, #52]	; (801035c <__smakebuf_r+0x7c>)
 8010326:	62b3      	str	r3, [r6, #40]	; 0x28
 8010328:	89a3      	ldrh	r3, [r4, #12]
 801032a:	6020      	str	r0, [r4, #0]
 801032c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010330:	81a3      	strh	r3, [r4, #12]
 8010332:	9b00      	ldr	r3, [sp, #0]
 8010334:	6120      	str	r0, [r4, #16]
 8010336:	6163      	str	r3, [r4, #20]
 8010338:	9b01      	ldr	r3, [sp, #4]
 801033a:	b15b      	cbz	r3, 8010354 <__smakebuf_r+0x74>
 801033c:	4630      	mov	r0, r6
 801033e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010342:	f000 f8d1 	bl	80104e8 <_isatty_r>
 8010346:	b128      	cbz	r0, 8010354 <__smakebuf_r+0x74>
 8010348:	89a3      	ldrh	r3, [r4, #12]
 801034a:	f023 0303 	bic.w	r3, r3, #3
 801034e:	f043 0301 	orr.w	r3, r3, #1
 8010352:	81a3      	strh	r3, [r4, #12]
 8010354:	89a0      	ldrh	r0, [r4, #12]
 8010356:	4305      	orrs	r5, r0
 8010358:	81a5      	strh	r5, [r4, #12]
 801035a:	e7cd      	b.n	80102f8 <__smakebuf_r+0x18>
 801035c:	080100ed 	.word	0x080100ed

08010360 <_malloc_usable_size_r>:
 8010360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010364:	1f18      	subs	r0, r3, #4
 8010366:	2b00      	cmp	r3, #0
 8010368:	bfbc      	itt	lt
 801036a:	580b      	ldrlt	r3, [r1, r0]
 801036c:	18c0      	addlt	r0, r0, r3
 801036e:	4770      	bx	lr

08010370 <_raise_r>:
 8010370:	291f      	cmp	r1, #31
 8010372:	b538      	push	{r3, r4, r5, lr}
 8010374:	4604      	mov	r4, r0
 8010376:	460d      	mov	r5, r1
 8010378:	d904      	bls.n	8010384 <_raise_r+0x14>
 801037a:	2316      	movs	r3, #22
 801037c:	6003      	str	r3, [r0, #0]
 801037e:	f04f 30ff 	mov.w	r0, #4294967295
 8010382:	bd38      	pop	{r3, r4, r5, pc}
 8010384:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8010386:	b112      	cbz	r2, 801038e <_raise_r+0x1e>
 8010388:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801038c:	b94b      	cbnz	r3, 80103a2 <_raise_r+0x32>
 801038e:	4620      	mov	r0, r4
 8010390:	f000 f830 	bl	80103f4 <_getpid_r>
 8010394:	462a      	mov	r2, r5
 8010396:	4601      	mov	r1, r0
 8010398:	4620      	mov	r0, r4
 801039a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801039e:	f000 b817 	b.w	80103d0 <_kill_r>
 80103a2:	2b01      	cmp	r3, #1
 80103a4:	d00a      	beq.n	80103bc <_raise_r+0x4c>
 80103a6:	1c59      	adds	r1, r3, #1
 80103a8:	d103      	bne.n	80103b2 <_raise_r+0x42>
 80103aa:	2316      	movs	r3, #22
 80103ac:	6003      	str	r3, [r0, #0]
 80103ae:	2001      	movs	r0, #1
 80103b0:	e7e7      	b.n	8010382 <_raise_r+0x12>
 80103b2:	2400      	movs	r4, #0
 80103b4:	4628      	mov	r0, r5
 80103b6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80103ba:	4798      	blx	r3
 80103bc:	2000      	movs	r0, #0
 80103be:	e7e0      	b.n	8010382 <_raise_r+0x12>

080103c0 <raise>:
 80103c0:	4b02      	ldr	r3, [pc, #8]	; (80103cc <raise+0xc>)
 80103c2:	4601      	mov	r1, r0
 80103c4:	6818      	ldr	r0, [r3, #0]
 80103c6:	f7ff bfd3 	b.w	8010370 <_raise_r>
 80103ca:	bf00      	nop
 80103cc:	20000018 	.word	0x20000018

080103d0 <_kill_r>:
 80103d0:	b538      	push	{r3, r4, r5, lr}
 80103d2:	2300      	movs	r3, #0
 80103d4:	4d06      	ldr	r5, [pc, #24]	; (80103f0 <_kill_r+0x20>)
 80103d6:	4604      	mov	r4, r0
 80103d8:	4608      	mov	r0, r1
 80103da:	4611      	mov	r1, r2
 80103dc:	602b      	str	r3, [r5, #0]
 80103de:	f7f4 fcc0 	bl	8004d62 <_kill>
 80103e2:	1c43      	adds	r3, r0, #1
 80103e4:	d102      	bne.n	80103ec <_kill_r+0x1c>
 80103e6:	682b      	ldr	r3, [r5, #0]
 80103e8:	b103      	cbz	r3, 80103ec <_kill_r+0x1c>
 80103ea:	6023      	str	r3, [r4, #0]
 80103ec:	bd38      	pop	{r3, r4, r5, pc}
 80103ee:	bf00      	nop
 80103f0:	20001d50 	.word	0x20001d50

080103f4 <_getpid_r>:
 80103f4:	f7f4 bcae 	b.w	8004d54 <_getpid>

080103f8 <__sread>:
 80103f8:	b510      	push	{r4, lr}
 80103fa:	460c      	mov	r4, r1
 80103fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010400:	f000 f894 	bl	801052c <_read_r>
 8010404:	2800      	cmp	r0, #0
 8010406:	bfab      	itete	ge
 8010408:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801040a:	89a3      	ldrhlt	r3, [r4, #12]
 801040c:	181b      	addge	r3, r3, r0
 801040e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8010412:	bfac      	ite	ge
 8010414:	6563      	strge	r3, [r4, #84]	; 0x54
 8010416:	81a3      	strhlt	r3, [r4, #12]
 8010418:	bd10      	pop	{r4, pc}

0801041a <__swrite>:
 801041a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801041e:	461f      	mov	r7, r3
 8010420:	898b      	ldrh	r3, [r1, #12]
 8010422:	4605      	mov	r5, r0
 8010424:	05db      	lsls	r3, r3, #23
 8010426:	460c      	mov	r4, r1
 8010428:	4616      	mov	r6, r2
 801042a:	d505      	bpl.n	8010438 <__swrite+0x1e>
 801042c:	2302      	movs	r3, #2
 801042e:	2200      	movs	r2, #0
 8010430:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010434:	f000 f868 	bl	8010508 <_lseek_r>
 8010438:	89a3      	ldrh	r3, [r4, #12]
 801043a:	4632      	mov	r2, r6
 801043c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010440:	81a3      	strh	r3, [r4, #12]
 8010442:	4628      	mov	r0, r5
 8010444:	463b      	mov	r3, r7
 8010446:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801044a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801044e:	f000 b817 	b.w	8010480 <_write_r>

08010452 <__sseek>:
 8010452:	b510      	push	{r4, lr}
 8010454:	460c      	mov	r4, r1
 8010456:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801045a:	f000 f855 	bl	8010508 <_lseek_r>
 801045e:	1c43      	adds	r3, r0, #1
 8010460:	89a3      	ldrh	r3, [r4, #12]
 8010462:	bf15      	itete	ne
 8010464:	6560      	strne	r0, [r4, #84]	; 0x54
 8010466:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801046a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801046e:	81a3      	strheq	r3, [r4, #12]
 8010470:	bf18      	it	ne
 8010472:	81a3      	strhne	r3, [r4, #12]
 8010474:	bd10      	pop	{r4, pc}

08010476 <__sclose>:
 8010476:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801047a:	f000 b813 	b.w	80104a4 <_close_r>
	...

08010480 <_write_r>:
 8010480:	b538      	push	{r3, r4, r5, lr}
 8010482:	4604      	mov	r4, r0
 8010484:	4608      	mov	r0, r1
 8010486:	4611      	mov	r1, r2
 8010488:	2200      	movs	r2, #0
 801048a:	4d05      	ldr	r5, [pc, #20]	; (80104a0 <_write_r+0x20>)
 801048c:	602a      	str	r2, [r5, #0]
 801048e:	461a      	mov	r2, r3
 8010490:	f7f4 fc9e 	bl	8004dd0 <_write>
 8010494:	1c43      	adds	r3, r0, #1
 8010496:	d102      	bne.n	801049e <_write_r+0x1e>
 8010498:	682b      	ldr	r3, [r5, #0]
 801049a:	b103      	cbz	r3, 801049e <_write_r+0x1e>
 801049c:	6023      	str	r3, [r4, #0]
 801049e:	bd38      	pop	{r3, r4, r5, pc}
 80104a0:	20001d50 	.word	0x20001d50

080104a4 <_close_r>:
 80104a4:	b538      	push	{r3, r4, r5, lr}
 80104a6:	2300      	movs	r3, #0
 80104a8:	4d05      	ldr	r5, [pc, #20]	; (80104c0 <_close_r+0x1c>)
 80104aa:	4604      	mov	r4, r0
 80104ac:	4608      	mov	r0, r1
 80104ae:	602b      	str	r3, [r5, #0]
 80104b0:	f7f4 fcaa 	bl	8004e08 <_close>
 80104b4:	1c43      	adds	r3, r0, #1
 80104b6:	d102      	bne.n	80104be <_close_r+0x1a>
 80104b8:	682b      	ldr	r3, [r5, #0]
 80104ba:	b103      	cbz	r3, 80104be <_close_r+0x1a>
 80104bc:	6023      	str	r3, [r4, #0]
 80104be:	bd38      	pop	{r3, r4, r5, pc}
 80104c0:	20001d50 	.word	0x20001d50

080104c4 <_fstat_r>:
 80104c4:	b538      	push	{r3, r4, r5, lr}
 80104c6:	2300      	movs	r3, #0
 80104c8:	4d06      	ldr	r5, [pc, #24]	; (80104e4 <_fstat_r+0x20>)
 80104ca:	4604      	mov	r4, r0
 80104cc:	4608      	mov	r0, r1
 80104ce:	4611      	mov	r1, r2
 80104d0:	602b      	str	r3, [r5, #0]
 80104d2:	f7f4 fca4 	bl	8004e1e <_fstat>
 80104d6:	1c43      	adds	r3, r0, #1
 80104d8:	d102      	bne.n	80104e0 <_fstat_r+0x1c>
 80104da:	682b      	ldr	r3, [r5, #0]
 80104dc:	b103      	cbz	r3, 80104e0 <_fstat_r+0x1c>
 80104de:	6023      	str	r3, [r4, #0]
 80104e0:	bd38      	pop	{r3, r4, r5, pc}
 80104e2:	bf00      	nop
 80104e4:	20001d50 	.word	0x20001d50

080104e8 <_isatty_r>:
 80104e8:	b538      	push	{r3, r4, r5, lr}
 80104ea:	2300      	movs	r3, #0
 80104ec:	4d05      	ldr	r5, [pc, #20]	; (8010504 <_isatty_r+0x1c>)
 80104ee:	4604      	mov	r4, r0
 80104f0:	4608      	mov	r0, r1
 80104f2:	602b      	str	r3, [r5, #0]
 80104f4:	f7f4 fca2 	bl	8004e3c <_isatty>
 80104f8:	1c43      	adds	r3, r0, #1
 80104fa:	d102      	bne.n	8010502 <_isatty_r+0x1a>
 80104fc:	682b      	ldr	r3, [r5, #0]
 80104fe:	b103      	cbz	r3, 8010502 <_isatty_r+0x1a>
 8010500:	6023      	str	r3, [r4, #0]
 8010502:	bd38      	pop	{r3, r4, r5, pc}
 8010504:	20001d50 	.word	0x20001d50

08010508 <_lseek_r>:
 8010508:	b538      	push	{r3, r4, r5, lr}
 801050a:	4604      	mov	r4, r0
 801050c:	4608      	mov	r0, r1
 801050e:	4611      	mov	r1, r2
 8010510:	2200      	movs	r2, #0
 8010512:	4d05      	ldr	r5, [pc, #20]	; (8010528 <_lseek_r+0x20>)
 8010514:	602a      	str	r2, [r5, #0]
 8010516:	461a      	mov	r2, r3
 8010518:	f7f4 fc9a 	bl	8004e50 <_lseek>
 801051c:	1c43      	adds	r3, r0, #1
 801051e:	d102      	bne.n	8010526 <_lseek_r+0x1e>
 8010520:	682b      	ldr	r3, [r5, #0]
 8010522:	b103      	cbz	r3, 8010526 <_lseek_r+0x1e>
 8010524:	6023      	str	r3, [r4, #0]
 8010526:	bd38      	pop	{r3, r4, r5, pc}
 8010528:	20001d50 	.word	0x20001d50

0801052c <_read_r>:
 801052c:	b538      	push	{r3, r4, r5, lr}
 801052e:	4604      	mov	r4, r0
 8010530:	4608      	mov	r0, r1
 8010532:	4611      	mov	r1, r2
 8010534:	2200      	movs	r2, #0
 8010536:	4d05      	ldr	r5, [pc, #20]	; (801054c <_read_r+0x20>)
 8010538:	602a      	str	r2, [r5, #0]
 801053a:	461a      	mov	r2, r3
 801053c:	f7f4 fc2b 	bl	8004d96 <_read>
 8010540:	1c43      	adds	r3, r0, #1
 8010542:	d102      	bne.n	801054a <_read_r+0x1e>
 8010544:	682b      	ldr	r3, [r5, #0]
 8010546:	b103      	cbz	r3, 801054a <_read_r+0x1e>
 8010548:	6023      	str	r3, [r4, #0]
 801054a:	bd38      	pop	{r3, r4, r5, pc}
 801054c:	20001d50 	.word	0x20001d50

08010550 <_init>:
 8010550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010552:	bf00      	nop
 8010554:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010556:	bc08      	pop	{r3}
 8010558:	469e      	mov	lr, r3
 801055a:	4770      	bx	lr

0801055c <_fini>:
 801055c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801055e:	bf00      	nop
 8010560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010562:	bc08      	pop	{r3}
 8010564:	469e      	mov	lr, r3
 8010566:	4770      	bx	lr
