$date
	Sun Nov 27 21:03:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ s $end
$scope module name $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ s $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
#20
0$
1#
#30
1!
1$
#40
0$
0#
1"
#50
0!
1$
#60
1!
0$
1#
#70
1$
#80
0!
0$
0#
0"
#90
1$
#100
0$
1#
