<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CoreResetP_C0</name><vendor/><library/><version/><fileSets><fileSet fileSetId="COMPONENT_FILESET"><file fileid="0"><name>../../Actel/DirectCore/CoreResetP/7.1.100/CoreResetP.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="1"><name>./CoreResetP_C0.vhd</name><fileType>VHDLSource</fileType></file></fileSet><fileSet fileSetId="OTHER_FILESET"><file fileid="2"><name>./CoreResetP_C0.sdb</name><userFileType>SDB</userFileType></file><file fileid="3"><name>./CoreResetP_C0_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>COMPONENT_FILESET</fileSetRef><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SpiritDesign</category><function/><variation>SpiritDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SpiritDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="DirectCore" name="CoreResetP" vendor="Actel" version="7.1.100"/><configuration><configurableElement referenceId="DDR_WAIT" value="200"/><configurableElement referenceId="DEVICE_090" value="false"/><configurableElement referenceId="DEVICE_VOLTAGE" value="2"/><configurableElement referenceId="ENABLE_SOFT_RESETS" value="false"/><configurableElement referenceId="EXT_RESET_CFG" value="3"/><configurableElement referenceId="FDDR_IN_USE" value="true"/><configurableElement referenceId="MDDR_IN_USE" value="true"/><configurableElement referenceId="SDIF0_IN_USE" value="true"/><configurableElement referenceId="SDIF0_PCIE" value="false"/><configurableElement referenceId="SDIF0_PCIE_HOTRESET" value="true"/><configurableElement referenceId="SDIF0_PCIE_L2P2" value="true"/><configurableElement referenceId="SDIF1_IN_USE" value="true"/><configurableElement referenceId="SDIF1_PCIE" value="false"/><configurableElement referenceId="SDIF1_PCIE_HOTRESET" value="true"/><configurableElement referenceId="SDIF1_PCIE_L2P2" value="true"/><configurableElement referenceId="SDIF2_IN_USE" value="true"/><configurableElement referenceId="SDIF2_PCIE" value="false"/><configurableElement referenceId="SDIF2_PCIE_HOTRESET" value="true"/><configurableElement referenceId="SDIF2_PCIE_L2P2" value="true"/><configurableElement referenceId="SDIF3_IN_USE" value="true"/><configurableElement referenceId="SDIF3_PCIE" value="false"/><configurableElement referenceId="SDIF3_PCIE_HOTRESET" value="true"/><configurableElement referenceId="SDIF3_PCIE_L2P2" value="true"/></configuration></vendorExtensions><model><signals><signal><name>RESET_N_M2F</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_2_APB_M_PRESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>POWER_ON_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FAB_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RCOSC_25_50MHZ</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CLK_BASE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FPLL_LOCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDIF0_SPLL_LOCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDIF1_SPLL_LOCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDIF2_SPLL_LOCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDIF3_SPLL_LOCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MSS_HPMS_READY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DDR_READY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDIF_READY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESET_N_F2M</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>M3_RESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>EXT_RESET_OUT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AXI_S_CORE_RESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FDDR_CORE_RESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDIF0_CORE_RESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDIF0_PHY_RESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDIF1_CORE_RESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDIF1_PHY_RESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDIF2_CORE_RESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDIF2_PHY_RESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDIF3_CORE_RESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDIF3_PHY_RESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CONFIG1_DONE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CONFIG2_DONE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>SDIF_RELEASED</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>INIT_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>