Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec  5 15:47:02 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file IR_Test_timing_summary_routed.rpt -pb IR_Test_timing_summary_routed.pb -rpx IR_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : IR_Test
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (159)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (159)
--------------------------
 There are 78 register/latch pins with no clock driven by root clock pin: FSM1/FSM_sequential_PS_reg[0]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: FSM1/FSM_sequential_PS_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SlowClock/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.709        0.000                      0                   64        0.155        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.709        0.000                      0                   64        0.155        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.890ns (19.343%)  route 3.711ns (80.657%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.363     6.967    SlowClock/div_cnt[23]
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.091 f  SlowClock/my_div.div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.433     7.524    SlowClock/my_div.div_cnt[0]_i_5_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.598    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.722 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.965     9.687    SlowClock/tmp_clk
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    SlowClock/my_div.div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.890ns (19.343%)  route 3.711ns (80.657%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.363     6.967    SlowClock/div_cnt[23]
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.091 f  SlowClock/my_div.div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.433     7.524    SlowClock/my_div.div_cnt[0]_i_5_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.598    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.722 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.965     9.687    SlowClock/tmp_clk
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    SlowClock/my_div.div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.890ns (19.343%)  route 3.711ns (80.657%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.363     6.967    SlowClock/div_cnt[23]
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.091 f  SlowClock/my_div.div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.433     7.524    SlowClock/my_div.div_cnt[0]_i_5_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.598    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.722 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.965     9.687    SlowClock/tmp_clk
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    SlowClock/my_div.div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.890ns (19.343%)  route 3.711ns (80.657%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.363     6.967    SlowClock/div_cnt[23]
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.091 f  SlowClock/my_div.div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.433     7.524    SlowClock/my_div.div_cnt[0]_i_5_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.598    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.722 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.965     9.687    SlowClock/tmp_clk
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    SlowClock/my_div.div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.890ns (21.130%)  route 3.322ns (78.870%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.363     6.967    SlowClock/div_cnt[23]
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.091 f  SlowClock/my_div.div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.433     7.524    SlowClock/my_div.div_cnt[0]_i_5_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.598    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.722 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.576     9.298    SlowClock/tmp_clk
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_R)       -0.524    14.396    SlowClock/my_div.div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.890ns (21.130%)  route 3.322ns (78.870%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.363     6.967    SlowClock/div_cnt[23]
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.091 f  SlowClock/my_div.div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.433     7.524    SlowClock/my_div.div_cnt[0]_i_5_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.598    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.722 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.576     9.298    SlowClock/tmp_clk
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_R)       -0.524    14.396    SlowClock/my_div.div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.890ns (21.130%)  route 3.322ns (78.870%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.363     6.967    SlowClock/div_cnt[23]
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.091 f  SlowClock/my_div.div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.433     7.524    SlowClock/my_div.div_cnt[0]_i_5_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.598    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.722 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.576     9.298    SlowClock/tmp_clk
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_R)       -0.524    14.396    SlowClock/my_div.div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.890ns (20.691%)  route 3.411ns (79.309%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.363     6.967    SlowClock/div_cnt[23]
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.091 f  SlowClock/my_div.div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.433     7.524    SlowClock/my_div.div_cnt[0]_i_5_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.598    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.722 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.665     9.388    SlowClock/tmp_clk
    SLICE_X34Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    SlowClock/my_div.div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.890ns (20.691%)  route 3.411ns (79.309%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.363     6.967    SlowClock/div_cnt[23]
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.091 f  SlowClock/my_div.div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.433     7.524    SlowClock/my_div.div_cnt[0]_i_5_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.598    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.722 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.665     9.388    SlowClock/tmp_clk
    SLICE_X34Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[11]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    SlowClock/my_div.div_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  5.113    

Slack (MET) :             5.113ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 0.890ns (20.691%)  route 3.411ns (79.309%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[23]/Q
                         net (fo=2, routed)           1.363     6.967    SlowClock/div_cnt[23]
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.124     7.091 f  SlowClock/my_div.div_cnt[0]_i_5/O
                         net (fo=1, routed)           0.433     7.524    SlowClock/my_div.div_cnt[0]_i_5_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.648 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.598    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.722 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.665     9.388    SlowClock/tmp_clk
    SLICE_X34Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_R)       -0.524    14.501    SlowClock/my_div.div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  5.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.371ns (66.793%)  route 0.184ns (33.207%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    SlowClock/div_cnt[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  SlowClock/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    SlowClock/div_cnt0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.002 r  SlowClock/div_cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.002    SlowClock/data0[25]
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    SlowClock/my_div.div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.384ns (67.553%)  route 0.184ns (32.447%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    SlowClock/div_cnt[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  SlowClock/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    SlowClock/div_cnt0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.015 r  SlowClock/div_cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.015    SlowClock/data0[27]
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    SlowClock/my_div.div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.407ns (68.814%)  route 0.184ns (31.186%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    SlowClock/div_cnt[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  SlowClock/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    SlowClock/div_cnt0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.038 r  SlowClock/div_cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.038    SlowClock/data0[26]
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    SlowClock/my_div.div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.409ns (68.920%)  route 0.184ns (31.080%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    SlowClock/div_cnt[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  SlowClock/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    SlowClock/div_cnt0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.040 r  SlowClock/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.040    SlowClock/data0[28]
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    SlowClock/my_div.div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.411ns (69.024%)  route 0.184ns (30.976%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    SlowClock/div_cnt[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  SlowClock/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    SlowClock/div_cnt0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  SlowClock/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.989    SlowClock/div_cnt0_carry__5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.042 r  SlowClock/div_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.042    SlowClock/data0[29]
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    SlowClock/my_div.div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.424ns (69.686%)  route 0.184ns (30.314%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    SlowClock/div_cnt[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  SlowClock/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    SlowClock/div_cnt0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  SlowClock/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.989    SlowClock/div_cnt0_carry__5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.055 r  SlowClock/div_cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.055    SlowClock/data0[31]
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    SlowClock/my_div.div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.447ns (70.790%)  route 0.184ns (29.210%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    SlowClock/div_cnt[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  SlowClock/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    SlowClock/div_cnt0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  SlowClock/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.989    SlowClock/div_cnt0_carry__5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.078 r  SlowClock/div_cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.078    SlowClock/data0[30]
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    SlowClock/my_div.div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.080%)  route 0.376ns (66.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  SlowClock/my_div.div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.148     1.734    SlowClock/div_cnt[0]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.779 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.228     2.007    SlowClock/tmp_clk
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_R)         0.009     1.722    SlowClock/my_div.div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.080%)  route 0.376ns (66.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  SlowClock/my_div.div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.148     1.734    SlowClock/div_cnt[0]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.779 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.228     2.007    SlowClock/tmp_clk
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_R)         0.009     1.722    SlowClock/my_div.div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.080%)  route 0.376ns (66.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  SlowClock/my_div.div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.148     1.734    SlowClock/div_cnt[0]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.779 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.228     2.007    SlowClock/tmp_clk
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_R)         0.009     1.722    SlowClock/my_div.div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   SlowClock/my_div.div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[44]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.492ns  (logic 4.085ns (48.102%)  route 4.407ns (51.898%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[44]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM2/FSM_onehot_PS_reg[44]/Q
                         net (fo=2, routed)           0.672     1.128    FSM2/PWM_0_OBUF[1]
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.124     1.252 r  FSM2/PWM_0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.735     4.987    PWM_0_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.492 r  PWM_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.492    PWM_0[0]
    U16                                                               r  PWM_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.208ns  (logic 4.081ns (49.720%)  route 4.127ns (50.280%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[29]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM2/FSM_onehot_PS_reg[29]/Q
                         net (fo=2, routed)           0.819     1.275    FSM2/PWM_1_OBUF[1]
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     1.399 r  FSM2/PWM_1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.308     4.707    PWM_1_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.208 r  PWM_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.208    PWM_1[0]
    U19                                                               r  PWM_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[74]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.705ns  (logic 3.970ns (51.528%)  route 3.735ns (48.472%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[74]_lopt_replica/C
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM2/FSM_onehot_PS_reg[74]_lopt_replica/Q
                         net (fo=1, routed)           3.735     4.191    lopt_2
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.705 r  PWM_2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.705    PWM_2[1]
    U15                                                               r  PWM_2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[74]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.643ns  (logic 4.089ns (53.498%)  route 3.554ns (46.502%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[74]/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM2/FSM_onehot_PS_reg[74]/Q
                         net (fo=2, routed)           0.510     0.966    FSM2/PWM_2_OBUF[1]
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     1.090 r  FSM2/PWM_2_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.044     4.134    PWM_2_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.643 r  PWM_2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.643    PWM_2[0]
    W18                                                               r  PWM_2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM2/FSM_onehot_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.316ns  (logic 2.024ns (27.670%)  route 5.291ns (72.330%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  IR_IBUF_inst/O
                         net (fo=5, routed)           3.257     4.711    FSM1/IR_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.120     4.831 f  FSM1/FSM_onehot_PS[69]_i_1/O
                         net (fo=37, routed)          1.298     6.128    FSM2/FSM_onehot_PS_reg[69]_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I0_O)        0.327     6.455 f  FSM2/FSM_onehot_PS[0]_i_2/O
                         net (fo=1, routed)           0.737     7.192    FSM2/FSM_onehot_PS[0]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.316 r  FSM2/FSM_onehot_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     7.316    FSM2/FSM_onehot_PS[0]_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  FSM2/FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.121ns  (logic 3.965ns (55.679%)  route 3.156ns (44.321%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[29]_lopt_replica/C
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM2/FSM_onehot_PS_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           3.156     3.612    lopt_1
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.121 r  PWM_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.121    PWM_1[1]
    V19                                                               r  PWM_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[44]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.594ns  (logic 3.986ns (60.443%)  route 2.609ns (39.557%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[44]_lopt_replica/C
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM2/FSM_onehot_PS_reg[44]_lopt_replica/Q
                         net (fo=1, routed)           2.609     3.065    lopt
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.594 r  PWM_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.594    PWM_0[1]
    E19                                                               r  PWM_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM2/FSM_onehot_PS_reg[29]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.242ns  (logic 1.605ns (25.715%)  route 4.637ns (74.285%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  IR_IBUF_inst/O
                         net (fo=5, routed)           3.645     5.098    FSM1/IR_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.152     5.250 r  FSM1/FSM_onehot_PS[74]_i_1/O
                         net (fo=42, routed)          0.992     6.242    FSM2/FSM_onehot_PS_reg[74]_0
    SLICE_X36Y43         FDRE                                         r  FSM2/FSM_onehot_PS_reg[29]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM2/FSM_onehot_PS_reg[74]_lopt_replica/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.242ns  (logic 1.605ns (25.715%)  route 4.637ns (74.285%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  IR_IBUF_inst/O
                         net (fo=5, routed)           3.645     5.098    FSM1/IR_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.152     5.250 r  FSM1/FSM_onehot_PS[74]_i_1/O
                         net (fo=42, routed)          0.992     6.242    FSM2/FSM_onehot_PS_reg[74]_0
    SLICE_X36Y43         FDRE                                         r  FSM2/FSM_onehot_PS_reg[74]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM2/FSM_onehot_PS_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.985ns  (logic 1.605ns (26.821%)  route 4.380ns (73.179%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  IR_IBUF_inst/O
                         net (fo=5, routed)           3.645     5.098    FSM1/IR_IBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I3_O)        0.152     5.250 r  FSM1/FSM_onehot_PS[74]_i_1/O
                         net (fo=42, routed)          0.735     5.985    FSM2/FSM_onehot_PS_reg[74]_0
    SLICE_X38Y44         FDRE                                         r  FSM2/FSM_onehot_PS_reg[18]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[63]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[64]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[63]/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[63]/Q
                         net (fo=2, routed)           0.111     0.252    FSM2/FSM_onehot_PS_reg_n_0_[63]
    SLICE_X38Y45         FDRE                                         r  FSM2/FSM_onehot_PS_reg[64]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[35]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.175%)  route 0.127ns (49.825%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[35]/C
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM2/FSM_onehot_PS_reg[35]/Q
                         net (fo=2, routed)           0.127     0.255    FSM2/FSM_onehot_PS_reg_n_0_[35]
    SLICE_X38Y45         FDRE                                         r  FSM2/FSM_onehot_PS_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.223%)  route 0.119ns (45.777%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[2]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[2]/Q
                         net (fo=2, routed)           0.119     0.260    FSM2/FSM_onehot_PS_reg_n_0_[2]
    SLICE_X39Y45         FDRE                                         r  FSM2/FSM_onehot_PS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[26]/C
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[26]/Q
                         net (fo=2, routed)           0.122     0.263    FSM2/FSM_onehot_PS_reg_n_0_[26]
    SLICE_X39Y45         FDRE                                         r  FSM2/FSM_onehot_PS_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[31]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[31]/Q
                         net (fo=2, routed)           0.124     0.265    FSM2/FSM_onehot_PS_reg_n_0_[31]
    SLICE_X41Y45         FDRE                                         r  FSM2/FSM_onehot_PS_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.156%)  route 0.138ns (51.844%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[7]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM2/FSM_onehot_PS_reg[7]/Q
                         net (fo=2, routed)           0.138     0.266    FSM2/FSM_onehot_PS_reg_n_0_[7]
    SLICE_X39Y46         FDRE                                         r  FSM2/FSM_onehot_PS_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[39]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[40]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.218%)  route 0.120ns (44.782%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[39]/C
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  FSM2/FSM_onehot_PS_reg[39]/Q
                         net (fo=2, routed)           0.120     0.268    FSM2/FSM_onehot_PS_reg_n_0_[39]
    SLICE_X36Y45         FDRE                                         r  FSM2/FSM_onehot_PS_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[40]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[41]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.418%)  route 0.128ns (47.582%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[40]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[40]/Q
                         net (fo=2, routed)           0.128     0.269    FSM2/FSM_onehot_PS_reg_n_0_[40]
    SLICE_X37Y45         FDRE                                         r  FSM2/FSM_onehot_PS_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[47]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.365%)  route 0.128ns (47.635%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[46]/C
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[46]/Q
                         net (fo=2, routed)           0.128     0.269    FSM2/FSM_onehot_PS_reg_n_0_[46]
    SLICE_X38Y44         FDRE                                         r  FSM2/FSM_onehot_PS_reg[47]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.353%)  route 0.128ns (47.647%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[25]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[25]/Q
                         net (fo=2, routed)           0.128     0.269    FSM2/FSM_onehot_PS_reg_n_0_[25]
    SLICE_X39Y46         FDRE                                         r  FSM2/FSM_onehot_PS_reg[26]/D
  -------------------------------------------------------------------    -------------------





