; NOTE: Assertions have been autogenerated by test/update_tpde_llc_test_checks.py UTC_ARGS: --version 5
; SPDX-License-Identifier: LicenseRef-Proprietary

; RUN: tpde-llc --target=x86_64 %s | %objdump | FileCheck %s -check-prefixes=X64
; RUN: tpde-llc --target=aarch64 %s | %objdump | FileCheck %s -check-prefixes=ARM64

define float @atomicrmw_fadd_float_seq_cst(ptr %p, float %a) {
; X64-LABEL: <atomicrmw_fadd_float_seq_cst>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    movd xmm1, dword ptr [rdi]
; X64-NEXT:  <L0>:
; X64-NEXT:    movd eax, xmm1
; X64-NEXT:    addss xmm1, xmm0
; X64-NEXT:    movd ecx, xmm1
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg dword ptr [rdi], ecx
; X64-NEXT:    movd xmm1, eax
; X64-NEXT:    jne <L0>
; X64-NEXT:    movdqa xmm0, xmm1
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <atomicrmw_fadd_float_seq_cst>:
; ARM64:         sub sp, sp, #0xb0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    ldr s1, [x0]
; ARM64-NEXT:    fadd s2, s1, s0
; ARM64-NEXT:    fmov w1, s1
; ARM64-NEXT:    mov w3, w1
; ARM64-NEXT:    fmov w2, s2
; ARM64-NEXT:    casal w3, w2, [x0]
; ARM64-NEXT:    fmov s1, w3
; ARM64-NEXT:    cmp w3, w1
; ARM64-NEXT:    b.ne 0x34 <atomicrmw_fadd_float_seq_cst+0x14>
; ARM64-NEXT:    fmov s0, s1
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xb0
; ARM64-NEXT:    ret
  %r = atomicrmw fadd ptr %p, float %a seq_cst
  ret float %r
}

define void @atomicrmw_fadd_float_seq_cst_nouse(ptr %p, float %a) {
; X64-LABEL: <atomicrmw_fadd_float_seq_cst_nouse>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    movd xmm1, dword ptr [rdi]
; X64-NEXT:  <L0>:
; X64-NEXT:    movd eax, xmm1
; X64-NEXT:    addss xmm1, xmm0
; X64-NEXT:    movd ecx, xmm1
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg dword ptr [rdi], ecx
; X64-NEXT:    movd xmm1, eax
; X64-NEXT:    jne <L0>
; X64-NEXT:    movdqa xmm0, xmm1
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <atomicrmw_fadd_float_seq_cst_nouse>:
; ARM64:         sub sp, sp, #0xb0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    ldr s1, [x0]
; ARM64-NEXT:    fadd s2, s1, s0
; ARM64-NEXT:    fmov w1, s1
; ARM64-NEXT:    mov w3, w1
; ARM64-NEXT:    fmov w2, s2
; ARM64-NEXT:    casal w3, w2, [x0]
; ARM64-NEXT:    fmov s1, w3
; ARM64-NEXT:    cmp w3, w1
; ARM64-NEXT:    b.ne 0xc4 <atomicrmw_fadd_float_seq_cst_nouse+0x14>
; ARM64-NEXT:    fmov s0, s1
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xb0
; ARM64-NEXT:    ret
  %r = atomicrmw fadd ptr %p, float %a seq_cst
  ret void
}

define double @atomicrmw_fadd_double_seq_cst(ptr %p, double %a) {
; X64-LABEL: <atomicrmw_fadd_double_seq_cst>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    movq xmm1, qword ptr [rdi]
; X64-NEXT:  <L0>:
; X64-NEXT:    movq rax, xmm1
; X64-NEXT:    addsd xmm1, xmm0
; X64-NEXT:    movq rcx, xmm1
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg qword ptr [rdi], rcx
; X64-NEXT:    movq xmm1, rax
; X64-NEXT:    jne <L0>
; X64-NEXT:    movdqa xmm0, xmm1
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <atomicrmw_fadd_double_seq_cst>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    ldr d1, [x0]
; ARM64-NEXT:    fadd d2, d1, d0
; ARM64-NEXT:    fmov x1, d1
; ARM64-NEXT:    mov x3, x1
; ARM64-NEXT:    fmov x2, d2
; ARM64-NEXT:    casal x3, x2, [x0]
; ARM64-NEXT:    fmov d1, x3
; ARM64-NEXT:    cmp x3, x1
; ARM64-NEXT:    b.ne 0x154 <atomicrmw_fadd_double_seq_cst+0x14>
; ARM64-NEXT:    fmov d0, d1
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  %r = atomicrmw fadd ptr %p, double %a seq_cst
  ret double %r
}

define void @atomicrmw_fadd_double_seq_cst_nouse(ptr %p, double %a) {
; X64-LABEL: <atomicrmw_fadd_double_seq_cst_nouse>:
; X64:         push rbp
; X64-NEXT:    mov rbp, rsp
; X64-NEXT:    nop word ptr [rax + rax]
; X64-NEXT:    sub rsp, 0x40
; X64-NEXT:    movq xmm1, qword ptr [rdi]
; X64-NEXT:  <L0>:
; X64-NEXT:    movq rax, xmm1
; X64-NEXT:    addsd xmm1, xmm0
; X64-NEXT:    movq rcx, xmm1
; X64-NEXT:    lock
; X64-NEXT:    cmpxchg qword ptr [rdi], rcx
; X64-NEXT:    movq xmm1, rax
; X64-NEXT:    jne <L0>
; X64-NEXT:    movdqa xmm0, xmm1
; X64-NEXT:    add rsp, 0x40
; X64-NEXT:    pop rbp
; X64-NEXT:    ret
;
; ARM64-LABEL: <atomicrmw_fadd_double_seq_cst_nouse>:
; ARM64:         sub sp, sp, #0xc0
; ARM64-NEXT:    stp x29, x30, [sp]
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    nop
; ARM64-NEXT:    ldr d1, [x0]
; ARM64-NEXT:    fadd d2, d1, d0
; ARM64-NEXT:    fmov x1, d1
; ARM64-NEXT:    mov x3, x1
; ARM64-NEXT:    fmov x2, d2
; ARM64-NEXT:    casal x3, x2, [x0]
; ARM64-NEXT:    fmov d1, x3
; ARM64-NEXT:    cmp x3, x1
; ARM64-NEXT:    b.ne 0x1e4 <atomicrmw_fadd_double_seq_cst_nouse+0x14>
; ARM64-NEXT:    fmov d0, d1
; ARM64-NEXT:    ldp x29, x30, [sp]
; ARM64-NEXT:    add sp, sp, #0xc0
; ARM64-NEXT:    ret
  %r = atomicrmw fadd ptr %p, double %a seq_cst
  ret void
}
