
---------- Begin Simulation Statistics ----------
host_inst_rate                                 130794                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322688                       # Number of bytes of host memory used
host_seconds                                   152.91                       # Real time elapsed on the host
host_tick_rate                              619136804                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.094674                       # Number of seconds simulated
sim_ticks                                 94673800500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4712172                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 88223.322388                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 86990.678963                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1857906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   251812829500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.605722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2854266                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            274241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 224438039500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547523                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580024                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 128248.258187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 131272.687019                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983010                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   74936098500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372806                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40029                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  71448573000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544276                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23377.101224                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 49223.312660                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.294276                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            191377                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           13705                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4473839501                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    674605500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6279487                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 95024.627382                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 94704.929904                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2840916                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    326748928000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.547588                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3438571                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             314270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 295886612500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497541                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124300                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999806                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000561                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.801007                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.574092                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6279487                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 95024.627382                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 94704.929904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2840916                       # number of overall hits
system.cpu.dcache.overall_miss_latency   326748928000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.547588                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3438571                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            314270                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 295886612500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497541                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124300                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599024                       # number of replacements
system.cpu.dcache.sampled_refs                2600048                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.513961                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3365181                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500942314000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13633018                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 71224.409449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        69152                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13632891                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        9045500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  127                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      8644000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             125                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               108197.547619                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13633018                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 71224.409449                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        69152                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13632891                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         9045500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   127                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      8644000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              125                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.187648                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             96.075933                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13633018                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 71224.409449                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        69152                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13632891                       # number of overall hits
system.cpu.icache.overall_miss_latency        9045500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  127                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      8644000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             125                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    126                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 96.075933                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13632891                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 94584.725205                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    132662927632                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1402583                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     77004.233068                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 98764.562367                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        14001                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            463873500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.300824                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       6024                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2745                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       323849000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.163745                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  3279                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       172399.111558                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  167512.693214                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1385926                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           205883329000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.462851                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1194225                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     93438                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      184395460000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.426636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1100785                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    133008.192669                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 117790.678539                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         69729678015                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524251                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    61751881015                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524251                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs          12870                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.758326                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                        50                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs             643500                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600176                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        171920.328615                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   167308.515630                       # average overall mshr miss latency
system.l2.demand_hits                         1399927                       # number of demand (read+write) hits
system.l2.demand_miss_latency            206347202500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.461603                       # miss rate for demand accesses
system.l2.demand_misses                       1200249                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      96183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       184719309000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.424611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1104064                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.566308                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.220186                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9278.395351                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3607.521656                       # Average occupied blocks per context
system.l2.overall_accesses                    2600176                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       171920.328615                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  126616.247374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1399927                       # number of overall hits
system.l2.overall_miss_latency           206347202500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.461603                       # miss rate for overall accesses
system.l2.overall_misses                      1200249                       # number of overall misses
system.l2.overall_mshr_hits                     96183                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      317382236632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.964030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2506647                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.911031                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1277796                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      2082560                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted            1027                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      4770102                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1487721                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit      1198792                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2495253                       # number of replacements
system.l2.sampled_refs                        2506146                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12885.917007                       # Cycle average of tags in use
system.l2.total_refs                          1900475                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501367100000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           508964                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                110447510                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1461498                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1598473                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       158194                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1639553                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1708104                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25138                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       563520                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     62292364                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.163511                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.916151                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     59000743     94.72%     94.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1377906      2.21%     96.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       642648      1.03%     97.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       232672      0.37%     98.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       263988      0.42%     98.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        46466      0.07%     98.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       123109      0.20%     99.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        41312      0.07%     99.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       563520      0.90%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     62292364                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       158185                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7514592                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.890005                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.890005                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     50411545                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        42850                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     26233641                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7488151                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4305489                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1266878                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        87178                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4949858                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4834238                       # DTB hits
system.switch_cpus_1.dtb.data_misses           115620                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3964181                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3850714                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           113467                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        985677                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            983524                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2153                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1708104                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3615068                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8117266                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       149372                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26911040                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        723892                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021649                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3615068                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1486636                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.341077                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     63559242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.423401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.658161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       59057056     92.92%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          68219      0.11%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         659353      1.04%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          90255      0.14%     94.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         728781      1.15%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         127388      0.20%     95.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         323226      0.51%     96.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         277782      0.44%     96.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2227182      3.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     63559242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              15340848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1205534                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              257437                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.173566                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6456978                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           985677                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8247181                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12129325                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.799877                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6596732                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.153730                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12246151                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       158383                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      41160361                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6202733                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2255864                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1703605                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17728632                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5471301                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1001429                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13694342                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        42620                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       209865                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1266878                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       685416                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1397803                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        52611                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         5103                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3196185                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       909797                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         5103                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        20828                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       137555                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.126743                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.126743                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4977788     33.87%     33.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     33.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     33.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1425116      9.70%     43.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       175051      1.19%     44.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37552      0.26%     45.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1299804      8.84%     53.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     53.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     53.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5666584     38.56%     92.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1113854      7.58%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14695772                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       405876                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.027619                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           19      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          751      0.19%      0.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp         1712      0.42%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       117177     28.87%     29.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     29.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     29.48% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       216894     53.44%     82.92% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        69323     17.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     63559242                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.231214                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.674990                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     53825282     84.69%     84.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7056081     11.10%     95.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1503211      2.37%     98.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       422331      0.66%     98.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       496641      0.78%     99.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       170001      0.27%     99.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        71675      0.11%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        12503      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         1517      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     63559242                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.186258                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17471195                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14695772                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7460938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       339363                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7043612                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3615080                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3615068                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       816002                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       261169                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6202733                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1703605                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               78900090                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     47506086                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       128491                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8089088                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2681174                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        69981                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     36256658                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24125992                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16497398                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3843284                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1266878                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2853905                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9157418                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      4939207                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                371730                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
