INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/learn-verilog/13_excer1041_rom/13_excer1041_rom.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
