<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
rc: 1 (means success: 0)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_async
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v</a>
defines: 
time_elapsed: 2.736s
ram usage: 51636 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpqxa_q9wg/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_async <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:26</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-50" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:50</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v:14</a>: No timescale set for &#34;bsg_async_fifo&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v:14</a>: Compile module &#34;work@bsg_async_fifo&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html#l-27" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v:27</a>: Implicit port type (wire) for &#34;w_full_o&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html#l-14" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v:14</a>: Top level module &#34;work@bsg_async_fifo&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html#l-48" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v:48</a>: Cannot find a module definition for &#34;work@bsg_async_fifo::bsg_mem_1r1w&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html#l-84" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v:84</a>: Cannot find a module definition for &#34;work@bsg_async_fifo::bsg_async_ptr_gray&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html#l-97" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v:97</a>: Cannot find a module definition for &#34;work@bsg_async_fifo::bsg_async_ptr_gray&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 11
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpqxa_q9wg/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_async_fifo
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpqxa_q9wg/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpqxa_q9wg/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bsg_async_fifo)
 |vpiName:work@bsg_async_fifo
 |uhdmallPackages:
 \_package: bsg_cache_non_blocking_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a>, line:7, parent:work@bsg_async_fifo
   |vpiDefName:bsg_cache_non_blocking_pkg
   |vpiFullName:bsg_cache_non_blocking_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_non_blocking_decode_s), line:54
     |vpiPacked:1
     |vpiName:bsg_cache_non_blocking_decode_s
     |vpiTypespecMember:
     \_typespec_member: (size_op), line:59
       |vpiName:size_op
       |vpiTypespec:
       \_logic_typespec: , line:59
         |vpiRange:
         \_range: , line:59, parent:bsg_cache_non_blocking_decode_s
           |vpiLeftRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:60
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:60
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:61
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:61
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:62
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:62
     |vpiTypespecMember:
     \_typespec_member: (block_ld_op), line:63
       |vpiName:block_ld_op
       |vpiTypespec:
       \_logic_typespec: , line:63
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:64
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:64
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:66
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:66
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:67
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:67
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:68
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:68
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:70
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:70
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:71
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:71
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:72
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:72
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:73
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:73
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:75
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:75
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:76
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:76
     |vpiTypespecMember:
     \_typespec_member: (mgmt_op), line:78
       |vpiName:mgmt_op
       |vpiTypespec:
       \_logic_typespec: , line:78
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_miss_fifo_op_e), line:153
     |vpiName:bsg_cache_non_blocking_miss_fifo_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:149
       |vpiRange:
       \_range: , line:149
         |vpiLeftRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_dequeue), line:150
       |vpiName:e_miss_fifo_dequeue
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_invalidate), line:152
       |vpiName:e_miss_fifo_invalidate
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_skip), line:151
       |vpiName:e_miss_fifo_skip
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_opcode_e), line:43
     |vpiName:bsg_cache_non_blocking_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:12
       |vpiRange:
       \_range: , line:12
         |vpiLeftRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:36
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:37
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:38
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:40
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:41
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (BLOCK_LD), line:29
       |vpiName:BLOCK_LD
       |INT:14
     |vpiEnumConst:
     \_enum_const: (LB), line:14
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:19
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:17
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LH), line:15
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:20
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LW), line:16
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:21
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:23
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:26
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:24
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:27
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:25
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:32
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:34
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:33
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:31
       |vpiName:TAGST
       |INT:16
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_stat_op_e), line:139
     |vpiName:bsg_cache_non_blocking_stat_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:132
       |vpiRange:
       \_range: , line:132
         |vpiLeftRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_clear_dirty), line:134
       |vpiName:e_stat_clear_dirty
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_stat_read), line:133
       |vpiName:e_stat_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_reset), line:138
       |vpiName:e_stat_reset
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru), line:135
       |vpiName:e_stat_set_lru
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_clear_dirty), line:137
       |vpiName:e_stat_set_lru_and_clear_dirty
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_dirty), line:136
       |vpiName:e_stat_set_lru_and_dirty
       |INT:3
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_tag_op_e), line:115
     |vpiName:bsg_cache_non_blocking_tag_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:107
       |vpiRange:
       \_range: , line:107
         |vpiLeftRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_invalidate), line:112
       |vpiName:e_tag_invalidate
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_tag_lock), line:113
       |vpiName:e_tag_lock
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_tag_read), line:108
       |vpiName:e_tag_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag), line:110
       |vpiName:e_tag_set_tag
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag_and_lock), line:111
       |vpiName:e_tag_set_tag_and_lock
       |INT:3
     |vpiEnumConst:
     \_enum_const: (e_tag_store), line:109
       |vpiName:e_tag_store
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_tag_unlock), line:114
       |vpiName:e_tag_unlock
       |INT:6
   |vpiTypedef:
   \_enum_typespec: (mhu_state_e), line:181
     |vpiName:mhu_state_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:168
       |vpiRange:
       \_range: , line:168
         |vpiLeftRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (DEQUEUE_MODE), line:176
       |vpiName:DEQUEUE_MODE
       |INT:7
     |vpiEnumConst:
     \_enum_const: (MGMT_OP), line:170
       |vpiName:MGMT_OP
       |INT:1
     |vpiEnumConst:
     \_enum_const: (MHU_IDLE), line:169
       |vpiName:MHU_IDLE
       |INT:0
     |vpiEnumConst:
     \_enum_const: (READ_TAG1), line:173
       |vpiName:READ_TAG1
       |INT:4
     |vpiEnumConst:
     \_enum_const: (READ_TAG2), line:177
       |vpiName:READ_TAG2
       |INT:8
     |vpiEnumConst:
     \_enum_const: (RECOVER), line:180
       |vpiName:RECOVER
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SCAN_MODE), line:179
       |vpiName:SCAN_MODE
       |INT:10
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ1), line:174
       |vpiName:SEND_DMA_REQ1
       |INT:5
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ2), line:178
       |vpiName:SEND_DMA_REQ2
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SEND_MGMT_DMA), line:171
       |vpiName:SEND_MGMT_DMA
       |INT:2
     |vpiEnumConst:
     \_enum_const: (WAIT_DMA_DONE), line:175
       |vpiName:WAIT_DMA_DONE
       |INT:6
     |vpiEnumConst:
     \_enum_const: (WAIT_MGMT_DMA), line:172
       |vpiName:WAIT_MGMT_DMA
       |INT:3
 |uhdmallPackages:
 \_package: bsg_cache_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a>, line:7, parent:work@bsg_async_fifo
   |vpiDefName:bsg_cache_pkg
   |vpiFullName:bsg_cache_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_decode_s), line:72
     |vpiPacked:1
     |vpiName:bsg_cache_decode_s
     |vpiTypespecMember:
     \_typespec_member: (data_size_op), line:77
       |vpiName:data_size_op
       |vpiTypespec:
       \_logic_typespec: , line:77
         |vpiRange:
         \_range: , line:77, parent:bsg_cache_decode_s
           |vpiLeftRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:78
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:78
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:79
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:79
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:80
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:80
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:81
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:81
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:82
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:82
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:83
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:83
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:84
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:84
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:85
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:85
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:86
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:86
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:87
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:87
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:88
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:88
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:89
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:89
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:90
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:90
     |vpiTypespecMember:
     \_typespec_member: (tag_read_op), line:91
       |vpiName:tag_read_op
       |vpiTypespec:
       \_logic_typespec: , line:91
     |vpiTypespecMember:
     \_typespec_member: (atomic_op), line:93
       |vpiName:atomic_op
       |vpiTypespec:
       \_logic_typespec: , line:93
     |vpiTypespecMember:
     \_typespec_member: (amoswap_op), line:94
       |vpiName:amoswap_op
       |vpiTypespec:
       \_logic_typespec: , line:94
     |vpiTypespecMember:
     \_typespec_member: (amoor_op), line:95
       |vpiName:amoor_op
       |vpiTypespec:
       \_logic_typespec: , line:95
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_dma_cmd_e), line:111
     |vpiName:bsg_cache_dma_cmd_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:105
       |vpiRange:
       \_range: , line:105
         |vpiLeftRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_get_fill_data), line:109
       |vpiName:e_dma_get_fill_data
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_dma_nop), line:106
       |vpiName:e_dma_nop
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_addr), line:108
       |vpiName:e_dma_send_evict_addr
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_data), line:110
       |vpiName:e_dma_send_evict_data
       |INT:8
     |vpiEnumConst:
     \_enum_const: (e_dma_send_fill_addr), line:107
       |vpiName:e_dma_send_fill_addr
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_opcode_e), line:63
     |vpiName:bsg_cache_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:11
       |vpiRange:
       \_range: , line:11
         |vpiLeftRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
         |vpiRightRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:35
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:36
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:37
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:39
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AMOADD_D), line:55
       |vpiName:AMOADD_D
       |INT:49
     |vpiEnumConst:
     \_enum_const: (AMOADD_W), line:44
       |vpiName:AMOADD_W
       |INT:33
     |vpiEnumConst:
     \_enum_const: (AMOAND_D), line:57
       |vpiName:AMOAND_D
       |INT:51
     |vpiEnumConst:
     \_enum_const: (AMOAND_W), line:46
       |vpiName:AMOAND_W
       |INT:35
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_D), line:62
       |vpiName:AMOMAXU_D
       |INT:56
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_W), line:51
       |vpiName:AMOMAXU_W
       |INT:40
     |vpiEnumConst:
     \_enum_const: (AMOMAX_D), line:60
       |vpiName:AMOMAX_D
       |INT:54
     |vpiEnumConst:
     \_enum_const: (AMOMAX_W), line:49
       |vpiName:AMOMAX_W
       |INT:38
     |vpiEnumConst:
     \_enum_const: (AMOMINU_D), line:61
       |vpiName:AMOMINU_D
       |INT:55
     |vpiEnumConst:
     \_enum_const: (AMOMINU_W), line:50
       |vpiName:AMOMINU_W
       |INT:39
     |vpiEnumConst:
     \_enum_const: (AMOMIN_D), line:59
       |vpiName:AMOMIN_D
       |INT:53
     |vpiEnumConst:
     \_enum_const: (AMOMIN_W), line:48
       |vpiName:AMOMIN_W
       |INT:37
     |vpiEnumConst:
     \_enum_const: (AMOOR_D), line:58
       |vpiName:AMOOR_D
       |INT:52
     |vpiEnumConst:
     \_enum_const: (AMOOR_W), line:47
       |vpiName:AMOOR_W
       |INT:36
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_D), line:54
       |vpiName:AMOSWAP_D
       |INT:48
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_W), line:43
       |vpiName:AMOSWAP_W
       |INT:32
     |vpiEnumConst:
     \_enum_const: (AMOXOR_D), line:56
       |vpiName:AMOXOR_D
       |INT:50
     |vpiEnumConst:
     \_enum_const: (AMOXOR_W), line:45
       |vpiName:AMOXOR_W
       |INT:34
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:40
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (LB), line:12
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:17
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:15
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LDU), line:20
       |vpiName:LDU
       |INT:7
     |vpiEnumConst:
     \_enum_const: (LH), line:13
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:18
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LM), line:27
       |vpiName:LM
       |INT:12
     |vpiEnumConst:
     \_enum_const: (LW), line:14
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:19
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:22
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:25
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:23
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:28
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:24
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:31
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:33
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:32
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:30
       |vpiName:TAGST
       |INT:16
 |uhdmallPackages:
 \_package: builtin, parent:work@bsg_async_fifo
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@bsg_async_fifo, file:<a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v</a>, line:14, parent:work@bsg_async_fifo
   |vpiDefName:work@bsg_async_fifo
   |vpiFullName:work@bsg_async_fifo
   |vpiProcess:
   \_always: , line:118
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:118
       |vpiCondition:
       \_operation: , line:118
         |vpiOpType:40
         |vpiOperand:
         \_ref_obj: (w_clk_i), line:118
           |vpiName:w_clk_i
           |vpiFullName:work@bsg_async_fifo.w_clk_i
       |vpiStmt:
       \_immediate_assert: , line:119
         |vpiExpr:
         \_operation: , line:119
           |vpiOpType:3
           |vpiOperand:
           \_operation: , line:119
             |vpiOpType:26
             |vpiOperand:
             \_operation: , line:119
               |vpiOpType:16
               |vpiOperand:
               \_ref_obj: (w_full_o), line:119
                 |vpiName:w_full_o
                 |vpiFullName:work@bsg_async_fifo.w_full_o
               |vpiOperand:
               \_constant: , line:119
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
             |vpiOperand:
             \_operation: , line:119
               |vpiOpType:16
               |vpiOperand:
               \_ref_obj: (w_enq_i), line:119
                 |vpiName:w_enq_i
                 |vpiFullName:work@bsg_async_fifo.w_enq_i
               |vpiOperand:
               \_constant: , line:119
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
         |vpiStmt:
         \_sys_func_call: ($error), line:119
           |vpiName:$error
           |vpiArgument:
           \_constant: , line:119
             |vpiConstType:6
             |vpiDecompile:&#34;enqueing data on bsg_async_fifo when full&#34;
             |vpiSize:43
             |STRING:&#34;enqueing data on bsg_async_fifo when full&#34;
   |vpiProcess:
   \_always: , line:121
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:121
       |vpiCondition:
       \_operation: , line:121
         |vpiOpType:40
         |vpiOperand:
         \_ref_obj: (r_clk_i), line:121
           |vpiName:r_clk_i
           |vpiFullName:work@bsg_async_fifo.r_clk_i
       |vpiStmt:
       \_immediate_assert: , line:122
         |vpiExpr:
         \_operation: , line:122
           |vpiOpType:3
           |vpiOperand:
           \_operation: , line:122
             |vpiOpType:26
             |vpiOperand:
             \_operation: , line:122
               |vpiOpType:16
               |vpiOperand:
               \_ref_obj: (r_valid_o_tmp), line:122
                 |vpiName:r_valid_o_tmp
                 |vpiFullName:work@bsg_async_fifo.r_valid_o_tmp
               |vpiOperand:
               \_constant: , line:122
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
             |vpiOperand:
             \_operation: , line:122
               |vpiOpType:16
               |vpiOperand:
               \_ref_obj: (r_deq_i), line:122
                 |vpiName:r_deq_i
                 |vpiFullName:work@bsg_async_fifo.r_deq_i
               |vpiOperand:
               \_constant: , line:122
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
         |vpiStmt:
         \_sys_func_call: ($error), line:122
           |vpiName:$error
           |vpiArgument:
           \_constant: , line:122
             |vpiConstType:6
             |vpiDecompile:&#34;dequeing data on bsg_async_fifo when empty&#34;
             |vpiSize:44
             |STRING:&#34;dequeing data on bsg_async_fifo when empty&#34;
   |vpiPort:
   \_port: (w_clk_i), line:22
     |vpiName:w_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_clk_i), line:22
         |vpiName:w_clk_i
         |vpiFullName:work@bsg_async_fifo.w_clk_i
   |vpiPort:
   \_port: (w_reset_i), line:23
     |vpiName:w_reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_reset_i), line:23
         |vpiName:w_reset_i
         |vpiFullName:work@bsg_async_fifo.w_reset_i
   |vpiPort:
   \_port: (w_enq_i), line:25
     |vpiName:w_enq_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_enq_i), line:25
         |vpiName:w_enq_i
         |vpiFullName:work@bsg_async_fifo.w_enq_i
   |vpiPort:
   \_port: (w_data_i), line:26
     |vpiName:w_data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_data_i), line:26
         |vpiName:w_data_i
         |vpiFullName:work@bsg_async_fifo.w_data_i
   |vpiPort:
   \_port: (w_full_o), line:27
     |vpiName:w_full_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_full_o), line:27
         |vpiName:w_full_o
         |vpiFullName:work@bsg_async_fifo.w_full_o
   |vpiPort:
   \_port: (r_clk_i), line:30
     |vpiName:r_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r_clk_i), line:30
         |vpiName:r_clk_i
         |vpiFullName:work@bsg_async_fifo.r_clk_i
   |vpiPort:
   \_port: (r_reset_i), line:31
     |vpiName:r_reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r_reset_i), line:31
         |vpiName:r_reset_i
         |vpiFullName:work@bsg_async_fifo.r_reset_i
   |vpiPort:
   \_port: (r_deq_i), line:32
     |vpiName:r_deq_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r_deq_i), line:32
         |vpiName:r_deq_i
         |vpiFullName:work@bsg_async_fifo.r_deq_i
   |vpiPort:
   \_port: (r_data_o), line:33
     |vpiName:r_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r_data_o), line:33
         |vpiName:r_data_o
         |vpiFullName:work@bsg_async_fifo.r_data_o
   |vpiPort:
   \_port: (r_valid_o), line:34
     |vpiName:r_valid_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r_valid_o), line:34
         |vpiName:r_valid_o
         |vpiFullName:work@bsg_async_fifo.r_valid_o
   |vpiContAssign:
   \_cont_assign: , line:46
     |vpiRhs:
     \_ref_obj: (r_valid_o_tmp), line:46
       |vpiName:r_valid_o_tmp
       |vpiFullName:work@bsg_async_fifo.r_valid_o_tmp
       |vpiActual:
       \_logic_net: (r_valid_o_tmp), line:45
         |vpiName:r_valid_o_tmp
         |vpiFullName:work@bsg_async_fifo.r_valid_o_tmp
         |vpiNetType:1
     |vpiLhs:
     \_ref_obj: (r_valid_o), line:46
       |vpiName:r_valid_o
       |vpiFullName:work@bsg_async_fifo.r_valid_o
       |vpiActual:
       \_logic_net: (r_valid_o), line:34
   |vpiContAssign:
   \_cont_assign: , line:108
     |vpiRhs:
     \_operation: , line:108
       |vpiOpType:15
       |vpiOperand:
       \_ref_obj: (r_ptr_gray_r), line:108
         |vpiName:r_ptr_gray_r
         |vpiFullName:work@bsg_async_fifo.r_ptr_gray_r
       |vpiOperand:
       \_ref_obj: (w_ptr_gray_r_rsync), line:108
         |vpiName:w_ptr_gray_r_rsync
         |vpiFullName:work@bsg_async_fifo.w_ptr_gray_r_rsync
     |vpiLhs:
     \_ref_obj: (r_valid_o_tmp), line:108
       |vpiName:r_valid_o_tmp
       |vpiFullName:work@bsg_async_fifo.r_valid_o_tmp
       |vpiActual:
       \_logic_net: (r_valid_o_tmp), line:45
   |vpiContAssign:
   \_cont_assign: , line:113
     |vpiRhs:
     \_operation: , line:113
       |vpiOpType:14
       |vpiOperand:
       \_ref_obj: (w_ptr_gray_r), line:113
         |vpiName:w_ptr_gray_r
         |vpiFullName:work@bsg_async_fifo.w_ptr_gray_r
       |vpiOperand:
       \_operation: , line:113
         |vpiOpType:33
         |vpiOperand:
         \_operation: , line:113
           |vpiOpType:4
           |vpiOperand:
           \_indexed_part_select: , line:113, parent:r_ptr_gray_r_wsync
             |vpiConstantSelect:1
             |vpiIndexedPartSelectType:2
             |vpiBaseExpr:
             \_ref_obj: (lg_size_p), line:113
               |vpiName:lg_size_p
               |vpiFullName:work@bsg_async_fifo.lg_size_p
             |vpiWidthExpr:
             \_constant: , line:113
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
         |vpiOperand:
         \_indexed_part_select: , line:114, parent:r_ptr_gray_r_wsync
           |vpiConstantSelect:1
           |vpiIndexedPartSelectType:1
           |vpiBaseExpr:
           \_constant: , line:114
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiWidthExpr:
           \_operation: , line:114
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (lg_size_p), line:114
               |vpiName:lg_size_p
               |vpiFullName:work@bsg_async_fifo.lg_size_p
             |vpiOperand:
             \_constant: , line:114
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
     |vpiLhs:
     \_ref_obj: (w_full_o), line:113
       |vpiName:w_full_o
       |vpiFullName:work@bsg_async_fifo.w_full_o
       |vpiActual:
       \_logic_net: (w_full_o), line:27
   |vpiNet:
   \_logic_net: (w_clk_i), line:22
   |vpiNet:
   \_logic_net: (w_reset_i), line:23
   |vpiNet:
   \_logic_net: (w_enq_i), line:25
   |vpiNet:
   \_logic_net: (w_data_i), line:26
   |vpiNet:
   \_logic_net: (w_full_o), line:27
   |vpiNet:
   \_logic_net: (r_clk_i), line:30
   |vpiNet:
   \_logic_net: (r_reset_i), line:31
   |vpiNet:
   \_logic_net: (r_deq_i), line:32
   |vpiNet:
   \_logic_net: (r_data_o), line:33
   |vpiNet:
   \_logic_net: (r_valid_o), line:34
   |vpiNet:
   \_logic_net: (r_ptr_gray_r), line:40
     |vpiName:r_ptr_gray_r
     |vpiFullName:work@bsg_async_fifo.r_ptr_gray_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (w_ptr_gray_r), line:42
     |vpiName:w_ptr_gray_r
     |vpiFullName:work@bsg_async_fifo.w_ptr_gray_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (w_ptr_gray_r_rsync), line:43
     |vpiName:w_ptr_gray_r_rsync
     |vpiFullName:work@bsg_async_fifo.w_ptr_gray_r_rsync
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (r_ptr_gray_r_wsync), line:43
     |vpiName:r_ptr_gray_r_wsync
     |vpiFullName:work@bsg_async_fifo.r_ptr_gray_r_wsync
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (r_ptr_binary_r), line:43
     |vpiName:r_ptr_binary_r
     |vpiFullName:work@bsg_async_fifo.r_ptr_binary_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (w_ptr_binary_r), line:43
     |vpiName:w_ptr_binary_r
     |vpiFullName:work@bsg_async_fifo.w_ptr_binary_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (r_valid_o_tmp), line:45
   |vpiParamAssign:
   \_param_assign: , line:14
     |vpiRhs:
     \_constant: , line:14
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (lg_size_p), line:14
       |vpiName:lg_size_p
   |vpiParamAssign:
   \_param_assign: , line:15
     |vpiRhs:
     \_constant: , line:15
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (width_p), line:15
       |vpiName:width_p
   |vpiParamAssign:
   \_param_assign: , line:20
     |vpiRhs:
     \_constant: , line:20
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (control_width_p), line:20
       |vpiName:control_width_p
   |vpiParamAssign:
   \_param_assign: , line:37
     |vpiRhs:
     \_constant: , line:37
       |vpiDecompile:1
       |INT:1
     |vpiLhs:
     \_parameter: (size_lp), line:37
       |vpiName:size_lp
       |vpiLocalParam:1
   |vpiParameter:
   \_parameter: (lg_size_p), line:14
   |vpiParameter:
   \_parameter: (width_p), line:15
   |vpiParameter:
   \_parameter: (control_width_p), line:20
   |vpiParameter:
   \_parameter: (size_lp), line:37
 |uhdmtopModules:
 \_module: work@bsg_async_fifo (work@bsg_async_fifo), file:<a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v</a>, line:14
   |vpiDefName:work@bsg_async_fifo
   |vpiName:work@bsg_async_fifo
   |vpiPort:
   \_port: (w_clk_i), line:22, parent:work@bsg_async_fifo
     |vpiName:w_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_clk_i), line:22, parent:work@bsg_async_fifo
         |vpiName:w_clk_i
         |vpiFullName:work@bsg_async_fifo.w_clk_i
   |vpiPort:
   \_port: (w_reset_i), line:23, parent:work@bsg_async_fifo
     |vpiName:w_reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_reset_i), line:23, parent:work@bsg_async_fifo
         |vpiName:w_reset_i
         |vpiFullName:work@bsg_async_fifo.w_reset_i
   |vpiPort:
   \_port: (w_enq_i), line:25, parent:work@bsg_async_fifo
     |vpiName:w_enq_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_enq_i), line:25, parent:work@bsg_async_fifo
         |vpiName:w_enq_i
         |vpiFullName:work@bsg_async_fifo.w_enq_i
   |vpiPort:
   \_port: (w_data_i), line:26, parent:work@bsg_async_fifo
     |vpiName:w_data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_data_i), line:26, parent:work@bsg_async_fifo
         |vpiName:w_data_i
         |vpiFullName:work@bsg_async_fifo.w_data_i
   |vpiPort:
   \_port: (w_full_o), line:27, parent:work@bsg_async_fifo
     |vpiName:w_full_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (w_full_o), line:27, parent:work@bsg_async_fifo
         |vpiName:w_full_o
         |vpiFullName:work@bsg_async_fifo.w_full_o
   |vpiPort:
   \_port: (r_clk_i), line:30, parent:work@bsg_async_fifo
     |vpiName:r_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r_clk_i), line:30, parent:work@bsg_async_fifo
         |vpiName:r_clk_i
         |vpiFullName:work@bsg_async_fifo.r_clk_i
   |vpiPort:
   \_port: (r_reset_i), line:31, parent:work@bsg_async_fifo
     |vpiName:r_reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r_reset_i), line:31, parent:work@bsg_async_fifo
         |vpiName:r_reset_i
         |vpiFullName:work@bsg_async_fifo.r_reset_i
   |vpiPort:
   \_port: (r_deq_i), line:32, parent:work@bsg_async_fifo
     |vpiName:r_deq_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r_deq_i), line:32, parent:work@bsg_async_fifo
         |vpiName:r_deq_i
         |vpiFullName:work@bsg_async_fifo.r_deq_i
   |vpiPort:
   \_port: (r_data_o), line:33, parent:work@bsg_async_fifo
     |vpiName:r_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r_data_o), line:33, parent:work@bsg_async_fifo
         |vpiName:r_data_o
         |vpiFullName:work@bsg_async_fifo.r_data_o
   |vpiPort:
   \_port: (r_valid_o), line:34, parent:work@bsg_async_fifo
     |vpiName:r_valid_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (r_valid_o), line:34, parent:work@bsg_async_fifo
         |vpiName:r_valid_o
         |vpiFullName:work@bsg_async_fifo.r_valid_o
   |vpiModule:
   \_module: work@bsg_async_fifo::bsg_mem_1r1w (MSYNC_1r1w), file:<a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v</a>, line:48, parent:work@bsg_async_fifo
     |vpiDefName:work@bsg_async_fifo::bsg_mem_1r1w
     |vpiName:MSYNC_1r1w
     |vpiFullName:work@bsg_async_fifo.MSYNC_1r1w
     |vpiPort:
     \_port: (w_clk_i), parent:MSYNC_1r1w
       |vpiName:w_clk_i
       |vpiHighConn:
       \_ref_obj: (w_clk_i), line:52
         |vpiName:w_clk_i
         |vpiActual:
         \_logic_net: (w_clk_i), line:22, parent:work@bsg_async_fifo
     |vpiPort:
     \_port: (w_reset_i), parent:MSYNC_1r1w
       |vpiName:w_reset_i
       |vpiHighConn:
       \_ref_obj: (w_reset_i), line:53
         |vpiName:w_reset_i
         |vpiActual:
         \_logic_net: (w_reset_i), line:23, parent:work@bsg_async_fifo
     |vpiPort:
     \_port: (w_v_i), parent:MSYNC_1r1w
       |vpiName:w_v_i
       |vpiHighConn:
       \_ref_obj: (w_enq_i), line:55
         |vpiName:w_enq_i
         |vpiActual:
         \_logic_net: (w_enq_i), line:25, parent:work@bsg_async_fifo
     |vpiPort:
     \_port: (w_addr_i), parent:MSYNC_1r1w
       |vpiName:w_addr_i
       |vpiHighConn:
       \_ref_obj: (w_ptr_binary_r), line:56
         |vpiName:w_ptr_binary_r
         |vpiActual:
         \_logic_net: (w_ptr_binary_r), line:43, parent:work@bsg_async_fifo
           |vpiName:w_ptr_binary_r
           |vpiFullName:work@bsg_async_fifo.w_ptr_binary_r
           |vpiNetType:36
           |vpiRange:
           \_range: , line:43
             |vpiLeftRange:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:&#34;inv&#34;
               |vpiSize:32
               |STRING:&#34;inv&#34;
             |vpiRightRange:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (w_data_i), parent:MSYNC_1r1w
       |vpiName:w_data_i
       |vpiHighConn:
       \_ref_obj: (w_data_i), line:57
         |vpiName:w_data_i
         |vpiActual:
         \_logic_net: (w_data_i), line:26, parent:work@bsg_async_fifo
     |vpiPort:
     \_port: (r_v_i), parent:MSYNC_1r1w
       |vpiName:r_v_i
       |vpiHighConn:
       \_ref_obj: (r_valid_o_tmp), line:59
         |vpiName:r_valid_o_tmp
         |vpiActual:
         \_logic_net: (r_valid_o_tmp), line:45, parent:work@bsg_async_fifo
           |vpiName:r_valid_o_tmp
           |vpiFullName:work@bsg_async_fifo.r_valid_o_tmp
           |vpiNetType:1
     |vpiPort:
     \_port: (r_addr_i), parent:MSYNC_1r1w
       |vpiName:r_addr_i
       |vpiHighConn:
       \_ref_obj: (r_ptr_binary_r), line:60
         |vpiName:r_ptr_binary_r
         |vpiActual:
         \_logic_net: (r_ptr_binary_r), line:43, parent:work@bsg_async_fifo
           |vpiName:r_ptr_binary_r
           |vpiFullName:work@bsg_async_fifo.r_ptr_binary_r
           |vpiNetType:36
           |vpiRange:
           \_range: , line:43
             |vpiLeftRange:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:&#34;inv&#34;
               |vpiSize:32
               |STRING:&#34;inv&#34;
             |vpiRightRange:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (r_data_o), parent:MSYNC_1r1w
       |vpiName:r_data_o
       |vpiHighConn:
       \_ref_obj: (r_data_o), line:61
         |vpiName:r_data_o
         |vpiActual:
         \_logic_net: (r_data_o), line:33, parent:work@bsg_async_fifo
     |vpiInstance:
     \_module: work@bsg_async_fifo (work@bsg_async_fifo), file:<a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v</a>, line:14
   |vpiModule:
   \_module: work@bsg_async_fifo::bsg_async_ptr_gray (bapg_wr), file:<a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v</a>, line:84, parent:work@bsg_async_fifo
     |vpiDefName:work@bsg_async_fifo::bsg_async_ptr_gray
     |vpiName:bapg_wr
     |vpiFullName:work@bsg_async_fifo.bapg_wr
     |vpiPort:
     \_port: (w_clk_i), parent:bapg_wr
       |vpiName:w_clk_i
       |vpiHighConn:
       \_ref_obj: (w_clk_i), line:85
         |vpiName:w_clk_i
         |vpiActual:
         \_logic_net: (w_clk_i), line:22, parent:work@bsg_async_fifo
     |vpiPort:
     \_port: (w_reset_i), parent:bapg_wr
       |vpiName:w_reset_i
       |vpiHighConn:
       \_ref_obj: (w_reset_i), line:86
         |vpiName:w_reset_i
         |vpiActual:
         \_logic_net: (w_reset_i), line:23, parent:work@bsg_async_fifo
     |vpiPort:
     \_port: (w_inc_i), parent:bapg_wr
       |vpiName:w_inc_i
       |vpiHighConn:
       \_ref_obj: (w_enq_i), line:87
         |vpiName:w_enq_i
         |vpiActual:
         \_logic_net: (w_enq_i), line:25, parent:work@bsg_async_fifo
     |vpiPort:
     \_port: (r_clk_i), parent:bapg_wr
       |vpiName:r_clk_i
       |vpiHighConn:
       \_ref_obj: (r_clk_i), line:88
         |vpiName:r_clk_i
         |vpiActual:
         \_logic_net: (r_clk_i), line:30, parent:work@bsg_async_fifo
     |vpiPort:
     \_port: (w_ptr_binary_r_o), parent:bapg_wr
       |vpiName:w_ptr_binary_r_o
       |vpiHighConn:
       \_ref_obj: (w_ptr_binary_r), line:89
         |vpiName:w_ptr_binary_r
         |vpiActual:
         \_logic_net: (w_ptr_binary_r), line:43, parent:work@bsg_async_fifo
     |vpiPort:
     \_port: (w_ptr_gray_r_o), parent:bapg_wr
       |vpiName:w_ptr_gray_r_o
       |vpiHighConn:
       \_ref_obj: (w_ptr_gray_r), line:90
         |vpiName:w_ptr_gray_r
         |vpiActual:
         \_logic_net: (w_ptr_gray_r), line:42, parent:work@bsg_async_fifo
           |vpiName:w_ptr_gray_r
           |vpiFullName:work@bsg_async_fifo.w_ptr_gray_r
           |vpiNetType:36
           |vpiRange:
           \_range: , line:42
             |vpiLeftRange:
             \_constant: , line:42
               |vpiConstType:7
               |vpiDecompile:&#34;inv&#34;
               |vpiSize:32
               |STRING:&#34;inv&#34;
             |vpiRightRange:
             \_constant: , line:42
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (w_ptr_gray_r_rsync_o), parent:bapg_wr
       |vpiName:w_ptr_gray_r_rsync_o
       |vpiHighConn:
       \_ref_obj: (w_ptr_gray_r_rsync), line:91
         |vpiName:w_ptr_gray_r_rsync
         |vpiActual:
         \_logic_net: (w_ptr_gray_r_rsync), line:43, parent:work@bsg_async_fifo
           |vpiName:w_ptr_gray_r_rsync
           |vpiFullName:work@bsg_async_fifo.w_ptr_gray_r_rsync
           |vpiNetType:36
           |vpiRange:
           \_range: , line:43
             |vpiLeftRange:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:&#34;inv&#34;
               |vpiSize:32
               |STRING:&#34;inv&#34;
             |vpiRightRange:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@bsg_async_fifo (work@bsg_async_fifo), file:<a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v</a>, line:14
   |vpiModule:
   \_module: work@bsg_async_fifo::bsg_async_ptr_gray (bapg_rd), file:<a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v</a>, line:97, parent:work@bsg_async_fifo
     |vpiDefName:work@bsg_async_fifo::bsg_async_ptr_gray
     |vpiName:bapg_rd
     |vpiFullName:work@bsg_async_fifo.bapg_rd
     |vpiPort:
     \_port: (w_clk_i), parent:bapg_rd
       |vpiName:w_clk_i
       |vpiHighConn:
       \_ref_obj: (r_clk_i), line:98
         |vpiName:r_clk_i
         |vpiActual:
         \_logic_net: (r_clk_i), line:30, parent:work@bsg_async_fifo
     |vpiPort:
     \_port: (w_reset_i), parent:bapg_rd
       |vpiName:w_reset_i
       |vpiHighConn:
       \_ref_obj: (r_reset_i), line:99
         |vpiName:r_reset_i
         |vpiActual:
         \_logic_net: (r_reset_i), line:31, parent:work@bsg_async_fifo
     |vpiPort:
     \_port: (w_inc_i), parent:bapg_rd
       |vpiName:w_inc_i
       |vpiHighConn:
       \_ref_obj: (r_deq_i), line:100
         |vpiName:r_deq_i
         |vpiActual:
         \_logic_net: (r_deq_i), line:32, parent:work@bsg_async_fifo
     |vpiPort:
     \_port: (r_clk_i), parent:bapg_rd
       |vpiName:r_clk_i
       |vpiHighConn:
       \_ref_obj: (w_clk_i), line:101
         |vpiName:w_clk_i
         |vpiActual:
         \_logic_net: (w_clk_i), line:22, parent:work@bsg_async_fifo
     |vpiPort:
     \_port: (w_ptr_binary_r_o), parent:bapg_rd
       |vpiName:w_ptr_binary_r_o
       |vpiHighConn:
       \_ref_obj: (r_ptr_binary_r), line:102
         |vpiName:r_ptr_binary_r
         |vpiActual:
         \_logic_net: (r_ptr_binary_r), line:43, parent:work@bsg_async_fifo
     |vpiPort:
     \_port: (w_ptr_gray_r_o), parent:bapg_rd
       |vpiName:w_ptr_gray_r_o
       |vpiHighConn:
       \_ref_obj: (r_ptr_gray_r), line:103
         |vpiName:r_ptr_gray_r
         |vpiActual:
         \_logic_net: (r_ptr_gray_r), line:40, parent:work@bsg_async_fifo
           |vpiName:r_ptr_gray_r
           |vpiFullName:work@bsg_async_fifo.r_ptr_gray_r
           |vpiNetType:36
           |vpiRange:
           \_range: , line:40
             |vpiLeftRange:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:&#34;inv&#34;
               |vpiSize:32
               |STRING:&#34;inv&#34;
             |vpiRightRange:
             \_constant: , line:40
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (w_ptr_gray_r_rsync_o), parent:bapg_rd
       |vpiName:w_ptr_gray_r_rsync_o
       |vpiHighConn:
       \_ref_obj: (r_ptr_gray_r_wsync), line:104
         |vpiName:r_ptr_gray_r_wsync
         |vpiActual:
         \_logic_net: (r_ptr_gray_r_wsync), line:43, parent:work@bsg_async_fifo
           |vpiName:r_ptr_gray_r_wsync
           |vpiFullName:work@bsg_async_fifo.r_ptr_gray_r_wsync
           |vpiNetType:36
           |vpiRange:
           \_range: , line:43
             |vpiLeftRange:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:&#34;inv&#34;
               |vpiSize:32
               |STRING:&#34;inv&#34;
             |vpiRightRange:
             \_constant: , line:43
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiInstance:
     \_module: work@bsg_async_fifo (work@bsg_async_fifo), file:<a href="../../../../third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_async/bsg_async_fifo.v</a>, line:14
   |vpiNet:
   \_logic_net: (w_clk_i), line:22, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (w_reset_i), line:23, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (w_enq_i), line:25, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (w_data_i), line:26, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (w_full_o), line:27, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (r_clk_i), line:30, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (r_reset_i), line:31, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (r_deq_i), line:32, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (r_data_o), line:33, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (r_valid_o), line:34, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (r_ptr_gray_r), line:40, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (w_ptr_gray_r), line:42, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (w_ptr_gray_r_rsync), line:43, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (r_ptr_gray_r_wsync), line:43, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (r_ptr_binary_r), line:43, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (w_ptr_binary_r), line:43, parent:work@bsg_async_fifo
   |vpiNet:
   \_logic_net: (r_valid_o_tmp), line:45, parent:work@bsg_async_fifo
   |vpiParameter:
   \_parameter: (control_width_p), line:20
     |vpiName:control_width_p
     |INT:0
   |vpiParameter:
   \_parameter: (lg_size_p), line:14
     |vpiName:lg_size_p
     |STRING:&#34;inv&#34;
   |vpiParameter:
   \_parameter: (size_lp), line:37
     |vpiName:size_lp
     |INT:1
   |vpiParameter:
   \_parameter: (width_p), line:15
     |vpiName:width_p
     |STRING:&#34;inv&#34;
Object: \work_bsg_async_fifo of type 3000
Object: \work_bsg_async_fifo of type 32
Object: \w_clk_i of type 44
Object: \w_reset_i of type 44
Object: \w_enq_i of type 44
Object: \w_data_i of type 44
Object: \w_full_o of type 44
Object: \r_clk_i of type 44
Object: \r_reset_i of type 44
Object: \r_deq_i of type 44
Object: \r_data_o of type 44
Object: \r_valid_o of type 44
Object: \MSYNC_1r1w of type 32
Object: \w_clk_i of type 44
Object: \w_reset_i of type 44
Object: \w_v_i of type 44
Object: \w_addr_i of type 44
Object: \w_data_i of type 44
Object: \r_v_i of type 44
Object: \r_addr_i of type 44
Object: \r_data_o of type 44
Object: \bapg_wr of type 32
Object: \w_clk_i of type 44
Object: \w_reset_i of type 44
Object: \w_inc_i of type 44
Object: \r_clk_i of type 44
Object: \w_ptr_binary_r_o of type 44
Object: \w_ptr_gray_r_o of type 44
Object: \w_ptr_gray_r_rsync_o of type 44
Object: \bapg_rd of type 32
Object: \control_width_p of type 41
Object: \lg_size_p of type 41
ERROR: Encountered unhandled parameter format: 8

</pre>
</body>