begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/** @file   Support for the PCI Express 3.0 standard.    This header file may not define all structures.  Please extend as required.    Copyright (c) 2014 - 2016, Intel Corporation. All rights reserved.<BR>   This program and the accompanying materials                             are licensed and made available under the terms and conditions of the BSD License            which accompanies this distribution.  The full text of the license may be found at           http://opensource.org/licenses/bsd-license.php                                                THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,                        WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.               **/
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|_PCIEXPRESS30_H_
end_ifndef

begin_define
define|#
directive|define
name|_PCIEXPRESS30_H_
end_define

begin_include
include|#
directive|include
file|<IndustryStandard/PciExpress21.h>
end_include

begin_pragma
pragma|#
directive|pragma
name|pack
name|(
name|1
name|)
end_pragma

begin_define
define|#
directive|define
name|PCI_EXPRESS_EXTENDED_CAPABILITY_SECONDARY_PCIE_ID
value|0x0019
end_define

begin_define
define|#
directive|define
name|PCI_EXPRESS_EXTENDED_CAPABILITY_SECONDARY_PCIE_VER1
value|0x1
end_define

begin_typedef
typedef|typedef
union|union
block|{
struct|struct
block|{
name|UINT32
name|PerformEqualization
range|:
literal|1
decl_stmt|;
name|UINT32
name|LinkEqualizationRequestInterruptEnable
range|:
literal|1
decl_stmt|;
name|UINT32
name|Reserved
range|:
literal|30
decl_stmt|;
block|}
name|Bits
struct|;
name|UINT32
name|Uint32
decl_stmt|;
block|}
name|PCI_EXPRESS_REG_LINK_CONTROL3
typedef|;
end_typedef

begin_typedef
typedef|typedef
union|union
block|{
struct|struct
block|{
name|UINT16
name|DownstreamPortTransmitterPreset
range|:
literal|4
decl_stmt|;
name|UINT16
name|DownstreamPortReceiverPresetHint
range|:
literal|3
decl_stmt|;
name|UINT16
name|Reserved
range|:
literal|1
decl_stmt|;
name|UINT16
name|UpstreamPortTransmitterPreset
range|:
literal|4
decl_stmt|;
name|UINT16
name|UpstreamPortReceiverPresetHint
range|:
literal|3
decl_stmt|;
name|UINT16
name|Reserved2
range|:
literal|1
decl_stmt|;
block|}
name|Bits
struct|;
name|UINT16
name|Uint16
decl_stmt|;
block|}
name|PCI_EXPRESS_REG_LANE_EQUALIZATION_CONTROL
typedef|;
end_typedef

begin_typedef
typedef|typedef
struct|struct
block|{
name|PCI_EXPRESS_EXTENDED_CAPABILITIES_HEADER
name|Header
decl_stmt|;
name|PCI_EXPRESS_REG_LINK_CONTROL3
name|LinkControl3
decl_stmt|;
name|UINT32
name|LaneErrorStatus
decl_stmt|;
name|PCI_EXPRESS_REG_LANE_EQUALIZATION_CONTROL
name|EqualizationControl
index|[
literal|2
index|]
decl_stmt|;
block|}
name|PCI_EXPRESS_EXTENDED_CAPABILITIES_SECONDARY_PCIE
typedef|;
end_typedef

begin_pragma
pragma|#
directive|pragma
name|pack
name|(
name|)
end_pragma

begin_endif
endif|#
directive|endif
end_endif

end_unit

