// Seed: 2722289233
module module_0 (
    input  tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  wand  id_4,
    output wor   id_5
);
  assign id_5 = ~id_4;
  wire id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_2 = 32'd35
) (
    input wor id_0,
    input tri id_1
    , id_5,
    input wand _id_2,
    output supply1 id_3
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_3
  );
  assign modCall_1.id_0 = 0;
  logic [1 'b0 : id_2] id_6;
  ;
  wire [1 'b0 : ""] id_7;
endmodule
