Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov 24 14:46:30 2018
| Host         : DESKTOP-HGO3NEF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clock_btn (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.672        0.000                      0                  242        0.105        0.000                      0                  242        9.500        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_11M0592  {0.000 45.211}     90.422          11.059          
clk_50M      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M            16.672        0.000                      0                  242        0.105        0.000                      0                  242        9.500        0.000                       0                   134  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       16.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.672ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.761ns (26.124%)  route 2.152ns (73.876%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X0Y95          FDRE                                         r  vga800x600at75/hdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.379     5.367 r  vga800x600at75/hdata_reg[3]/Q
                         net (fo=7, routed)           0.853     6.221    vga800x600at75/hdata[3]
    SLICE_X1Y95          LUT4 (Prop_lut4_I2_O)        0.115     6.336 f  vga800x600at75/vdata[11]_i_4/O
                         net (fo=2, routed)           0.798     7.134    vga800x600at75/vdata[11]_i_4_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.267     7.401 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.500     7.901    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  vga800x600at75/vdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X3Y95          FDRE                                         r  vga800x600at75/vdata_reg[1]/C
                         clock pessimism              0.256    24.960    
                         clock uncertainty           -0.035    24.925    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.352    24.573    vga800x600at75/vdata_reg[1]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 16.672    

Slack (MET) :             16.672ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.761ns (26.124%)  route 2.152ns (73.876%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X0Y95          FDRE                                         r  vga800x600at75/hdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.379     5.367 r  vga800x600at75/hdata_reg[3]/Q
                         net (fo=7, routed)           0.853     6.221    vga800x600at75/hdata[3]
    SLICE_X1Y95          LUT4 (Prop_lut4_I2_O)        0.115     6.336 f  vga800x600at75/vdata[11]_i_4/O
                         net (fo=2, routed)           0.798     7.134    vga800x600at75/vdata[11]_i_4_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.267     7.401 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.500     7.901    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  vga800x600at75/vdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X3Y95          FDRE                                         r  vga800x600at75/vdata_reg[2]/C
                         clock pessimism              0.256    24.960    
                         clock uncertainty           -0.035    24.925    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.352    24.573    vga800x600at75/vdata_reg[2]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 16.672    

Slack (MET) :             16.672ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.761ns (26.124%)  route 2.152ns (73.876%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X0Y95          FDRE                                         r  vga800x600at75/hdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.379     5.367 r  vga800x600at75/hdata_reg[3]/Q
                         net (fo=7, routed)           0.853     6.221    vga800x600at75/hdata[3]
    SLICE_X1Y95          LUT4 (Prop_lut4_I2_O)        0.115     6.336 f  vga800x600at75/vdata[11]_i_4/O
                         net (fo=2, routed)           0.798     7.134    vga800x600at75/vdata[11]_i_4_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.267     7.401 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.500     7.901    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  vga800x600at75/vdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X3Y95          FDRE                                         r  vga800x600at75/vdata_reg[3]/C
                         clock pessimism              0.256    24.960    
                         clock uncertainty           -0.035    24.925    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.352    24.573    vga800x600at75/vdata_reg[3]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 16.672    

Slack (MET) :             16.672ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/vdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.761ns (26.124%)  route 2.152ns (73.876%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X0Y95          FDRE                                         r  vga800x600at75/hdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.379     5.367 r  vga800x600at75/hdata_reg[3]/Q
                         net (fo=7, routed)           0.853     6.221    vga800x600at75/hdata[3]
    SLICE_X1Y95          LUT4 (Prop_lut4_I2_O)        0.115     6.336 f  vga800x600at75/vdata[11]_i_4/O
                         net (fo=2, routed)           0.798     7.134    vga800x600at75/vdata[11]_i_4_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.267     7.401 r  vga800x600at75/vdata[11]_i_1/O
                         net (fo=11, routed)          0.500     7.901    vga800x600at75/vdata[11]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  vga800x600at75/vdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X3Y95          FDRE                                         r  vga800x600at75/vdata_reg[4]/C
                         clock pessimism              0.256    24.960    
                         clock uncertainty           -0.035    24.925    
    SLICE_X3Y95          FDRE (Setup_fdre_C_R)       -0.352    24.573    vga800x600at75/vdata_reg[4]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 16.672    

Slack (MET) :             16.744ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.761ns (26.794%)  route 2.079ns (73.206%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X0Y96          FDRE                                         r  vga800x600at75/hdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.379     5.367 f  vga800x600at75/hdata_reg[7]/Q
                         net (fo=8, routed)           0.867     6.235    vga800x600at75/hdata[7]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.118     6.353 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.680     7.033    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I0_O)        0.264     7.297 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.532     7.829    vga800x600at75/vdata
    SLICE_X0Y95          FDRE                                         r  vga800x600at75/hdata_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X0Y95          FDRE                                         r  vga800x600at75/hdata_reg[1]/C
                         clock pessimism              0.256    24.960    
                         clock uncertainty           -0.035    24.925    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.352    24.573    vga800x600at75/hdata_reg[1]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                 16.744    

Slack (MET) :             16.744ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.761ns (26.794%)  route 2.079ns (73.206%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X0Y96          FDRE                                         r  vga800x600at75/hdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.379     5.367 f  vga800x600at75/hdata_reg[7]/Q
                         net (fo=8, routed)           0.867     6.235    vga800x600at75/hdata[7]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.118     6.353 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.680     7.033    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I0_O)        0.264     7.297 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.532     7.829    vga800x600at75/vdata
    SLICE_X0Y95          FDRE                                         r  vga800x600at75/hdata_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X0Y95          FDRE                                         r  vga800x600at75/hdata_reg[2]/C
                         clock pessimism              0.256    24.960    
                         clock uncertainty           -0.035    24.925    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.352    24.573    vga800x600at75/hdata_reg[2]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                 16.744    

Slack (MET) :             16.744ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.761ns (26.794%)  route 2.079ns (73.206%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X0Y96          FDRE                                         r  vga800x600at75/hdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.379     5.367 f  vga800x600at75/hdata_reg[7]/Q
                         net (fo=8, routed)           0.867     6.235    vga800x600at75/hdata[7]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.118     6.353 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.680     7.033    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I0_O)        0.264     7.297 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.532     7.829    vga800x600at75/vdata
    SLICE_X0Y95          FDRE                                         r  vga800x600at75/hdata_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X0Y95          FDRE                                         r  vga800x600at75/hdata_reg[3]/C
                         clock pessimism              0.256    24.960    
                         clock uncertainty           -0.035    24.925    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.352    24.573    vga800x600at75/hdata_reg[3]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                 16.744    

Slack (MET) :             16.744ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.761ns (26.794%)  route 2.079ns (73.206%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X0Y96          FDRE                                         r  vga800x600at75/hdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.379     5.367 f  vga800x600at75/hdata_reg[7]/Q
                         net (fo=8, routed)           0.867     6.235    vga800x600at75/hdata[7]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.118     6.353 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.680     7.033    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I0_O)        0.264     7.297 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.532     7.829    vga800x600at75/vdata
    SLICE_X0Y95          FDRE                                         r  vga800x600at75/hdata_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X0Y95          FDRE                                         r  vga800x600at75/hdata_reg[4]/C
                         clock pessimism              0.256    24.960    
                         clock uncertainty           -0.035    24.925    
    SLICE_X0Y95          FDRE (Setup_fdre_C_R)       -0.352    24.573    vga800x600at75/hdata_reg[4]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                 16.744    

Slack (MET) :             16.747ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.761ns (26.818%)  route 2.077ns (73.182%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X0Y96          FDRE                                         r  vga800x600at75/hdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.379     5.367 f  vga800x600at75/hdata_reg[7]/Q
                         net (fo=8, routed)           0.867     6.235    vga800x600at75/hdata[7]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.118     6.353 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.680     7.033    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I0_O)        0.264     7.297 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.529     7.826    vga800x600at75/vdata
    SLICE_X0Y97          FDRE                                         r  vga800x600at75/hdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X0Y97          FDRE                                         r  vga800x600at75/hdata_reg[10]/C
                         clock pessimism              0.256    24.960    
                         clock uncertainty           -0.035    24.925    
    SLICE_X0Y97          FDRE (Setup_fdre_C_R)       -0.352    24.573    vga800x600at75/hdata_reg[10]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                 16.747    

Slack (MET) :             16.747ns  (required time - arrival time)
  Source:                 vga800x600at75/hdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga800x600at75/hdata_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.761ns (26.818%)  route 2.077ns (73.182%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.704ns = ( 24.704 - 20.000 ) 
    Source Clock Delay      (SCD):    4.988ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.461     4.988    vga800x600at75/clk_50M
    SLICE_X0Y96          FDRE                                         r  vga800x600at75/hdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.379     5.367 f  vga800x600at75/hdata_reg[7]/Q
                         net (fo=8, routed)           0.867     6.235    vga800x600at75/hdata[7]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.118     6.353 r  vga800x600at75/video_red_OBUF[2]_inst_i_3/O
                         net (fo=4, routed)           0.680     7.033    vga800x600at75/video_red_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I0_O)        0.264     7.297 r  vga800x600at75/hdata[11]_i_1/O
                         net (fo=22, routed)          0.529     7.826    vga800x600at75/vdata
    SLICE_X0Y97          FDRE                                         r  vga800x600at75/hdata_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.349    24.704    vga800x600at75/clk_50M
    SLICE_X0Y97          FDRE                                         r  vga800x600at75/hdata_reg[11]/C
                         clock pessimism              0.256    24.960    
                         clock uncertainty           -0.035    24.925    
    SLICE_X0Y97          FDRE (Setup_fdre_C_R)       -0.352    24.573    vga800x600at75/hdata_reg[11]
  -------------------------------------------------------------------
                         required time                         24.573    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                 16.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ext_uart_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    clk_50M_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  ext_uart_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.869 r  ext_uart_tx_reg[2]/Q
                         net (fo=1, routed)           0.053     1.923    ext_uart_t/Q[2]
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.045     1.968 r  ext_uart_t/TxD_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     1.968    ext_uart_t/TxD_shift[2]_i_1_n_0
    SLICE_X2Y114         FDRE                                         r  ext_uart_t/TxD_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.255    ext_uart_t/clk_50M
    SLICE_X2Y114         FDRE                                         r  ext_uart_t/TxD_shift_reg[2]/C
                         clock pessimism             -0.513     1.741    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     1.862    ext_uart_t/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ext_uart_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/TxD_shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    clk_50M_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  ext_uart_tx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     1.869 r  ext_uart_tx_reg[3]/Q
                         net (fo=1, routed)           0.088     1.958    ext_uart_t/Q[3]
    SLICE_X2Y114         LUT4 (Prop_lut4_I3_O)        0.045     2.003 r  ext_uart_t/TxD_shift[3]_i_1/O
                         net (fo=1, routed)           0.000     2.003    ext_uart_t/TxD_shift[3]_i_1_n_0
    SLICE_X2Y114         FDRE                                         r  ext_uart_t/TxD_shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.255    ext_uart_t/clk_50M
    SLICE_X2Y114         FDRE                                         r  ext_uart_t/TxD_shift_reg[3]/C
                         clock pessimism             -0.513     1.741    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     1.862    ext_uart_t/TxD_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.957%)  route 0.130ns (48.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    ext_uart_r/clk_50M
    SLICE_X4Y114         FDRE                                         r  ext_uart_r/RxD_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y114         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  ext_uart_r/RxD_data_reg[7]/Q
                         net (fo=2, routed)           0.130     1.999    RxD_data[7]
    SLICE_X3Y113         FDRE                                         r  ext_uart_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.255    clk_50M_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  ext_uart_buffer_reg[7]/C
                         clock pessimism             -0.488     1.766    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.078     1.844    ext_uart_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/OversamplingCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.593%)  route 0.126ns (40.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    ext_uart_r/clk_50M
    SLICE_X5Y112         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141     1.869 f  ext_uart_r/FSM_onehot_RxD_state_reg[0]/Q
                         net (fo=5, routed)           0.126     1.996    ext_uart_r/OversamplingCnt0
    SLICE_X6Y112         LUT4 (Prop_lut4_I2_O)        0.045     2.041 r  ext_uart_r/OversamplingCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.041    ext_uart_r/OversamplingCnt[1]_i_1_n_0
    SLICE_X6Y112         FDRE                                         r  ext_uart_r/OversamplingCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     2.253    ext_uart_r/clk_50M
    SLICE_X6Y112         FDRE                                         r  ext_uart_r/OversamplingCnt_reg[1]/C
                         clock pessimism             -0.509     1.743    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.121     1.864    ext_uart_r/OversamplingCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/OversamplingCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.593%)  route 0.126ns (40.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    ext_uart_r/clk_50M
    SLICE_X5Y112         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141     1.869 f  ext_uart_r/FSM_onehot_RxD_state_reg[0]/Q
                         net (fo=5, routed)           0.126     1.996    ext_uart_r/OversamplingCnt0
    SLICE_X6Y112         LUT5 (Prop_lut5_I3_O)        0.045     2.041 r  ext_uart_r/OversamplingCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.041    ext_uart_r/OversamplingCnt[2]_i_1_n_0
    SLICE_X6Y112         FDRE                                         r  ext_uart_r/OversamplingCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     2.253    ext_uart_r/clk_50M
    SLICE_X6Y112         FDRE                                         r  ext_uart_r/OversamplingCnt_reg[2]/C
                         clock pessimism             -0.509     1.743    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.121     1.864    ext_uart_r/OversamplingCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.443%)  route 0.123ns (46.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    ext_uart_r/clk_50M
    SLICE_X4Y113         FDRE                                         r  ext_uart_r/RxD_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  ext_uart_r/RxD_data_reg[1]/Q
                         net (fo=2, routed)           0.123     1.991    RxD_data[1]
    SLICE_X3Y113         FDRE                                         r  ext_uart_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.255    clk_50M_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  ext_uart_buffer_reg[1]/C
                         clock pessimism             -0.488     1.766    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.047     1.813    ext_uart_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ext_uart_r/RxD_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.593     1.727    ext_uart_r/clk_50M
    SLICE_X4Y113         FDRE                                         r  ext_uart_r/RxD_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y113         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  ext_uart_r/RxD_data_reg[2]/Q
                         net (fo=2, routed)           0.123     1.991    RxD_data[2]
    SLICE_X3Y113         FDRE                                         r  ext_uart_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.255    clk_50M_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  ext_uart_buffer_reg[2]/C
                         clock pessimism             -0.488     1.766    
    SLICE_X3Y113         FDRE (Hold_fdre_C_D)         0.047     1.813    ext_uart_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ext_uart_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.128%)  route 0.102ns (41.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    clk_50M_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  ext_uart_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.869 r  ext_uart_buffer_reg[2]/Q
                         net (fo=1, routed)           0.102     1.971    ext_uart_buffer[2]
    SLICE_X3Y114         FDRE                                         r  ext_uart_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.255    clk_50M_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  ext_uart_tx_reg[2]/C
                         clock pessimism             -0.511     1.743    
    SLICE_X3Y114         FDRE (Hold_fdre_C_D)         0.047     1.790    ext_uart_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ext_uart_t/FSM_onehot_TxD_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_t/FSM_onehot_TxD_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.131%)  route 0.104ns (35.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    ext_uart_t/clk_50M
    SLICE_X1Y115         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.869 r  ext_uart_t/FSM_onehot_TxD_state_reg[10]/Q
                         net (fo=2, routed)           0.104     1.973    ext_uart_t/tickgen/out[3]
    SLICE_X0Y115         LUT3 (Prop_lut3_I2_O)        0.045     2.018 r  ext_uart_t/tickgen/FSM_onehot_TxD_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.018    ext_uart_t/tickgen_n_3
    SLICE_X0Y115         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.865     2.254    ext_uart_t/clk_50M
    SLICE_X0Y115         FDRE                                         r  ext_uart_t/FSM_onehot_TxD_state_reg[0]/C
                         clock pessimism             -0.512     1.741    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.091     1.832    ext_uart_t/FSM_onehot_TxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ext_uart_r/FSM_onehot_RxD_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ext_uart_r/FSM_onehot_RxD_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.728    ext_uart_r/clk_50M
    SLICE_X5Y112         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDRE (Prop_fdre_C_Q)         0.141     1.869 r  ext_uart_r/FSM_onehot_RxD_state_reg[9]/Q
                         net (fo=2, routed)           0.122     1.991    ext_uart_r/FSM_onehot_RxD_state_reg_n_0_[9]
    SLICE_X5Y112         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.863     2.253    ext_uart_r/clk_50M
    SLICE_X5Y112         FDRE                                         r  ext_uart_r/FSM_onehot_RxD_state_reg[10]/C
                         clock pessimism             -0.524     1.728    
    SLICE_X5Y112         FDRE (Hold_fdre_C_D)         0.075     1.803    ext_uart_r/FSM_onehot_RxD_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X1Y113    ext_uart_avai_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y113    ext_uart_buffer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y113    ext_uart_buffer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y113    ext_uart_buffer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y113    ext_uart_buffer_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y113    ext_uart_buffer_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y113    ext_uart_buffer_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y113    ext_uart_buffer_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y112    ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y112    ext_uart_r/FSM_onehot_RxD_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y112    ext_uart_r/FSM_onehot_RxD_state_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y112    ext_uart_r/FSM_onehot_RxD_state_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y112    ext_uart_r/FSM_onehot_RxD_state_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y112    ext_uart_r/FSM_onehot_RxD_state_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y112    ext_uart_r/OversamplingCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y112    ext_uart_r/OversamplingCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y112    ext_uart_r/OversamplingCnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y111    ext_uart_r/tickgen/Acc_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X2Y114    ext_uart_t/TxD_shift_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X1Y113    ext_uart_avai_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y113    ext_uart_buffer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y113    ext_uart_buffer_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y113    ext_uart_buffer_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y113    ext_uart_buffer_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y113    ext_uart_buffer_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y113    ext_uart_buffer_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y113    ext_uart_buffer_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y106    ext_uart_r/tickgen/Acc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y108    ext_uart_r/tickgen/Acc_reg[10]/C



