<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub SystemVerilog Daily Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-09-17T01:38:47Z</updated>
  <subtitle>Daily Trending of SystemVerilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>pulp-platform/pulp</title>
    <updated>2022-09-17T01:38:47Z</updated>
    <id>tag:github.com,2022-09-17:/pulp-platform/pulp</id>
    <link href="https://github.com/pulp-platform/pulp" rel="alternate"></link>
    <summary type="html">&lt;p&gt;This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>IObundle/iob-interconnect</title>
    <updated>2022-09-17T01:38:47Z</updated>
    <id>tag:github.com,2022-09-17:/IObundle/iob-interconnect</id>
    <link href="https://github.com/IObundle/iob-interconnect" rel="alternate"></link>
    <summary type="html">&lt;p&gt;handle bus interconnection&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>