X1Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_39
X1Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_39
X1Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_40
X1Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_40
X1Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_40
X1Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_40
X1Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_40
X1Y30.INTERFACE.BIDIR.INV.ESEL 826_40
X1Y30.INTERFACE.BIDIR.INV.OSEL 830_40
X1Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_40
X1Y30.INTERFACE.BIDIR.INV.WPD 834_40
X1Y30.INTERFACE.BIDIR.INV.DS 835_40
X2Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_60
X2Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_60
X2Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_61
X2Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_61
X2Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_61
X2Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_61
X2Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_61
X2Y30.INTERFACE.BIDIR.INV.ESEL 826_61
X2Y30.INTERFACE.BIDIR.INV.OSEL 830_61
X2Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_61
X2Y30.INTERFACE.BIDIR.INV.WPD 834_61
X2Y30.INTERFACE.BIDIR.INV.DS 835_61
X3Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_81
X3Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_81
X3Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_82
X3Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_82
X3Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_82
X3Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_82
X3Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_82
X3Y30.INTERFACE.BIDIR.INV.ESEL 826_82
X3Y30.INTERFACE.BIDIR.INV.OSEL 830_82
X3Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_82
X3Y30.INTERFACE.BIDIR.INV.WPD 834_82
X3Y30.INTERFACE.BIDIR.INV.DS 835_82
X4Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_102
X4Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_102
X4Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_103
X4Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_103
X4Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_103
X4Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_103
X4Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_103
X4Y30.INTERFACE.BIDIR.INV.ESEL 826_103
X4Y30.INTERFACE.BIDIR.INV.OSEL 830_103
X4Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_103
X4Y30.INTERFACE.BIDIR.INV.WPD 834_103
X4Y30.INTERFACE.BIDIR.INV.DS 835_103
X5Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_123
X5Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_123
X5Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_124
X5Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_124
X5Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_124
X5Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_124
X5Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_124
X5Y30.INTERFACE.BIDIR.INV.ESEL 826_124
X5Y30.INTERFACE.BIDIR.INV.OSEL 830_124
X5Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_124
X5Y30.INTERFACE.BIDIR.INV.WPD 834_124
X5Y30.INTERFACE.BIDIR.INV.DS 835_124
X6Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_144
X6Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_144
X6Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_145
X6Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_145
X6Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_145
X6Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_145
X6Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_145
X6Y30.INTERFACE.BIDIR.INV.ESEL 826_145
X6Y30.INTERFACE.BIDIR.INV.OSEL 830_145
X6Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_145
X6Y30.INTERFACE.BIDIR.INV.WPD 834_145
X6Y30.INTERFACE.BIDIR.INV.DS 835_145
X7Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_165
X7Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_165
X7Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_166
X7Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_166
X7Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_166
X7Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_166
X7Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_166
X7Y30.INTERFACE.BIDIR.INV.ESEL 826_166
X7Y30.INTERFACE.BIDIR.INV.OSEL 830_166
X7Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_166
X7Y30.INTERFACE.BIDIR.INV.WPD 834_166
X7Y30.INTERFACE.BIDIR.INV.DS 835_166
X8Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_186
X8Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_186
X8Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_187
X8Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_187
X8Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_187
X8Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_187
X8Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_187
X8Y30.INTERFACE.BIDIR.INV.ESEL 826_187
X8Y30.INTERFACE.BIDIR.INV.OSEL 830_187
X8Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_187
X8Y30.INTERFACE.BIDIR.INV.WPD 834_187
X8Y30.INTERFACE.BIDIR.INV.DS 835_187
X9Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_207
X9Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_207
X9Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_208
X9Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_208
X9Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_208
X9Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_208
X9Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_208
X9Y30.INTERFACE.BIDIR.INV.ESEL 826_208
X9Y30.INTERFACE.BIDIR.INV.OSEL 830_208
X9Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_208
X9Y30.INTERFACE.BIDIR.INV.WPD 834_208
X9Y30.INTERFACE.BIDIR.INV.DS 835_208
X10Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_228
X10Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_228
X10Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_229
X10Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_229
X10Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_229
X10Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_229
X10Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_229
X10Y30.INTERFACE.BIDIR.INV.ESEL 826_229
X10Y30.INTERFACE.BIDIR.INV.OSEL 830_229
X10Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_229
X10Y30.INTERFACE.BIDIR.INV.WPD 834_229
X10Y30.INTERFACE.BIDIR.INV.DS 835_229
X11Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_249
X11Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_249
X11Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_250
X11Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_250
X11Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_250
X11Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_250
X11Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_250
X11Y30.INTERFACE.BIDIR.INV.ESEL 826_250
X11Y30.INTERFACE.BIDIR.INV.OSEL 830_250
X11Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_250
X11Y30.INTERFACE.BIDIR.INV.WPD 834_250
X11Y30.INTERFACE.BIDIR.INV.DS 835_250
X12Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_270
X12Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_270
X12Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_271
X12Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_271
X12Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_271
X12Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_271
X12Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_271
X12Y30.INTERFACE.BIDIR.INV.ESEL 826_271
X12Y30.INTERFACE.BIDIR.INV.OSEL 830_271
X12Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_271
X12Y30.INTERFACE.BIDIR.INV.WPD 834_271
X12Y30.INTERFACE.BIDIR.INV.DS 835_271
X13Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_291
X13Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_291
X13Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_292
X13Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_292
X13Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_292
X13Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_292
X13Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_292
X13Y30.INTERFACE.BIDIR.INV.ESEL 826_292
X13Y30.INTERFACE.BIDIR.INV.OSEL 830_292
X13Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_292
X13Y30.INTERFACE.BIDIR.INV.WPD 834_292
X13Y30.INTERFACE.BIDIR.INV.DS 835_292
X14Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_312
X14Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_312
X14Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_313
X14Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_313
X14Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_313
X14Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_313
X14Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_313
X14Y30.INTERFACE.BIDIR.INV.ESEL 826_313
X14Y30.INTERFACE.BIDIR.INV.OSEL 830_313
X14Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_313
X14Y30.INTERFACE.BIDIR.INV.WPD 834_313
X14Y30.INTERFACE.BIDIR.INV.DS 835_313
X15Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_333
X15Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_333
X15Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_334
X15Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_334
X15Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_334
X15Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_334
X15Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_334
X15Y30.INTERFACE.BIDIR.INV.ESEL 826_334
X15Y30.INTERFACE.BIDIR.INV.OSEL 830_334
X15Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_334
X15Y30.INTERFACE.BIDIR.INV.WPD 834_334
X15Y30.INTERFACE.BIDIR.INV.DS 835_334
X16Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_354
X16Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_354
X16Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_355
X16Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_355
X16Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_355
X16Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_355
X16Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_355
X16Y30.INTERFACE.BIDIR.INV.ESEL 826_355
X16Y30.INTERFACE.BIDIR.INV.OSEL 830_355
X16Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_355
X16Y30.INTERFACE.BIDIR.INV.WPD 834_355
X16Y30.INTERFACE.BIDIR.INV.DS 835_355
X0Y21.INTERFACE.INTERFACE.IQTFC_Z_0_ 570_18
X0Y21.INTERFACE.INTERFACE.IQTFC_Z_1_ 571_18
X0Y21.INTERFACE.INTERFACE.IQTFC_Z_2_ 571_19
X0Y21.INTERFACE.INTERFACE.IQTFC_Z_3_ 572_19
X0Y21.INTERFACE.ASSP.INV.ASSPInvPortAlias 584_19
X0Y21.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 565_19
X0Y21.INTERFACE.RAM.INV.RMEB__TEST1B 567_19
X0Y21.INTERFACE.BIDIR.INV.ESEL 573_19
X0Y21.INTERFACE.BIDIR.INV.OSEL 577_19
X0Y21.INTERFACE.BIDIR.INV.FIXHOLD 578_19
X0Y21.INTERFACE.BIDIR.INV.WPD 581_19
X0Y21.INTERFACE.BIDIR.INV.DS 582_19
X0Y20.INTERFACE.INTERFACE.IQTFC_Z_0_ 542_18
X0Y20.INTERFACE.INTERFACE.IQTFC_Z_1_ 543_18
X0Y20.INTERFACE.INTERFACE.IQTFC_Z_2_ 543_19
X0Y20.INTERFACE.INTERFACE.IQTFC_Z_3_ 544_19
X0Y20.INTERFACE.ASSP.INV.ASSPInvPortAlias 556_19
X0Y20.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 537_19
X0Y20.INTERFACE.RAM.INV.RMEB__TEST1B 539_19
X0Y20.INTERFACE.BIDIR.INV.ESEL 545_19
X0Y20.INTERFACE.BIDIR.INV.OSEL 549_19
X0Y20.INTERFACE.BIDIR.INV.FIXHOLD 550_19
X0Y20.INTERFACE.BIDIR.INV.WPD 553_19
X0Y20.INTERFACE.BIDIR.INV.DS 554_19
X0Y19.INTERFACE.INTERFACE.IQTFC_Z_0_ 514_18
X0Y19.INTERFACE.INTERFACE.IQTFC_Z_1_ 515_18
X0Y19.INTERFACE.INTERFACE.IQTFC_Z_2_ 515_19
X0Y19.INTERFACE.INTERFACE.IQTFC_Z_3_ 516_19
X0Y19.INTERFACE.ASSP.INV.ASSPInvPortAlias 528_19
X0Y19.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 509_19
X0Y19.INTERFACE.RAM.INV.RMEB__TEST1B 511_19
X0Y19.INTERFACE.BIDIR.INV.ESEL 517_19
X0Y19.INTERFACE.BIDIR.INV.OSEL 521_19
X0Y19.INTERFACE.BIDIR.INV.FIXHOLD 522_19
X0Y19.INTERFACE.BIDIR.INV.WPD 525_19
X0Y19.INTERFACE.BIDIR.INV.DS 526_19
X0Y18.INTERFACE.INTERFACE.IQTFC_Z_0_ 486_18
X0Y18.INTERFACE.INTERFACE.IQTFC_Z_1_ 487_18
X0Y18.INTERFACE.INTERFACE.IQTFC_Z_2_ 487_19
X0Y18.INTERFACE.INTERFACE.IQTFC_Z_3_ 488_19
X0Y18.INTERFACE.ASSP.INV.ASSPInvPortAlias 500_19
X0Y18.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 481_19
X0Y18.INTERFACE.RAM.INV.RMEB__TEST1B 483_19
X0Y18.INTERFACE.BIDIR.INV.ESEL 489_19
X0Y18.INTERFACE.BIDIR.INV.OSEL 493_19
X0Y18.INTERFACE.BIDIR.INV.FIXHOLD 494_19
X0Y18.INTERFACE.BIDIR.INV.WPD 497_19
X0Y18.INTERFACE.BIDIR.INV.DS 498_19
X0Y25.INTERFACE.INTERFACE.IQTFC_Z_0_ 683_18
X0Y25.INTERFACE.INTERFACE.IQTFC_Z_1_ 684_18
X0Y25.INTERFACE.INTERFACE.IQTFC_Z_2_ 684_19
X0Y25.INTERFACE.INTERFACE.IQTFC_Z_3_ 685_19
X0Y25.INTERFACE.ASSP.INV.ASSPInvPortAlias 697_19
X0Y25.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 678_19
X0Y25.INTERFACE.RAM.INV.RMEB__TEST1B 680_19
X0Y25.INTERFACE.BIDIR.INV.ESEL 686_19
X0Y25.INTERFACE.BIDIR.INV.OSEL 690_19
X0Y25.INTERFACE.BIDIR.INV.FIXHOLD 691_19
X0Y25.INTERFACE.BIDIR.INV.WPD 694_19
X0Y25.INTERFACE.BIDIR.INV.DS 695_19
X0Y24.INTERFACE.INTERFACE.IQTFC_Z_0_ 655_18
X0Y24.INTERFACE.INTERFACE.IQTFC_Z_1_ 656_18
X0Y24.INTERFACE.INTERFACE.IQTFC_Z_2_ 656_19
X0Y24.INTERFACE.INTERFACE.IQTFC_Z_3_ 657_19
X0Y24.INTERFACE.ASSP.INV.ASSPInvPortAlias 669_19
X0Y24.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 650_19
X0Y24.INTERFACE.RAM.INV.RMEB__TEST1B 652_19
X0Y24.INTERFACE.BIDIR.INV.ESEL 658_19
X0Y24.INTERFACE.BIDIR.INV.OSEL 662_19
X0Y24.INTERFACE.BIDIR.INV.FIXHOLD 663_19
X0Y24.INTERFACE.BIDIR.INV.WPD 666_19
X0Y24.INTERFACE.BIDIR.INV.DS 667_19
X0Y23.INTERFACE.INTERFACE.IQTFC_Z_0_ 626_18
X0Y23.INTERFACE.INTERFACE.IQTFC_Z_1_ 627_18
X0Y23.INTERFACE.INTERFACE.IQTFC_Z_2_ 627_19
X0Y23.INTERFACE.INTERFACE.IQTFC_Z_3_ 628_19
X0Y23.INTERFACE.ASSP.INV.ASSPInvPortAlias 640_19
X0Y23.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 621_19
X0Y23.INTERFACE.RAM.INV.RMEB__TEST1B 623_19
X0Y23.INTERFACE.BIDIR.INV.ESEL 629_19
X0Y23.INTERFACE.BIDIR.INV.OSEL 633_19
X0Y23.INTERFACE.BIDIR.INV.FIXHOLD 634_19
X0Y23.INTERFACE.BIDIR.INV.WPD 637_19
X0Y23.INTERFACE.BIDIR.INV.DS 638_19
X0Y22.INTERFACE.INTERFACE.IQTFC_Z_0_ 598_18
X0Y22.INTERFACE.INTERFACE.IQTFC_Z_1_ 599_18
X0Y22.INTERFACE.INTERFACE.IQTFC_Z_2_ 599_19
X0Y22.INTERFACE.INTERFACE.IQTFC_Z_3_ 600_19
X0Y22.INTERFACE.ASSP.INV.ASSPInvPortAlias 612_19
X0Y22.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 593_19
X0Y22.INTERFACE.RAM.INV.RMEB__TEST1B 595_19
X0Y22.INTERFACE.BIDIR.INV.ESEL 601_19
X0Y22.INTERFACE.BIDIR.INV.OSEL 605_19
X0Y22.INTERFACE.BIDIR.INV.FIXHOLD 606_19
X0Y22.INTERFACE.BIDIR.INV.WPD 609_19
X0Y22.INTERFACE.BIDIR.INV.DS 610_19
X0Y29.INTERFACE.INTERFACE.IQTFC_Z_0_ 795_18
X0Y29.INTERFACE.INTERFACE.IQTFC_Z_1_ 796_18
X0Y29.INTERFACE.INTERFACE.IQTFC_Z_2_ 796_19
X0Y29.INTERFACE.INTERFACE.IQTFC_Z_3_ 797_19
X0Y29.INTERFACE.ASSP.INV.ASSPInvPortAlias 809_19
X0Y29.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 790_19
X0Y29.INTERFACE.RAM.INV.RMEB__TEST1B 792_19
X0Y29.INTERFACE.BIDIR.INV.ESEL 798_19
X0Y29.INTERFACE.BIDIR.INV.OSEL 802_19
X0Y29.INTERFACE.BIDIR.INV.FIXHOLD 803_19
X0Y29.INTERFACE.BIDIR.INV.WPD 806_19
X0Y29.INTERFACE.BIDIR.INV.DS 807_19
X0Y28.INTERFACE.INTERFACE.IQTFC_Z_0_ 767_18
X0Y28.INTERFACE.INTERFACE.IQTFC_Z_1_ 768_18
X0Y28.INTERFACE.INTERFACE.IQTFC_Z_2_ 768_19
X0Y28.INTERFACE.INTERFACE.IQTFC_Z_3_ 769_19
X0Y28.INTERFACE.ASSP.INV.ASSPInvPortAlias 781_19
X0Y28.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 762_19
X0Y28.INTERFACE.RAM.INV.RMEB__TEST1B 764_19
X0Y28.INTERFACE.BIDIR.INV.ESEL 770_19
X0Y28.INTERFACE.BIDIR.INV.OSEL 774_19
X0Y28.INTERFACE.BIDIR.INV.FIXHOLD 775_19
X0Y28.INTERFACE.BIDIR.INV.WPD 778_19
X0Y28.INTERFACE.BIDIR.INV.DS 779_19
X0Y27.INTERFACE.INTERFACE.IQTFC_Z_0_ 739_18
X0Y27.INTERFACE.INTERFACE.IQTFC_Z_1_ 740_18
X0Y27.INTERFACE.INTERFACE.IQTFC_Z_2_ 740_19
X0Y27.INTERFACE.INTERFACE.IQTFC_Z_3_ 741_19
X0Y27.INTERFACE.ASSP.INV.ASSPInvPortAlias 753_19
X0Y27.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 734_19
X0Y27.INTERFACE.RAM.INV.RMEB__TEST1B 736_19
X0Y27.INTERFACE.BIDIR.INV.ESEL 742_19
X0Y27.INTERFACE.BIDIR.INV.OSEL 746_19
X0Y27.INTERFACE.BIDIR.INV.FIXHOLD 747_19
X0Y27.INTERFACE.BIDIR.INV.WPD 750_19
X0Y27.INTERFACE.BIDIR.INV.DS 751_19
X0Y26.INTERFACE.INTERFACE.IQTFC_Z_0_ 711_18
X0Y26.INTERFACE.INTERFACE.IQTFC_Z_1_ 712_18
X0Y26.INTERFACE.INTERFACE.IQTFC_Z_2_ 712_19
X0Y26.INTERFACE.INTERFACE.IQTFC_Z_3_ 713_19
X0Y26.INTERFACE.ASSP.INV.ASSPInvPortAlias 725_19
X0Y26.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 706_19
X0Y26.INTERFACE.RAM.INV.RMEB__TEST1B 708_19
X0Y26.INTERFACE.BIDIR.INV.ESEL 714_19
X0Y26.INTERFACE.BIDIR.INV.OSEL 718_19
X0Y26.INTERFACE.BIDIR.INV.FIXHOLD 719_19
X0Y26.INTERFACE.BIDIR.INV.WPD 722_19
X0Y26.INTERFACE.BIDIR.INV.DS 723_19
X0Y17.INTERFACE.INTERFACE.IQTFC_Z_0_ 458_18
X0Y17.INTERFACE.INTERFACE.IQTFC_Z_1_ 459_18
X0Y17.INTERFACE.INTERFACE.IQTFC_Z_2_ 459_19
X0Y17.INTERFACE.INTERFACE.IQTFC_Z_3_ 460_19
X0Y17.INTERFACE.ASSP.INV.ASSPInvPortAlias 472_19
X0Y17.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 453_19
X0Y17.INTERFACE.RAM.INV.RMEB__TEST1B 455_19
X0Y17.INTERFACE.BIDIR.INV.ESEL 461_19
X0Y17.INTERFACE.BIDIR.INV.OSEL 465_19
X0Y17.INTERFACE.BIDIR.INV.FIXHOLD 466_19
X0Y17.INTERFACE.BIDIR.INV.WPD 469_19
X0Y17.INTERFACE.BIDIR.INV.DS 470_19
X0Y16.INTERFACE.INTERFACE.IQTFC_Z_0_ 430_18
X0Y16.INTERFACE.INTERFACE.IQTFC_Z_1_ 431_18
X0Y16.INTERFACE.INTERFACE.IQTFC_Z_2_ 431_19
X0Y16.INTERFACE.INTERFACE.IQTFC_Z_3_ 432_19
X0Y16.INTERFACE.ASSP.INV.ASSPInvPortAlias 444_19
X0Y16.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 425_19
X0Y16.INTERFACE.RAM.INV.RMEB__TEST1B 427_19
X0Y16.INTERFACE.BIDIR.INV.ESEL 433_19
X0Y16.INTERFACE.BIDIR.INV.OSEL 437_19
X0Y16.INTERFACE.BIDIR.INV.FIXHOLD 438_19
X0Y16.INTERFACE.BIDIR.INV.WPD 441_19
X0Y16.INTERFACE.BIDIR.INV.DS 442_19
X2Y27.LOGIC.LOGIC.INV.TA1 738_61
X2Y27.LOGIC.LOGIC.INV.TA2 739_61
X2Y27.LOGIC.LOGIC.INV.TB2 740_61
X2Y27.LOGIC.LOGIC.INV.BA2 741_61
X2Y27.LOGIC.LOGIC.INV.BB1 742_61
X2Y27.LOGIC.LOGIC.INV.BB2 743_61
X2Y27.LOGIC.LOGIC.ZINV.QCK 744_61
X2Y27.LOGIC.LOGIC.INV.TB1 745_61
X2Y27.LOGIC.LOGIC.INV.BA1 746_61
X2Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_60
X3Y28.LOGIC.LOGIC.INV.TA1 766_82
X3Y28.LOGIC.LOGIC.INV.TA2 767_82
X3Y28.LOGIC.LOGIC.INV.TB2 768_82
X3Y28.LOGIC.LOGIC.INV.BA2 769_82
X3Y28.LOGIC.LOGIC.INV.BB1 770_82
X3Y28.LOGIC.LOGIC.INV.BB2 771_82
X3Y28.LOGIC.LOGIC.ZINV.QCK 772_82
X3Y28.LOGIC.LOGIC.INV.TB1 773_82
X3Y28.LOGIC.LOGIC.INV.BA1 774_82
X3Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_81
X2Y28.LOGIC.LOGIC.INV.TA1 766_61
X2Y28.LOGIC.LOGIC.INV.TA2 767_61
X2Y28.LOGIC.LOGIC.INV.TB2 768_61
X2Y28.LOGIC.LOGIC.INV.BA2 769_61
X2Y28.LOGIC.LOGIC.INV.BB1 770_61
X2Y28.LOGIC.LOGIC.INV.BB2 771_61
X2Y28.LOGIC.LOGIC.ZINV.QCK 772_61
X2Y28.LOGIC.LOGIC.INV.TB1 773_61
X2Y28.LOGIC.LOGIC.INV.BA1 774_61
X2Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_60
X2Y26.LOGIC.LOGIC.INV.TA1 710_61
X2Y26.LOGIC.LOGIC.INV.TA2 711_61
X2Y26.LOGIC.LOGIC.INV.TB2 712_61
X2Y26.LOGIC.LOGIC.INV.BA2 713_61
X2Y26.LOGIC.LOGIC.INV.BB1 714_61
X2Y26.LOGIC.LOGIC.INV.BB2 715_61
X2Y26.LOGIC.LOGIC.ZINV.QCK 716_61
X2Y26.LOGIC.LOGIC.INV.TB1 717_61
X2Y26.LOGIC.LOGIC.INV.BA1 718_61
X2Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_60
X4Y27.LOGIC.LOGIC.INV.TA1 738_103
X4Y27.LOGIC.LOGIC.INV.TA2 739_103
X4Y27.LOGIC.LOGIC.INV.TB2 740_103
X4Y27.LOGIC.LOGIC.INV.BA2 741_103
X4Y27.LOGIC.LOGIC.INV.BB1 742_103
X4Y27.LOGIC.LOGIC.INV.BB2 743_103
X4Y27.LOGIC.LOGIC.ZINV.QCK 744_103
X4Y27.LOGIC.LOGIC.INV.TB1 745_103
X4Y27.LOGIC.LOGIC.INV.BA1 746_103
X4Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_102
X4Y26.LOGIC.LOGIC.INV.TA1 710_103
X4Y26.LOGIC.LOGIC.INV.TA2 711_103
X4Y26.LOGIC.LOGIC.INV.TB2 712_103
X4Y26.LOGIC.LOGIC.INV.BA2 713_103
X4Y26.LOGIC.LOGIC.INV.BB1 714_103
X4Y26.LOGIC.LOGIC.INV.BB2 715_103
X4Y26.LOGIC.LOGIC.ZINV.QCK 716_103
X4Y26.LOGIC.LOGIC.INV.TB1 717_103
X4Y26.LOGIC.LOGIC.INV.BA1 718_103
X4Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_102
X4Y28.LOGIC.LOGIC.INV.TA1 766_103
X4Y28.LOGIC.LOGIC.INV.TA2 767_103
X4Y28.LOGIC.LOGIC.INV.TB2 768_103
X4Y28.LOGIC.LOGIC.INV.BA2 769_103
X4Y28.LOGIC.LOGIC.INV.BB1 770_103
X4Y28.LOGIC.LOGIC.INV.BB2 771_103
X4Y28.LOGIC.LOGIC.ZINV.QCK 772_103
X4Y28.LOGIC.LOGIC.INV.TB1 773_103
X4Y28.LOGIC.LOGIC.INV.BA1 774_103
X4Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_102
X4Y29.LOGIC.LOGIC.INV.TA1 794_103
X4Y29.LOGIC.LOGIC.INV.TA2 795_103
X4Y29.LOGIC.LOGIC.INV.TB2 796_103
X4Y29.LOGIC.LOGIC.INV.BA2 797_103
X4Y29.LOGIC.LOGIC.INV.BB1 798_103
X4Y29.LOGIC.LOGIC.INV.BB2 799_103
X4Y29.LOGIC.LOGIC.ZINV.QCK 800_103
X4Y29.LOGIC.LOGIC.INV.TB1 801_103
X4Y29.LOGIC.LOGIC.INV.BA1 802_103
X4Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_102
X3Y29.LOGIC.LOGIC.INV.TA1 794_82
X3Y29.LOGIC.LOGIC.INV.TA2 795_82
X3Y29.LOGIC.LOGIC.INV.TB2 796_82
X3Y29.LOGIC.LOGIC.INV.BA2 797_82
X3Y29.LOGIC.LOGIC.INV.BB1 798_82
X3Y29.LOGIC.LOGIC.INV.BB2 799_82
X3Y29.LOGIC.LOGIC.ZINV.QCK 800_82
X3Y29.LOGIC.LOGIC.INV.TB1 801_82
X3Y29.LOGIC.LOGIC.INV.BA1 802_82
X3Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_81
X2Y29.LOGIC.LOGIC.INV.TA1 794_61
X2Y29.LOGIC.LOGIC.INV.TA2 795_61
X2Y29.LOGIC.LOGIC.INV.TB2 796_61
X2Y29.LOGIC.LOGIC.INV.BA2 797_61
X2Y29.LOGIC.LOGIC.INV.BB1 798_61
X2Y29.LOGIC.LOGIC.INV.BB2 799_61
X2Y29.LOGIC.LOGIC.ZINV.QCK 800_61
X2Y29.LOGIC.LOGIC.INV.TB1 801_61
X2Y29.LOGIC.LOGIC.INV.BA1 802_61
X2Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_60
X1Y29.LOGIC.LOGIC.INV.TA1 794_40
X1Y29.LOGIC.LOGIC.INV.TA2 795_40
X1Y29.LOGIC.LOGIC.INV.TB2 796_40
X1Y29.LOGIC.LOGIC.INV.BA2 797_40
X1Y29.LOGIC.LOGIC.INV.BB1 798_40
X1Y29.LOGIC.LOGIC.INV.BB2 799_40
X1Y29.LOGIC.LOGIC.ZINV.QCK 800_40
X1Y29.LOGIC.LOGIC.INV.TB1 801_40
X1Y29.LOGIC.LOGIC.INV.BA1 802_40
X1Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_39
X1Y28.LOGIC.LOGIC.INV.TA1 766_40
X1Y28.LOGIC.LOGIC.INV.TA2 767_40
X1Y28.LOGIC.LOGIC.INV.TB2 768_40
X1Y28.LOGIC.LOGIC.INV.BA2 769_40
X1Y28.LOGIC.LOGIC.INV.BB1 770_40
X1Y28.LOGIC.LOGIC.INV.BB2 771_40
X1Y28.LOGIC.LOGIC.ZINV.QCK 772_40
X1Y28.LOGIC.LOGIC.INV.TB1 773_40
X1Y28.LOGIC.LOGIC.INV.BA1 774_40
X1Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_39
X1Y27.LOGIC.LOGIC.INV.TA1 738_40
X1Y27.LOGIC.LOGIC.INV.TA2 739_40
X1Y27.LOGIC.LOGIC.INV.TB2 740_40
X1Y27.LOGIC.LOGIC.INV.BA2 741_40
X1Y27.LOGIC.LOGIC.INV.BB1 742_40
X1Y27.LOGIC.LOGIC.INV.BB2 743_40
X1Y27.LOGIC.LOGIC.ZINV.QCK 744_40
X1Y27.LOGIC.LOGIC.INV.TB1 745_40
X1Y27.LOGIC.LOGIC.INV.BA1 746_40
X1Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_39
X1Y26.LOGIC.LOGIC.INV.TA1 710_40
X1Y26.LOGIC.LOGIC.INV.TA2 711_40
X1Y26.LOGIC.LOGIC.INV.TB2 712_40
X1Y26.LOGIC.LOGIC.INV.BA2 713_40
X1Y26.LOGIC.LOGIC.INV.BB1 714_40
X1Y26.LOGIC.LOGIC.INV.BB2 715_40
X1Y26.LOGIC.LOGIC.ZINV.QCK 716_40
X1Y26.LOGIC.LOGIC.INV.TB1 717_40
X1Y26.LOGIC.LOGIC.INV.BA1 718_40
X1Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_39
X3Y26.LOGIC.LOGIC.INV.TA1 710_82
X3Y26.LOGIC.LOGIC.INV.TA2 711_82
X3Y26.LOGIC.LOGIC.INV.TB2 712_82
X3Y26.LOGIC.LOGIC.INV.BA2 713_82
X3Y26.LOGIC.LOGIC.INV.BB1 714_82
X3Y26.LOGIC.LOGIC.INV.BB2 715_82
X3Y26.LOGIC.LOGIC.ZINV.QCK 716_82
X3Y26.LOGIC.LOGIC.INV.TB1 717_82
X3Y26.LOGIC.LOGIC.INV.BA1 718_82
X3Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_81
X3Y27.LOGIC.LOGIC.INV.TA1 738_82
X3Y27.LOGIC.LOGIC.INV.TA2 739_82
X3Y27.LOGIC.LOGIC.INV.TB2 740_82
X3Y27.LOGIC.LOGIC.INV.BA2 741_82
X3Y27.LOGIC.LOGIC.INV.BB1 742_82
X3Y27.LOGIC.LOGIC.INV.BB2 743_82
X3Y27.LOGIC.LOGIC.ZINV.QCK 744_82
X3Y27.LOGIC.LOGIC.INV.TB1 745_82
X3Y27.LOGIC.LOGIC.INV.BA1 746_82
X3Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_81
X6Y27.LOGIC.LOGIC.INV.TA1 738_145
X6Y27.LOGIC.LOGIC.INV.TA2 739_145
X6Y27.LOGIC.LOGIC.INV.TB2 740_145
X6Y27.LOGIC.LOGIC.INV.BA2 741_145
X6Y27.LOGIC.LOGIC.INV.BB1 742_145
X6Y27.LOGIC.LOGIC.INV.BB2 743_145
X6Y27.LOGIC.LOGIC.ZINV.QCK 744_145
X6Y27.LOGIC.LOGIC.INV.TB1 745_145
X6Y27.LOGIC.LOGIC.INV.BA1 746_145
X6Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_144
X7Y28.LOGIC.LOGIC.INV.TA1 766_166
X7Y28.LOGIC.LOGIC.INV.TA2 767_166
X7Y28.LOGIC.LOGIC.INV.TB2 768_166
X7Y28.LOGIC.LOGIC.INV.BA2 769_166
X7Y28.LOGIC.LOGIC.INV.BB1 770_166
X7Y28.LOGIC.LOGIC.INV.BB2 771_166
X7Y28.LOGIC.LOGIC.ZINV.QCK 772_166
X7Y28.LOGIC.LOGIC.INV.TB1 773_166
X7Y28.LOGIC.LOGIC.INV.BA1 774_166
X7Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_165
X6Y28.LOGIC.LOGIC.INV.TA1 766_145
X6Y28.LOGIC.LOGIC.INV.TA2 767_145
X6Y28.LOGIC.LOGIC.INV.TB2 768_145
X6Y28.LOGIC.LOGIC.INV.BA2 769_145
X6Y28.LOGIC.LOGIC.INV.BB1 770_145
X6Y28.LOGIC.LOGIC.INV.BB2 771_145
X6Y28.LOGIC.LOGIC.ZINV.QCK 772_145
X6Y28.LOGIC.LOGIC.INV.TB1 773_145
X6Y28.LOGIC.LOGIC.INV.BA1 774_145
X6Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_144
X6Y26.LOGIC.LOGIC.INV.TA1 710_145
X6Y26.LOGIC.LOGIC.INV.TA2 711_145
X6Y26.LOGIC.LOGIC.INV.TB2 712_145
X6Y26.LOGIC.LOGIC.INV.BA2 713_145
X6Y26.LOGIC.LOGIC.INV.BB1 714_145
X6Y26.LOGIC.LOGIC.INV.BB2 715_145
X6Y26.LOGIC.LOGIC.ZINV.QCK 716_145
X6Y26.LOGIC.LOGIC.INV.TB1 717_145
X6Y26.LOGIC.LOGIC.INV.BA1 718_145
X6Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_144
X8Y27.LOGIC.LOGIC.INV.TA1 738_187
X8Y27.LOGIC.LOGIC.INV.TA2 739_187
X8Y27.LOGIC.LOGIC.INV.TB2 740_187
X8Y27.LOGIC.LOGIC.INV.BA2 741_187
X8Y27.LOGIC.LOGIC.INV.BB1 742_187
X8Y27.LOGIC.LOGIC.INV.BB2 743_187
X8Y27.LOGIC.LOGIC.ZINV.QCK 744_187
X8Y27.LOGIC.LOGIC.INV.TB1 745_187
X8Y27.LOGIC.LOGIC.INV.BA1 746_187
X8Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_186
X8Y26.LOGIC.LOGIC.INV.TA1 710_187
X8Y26.LOGIC.LOGIC.INV.TA2 711_187
X8Y26.LOGIC.LOGIC.INV.TB2 712_187
X8Y26.LOGIC.LOGIC.INV.BA2 713_187
X8Y26.LOGIC.LOGIC.INV.BB1 714_187
X8Y26.LOGIC.LOGIC.INV.BB2 715_187
X8Y26.LOGIC.LOGIC.ZINV.QCK 716_187
X8Y26.LOGIC.LOGIC.INV.TB1 717_187
X8Y26.LOGIC.LOGIC.INV.BA1 718_187
X8Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_186
X8Y28.LOGIC.LOGIC.INV.TA1 766_187
X8Y28.LOGIC.LOGIC.INV.TA2 767_187
X8Y28.LOGIC.LOGIC.INV.TB2 768_187
X8Y28.LOGIC.LOGIC.INV.BA2 769_187
X8Y28.LOGIC.LOGIC.INV.BB1 770_187
X8Y28.LOGIC.LOGIC.INV.BB2 771_187
X8Y28.LOGIC.LOGIC.ZINV.QCK 772_187
X8Y28.LOGIC.LOGIC.INV.TB1 773_187
X8Y28.LOGIC.LOGIC.INV.BA1 774_187
X8Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_186
X8Y29.LOGIC.LOGIC.INV.TA1 794_187
X8Y29.LOGIC.LOGIC.INV.TA2 795_187
X8Y29.LOGIC.LOGIC.INV.TB2 796_187
X8Y29.LOGIC.LOGIC.INV.BA2 797_187
X8Y29.LOGIC.LOGIC.INV.BB1 798_187
X8Y29.LOGIC.LOGIC.INV.BB2 799_187
X8Y29.LOGIC.LOGIC.ZINV.QCK 800_187
X8Y29.LOGIC.LOGIC.INV.TB1 801_187
X8Y29.LOGIC.LOGIC.INV.BA1 802_187
X8Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_186
X7Y29.LOGIC.LOGIC.INV.TA1 794_166
X7Y29.LOGIC.LOGIC.INV.TA2 795_166
X7Y29.LOGIC.LOGIC.INV.TB2 796_166
X7Y29.LOGIC.LOGIC.INV.BA2 797_166
X7Y29.LOGIC.LOGIC.INV.BB1 798_166
X7Y29.LOGIC.LOGIC.INV.BB2 799_166
X7Y29.LOGIC.LOGIC.ZINV.QCK 800_166
X7Y29.LOGIC.LOGIC.INV.TB1 801_166
X7Y29.LOGIC.LOGIC.INV.BA1 802_166
X7Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_165
X6Y29.LOGIC.LOGIC.INV.TA1 794_145
X6Y29.LOGIC.LOGIC.INV.TA2 795_145
X6Y29.LOGIC.LOGIC.INV.TB2 796_145
X6Y29.LOGIC.LOGIC.INV.BA2 797_145
X6Y29.LOGIC.LOGIC.INV.BB1 798_145
X6Y29.LOGIC.LOGIC.INV.BB2 799_145
X6Y29.LOGIC.LOGIC.ZINV.QCK 800_145
X6Y29.LOGIC.LOGIC.INV.TB1 801_145
X6Y29.LOGIC.LOGIC.INV.BA1 802_145
X6Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_144
X5Y29.LOGIC.LOGIC.INV.TA1 794_124
X5Y29.LOGIC.LOGIC.INV.TA2 795_124
X5Y29.LOGIC.LOGIC.INV.TB2 796_124
X5Y29.LOGIC.LOGIC.INV.BA2 797_124
X5Y29.LOGIC.LOGIC.INV.BB1 798_124
X5Y29.LOGIC.LOGIC.INV.BB2 799_124
X5Y29.LOGIC.LOGIC.ZINV.QCK 800_124
X5Y29.LOGIC.LOGIC.INV.TB1 801_124
X5Y29.LOGIC.LOGIC.INV.BA1 802_124
X5Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_123
X5Y28.LOGIC.LOGIC.INV.TA1 766_124
X5Y28.LOGIC.LOGIC.INV.TA2 767_124
X5Y28.LOGIC.LOGIC.INV.TB2 768_124
X5Y28.LOGIC.LOGIC.INV.BA2 769_124
X5Y28.LOGIC.LOGIC.INV.BB1 770_124
X5Y28.LOGIC.LOGIC.INV.BB2 771_124
X5Y28.LOGIC.LOGIC.ZINV.QCK 772_124
X5Y28.LOGIC.LOGIC.INV.TB1 773_124
X5Y28.LOGIC.LOGIC.INV.BA1 774_124
X5Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_123
X5Y27.LOGIC.LOGIC.INV.TA1 738_124
X5Y27.LOGIC.LOGIC.INV.TA2 739_124
X5Y27.LOGIC.LOGIC.INV.TB2 740_124
X5Y27.LOGIC.LOGIC.INV.BA2 741_124
X5Y27.LOGIC.LOGIC.INV.BB1 742_124
X5Y27.LOGIC.LOGIC.INV.BB2 743_124
X5Y27.LOGIC.LOGIC.ZINV.QCK 744_124
X5Y27.LOGIC.LOGIC.INV.TB1 745_124
X5Y27.LOGIC.LOGIC.INV.BA1 746_124
X5Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_123
X5Y26.LOGIC.LOGIC.INV.TA1 710_124
X5Y26.LOGIC.LOGIC.INV.TA2 711_124
X5Y26.LOGIC.LOGIC.INV.TB2 712_124
X5Y26.LOGIC.LOGIC.INV.BA2 713_124
X5Y26.LOGIC.LOGIC.INV.BB1 714_124
X5Y26.LOGIC.LOGIC.INV.BB2 715_124
X5Y26.LOGIC.LOGIC.ZINV.QCK 716_124
X5Y26.LOGIC.LOGIC.INV.TB1 717_124
X5Y26.LOGIC.LOGIC.INV.BA1 718_124
X5Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_123
X7Y26.LOGIC.LOGIC.INV.TA1 710_166
X7Y26.LOGIC.LOGIC.INV.TA2 711_166
X7Y26.LOGIC.LOGIC.INV.TB2 712_166
X7Y26.LOGIC.LOGIC.INV.BA2 713_166
X7Y26.LOGIC.LOGIC.INV.BB1 714_166
X7Y26.LOGIC.LOGIC.INV.BB2 715_166
X7Y26.LOGIC.LOGIC.ZINV.QCK 716_166
X7Y26.LOGIC.LOGIC.INV.TB1 717_166
X7Y26.LOGIC.LOGIC.INV.BA1 718_166
X7Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_165
X7Y27.LOGIC.LOGIC.INV.TA1 738_166
X7Y27.LOGIC.LOGIC.INV.TA2 739_166
X7Y27.LOGIC.LOGIC.INV.TB2 740_166
X7Y27.LOGIC.LOGIC.INV.BA2 741_166
X7Y27.LOGIC.LOGIC.INV.BB1 742_166
X7Y27.LOGIC.LOGIC.INV.BB2 743_166
X7Y27.LOGIC.LOGIC.ZINV.QCK 744_166
X7Y27.LOGIC.LOGIC.INV.TB1 745_166
X7Y27.LOGIC.LOGIC.INV.BA1 746_166
X7Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_165
X2Y23.LOGIC.LOGIC.INV.TA1 625_61
X2Y23.LOGIC.LOGIC.INV.TA2 626_61
X2Y23.LOGIC.LOGIC.INV.TB2 627_61
X2Y23.LOGIC.LOGIC.INV.BA2 628_61
X2Y23.LOGIC.LOGIC.INV.BB1 629_61
X2Y23.LOGIC.LOGIC.INV.BB2 630_61
X2Y23.LOGIC.LOGIC.ZINV.QCK 631_61
X2Y23.LOGIC.LOGIC.INV.TB1 632_61
X2Y23.LOGIC.LOGIC.INV.BA1 633_61
X2Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_60
X3Y24.LOGIC.LOGIC.INV.TA1 654_82
X3Y24.LOGIC.LOGIC.INV.TA2 655_82
X3Y24.LOGIC.LOGIC.INV.TB2 656_82
X3Y24.LOGIC.LOGIC.INV.BA2 657_82
X3Y24.LOGIC.LOGIC.INV.BB1 658_82
X3Y24.LOGIC.LOGIC.INV.BB2 659_82
X3Y24.LOGIC.LOGIC.ZINV.QCK 660_82
X3Y24.LOGIC.LOGIC.INV.TB1 661_82
X3Y24.LOGIC.LOGIC.INV.BA1 662_82
X3Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_81
X2Y24.LOGIC.LOGIC.INV.TA1 654_61
X2Y24.LOGIC.LOGIC.INV.TA2 655_61
X2Y24.LOGIC.LOGIC.INV.TB2 656_61
X2Y24.LOGIC.LOGIC.INV.BA2 657_61
X2Y24.LOGIC.LOGIC.INV.BB1 658_61
X2Y24.LOGIC.LOGIC.INV.BB2 659_61
X2Y24.LOGIC.LOGIC.ZINV.QCK 660_61
X2Y24.LOGIC.LOGIC.INV.TB1 661_61
X2Y24.LOGIC.LOGIC.INV.BA1 662_61
X2Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_60
X2Y22.LOGIC.LOGIC.INV.TA1 597_61
X2Y22.LOGIC.LOGIC.INV.TA2 598_61
X2Y22.LOGIC.LOGIC.INV.TB2 599_61
X2Y22.LOGIC.LOGIC.INV.BA2 600_61
X2Y22.LOGIC.LOGIC.INV.BB1 601_61
X2Y22.LOGIC.LOGIC.INV.BB2 602_61
X2Y22.LOGIC.LOGIC.ZINV.QCK 603_61
X2Y22.LOGIC.LOGIC.INV.TB1 604_61
X2Y22.LOGIC.LOGIC.INV.BA1 605_61
X2Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_60
X4Y23.LOGIC.LOGIC.INV.TA1 625_103
X4Y23.LOGIC.LOGIC.INV.TA2 626_103
X4Y23.LOGIC.LOGIC.INV.TB2 627_103
X4Y23.LOGIC.LOGIC.INV.BA2 628_103
X4Y23.LOGIC.LOGIC.INV.BB1 629_103
X4Y23.LOGIC.LOGIC.INV.BB2 630_103
X4Y23.LOGIC.LOGIC.ZINV.QCK 631_103
X4Y23.LOGIC.LOGIC.INV.TB1 632_103
X4Y23.LOGIC.LOGIC.INV.BA1 633_103
X4Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_102
X4Y22.LOGIC.LOGIC.INV.TA1 597_103
X4Y22.LOGIC.LOGIC.INV.TA2 598_103
X4Y22.LOGIC.LOGIC.INV.TB2 599_103
X4Y22.LOGIC.LOGIC.INV.BA2 600_103
X4Y22.LOGIC.LOGIC.INV.BB1 601_103
X4Y22.LOGIC.LOGIC.INV.BB2 602_103
X4Y22.LOGIC.LOGIC.ZINV.QCK 603_103
X4Y22.LOGIC.LOGIC.INV.TB1 604_103
X4Y22.LOGIC.LOGIC.INV.BA1 605_103
X4Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_102
X4Y24.LOGIC.LOGIC.INV.TA1 654_103
X4Y24.LOGIC.LOGIC.INV.TA2 655_103
X4Y24.LOGIC.LOGIC.INV.TB2 656_103
X4Y24.LOGIC.LOGIC.INV.BA2 657_103
X4Y24.LOGIC.LOGIC.INV.BB1 658_103
X4Y24.LOGIC.LOGIC.INV.BB2 659_103
X4Y24.LOGIC.LOGIC.ZINV.QCK 660_103
X4Y24.LOGIC.LOGIC.INV.TB1 661_103
X4Y24.LOGIC.LOGIC.INV.BA1 662_103
X4Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_102
X4Y25.LOGIC.LOGIC.INV.TA1 682_103
X4Y25.LOGIC.LOGIC.INV.TA2 683_103
X4Y25.LOGIC.LOGIC.INV.TB2 684_103
X4Y25.LOGIC.LOGIC.INV.BA2 685_103
X4Y25.LOGIC.LOGIC.INV.BB1 686_103
X4Y25.LOGIC.LOGIC.INV.BB2 687_103
X4Y25.LOGIC.LOGIC.ZINV.QCK 688_103
X4Y25.LOGIC.LOGIC.INV.TB1 689_103
X4Y25.LOGIC.LOGIC.INV.BA1 690_103
X4Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_102
X3Y25.LOGIC.LOGIC.INV.TA1 682_82
X3Y25.LOGIC.LOGIC.INV.TA2 683_82
X3Y25.LOGIC.LOGIC.INV.TB2 684_82
X3Y25.LOGIC.LOGIC.INV.BA2 685_82
X3Y25.LOGIC.LOGIC.INV.BB1 686_82
X3Y25.LOGIC.LOGIC.INV.BB2 687_82
X3Y25.LOGIC.LOGIC.ZINV.QCK 688_82
X3Y25.LOGIC.LOGIC.INV.TB1 689_82
X3Y25.LOGIC.LOGIC.INV.BA1 690_82
X3Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_81
X2Y25.LOGIC.LOGIC.INV.TA1 682_61
X2Y25.LOGIC.LOGIC.INV.TA2 683_61
X2Y25.LOGIC.LOGIC.INV.TB2 684_61
X2Y25.LOGIC.LOGIC.INV.BA2 685_61
X2Y25.LOGIC.LOGIC.INV.BB1 686_61
X2Y25.LOGIC.LOGIC.INV.BB2 687_61
X2Y25.LOGIC.LOGIC.ZINV.QCK 688_61
X2Y25.LOGIC.LOGIC.INV.TB1 689_61
X2Y25.LOGIC.LOGIC.INV.BA1 690_61
X2Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_60
X1Y25.LOGIC.LOGIC.INV.TA1 682_40
X1Y25.LOGIC.LOGIC.INV.TA2 683_40
X1Y25.LOGIC.LOGIC.INV.TB2 684_40
X1Y25.LOGIC.LOGIC.INV.BA2 685_40
X1Y25.LOGIC.LOGIC.INV.BB1 686_40
X1Y25.LOGIC.LOGIC.INV.BB2 687_40
X1Y25.LOGIC.LOGIC.ZINV.QCK 688_40
X1Y25.LOGIC.LOGIC.INV.TB1 689_40
X1Y25.LOGIC.LOGIC.INV.BA1 690_40
X1Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_39
X1Y24.LOGIC.LOGIC.INV.TA1 654_40
X1Y24.LOGIC.LOGIC.INV.TA2 655_40
X1Y24.LOGIC.LOGIC.INV.TB2 656_40
X1Y24.LOGIC.LOGIC.INV.BA2 657_40
X1Y24.LOGIC.LOGIC.INV.BB1 658_40
X1Y24.LOGIC.LOGIC.INV.BB2 659_40
X1Y24.LOGIC.LOGIC.ZINV.QCK 660_40
X1Y24.LOGIC.LOGIC.INV.TB1 661_40
X1Y24.LOGIC.LOGIC.INV.BA1 662_40
X1Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_39
X1Y23.LOGIC.LOGIC.INV.TA1 625_40
X1Y23.LOGIC.LOGIC.INV.TA2 626_40
X1Y23.LOGIC.LOGIC.INV.TB2 627_40
X1Y23.LOGIC.LOGIC.INV.BA2 628_40
X1Y23.LOGIC.LOGIC.INV.BB1 629_40
X1Y23.LOGIC.LOGIC.INV.BB2 630_40
X1Y23.LOGIC.LOGIC.ZINV.QCK 631_40
X1Y23.LOGIC.LOGIC.INV.TB1 632_40
X1Y23.LOGIC.LOGIC.INV.BA1 633_40
X1Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_39
X1Y22.LOGIC.LOGIC.INV.TA1 597_40
X1Y22.LOGIC.LOGIC.INV.TA2 598_40
X1Y22.LOGIC.LOGIC.INV.TB2 599_40
X1Y22.LOGIC.LOGIC.INV.BA2 600_40
X1Y22.LOGIC.LOGIC.INV.BB1 601_40
X1Y22.LOGIC.LOGIC.INV.BB2 602_40
X1Y22.LOGIC.LOGIC.ZINV.QCK 603_40
X1Y22.LOGIC.LOGIC.INV.TB1 604_40
X1Y22.LOGIC.LOGIC.INV.BA1 605_40
X1Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_39
X3Y22.LOGIC.LOGIC.INV.TA1 597_82
X3Y22.LOGIC.LOGIC.INV.TA2 598_82
X3Y22.LOGIC.LOGIC.INV.TB2 599_82
X3Y22.LOGIC.LOGIC.INV.BA2 600_82
X3Y22.LOGIC.LOGIC.INV.BB1 601_82
X3Y22.LOGIC.LOGIC.INV.BB2 602_82
X3Y22.LOGIC.LOGIC.ZINV.QCK 603_82
X3Y22.LOGIC.LOGIC.INV.TB1 604_82
X3Y22.LOGIC.LOGIC.INV.BA1 605_82
X3Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_81
X3Y23.LOGIC.LOGIC.INV.TA1 625_82
X3Y23.LOGIC.LOGIC.INV.TA2 626_82
X3Y23.LOGIC.LOGIC.INV.TB2 627_82
X3Y23.LOGIC.LOGIC.INV.BA2 628_82
X3Y23.LOGIC.LOGIC.INV.BB1 629_82
X3Y23.LOGIC.LOGIC.INV.BB2 630_82
X3Y23.LOGIC.LOGIC.ZINV.QCK 631_82
X3Y23.LOGIC.LOGIC.INV.TB1 632_82
X3Y23.LOGIC.LOGIC.INV.BA1 633_82
X3Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_81
X6Y23.LOGIC.LOGIC.INV.TA1 625_145
X6Y23.LOGIC.LOGIC.INV.TA2 626_145
X6Y23.LOGIC.LOGIC.INV.TB2 627_145
X6Y23.LOGIC.LOGIC.INV.BA2 628_145
X6Y23.LOGIC.LOGIC.INV.BB1 629_145
X6Y23.LOGIC.LOGIC.INV.BB2 630_145
X6Y23.LOGIC.LOGIC.ZINV.QCK 631_145
X6Y23.LOGIC.LOGIC.INV.TB1 632_145
X6Y23.LOGIC.LOGIC.INV.BA1 633_145
X6Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_144
X7Y24.LOGIC.LOGIC.INV.TA1 654_166
X7Y24.LOGIC.LOGIC.INV.TA2 655_166
X7Y24.LOGIC.LOGIC.INV.TB2 656_166
X7Y24.LOGIC.LOGIC.INV.BA2 657_166
X7Y24.LOGIC.LOGIC.INV.BB1 658_166
X7Y24.LOGIC.LOGIC.INV.BB2 659_166
X7Y24.LOGIC.LOGIC.ZINV.QCK 660_166
X7Y24.LOGIC.LOGIC.INV.TB1 661_166
X7Y24.LOGIC.LOGIC.INV.BA1 662_166
X7Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_165
X6Y24.LOGIC.LOGIC.INV.TA1 654_145
X6Y24.LOGIC.LOGIC.INV.TA2 655_145
X6Y24.LOGIC.LOGIC.INV.TB2 656_145
X6Y24.LOGIC.LOGIC.INV.BA2 657_145
X6Y24.LOGIC.LOGIC.INV.BB1 658_145
X6Y24.LOGIC.LOGIC.INV.BB2 659_145
X6Y24.LOGIC.LOGIC.ZINV.QCK 660_145
X6Y24.LOGIC.LOGIC.INV.TB1 661_145
X6Y24.LOGIC.LOGIC.INV.BA1 662_145
X6Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_144
X6Y22.LOGIC.LOGIC.INV.TA1 597_145
X6Y22.LOGIC.LOGIC.INV.TA2 598_145
X6Y22.LOGIC.LOGIC.INV.TB2 599_145
X6Y22.LOGIC.LOGIC.INV.BA2 600_145
X6Y22.LOGIC.LOGIC.INV.BB1 601_145
X6Y22.LOGIC.LOGIC.INV.BB2 602_145
X6Y22.LOGIC.LOGIC.ZINV.QCK 603_145
X6Y22.LOGIC.LOGIC.INV.TB1 604_145
X6Y22.LOGIC.LOGIC.INV.BA1 605_145
X6Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_144
X8Y23.QMUX.QMUX.IQTFC_Z_0_ 626_186
X8Y23.QMUX.QMUX.IQTFC_Z_1_ 627_186
X8Y23.QMUX.QMUX.IQTFC_Z_2_ 627_187
X8Y23.QMUX.QMUX.IQTFC_Z_3_ 628_187
X8Y23.QMUX.QMUX.I_invblock.I_J0.ZINV.IS0 621_187
X8Y23.QMUX.QMUX.I_invblock.I_J1.ZINV.IS1 622_187
X8Y23.QMUX.QMUX.I_invblock.I_J2.ZINV.IS0 623_187
X8Y23.QMUX.QMUX.I_invblock.I_J3.ZINV.IS0 624_187
X8Y23.QMUX.QMUX.I_invblock.I_J4.ZINV.IS1 625_187
X8Y22.LOGIC.LOGIC.INV.TA1 597_187
X8Y22.LOGIC.LOGIC.INV.TA2 598_187
X8Y22.LOGIC.LOGIC.INV.TB2 599_187
X8Y22.LOGIC.LOGIC.INV.BA2 600_187
X8Y22.LOGIC.LOGIC.INV.BB1 601_187
X8Y22.LOGIC.LOGIC.INV.BB2 602_187
X8Y22.LOGIC.LOGIC.ZINV.QCK 603_187
X8Y22.LOGIC.LOGIC.INV.TB1 604_187
X8Y22.LOGIC.LOGIC.INV.BA1 605_187
X8Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_186
X8Y24.LOGIC.LOGIC.INV.TA1 654_187
X8Y24.LOGIC.LOGIC.INV.TA2 655_187
X8Y24.LOGIC.LOGIC.INV.TB2 656_187
X8Y24.LOGIC.LOGIC.INV.BA2 657_187
X8Y24.LOGIC.LOGIC.INV.BB1 658_187
X8Y24.LOGIC.LOGIC.INV.BB2 659_187
X8Y24.LOGIC.LOGIC.ZINV.QCK 660_187
X8Y24.LOGIC.LOGIC.INV.TB1 661_187
X8Y24.LOGIC.LOGIC.INV.BA1 662_187
X8Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_186
X8Y25.LOGIC.LOGIC.INV.TA1 682_187
X8Y25.LOGIC.LOGIC.INV.TA2 683_187
X8Y25.LOGIC.LOGIC.INV.TB2 684_187
X8Y25.LOGIC.LOGIC.INV.BA2 685_187
X8Y25.LOGIC.LOGIC.INV.BB1 686_187
X8Y25.LOGIC.LOGIC.INV.BB2 687_187
X8Y25.LOGIC.LOGIC.ZINV.QCK 688_187
X8Y25.LOGIC.LOGIC.INV.TB1 689_187
X8Y25.LOGIC.LOGIC.INV.BA1 690_187
X8Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_186
X7Y25.LOGIC.LOGIC.INV.TA1 682_166
X7Y25.LOGIC.LOGIC.INV.TA2 683_166
X7Y25.LOGIC.LOGIC.INV.TB2 684_166
X7Y25.LOGIC.LOGIC.INV.BA2 685_166
X7Y25.LOGIC.LOGIC.INV.BB1 686_166
X7Y25.LOGIC.LOGIC.INV.BB2 687_166
X7Y25.LOGIC.LOGIC.ZINV.QCK 688_166
X7Y25.LOGIC.LOGIC.INV.TB1 689_166
X7Y25.LOGIC.LOGIC.INV.BA1 690_166
X7Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_165
X6Y25.LOGIC.LOGIC.INV.TA1 682_145
X6Y25.LOGIC.LOGIC.INV.TA2 683_145
X6Y25.LOGIC.LOGIC.INV.TB2 684_145
X6Y25.LOGIC.LOGIC.INV.BA2 685_145
X6Y25.LOGIC.LOGIC.INV.BB1 686_145
X6Y25.LOGIC.LOGIC.INV.BB2 687_145
X6Y25.LOGIC.LOGIC.ZINV.QCK 688_145
X6Y25.LOGIC.LOGIC.INV.TB1 689_145
X6Y25.LOGIC.LOGIC.INV.BA1 690_145
X6Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_144
X5Y25.LOGIC.LOGIC.INV.TA1 682_124
X5Y25.LOGIC.LOGIC.INV.TA2 683_124
X5Y25.LOGIC.LOGIC.INV.TB2 684_124
X5Y25.LOGIC.LOGIC.INV.BA2 685_124
X5Y25.LOGIC.LOGIC.INV.BB1 686_124
X5Y25.LOGIC.LOGIC.INV.BB2 687_124
X5Y25.LOGIC.LOGIC.ZINV.QCK 688_124
X5Y25.LOGIC.LOGIC.INV.TB1 689_124
X5Y25.LOGIC.LOGIC.INV.BA1 690_124
X5Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_123
X5Y24.LOGIC.LOGIC.INV.TA1 654_124
X5Y24.LOGIC.LOGIC.INV.TA2 655_124
X5Y24.LOGIC.LOGIC.INV.TB2 656_124
X5Y24.LOGIC.LOGIC.INV.BA2 657_124
X5Y24.LOGIC.LOGIC.INV.BB1 658_124
X5Y24.LOGIC.LOGIC.INV.BB2 659_124
X5Y24.LOGIC.LOGIC.ZINV.QCK 660_124
X5Y24.LOGIC.LOGIC.INV.TB1 661_124
X5Y24.LOGIC.LOGIC.INV.BA1 662_124
X5Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_123
X5Y23.LOGIC.LOGIC.INV.TA1 625_124
X5Y23.LOGIC.LOGIC.INV.TA2 626_124
X5Y23.LOGIC.LOGIC.INV.TB2 627_124
X5Y23.LOGIC.LOGIC.INV.BA2 628_124
X5Y23.LOGIC.LOGIC.INV.BB1 629_124
X5Y23.LOGIC.LOGIC.INV.BB2 630_124
X5Y23.LOGIC.LOGIC.ZINV.QCK 631_124
X5Y23.LOGIC.LOGIC.INV.TB1 632_124
X5Y23.LOGIC.LOGIC.INV.BA1 633_124
X5Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_123
X5Y22.LOGIC.LOGIC.INV.TA1 597_124
X5Y22.LOGIC.LOGIC.INV.TA2 598_124
X5Y22.LOGIC.LOGIC.INV.TB2 599_124
X5Y22.LOGIC.LOGIC.INV.BA2 600_124
X5Y22.LOGIC.LOGIC.INV.BB1 601_124
X5Y22.LOGIC.LOGIC.INV.BB2 602_124
X5Y22.LOGIC.LOGIC.ZINV.QCK 603_124
X5Y22.LOGIC.LOGIC.INV.TB1 604_124
X5Y22.LOGIC.LOGIC.INV.BA1 605_124
X5Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_123
X7Y22.LOGIC.LOGIC.INV.TA1 597_166
X7Y22.LOGIC.LOGIC.INV.TA2 598_166
X7Y22.LOGIC.LOGIC.INV.TB2 599_166
X7Y22.LOGIC.LOGIC.INV.BA2 600_166
X7Y22.LOGIC.LOGIC.INV.BB1 601_166
X7Y22.LOGIC.LOGIC.INV.BB2 602_166
X7Y22.LOGIC.LOGIC.ZINV.QCK 603_166
X7Y22.LOGIC.LOGIC.INV.TB1 604_166
X7Y22.LOGIC.LOGIC.INV.BA1 605_166
X7Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_165
X7Y23.LOGIC.LOGIC.INV.TA1 625_166
X7Y23.LOGIC.LOGIC.INV.TA2 626_166
X7Y23.LOGIC.LOGIC.INV.TB2 627_166
X7Y23.LOGIC.LOGIC.INV.BA2 628_166
X7Y23.LOGIC.LOGIC.INV.BB1 629_166
X7Y23.LOGIC.LOGIC.INV.BB2 630_166
X7Y23.LOGIC.LOGIC.ZINV.QCK 631_166
X7Y23.LOGIC.LOGIC.INV.TB1 632_166
X7Y23.LOGIC.LOGIC.INV.BA1 633_166
X7Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_165
X10Y27.LOGIC.LOGIC.INV.TA1 738_229
X10Y27.LOGIC.LOGIC.INV.TA2 739_229
X10Y27.LOGIC.LOGIC.INV.TB2 740_229
X10Y27.LOGIC.LOGIC.INV.BA2 741_229
X10Y27.LOGIC.LOGIC.INV.BB1 742_229
X10Y27.LOGIC.LOGIC.INV.BB2 743_229
X10Y27.LOGIC.LOGIC.ZINV.QCK 744_229
X10Y27.LOGIC.LOGIC.INV.TB1 745_229
X10Y27.LOGIC.LOGIC.INV.BA1 746_229
X10Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_228
X11Y28.LOGIC.LOGIC.INV.TA1 766_250
X11Y28.LOGIC.LOGIC.INV.TA2 767_250
X11Y28.LOGIC.LOGIC.INV.TB2 768_250
X11Y28.LOGIC.LOGIC.INV.BA2 769_250
X11Y28.LOGIC.LOGIC.INV.BB1 770_250
X11Y28.LOGIC.LOGIC.INV.BB2 771_250
X11Y28.LOGIC.LOGIC.ZINV.QCK 772_250
X11Y28.LOGIC.LOGIC.INV.TB1 773_250
X11Y28.LOGIC.LOGIC.INV.BA1 774_250
X11Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_249
X10Y28.LOGIC.LOGIC.INV.TA1 766_229
X10Y28.LOGIC.LOGIC.INV.TA2 767_229
X10Y28.LOGIC.LOGIC.INV.TB2 768_229
X10Y28.LOGIC.LOGIC.INV.BA2 769_229
X10Y28.LOGIC.LOGIC.INV.BB1 770_229
X10Y28.LOGIC.LOGIC.INV.BB2 771_229
X10Y28.LOGIC.LOGIC.ZINV.QCK 772_229
X10Y28.LOGIC.LOGIC.INV.TB1 773_229
X10Y28.LOGIC.LOGIC.INV.BA1 774_229
X10Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_228
X10Y26.LOGIC.LOGIC.INV.TA1 710_229
X10Y26.LOGIC.LOGIC.INV.TA2 711_229
X10Y26.LOGIC.LOGIC.INV.TB2 712_229
X10Y26.LOGIC.LOGIC.INV.BA2 713_229
X10Y26.LOGIC.LOGIC.INV.BB1 714_229
X10Y26.LOGIC.LOGIC.INV.BB2 715_229
X10Y26.LOGIC.LOGIC.ZINV.QCK 716_229
X10Y26.LOGIC.LOGIC.INV.TB1 717_229
X10Y26.LOGIC.LOGIC.INV.BA1 718_229
X10Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_228
X12Y27.LOGIC.LOGIC.INV.TA1 738_271
X12Y27.LOGIC.LOGIC.INV.TA2 739_271
X12Y27.LOGIC.LOGIC.INV.TB2 740_271
X12Y27.LOGIC.LOGIC.INV.BA2 741_271
X12Y27.LOGIC.LOGIC.INV.BB1 742_271
X12Y27.LOGIC.LOGIC.INV.BB2 743_271
X12Y27.LOGIC.LOGIC.ZINV.QCK 744_271
X12Y27.LOGIC.LOGIC.INV.TB1 745_271
X12Y27.LOGIC.LOGIC.INV.BA1 746_271
X12Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_270
X12Y26.LOGIC.LOGIC.INV.TA1 710_271
X12Y26.LOGIC.LOGIC.INV.TA2 711_271
X12Y26.LOGIC.LOGIC.INV.TB2 712_271
X12Y26.LOGIC.LOGIC.INV.BA2 713_271
X12Y26.LOGIC.LOGIC.INV.BB1 714_271
X12Y26.LOGIC.LOGIC.INV.BB2 715_271
X12Y26.LOGIC.LOGIC.ZINV.QCK 716_271
X12Y26.LOGIC.LOGIC.INV.TB1 717_271
X12Y26.LOGIC.LOGIC.INV.BA1 718_271
X12Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_270
X12Y28.LOGIC.LOGIC.INV.TA1 766_271
X12Y28.LOGIC.LOGIC.INV.TA2 767_271
X12Y28.LOGIC.LOGIC.INV.TB2 768_271
X12Y28.LOGIC.LOGIC.INV.BA2 769_271
X12Y28.LOGIC.LOGIC.INV.BB1 770_271
X12Y28.LOGIC.LOGIC.INV.BB2 771_271
X12Y28.LOGIC.LOGIC.ZINV.QCK 772_271
X12Y28.LOGIC.LOGIC.INV.TB1 773_271
X12Y28.LOGIC.LOGIC.INV.BA1 774_271
X12Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_270
X12Y29.LOGIC.LOGIC.INV.TA1 794_271
X12Y29.LOGIC.LOGIC.INV.TA2 795_271
X12Y29.LOGIC.LOGIC.INV.TB2 796_271
X12Y29.LOGIC.LOGIC.INV.BA2 797_271
X12Y29.LOGIC.LOGIC.INV.BB1 798_271
X12Y29.LOGIC.LOGIC.INV.BB2 799_271
X12Y29.LOGIC.LOGIC.ZINV.QCK 800_271
X12Y29.LOGIC.LOGIC.INV.TB1 801_271
X12Y29.LOGIC.LOGIC.INV.BA1 802_271
X12Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_270
X11Y29.LOGIC.LOGIC.INV.TA1 794_250
X11Y29.LOGIC.LOGIC.INV.TA2 795_250
X11Y29.LOGIC.LOGIC.INV.TB2 796_250
X11Y29.LOGIC.LOGIC.INV.BA2 797_250
X11Y29.LOGIC.LOGIC.INV.BB1 798_250
X11Y29.LOGIC.LOGIC.INV.BB2 799_250
X11Y29.LOGIC.LOGIC.ZINV.QCK 800_250
X11Y29.LOGIC.LOGIC.INV.TB1 801_250
X11Y29.LOGIC.LOGIC.INV.BA1 802_250
X11Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_249
X10Y29.LOGIC.LOGIC.INV.TA1 794_229
X10Y29.LOGIC.LOGIC.INV.TA2 795_229
X10Y29.LOGIC.LOGIC.INV.TB2 796_229
X10Y29.LOGIC.LOGIC.INV.BA2 797_229
X10Y29.LOGIC.LOGIC.INV.BB1 798_229
X10Y29.LOGIC.LOGIC.INV.BB2 799_229
X10Y29.LOGIC.LOGIC.ZINV.QCK 800_229
X10Y29.LOGIC.LOGIC.INV.TB1 801_229
X10Y29.LOGIC.LOGIC.INV.BA1 802_229
X10Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_228
X9Y29.LOGIC.LOGIC.INV.TA1 794_208
X9Y29.LOGIC.LOGIC.INV.TA2 795_208
X9Y29.LOGIC.LOGIC.INV.TB2 796_208
X9Y29.LOGIC.LOGIC.INV.BA2 797_208
X9Y29.LOGIC.LOGIC.INV.BB1 798_208
X9Y29.LOGIC.LOGIC.INV.BB2 799_208
X9Y29.LOGIC.LOGIC.ZINV.QCK 800_208
X9Y29.LOGIC.LOGIC.INV.TB1 801_208
X9Y29.LOGIC.LOGIC.INV.BA1 802_208
X9Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_207
X9Y28.LOGIC.LOGIC.INV.TA1 766_208
X9Y28.LOGIC.LOGIC.INV.TA2 767_208
X9Y28.LOGIC.LOGIC.INV.TB2 768_208
X9Y28.LOGIC.LOGIC.INV.BA2 769_208
X9Y28.LOGIC.LOGIC.INV.BB1 770_208
X9Y28.LOGIC.LOGIC.INV.BB2 771_208
X9Y28.LOGIC.LOGIC.ZINV.QCK 772_208
X9Y28.LOGIC.LOGIC.INV.TB1 773_208
X9Y28.LOGIC.LOGIC.INV.BA1 774_208
X9Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_207
X9Y27.LOGIC.LOGIC.INV.TA1 738_208
X9Y27.LOGIC.LOGIC.INV.TA2 739_208
X9Y27.LOGIC.LOGIC.INV.TB2 740_208
X9Y27.LOGIC.LOGIC.INV.BA2 741_208
X9Y27.LOGIC.LOGIC.INV.BB1 742_208
X9Y27.LOGIC.LOGIC.INV.BB2 743_208
X9Y27.LOGIC.LOGIC.ZINV.QCK 744_208
X9Y27.LOGIC.LOGIC.INV.TB1 745_208
X9Y27.LOGIC.LOGIC.INV.BA1 746_208
X9Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_207
X9Y26.LOGIC.LOGIC.INV.TA1 710_208
X9Y26.LOGIC.LOGIC.INV.TA2 711_208
X9Y26.LOGIC.LOGIC.INV.TB2 712_208
X9Y26.LOGIC.LOGIC.INV.BA2 713_208
X9Y26.LOGIC.LOGIC.INV.BB1 714_208
X9Y26.LOGIC.LOGIC.INV.BB2 715_208
X9Y26.LOGIC.LOGIC.ZINV.QCK 716_208
X9Y26.LOGIC.LOGIC.INV.TB1 717_208
X9Y26.LOGIC.LOGIC.INV.BA1 718_208
X9Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_207
X11Y26.LOGIC.LOGIC.INV.TA1 710_250
X11Y26.LOGIC.LOGIC.INV.TA2 711_250
X11Y26.LOGIC.LOGIC.INV.TB2 712_250
X11Y26.LOGIC.LOGIC.INV.BA2 713_250
X11Y26.LOGIC.LOGIC.INV.BB1 714_250
X11Y26.LOGIC.LOGIC.INV.BB2 715_250
X11Y26.LOGIC.LOGIC.ZINV.QCK 716_250
X11Y26.LOGIC.LOGIC.INV.TB1 717_250
X11Y26.LOGIC.LOGIC.INV.BA1 718_250
X11Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_249
X11Y27.LOGIC.LOGIC.INV.TA1 738_250
X11Y27.LOGIC.LOGIC.INV.TA2 739_250
X11Y27.LOGIC.LOGIC.INV.TB2 740_250
X11Y27.LOGIC.LOGIC.INV.BA2 741_250
X11Y27.LOGIC.LOGIC.INV.BB1 742_250
X11Y27.LOGIC.LOGIC.INV.BB2 743_250
X11Y27.LOGIC.LOGIC.ZINV.QCK 744_250
X11Y27.LOGIC.LOGIC.INV.TB1 745_250
X11Y27.LOGIC.LOGIC.INV.BA1 746_250
X11Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_249
X14Y27.LOGIC.LOGIC.INV.TA1 738_313
X14Y27.LOGIC.LOGIC.INV.TA2 739_313
X14Y27.LOGIC.LOGIC.INV.TB2 740_313
X14Y27.LOGIC.LOGIC.INV.BA2 741_313
X14Y27.LOGIC.LOGIC.INV.BB1 742_313
X14Y27.LOGIC.LOGIC.INV.BB2 743_313
X14Y27.LOGIC.LOGIC.ZINV.QCK 744_313
X14Y27.LOGIC.LOGIC.INV.TB1 745_313
X14Y27.LOGIC.LOGIC.INV.BA1 746_313
X14Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_312
X15Y28.LOGIC.LOGIC.INV.TA1 766_334
X15Y28.LOGIC.LOGIC.INV.TA2 767_334
X15Y28.LOGIC.LOGIC.INV.TB2 768_334
X15Y28.LOGIC.LOGIC.INV.BA2 769_334
X15Y28.LOGIC.LOGIC.INV.BB1 770_334
X15Y28.LOGIC.LOGIC.INV.BB2 771_334
X15Y28.LOGIC.LOGIC.ZINV.QCK 772_334
X15Y28.LOGIC.LOGIC.INV.TB1 773_334
X15Y28.LOGIC.LOGIC.INV.BA1 774_334
X15Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_333
X14Y28.LOGIC.LOGIC.INV.TA1 766_313
X14Y28.LOGIC.LOGIC.INV.TA2 767_313
X14Y28.LOGIC.LOGIC.INV.TB2 768_313
X14Y28.LOGIC.LOGIC.INV.BA2 769_313
X14Y28.LOGIC.LOGIC.INV.BB1 770_313
X14Y28.LOGIC.LOGIC.INV.BB2 771_313
X14Y28.LOGIC.LOGIC.ZINV.QCK 772_313
X14Y28.LOGIC.LOGIC.INV.TB1 773_313
X14Y28.LOGIC.LOGIC.INV.BA1 774_313
X14Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_312
X14Y26.LOGIC.LOGIC.INV.TA1 710_313
X14Y26.LOGIC.LOGIC.INV.TA2 711_313
X14Y26.LOGIC.LOGIC.INV.TB2 712_313
X14Y26.LOGIC.LOGIC.INV.BA2 713_313
X14Y26.LOGIC.LOGIC.INV.BB1 714_313
X14Y26.LOGIC.LOGIC.INV.BB2 715_313
X14Y26.LOGIC.LOGIC.ZINV.QCK 716_313
X14Y26.LOGIC.LOGIC.INV.TB1 717_313
X14Y26.LOGIC.LOGIC.INV.BA1 718_313
X14Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_312
X16Y27.LOGIC.LOGIC.INV.TA1 738_355
X16Y27.LOGIC.LOGIC.INV.TA2 739_355
X16Y27.LOGIC.LOGIC.INV.TB2 740_355
X16Y27.LOGIC.LOGIC.INV.BA2 741_355
X16Y27.LOGIC.LOGIC.INV.BB1 742_355
X16Y27.LOGIC.LOGIC.INV.BB2 743_355
X16Y27.LOGIC.LOGIC.ZINV.QCK 744_355
X16Y27.LOGIC.LOGIC.INV.TB1 745_355
X16Y27.LOGIC.LOGIC.INV.BA1 746_355
X16Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_354
X16Y26.LOGIC.LOGIC.INV.TA1 710_355
X16Y26.LOGIC.LOGIC.INV.TA2 711_355
X16Y26.LOGIC.LOGIC.INV.TB2 712_355
X16Y26.LOGIC.LOGIC.INV.BA2 713_355
X16Y26.LOGIC.LOGIC.INV.BB1 714_355
X16Y26.LOGIC.LOGIC.INV.BB2 715_355
X16Y26.LOGIC.LOGIC.ZINV.QCK 716_355
X16Y26.LOGIC.LOGIC.INV.TB1 717_355
X16Y26.LOGIC.LOGIC.INV.BA1 718_355
X16Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_354
X16Y28.LOGIC.LOGIC.INV.TA1 766_355
X16Y28.LOGIC.LOGIC.INV.TA2 767_355
X16Y28.LOGIC.LOGIC.INV.TB2 768_355
X16Y28.LOGIC.LOGIC.INV.BA2 769_355
X16Y28.LOGIC.LOGIC.INV.BB1 770_355
X16Y28.LOGIC.LOGIC.INV.BB2 771_355
X16Y28.LOGIC.LOGIC.ZINV.QCK 772_355
X16Y28.LOGIC.LOGIC.INV.TB1 773_355
X16Y28.LOGIC.LOGIC.INV.BA1 774_355
X16Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_354
X16Y29.LOGIC.LOGIC.INV.TA1 794_355
X16Y29.LOGIC.LOGIC.INV.TA2 795_355
X16Y29.LOGIC.LOGIC.INV.TB2 796_355
X16Y29.LOGIC.LOGIC.INV.BA2 797_355
X16Y29.LOGIC.LOGIC.INV.BB1 798_355
X16Y29.LOGIC.LOGIC.INV.BB2 799_355
X16Y29.LOGIC.LOGIC.ZINV.QCK 800_355
X16Y29.LOGIC.LOGIC.INV.TB1 801_355
X16Y29.LOGIC.LOGIC.INV.BA1 802_355
X16Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_354
X15Y29.LOGIC.LOGIC.INV.TA1 794_334
X15Y29.LOGIC.LOGIC.INV.TA2 795_334
X15Y29.LOGIC.LOGIC.INV.TB2 796_334
X15Y29.LOGIC.LOGIC.INV.BA2 797_334
X15Y29.LOGIC.LOGIC.INV.BB1 798_334
X15Y29.LOGIC.LOGIC.INV.BB2 799_334
X15Y29.LOGIC.LOGIC.ZINV.QCK 800_334
X15Y29.LOGIC.LOGIC.INV.TB1 801_334
X15Y29.LOGIC.LOGIC.INV.BA1 802_334
X15Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_333
X14Y29.LOGIC.LOGIC.INV.TA1 794_313
X14Y29.LOGIC.LOGIC.INV.TA2 795_313
X14Y29.LOGIC.LOGIC.INV.TB2 796_313
X14Y29.LOGIC.LOGIC.INV.BA2 797_313
X14Y29.LOGIC.LOGIC.INV.BB1 798_313
X14Y29.LOGIC.LOGIC.INV.BB2 799_313
X14Y29.LOGIC.LOGIC.ZINV.QCK 800_313
X14Y29.LOGIC.LOGIC.INV.TB1 801_313
X14Y29.LOGIC.LOGIC.INV.BA1 802_313
X14Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_312
X13Y29.LOGIC.LOGIC.INV.TA1 794_292
X13Y29.LOGIC.LOGIC.INV.TA2 795_292
X13Y29.LOGIC.LOGIC.INV.TB2 796_292
X13Y29.LOGIC.LOGIC.INV.BA2 797_292
X13Y29.LOGIC.LOGIC.INV.BB1 798_292
X13Y29.LOGIC.LOGIC.INV.BB2 799_292
X13Y29.LOGIC.LOGIC.ZINV.QCK 800_292
X13Y29.LOGIC.LOGIC.INV.TB1 801_292
X13Y29.LOGIC.LOGIC.INV.BA1 802_292
X13Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_291
X13Y28.LOGIC.LOGIC.INV.TA1 766_292
X13Y28.LOGIC.LOGIC.INV.TA2 767_292
X13Y28.LOGIC.LOGIC.INV.TB2 768_292
X13Y28.LOGIC.LOGIC.INV.BA2 769_292
X13Y28.LOGIC.LOGIC.INV.BB1 770_292
X13Y28.LOGIC.LOGIC.INV.BB2 771_292
X13Y28.LOGIC.LOGIC.ZINV.QCK 772_292
X13Y28.LOGIC.LOGIC.INV.TB1 773_292
X13Y28.LOGIC.LOGIC.INV.BA1 774_292
X13Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_291
X13Y27.LOGIC.LOGIC.INV.TA1 738_292
X13Y27.LOGIC.LOGIC.INV.TA2 739_292
X13Y27.LOGIC.LOGIC.INV.TB2 740_292
X13Y27.LOGIC.LOGIC.INV.BA2 741_292
X13Y27.LOGIC.LOGIC.INV.BB1 742_292
X13Y27.LOGIC.LOGIC.INV.BB2 743_292
X13Y27.LOGIC.LOGIC.ZINV.QCK 744_292
X13Y27.LOGIC.LOGIC.INV.TB1 745_292
X13Y27.LOGIC.LOGIC.INV.BA1 746_292
X13Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_291
X13Y26.LOGIC.LOGIC.INV.TA1 710_292
X13Y26.LOGIC.LOGIC.INV.TA2 711_292
X13Y26.LOGIC.LOGIC.INV.TB2 712_292
X13Y26.LOGIC.LOGIC.INV.BA2 713_292
X13Y26.LOGIC.LOGIC.INV.BB1 714_292
X13Y26.LOGIC.LOGIC.INV.BB2 715_292
X13Y26.LOGIC.LOGIC.ZINV.QCK 716_292
X13Y26.LOGIC.LOGIC.INV.TB1 717_292
X13Y26.LOGIC.LOGIC.INV.BA1 718_292
X13Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_291
X15Y26.LOGIC.LOGIC.INV.TA1 710_334
X15Y26.LOGIC.LOGIC.INV.TA2 711_334
X15Y26.LOGIC.LOGIC.INV.TB2 712_334
X15Y26.LOGIC.LOGIC.INV.BA2 713_334
X15Y26.LOGIC.LOGIC.INV.BB1 714_334
X15Y26.LOGIC.LOGIC.INV.BB2 715_334
X15Y26.LOGIC.LOGIC.ZINV.QCK 716_334
X15Y26.LOGIC.LOGIC.INV.TB1 717_334
X15Y26.LOGIC.LOGIC.INV.BA1 718_334
X15Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_333
X15Y27.LOGIC.LOGIC.INV.TA1 738_334
X15Y27.LOGIC.LOGIC.INV.TA2 739_334
X15Y27.LOGIC.LOGIC.INV.TB2 740_334
X15Y27.LOGIC.LOGIC.INV.BA2 741_334
X15Y27.LOGIC.LOGIC.INV.BB1 742_334
X15Y27.LOGIC.LOGIC.INV.BB2 743_334
X15Y27.LOGIC.LOGIC.ZINV.QCK 744_334
X15Y27.LOGIC.LOGIC.INV.TB1 745_334
X15Y27.LOGIC.LOGIC.INV.BA1 746_334
X15Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_333
X10Y23.LOGIC.LOGIC.INV.TA1 625_229
X10Y23.LOGIC.LOGIC.INV.TA2 626_229
X10Y23.LOGIC.LOGIC.INV.TB2 627_229
X10Y23.LOGIC.LOGIC.INV.BA2 628_229
X10Y23.LOGIC.LOGIC.INV.BB1 629_229
X10Y23.LOGIC.LOGIC.INV.BB2 630_229
X10Y23.LOGIC.LOGIC.ZINV.QCK 631_229
X10Y23.LOGIC.LOGIC.INV.TB1 632_229
X10Y23.LOGIC.LOGIC.INV.BA1 633_229
X10Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_228
X11Y24.LOGIC.LOGIC.INV.TA1 654_250
X11Y24.LOGIC.LOGIC.INV.TA2 655_250
X11Y24.LOGIC.LOGIC.INV.TB2 656_250
X11Y24.LOGIC.LOGIC.INV.BA2 657_250
X11Y24.LOGIC.LOGIC.INV.BB1 658_250
X11Y24.LOGIC.LOGIC.INV.BB2 659_250
X11Y24.LOGIC.LOGIC.ZINV.QCK 660_250
X11Y24.LOGIC.LOGIC.INV.TB1 661_250
X11Y24.LOGIC.LOGIC.INV.BA1 662_250
X11Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_249
X10Y24.LOGIC.LOGIC.INV.TA1 654_229
X10Y24.LOGIC.LOGIC.INV.TA2 655_229
X10Y24.LOGIC.LOGIC.INV.TB2 656_229
X10Y24.LOGIC.LOGIC.INV.BA2 657_229
X10Y24.LOGIC.LOGIC.INV.BB1 658_229
X10Y24.LOGIC.LOGIC.INV.BB2 659_229
X10Y24.LOGIC.LOGIC.ZINV.QCK 660_229
X10Y24.LOGIC.LOGIC.INV.TB1 661_229
X10Y24.LOGIC.LOGIC.INV.BA1 662_229
X10Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_228
X10Y22.LOGIC.LOGIC.INV.TA1 597_229
X10Y22.LOGIC.LOGIC.INV.TA2 598_229
X10Y22.LOGIC.LOGIC.INV.TB2 599_229
X10Y22.LOGIC.LOGIC.INV.BA2 600_229
X10Y22.LOGIC.LOGIC.INV.BB1 601_229
X10Y22.LOGIC.LOGIC.INV.BB2 602_229
X10Y22.LOGIC.LOGIC.ZINV.QCK 603_229
X10Y22.LOGIC.LOGIC.INV.TB1 604_229
X10Y22.LOGIC.LOGIC.INV.BA1 605_229
X10Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_228
X12Y23.LOGIC.LOGIC.INV.TA1 625_271
X12Y23.LOGIC.LOGIC.INV.TA2 626_271
X12Y23.LOGIC.LOGIC.INV.TB2 627_271
X12Y23.LOGIC.LOGIC.INV.BA2 628_271
X12Y23.LOGIC.LOGIC.INV.BB1 629_271
X12Y23.LOGIC.LOGIC.INV.BB2 630_271
X12Y23.LOGIC.LOGIC.ZINV.QCK 631_271
X12Y23.LOGIC.LOGIC.INV.TB1 632_271
X12Y23.LOGIC.LOGIC.INV.BA1 633_271
X12Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_270
X12Y22.LOGIC.LOGIC.INV.TA1 597_271
X12Y22.LOGIC.LOGIC.INV.TA2 598_271
X12Y22.LOGIC.LOGIC.INV.TB2 599_271
X12Y22.LOGIC.LOGIC.INV.BA2 600_271
X12Y22.LOGIC.LOGIC.INV.BB1 601_271
X12Y22.LOGIC.LOGIC.INV.BB2 602_271
X12Y22.LOGIC.LOGIC.ZINV.QCK 603_271
X12Y22.LOGIC.LOGIC.INV.TB1 604_271
X12Y22.LOGIC.LOGIC.INV.BA1 605_271
X12Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_270
X12Y24.LOGIC.LOGIC.INV.TA1 654_271
X12Y24.LOGIC.LOGIC.INV.TA2 655_271
X12Y24.LOGIC.LOGIC.INV.TB2 656_271
X12Y24.LOGIC.LOGIC.INV.BA2 657_271
X12Y24.LOGIC.LOGIC.INV.BB1 658_271
X12Y24.LOGIC.LOGIC.INV.BB2 659_271
X12Y24.LOGIC.LOGIC.ZINV.QCK 660_271
X12Y24.LOGIC.LOGIC.INV.TB1 661_271
X12Y24.LOGIC.LOGIC.INV.BA1 662_271
X12Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_270
X12Y25.LOGIC.LOGIC.INV.TA1 682_271
X12Y25.LOGIC.LOGIC.INV.TA2 683_271
X12Y25.LOGIC.LOGIC.INV.TB2 684_271
X12Y25.LOGIC.LOGIC.INV.BA2 685_271
X12Y25.LOGIC.LOGIC.INV.BB1 686_271
X12Y25.LOGIC.LOGIC.INV.BB2 687_271
X12Y25.LOGIC.LOGIC.ZINV.QCK 688_271
X12Y25.LOGIC.LOGIC.INV.TB1 689_271
X12Y25.LOGIC.LOGIC.INV.BA1 690_271
X12Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_270
X11Y25.LOGIC.LOGIC.INV.TA1 682_250
X11Y25.LOGIC.LOGIC.INV.TA2 683_250
X11Y25.LOGIC.LOGIC.INV.TB2 684_250
X11Y25.LOGIC.LOGIC.INV.BA2 685_250
X11Y25.LOGIC.LOGIC.INV.BB1 686_250
X11Y25.LOGIC.LOGIC.INV.BB2 687_250
X11Y25.LOGIC.LOGIC.ZINV.QCK 688_250
X11Y25.LOGIC.LOGIC.INV.TB1 689_250
X11Y25.LOGIC.LOGIC.INV.BA1 690_250
X11Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_249
X10Y25.LOGIC.LOGIC.INV.TA1 682_229
X10Y25.LOGIC.LOGIC.INV.TA2 683_229
X10Y25.LOGIC.LOGIC.INV.TB2 684_229
X10Y25.LOGIC.LOGIC.INV.BA2 685_229
X10Y25.LOGIC.LOGIC.INV.BB1 686_229
X10Y25.LOGIC.LOGIC.INV.BB2 687_229
X10Y25.LOGIC.LOGIC.ZINV.QCK 688_229
X10Y25.LOGIC.LOGIC.INV.TB1 689_229
X10Y25.LOGIC.LOGIC.INV.BA1 690_229
X10Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_228
X9Y25.LOGIC.LOGIC.INV.TA1 682_208
X9Y25.LOGIC.LOGIC.INV.TA2 683_208
X9Y25.LOGIC.LOGIC.INV.TB2 684_208
X9Y25.LOGIC.LOGIC.INV.BA2 685_208
X9Y25.LOGIC.LOGIC.INV.BB1 686_208
X9Y25.LOGIC.LOGIC.INV.BB2 687_208
X9Y25.LOGIC.LOGIC.ZINV.QCK 688_208
X9Y25.LOGIC.LOGIC.INV.TB1 689_208
X9Y25.LOGIC.LOGIC.INV.BA1 690_208
X9Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_207
X9Y24.LOGIC.LOGIC.INV.TA1 654_208
X9Y24.LOGIC.LOGIC.INV.TA2 655_208
X9Y24.LOGIC.LOGIC.INV.TB2 656_208
X9Y24.LOGIC.LOGIC.INV.BA2 657_208
X9Y24.LOGIC.LOGIC.INV.BB1 658_208
X9Y24.LOGIC.LOGIC.INV.BB2 659_208
X9Y24.LOGIC.LOGIC.ZINV.QCK 660_208
X9Y24.LOGIC.LOGIC.INV.TB1 661_208
X9Y24.LOGIC.LOGIC.INV.BA1 662_208
X9Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_207
X9Y23.LOGIC.LOGIC.INV.TA1 625_208
X9Y23.LOGIC.LOGIC.INV.TA2 626_208
X9Y23.LOGIC.LOGIC.INV.TB2 627_208
X9Y23.LOGIC.LOGIC.INV.BA2 628_208
X9Y23.LOGIC.LOGIC.INV.BB1 629_208
X9Y23.LOGIC.LOGIC.INV.BB2 630_208
X9Y23.LOGIC.LOGIC.ZINV.QCK 631_208
X9Y23.LOGIC.LOGIC.INV.TB1 632_208
X9Y23.LOGIC.LOGIC.INV.BA1 633_208
X9Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_207
X9Y22.LOGIC.LOGIC.INV.TA1 597_208
X9Y22.LOGIC.LOGIC.INV.TA2 598_208
X9Y22.LOGIC.LOGIC.INV.TB2 599_208
X9Y22.LOGIC.LOGIC.INV.BA2 600_208
X9Y22.LOGIC.LOGIC.INV.BB1 601_208
X9Y22.LOGIC.LOGIC.INV.BB2 602_208
X9Y22.LOGIC.LOGIC.ZINV.QCK 603_208
X9Y22.LOGIC.LOGIC.INV.TB1 604_208
X9Y22.LOGIC.LOGIC.INV.BA1 605_208
X9Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_207
X11Y22.LOGIC.LOGIC.INV.TA1 597_250
X11Y22.LOGIC.LOGIC.INV.TA2 598_250
X11Y22.LOGIC.LOGIC.INV.TB2 599_250
X11Y22.LOGIC.LOGIC.INV.BA2 600_250
X11Y22.LOGIC.LOGIC.INV.BB1 601_250
X11Y22.LOGIC.LOGIC.INV.BB2 602_250
X11Y22.LOGIC.LOGIC.ZINV.QCK 603_250
X11Y22.LOGIC.LOGIC.INV.TB1 604_250
X11Y22.LOGIC.LOGIC.INV.BA1 605_250
X11Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_249
X11Y23.LOGIC.LOGIC.INV.TA1 625_250
X11Y23.LOGIC.LOGIC.INV.TA2 626_250
X11Y23.LOGIC.LOGIC.INV.TB2 627_250
X11Y23.LOGIC.LOGIC.INV.BA2 628_250
X11Y23.LOGIC.LOGIC.INV.BB1 629_250
X11Y23.LOGIC.LOGIC.INV.BB2 630_250
X11Y23.LOGIC.LOGIC.ZINV.QCK 631_250
X11Y23.LOGIC.LOGIC.INV.TB1 632_250
X11Y23.LOGIC.LOGIC.INV.BA1 633_250
X11Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_249
X14Y23.LOGIC.LOGIC.INV.TA1 625_313
X14Y23.LOGIC.LOGIC.INV.TA2 626_313
X14Y23.LOGIC.LOGIC.INV.TB2 627_313
X14Y23.LOGIC.LOGIC.INV.BA2 628_313
X14Y23.LOGIC.LOGIC.INV.BB1 629_313
X14Y23.LOGIC.LOGIC.INV.BB2 630_313
X14Y23.LOGIC.LOGIC.ZINV.QCK 631_313
X14Y23.LOGIC.LOGIC.INV.TB1 632_313
X14Y23.LOGIC.LOGIC.INV.BA1 633_313
X14Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_312
X15Y24.LOGIC.LOGIC.INV.TA1 654_334
X15Y24.LOGIC.LOGIC.INV.TA2 655_334
X15Y24.LOGIC.LOGIC.INV.TB2 656_334
X15Y24.LOGIC.LOGIC.INV.BA2 657_334
X15Y24.LOGIC.LOGIC.INV.BB1 658_334
X15Y24.LOGIC.LOGIC.INV.BB2 659_334
X15Y24.LOGIC.LOGIC.ZINV.QCK 660_334
X15Y24.LOGIC.LOGIC.INV.TB1 661_334
X15Y24.LOGIC.LOGIC.INV.BA1 662_334
X15Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_333
X14Y24.LOGIC.LOGIC.INV.TA1 654_313
X14Y24.LOGIC.LOGIC.INV.TA2 655_313
X14Y24.LOGIC.LOGIC.INV.TB2 656_313
X14Y24.LOGIC.LOGIC.INV.BA2 657_313
X14Y24.LOGIC.LOGIC.INV.BB1 658_313
X14Y24.LOGIC.LOGIC.INV.BB2 659_313
X14Y24.LOGIC.LOGIC.ZINV.QCK 660_313
X14Y24.LOGIC.LOGIC.INV.TB1 661_313
X14Y24.LOGIC.LOGIC.INV.BA1 662_313
X14Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_312
X14Y22.LOGIC.LOGIC.INV.TA1 597_313
X14Y22.LOGIC.LOGIC.INV.TA2 598_313
X14Y22.LOGIC.LOGIC.INV.TB2 599_313
X14Y22.LOGIC.LOGIC.INV.BA2 600_313
X14Y22.LOGIC.LOGIC.INV.BB1 601_313
X14Y22.LOGIC.LOGIC.INV.BB2 602_313
X14Y22.LOGIC.LOGIC.ZINV.QCK 603_313
X14Y22.LOGIC.LOGIC.INV.TB1 604_313
X14Y22.LOGIC.LOGIC.INV.BA1 605_313
X14Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_312
X16Y23.LOGIC.LOGIC.INV.TA1 625_355
X16Y23.LOGIC.LOGIC.INV.TA2 626_355
X16Y23.LOGIC.LOGIC.INV.TB2 627_355
X16Y23.LOGIC.LOGIC.INV.BA2 628_355
X16Y23.LOGIC.LOGIC.INV.BB1 629_355
X16Y23.LOGIC.LOGIC.INV.BB2 630_355
X16Y23.LOGIC.LOGIC.ZINV.QCK 631_355
X16Y23.LOGIC.LOGIC.INV.TB1 632_355
X16Y23.LOGIC.LOGIC.INV.BA1 633_355
X16Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_354
X16Y22.LOGIC.LOGIC.INV.TA1 597_355
X16Y22.LOGIC.LOGIC.INV.TA2 598_355
X16Y22.LOGIC.LOGIC.INV.TB2 599_355
X16Y22.LOGIC.LOGIC.INV.BA2 600_355
X16Y22.LOGIC.LOGIC.INV.BB1 601_355
X16Y22.LOGIC.LOGIC.INV.BB2 602_355
X16Y22.LOGIC.LOGIC.ZINV.QCK 603_355
X16Y22.LOGIC.LOGIC.INV.TB1 604_355
X16Y22.LOGIC.LOGIC.INV.BA1 605_355
X16Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_354
X16Y24.LOGIC.LOGIC.INV.TA1 654_355
X16Y24.LOGIC.LOGIC.INV.TA2 655_355
X16Y24.LOGIC.LOGIC.INV.TB2 656_355
X16Y24.LOGIC.LOGIC.INV.BA2 657_355
X16Y24.LOGIC.LOGIC.INV.BB1 658_355
X16Y24.LOGIC.LOGIC.INV.BB2 659_355
X16Y24.LOGIC.LOGIC.ZINV.QCK 660_355
X16Y24.LOGIC.LOGIC.INV.TB1 661_355
X16Y24.LOGIC.LOGIC.INV.BA1 662_355
X16Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_354
X16Y25.LOGIC.LOGIC.INV.TA1 682_355
X16Y25.LOGIC.LOGIC.INV.TA2 683_355
X16Y25.LOGIC.LOGIC.INV.TB2 684_355
X16Y25.LOGIC.LOGIC.INV.BA2 685_355
X16Y25.LOGIC.LOGIC.INV.BB1 686_355
X16Y25.LOGIC.LOGIC.INV.BB2 687_355
X16Y25.LOGIC.LOGIC.ZINV.QCK 688_355
X16Y25.LOGIC.LOGIC.INV.TB1 689_355
X16Y25.LOGIC.LOGIC.INV.BA1 690_355
X16Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_354
X15Y25.LOGIC.LOGIC.INV.TA1 682_334
X15Y25.LOGIC.LOGIC.INV.TA2 683_334
X15Y25.LOGIC.LOGIC.INV.TB2 684_334
X15Y25.LOGIC.LOGIC.INV.BA2 685_334
X15Y25.LOGIC.LOGIC.INV.BB1 686_334
X15Y25.LOGIC.LOGIC.INV.BB2 687_334
X15Y25.LOGIC.LOGIC.ZINV.QCK 688_334
X15Y25.LOGIC.LOGIC.INV.TB1 689_334
X15Y25.LOGIC.LOGIC.INV.BA1 690_334
X15Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_333
X14Y25.LOGIC.LOGIC.INV.TA1 682_313
X14Y25.LOGIC.LOGIC.INV.TA2 683_313
X14Y25.LOGIC.LOGIC.INV.TB2 684_313
X14Y25.LOGIC.LOGIC.INV.BA2 685_313
X14Y25.LOGIC.LOGIC.INV.BB1 686_313
X14Y25.LOGIC.LOGIC.INV.BB2 687_313
X14Y25.LOGIC.LOGIC.ZINV.QCK 688_313
X14Y25.LOGIC.LOGIC.INV.TB1 689_313
X14Y25.LOGIC.LOGIC.INV.BA1 690_313
X14Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_312
X13Y25.LOGIC.LOGIC.INV.TA1 682_292
X13Y25.LOGIC.LOGIC.INV.TA2 683_292
X13Y25.LOGIC.LOGIC.INV.TB2 684_292
X13Y25.LOGIC.LOGIC.INV.BA2 685_292
X13Y25.LOGIC.LOGIC.INV.BB1 686_292
X13Y25.LOGIC.LOGIC.INV.BB2 687_292
X13Y25.LOGIC.LOGIC.ZINV.QCK 688_292
X13Y25.LOGIC.LOGIC.INV.TB1 689_292
X13Y25.LOGIC.LOGIC.INV.BA1 690_292
X13Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_291
X13Y24.LOGIC.LOGIC.INV.TA1 654_292
X13Y24.LOGIC.LOGIC.INV.TA2 655_292
X13Y24.LOGIC.LOGIC.INV.TB2 656_292
X13Y24.LOGIC.LOGIC.INV.BA2 657_292
X13Y24.LOGIC.LOGIC.INV.BB1 658_292
X13Y24.LOGIC.LOGIC.INV.BB2 659_292
X13Y24.LOGIC.LOGIC.ZINV.QCK 660_292
X13Y24.LOGIC.LOGIC.INV.TB1 661_292
X13Y24.LOGIC.LOGIC.INV.BA1 662_292
X13Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_291
X13Y23.LOGIC.LOGIC.INV.TA1 625_292
X13Y23.LOGIC.LOGIC.INV.TA2 626_292
X13Y23.LOGIC.LOGIC.INV.TB2 627_292
X13Y23.LOGIC.LOGIC.INV.BA2 628_292
X13Y23.LOGIC.LOGIC.INV.BB1 629_292
X13Y23.LOGIC.LOGIC.INV.BB2 630_292
X13Y23.LOGIC.LOGIC.ZINV.QCK 631_292
X13Y23.LOGIC.LOGIC.INV.TB1 632_292
X13Y23.LOGIC.LOGIC.INV.BA1 633_292
X13Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_291
X13Y22.LOGIC.LOGIC.INV.TA1 597_292
X13Y22.LOGIC.LOGIC.INV.TA2 598_292
X13Y22.LOGIC.LOGIC.INV.TB2 599_292
X13Y22.LOGIC.LOGIC.INV.BA2 600_292
X13Y22.LOGIC.LOGIC.INV.BB1 601_292
X13Y22.LOGIC.LOGIC.INV.BB2 602_292
X13Y22.LOGIC.LOGIC.ZINV.QCK 603_292
X13Y22.LOGIC.LOGIC.INV.TB1 604_292
X13Y22.LOGIC.LOGIC.INV.BA1 605_292
X13Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_291
X15Y22.LOGIC.LOGIC.INV.TA1 597_334
X15Y22.LOGIC.LOGIC.INV.TA2 598_334
X15Y22.LOGIC.LOGIC.INV.TB2 599_334
X15Y22.LOGIC.LOGIC.INV.BA2 600_334
X15Y22.LOGIC.LOGIC.INV.BB1 601_334
X15Y22.LOGIC.LOGIC.INV.BB2 602_334
X15Y22.LOGIC.LOGIC.ZINV.QCK 603_334
X15Y22.LOGIC.LOGIC.INV.TB1 604_334
X15Y22.LOGIC.LOGIC.INV.BA1 605_334
X15Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_333
X15Y23.LOGIC.LOGIC.INV.TA1 625_334
X15Y23.LOGIC.LOGIC.INV.TA2 626_334
X15Y23.LOGIC.LOGIC.INV.TB2 627_334
X15Y23.LOGIC.LOGIC.INV.BA2 628_334
X15Y23.LOGIC.LOGIC.INV.BB1 629_334
X15Y23.LOGIC.LOGIC.INV.BB2 630_334
X15Y23.LOGIC.LOGIC.ZINV.QCK 631_334
X15Y23.LOGIC.LOGIC.INV.TB1 632_334
X15Y23.LOGIC.LOGIC.INV.BA1 633_334
X15Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_333
X10Y19.LOGIC.LOGIC.INV.TA1 513_229
X10Y19.LOGIC.LOGIC.INV.TA2 514_229
X10Y19.LOGIC.LOGIC.INV.TB2 515_229
X10Y19.LOGIC.LOGIC.INV.BA2 516_229
X10Y19.LOGIC.LOGIC.INV.BB1 517_229
X10Y19.LOGIC.LOGIC.INV.BB2 518_229
X10Y19.LOGIC.LOGIC.ZINV.QCK 519_229
X10Y19.LOGIC.LOGIC.INV.TB1 520_229
X10Y19.LOGIC.LOGIC.INV.BA1 521_229
X10Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_228
X11Y20.LOGIC.LOGIC.INV.TA1 541_250
X11Y20.LOGIC.LOGIC.INV.TA2 542_250
X11Y20.LOGIC.LOGIC.INV.TB2 543_250
X11Y20.LOGIC.LOGIC.INV.BA2 544_250
X11Y20.LOGIC.LOGIC.INV.BB1 545_250
X11Y20.LOGIC.LOGIC.INV.BB2 546_250
X11Y20.LOGIC.LOGIC.ZINV.QCK 547_250
X11Y20.LOGIC.LOGIC.INV.TB1 548_250
X11Y20.LOGIC.LOGIC.INV.BA1 549_250
X11Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_249
X10Y20.LOGIC.LOGIC.INV.TA1 541_229
X10Y20.LOGIC.LOGIC.INV.TA2 542_229
X10Y20.LOGIC.LOGIC.INV.TB2 543_229
X10Y20.LOGIC.LOGIC.INV.BA2 544_229
X10Y20.LOGIC.LOGIC.INV.BB1 545_229
X10Y20.LOGIC.LOGIC.INV.BB2 546_229
X10Y20.LOGIC.LOGIC.ZINV.QCK 547_229
X10Y20.LOGIC.LOGIC.INV.TB1 548_229
X10Y20.LOGIC.LOGIC.INV.BA1 549_229
X10Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_228
X10Y18.LOGIC.LOGIC.INV.TA1 485_229
X10Y18.LOGIC.LOGIC.INV.TA2 486_229
X10Y18.LOGIC.LOGIC.INV.TB2 487_229
X10Y18.LOGIC.LOGIC.INV.BA2 488_229
X10Y18.LOGIC.LOGIC.INV.BB1 489_229
X10Y18.LOGIC.LOGIC.INV.BB2 490_229
X10Y18.LOGIC.LOGIC.ZINV.QCK 491_229
X10Y18.LOGIC.LOGIC.INV.TB1 492_229
X10Y18.LOGIC.LOGIC.INV.BA1 493_229
X10Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_228
X12Y19.LOGIC.LOGIC.INV.TA1 513_271
X12Y19.LOGIC.LOGIC.INV.TA2 514_271
X12Y19.LOGIC.LOGIC.INV.TB2 515_271
X12Y19.LOGIC.LOGIC.INV.BA2 516_271
X12Y19.LOGIC.LOGIC.INV.BB1 517_271
X12Y19.LOGIC.LOGIC.INV.BB2 518_271
X12Y19.LOGIC.LOGIC.ZINV.QCK 519_271
X12Y19.LOGIC.LOGIC.INV.TB1 520_271
X12Y19.LOGIC.LOGIC.INV.BA1 521_271
X12Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_270
X12Y18.LOGIC.LOGIC.INV.TA1 485_271
X12Y18.LOGIC.LOGIC.INV.TA2 486_271
X12Y18.LOGIC.LOGIC.INV.TB2 487_271
X12Y18.LOGIC.LOGIC.INV.BA2 488_271
X12Y18.LOGIC.LOGIC.INV.BB1 489_271
X12Y18.LOGIC.LOGIC.INV.BB2 490_271
X12Y18.LOGIC.LOGIC.ZINV.QCK 491_271
X12Y18.LOGIC.LOGIC.INV.TB1 492_271
X12Y18.LOGIC.LOGIC.INV.BA1 493_271
X12Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_270
X12Y20.LOGIC.LOGIC.INV.TA1 541_271
X12Y20.LOGIC.LOGIC.INV.TA2 542_271
X12Y20.LOGIC.LOGIC.INV.TB2 543_271
X12Y20.LOGIC.LOGIC.INV.BA2 544_271
X12Y20.LOGIC.LOGIC.INV.BB1 545_271
X12Y20.LOGIC.LOGIC.INV.BB2 546_271
X12Y20.LOGIC.LOGIC.ZINV.QCK 547_271
X12Y20.LOGIC.LOGIC.INV.TB1 548_271
X12Y20.LOGIC.LOGIC.INV.BA1 549_271
X12Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_270
X12Y21.LOGIC.LOGIC.INV.TA1 569_271
X12Y21.LOGIC.LOGIC.INV.TA2 570_271
X12Y21.LOGIC.LOGIC.INV.TB2 571_271
X12Y21.LOGIC.LOGIC.INV.BA2 572_271
X12Y21.LOGIC.LOGIC.INV.BB1 573_271
X12Y21.LOGIC.LOGIC.INV.BB2 574_271
X12Y21.LOGIC.LOGIC.ZINV.QCK 575_271
X12Y21.LOGIC.LOGIC.INV.TB1 576_271
X12Y21.LOGIC.LOGIC.INV.BA1 577_271
X12Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_270
X11Y21.LOGIC.LOGIC.INV.TA1 569_250
X11Y21.LOGIC.LOGIC.INV.TA2 570_250
X11Y21.LOGIC.LOGIC.INV.TB2 571_250
X11Y21.LOGIC.LOGIC.INV.BA2 572_250
X11Y21.LOGIC.LOGIC.INV.BB1 573_250
X11Y21.LOGIC.LOGIC.INV.BB2 574_250
X11Y21.LOGIC.LOGIC.ZINV.QCK 575_250
X11Y21.LOGIC.LOGIC.INV.TB1 576_250
X11Y21.LOGIC.LOGIC.INV.BA1 577_250
X11Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_249
X10Y21.LOGIC.LOGIC.INV.TA1 569_229
X10Y21.LOGIC.LOGIC.INV.TA2 570_229
X10Y21.LOGIC.LOGIC.INV.TB2 571_229
X10Y21.LOGIC.LOGIC.INV.BA2 572_229
X10Y21.LOGIC.LOGIC.INV.BB1 573_229
X10Y21.LOGIC.LOGIC.INV.BB2 574_229
X10Y21.LOGIC.LOGIC.ZINV.QCK 575_229
X10Y21.LOGIC.LOGIC.INV.TB1 576_229
X10Y21.LOGIC.LOGIC.INV.BA1 577_229
X10Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_228
X9Y21.LOGIC.LOGIC.INV.TA1 569_208
X9Y21.LOGIC.LOGIC.INV.TA2 570_208
X9Y21.LOGIC.LOGIC.INV.TB2 571_208
X9Y21.LOGIC.LOGIC.INV.BA2 572_208
X9Y21.LOGIC.LOGIC.INV.BB1 573_208
X9Y21.LOGIC.LOGIC.INV.BB2 574_208
X9Y21.LOGIC.LOGIC.ZINV.QCK 575_208
X9Y21.LOGIC.LOGIC.INV.TB1 576_208
X9Y21.LOGIC.LOGIC.INV.BA1 577_208
X9Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_207
X9Y20.LOGIC.LOGIC.INV.TA1 541_208
X9Y20.LOGIC.LOGIC.INV.TA2 542_208
X9Y20.LOGIC.LOGIC.INV.TB2 543_208
X9Y20.LOGIC.LOGIC.INV.BA2 544_208
X9Y20.LOGIC.LOGIC.INV.BB1 545_208
X9Y20.LOGIC.LOGIC.INV.BB2 546_208
X9Y20.LOGIC.LOGIC.ZINV.QCK 547_208
X9Y20.LOGIC.LOGIC.INV.TB1 548_208
X9Y20.LOGIC.LOGIC.INV.BA1 549_208
X9Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_207
X9Y19.LOGIC.LOGIC.INV.TA1 513_208
X9Y19.LOGIC.LOGIC.INV.TA2 514_208
X9Y19.LOGIC.LOGIC.INV.TB2 515_208
X9Y19.LOGIC.LOGIC.INV.BA2 516_208
X9Y19.LOGIC.LOGIC.INV.BB1 517_208
X9Y19.LOGIC.LOGIC.INV.BB2 518_208
X9Y19.LOGIC.LOGIC.ZINV.QCK 519_208
X9Y19.LOGIC.LOGIC.INV.TB1 520_208
X9Y19.LOGIC.LOGIC.INV.BA1 521_208
X9Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_207
X9Y18.LOGIC.LOGIC.INV.TA1 485_208
X9Y18.LOGIC.LOGIC.INV.TA2 486_208
X9Y18.LOGIC.LOGIC.INV.TB2 487_208
X9Y18.LOGIC.LOGIC.INV.BA2 488_208
X9Y18.LOGIC.LOGIC.INV.BB1 489_208
X9Y18.LOGIC.LOGIC.INV.BB2 490_208
X9Y18.LOGIC.LOGIC.ZINV.QCK 491_208
X9Y18.LOGIC.LOGIC.INV.TB1 492_208
X9Y18.LOGIC.LOGIC.INV.BA1 493_208
X9Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_207
X11Y18.LOGIC.LOGIC.INV.TA1 485_250
X11Y18.LOGIC.LOGIC.INV.TA2 486_250
X11Y18.LOGIC.LOGIC.INV.TB2 487_250
X11Y18.LOGIC.LOGIC.INV.BA2 488_250
X11Y18.LOGIC.LOGIC.INV.BB1 489_250
X11Y18.LOGIC.LOGIC.INV.BB2 490_250
X11Y18.LOGIC.LOGIC.ZINV.QCK 491_250
X11Y18.LOGIC.LOGIC.INV.TB1 492_250
X11Y18.LOGIC.LOGIC.INV.BA1 493_250
X11Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_249
X11Y19.LOGIC.LOGIC.INV.TA1 513_250
X11Y19.LOGIC.LOGIC.INV.TA2 514_250
X11Y19.LOGIC.LOGIC.INV.TB2 515_250
X11Y19.LOGIC.LOGIC.INV.BA2 516_250
X11Y19.LOGIC.LOGIC.INV.BB1 517_250
X11Y19.LOGIC.LOGIC.INV.BB2 518_250
X11Y19.LOGIC.LOGIC.ZINV.QCK 519_250
X11Y19.LOGIC.LOGIC.INV.TB1 520_250
X11Y19.LOGIC.LOGIC.INV.BA1 521_250
X11Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_249
X14Y19.LOGIC.LOGIC.INV.TA1 513_313
X14Y19.LOGIC.LOGIC.INV.TA2 514_313
X14Y19.LOGIC.LOGIC.INV.TB2 515_313
X14Y19.LOGIC.LOGIC.INV.BA2 516_313
X14Y19.LOGIC.LOGIC.INV.BB1 517_313
X14Y19.LOGIC.LOGIC.INV.BB2 518_313
X14Y19.LOGIC.LOGIC.ZINV.QCK 519_313
X14Y19.LOGIC.LOGIC.INV.TB1 520_313
X14Y19.LOGIC.LOGIC.INV.BA1 521_313
X14Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_312
X15Y20.LOGIC.LOGIC.INV.TA1 541_334
X15Y20.LOGIC.LOGIC.INV.TA2 542_334
X15Y20.LOGIC.LOGIC.INV.TB2 543_334
X15Y20.LOGIC.LOGIC.INV.BA2 544_334
X15Y20.LOGIC.LOGIC.INV.BB1 545_334
X15Y20.LOGIC.LOGIC.INV.BB2 546_334
X15Y20.LOGIC.LOGIC.ZINV.QCK 547_334
X15Y20.LOGIC.LOGIC.INV.TB1 548_334
X15Y20.LOGIC.LOGIC.INV.BA1 549_334
X15Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_333
X14Y20.LOGIC.LOGIC.INV.TA1 541_313
X14Y20.LOGIC.LOGIC.INV.TA2 542_313
X14Y20.LOGIC.LOGIC.INV.TB2 543_313
X14Y20.LOGIC.LOGIC.INV.BA2 544_313
X14Y20.LOGIC.LOGIC.INV.BB1 545_313
X14Y20.LOGIC.LOGIC.INV.BB2 546_313
X14Y20.LOGIC.LOGIC.ZINV.QCK 547_313
X14Y20.LOGIC.LOGIC.INV.TB1 548_313
X14Y20.LOGIC.LOGIC.INV.BA1 549_313
X14Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_312
X14Y18.LOGIC.LOGIC.INV.TA1 485_313
X14Y18.LOGIC.LOGIC.INV.TA2 486_313
X14Y18.LOGIC.LOGIC.INV.TB2 487_313
X14Y18.LOGIC.LOGIC.INV.BA2 488_313
X14Y18.LOGIC.LOGIC.INV.BB1 489_313
X14Y18.LOGIC.LOGIC.INV.BB2 490_313
X14Y18.LOGIC.LOGIC.ZINV.QCK 491_313
X14Y18.LOGIC.LOGIC.INV.TB1 492_313
X14Y18.LOGIC.LOGIC.INV.BA1 493_313
X14Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_312
X16Y19.LOGIC.LOGIC.INV.TA1 513_355
X16Y19.LOGIC.LOGIC.INV.TA2 514_355
X16Y19.LOGIC.LOGIC.INV.TB2 515_355
X16Y19.LOGIC.LOGIC.INV.BA2 516_355
X16Y19.LOGIC.LOGIC.INV.BB1 517_355
X16Y19.LOGIC.LOGIC.INV.BB2 518_355
X16Y19.LOGIC.LOGIC.ZINV.QCK 519_355
X16Y19.LOGIC.LOGIC.INV.TB1 520_355
X16Y19.LOGIC.LOGIC.INV.BA1 521_355
X16Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_354
X16Y18.LOGIC.LOGIC.INV.TA1 485_355
X16Y18.LOGIC.LOGIC.INV.TA2 486_355
X16Y18.LOGIC.LOGIC.INV.TB2 487_355
X16Y18.LOGIC.LOGIC.INV.BA2 488_355
X16Y18.LOGIC.LOGIC.INV.BB1 489_355
X16Y18.LOGIC.LOGIC.INV.BB2 490_355
X16Y18.LOGIC.LOGIC.ZINV.QCK 491_355
X16Y18.LOGIC.LOGIC.INV.TB1 492_355
X16Y18.LOGIC.LOGIC.INV.BA1 493_355
X16Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_354
X16Y20.LOGIC.LOGIC.INV.TA1 541_355
X16Y20.LOGIC.LOGIC.INV.TA2 542_355
X16Y20.LOGIC.LOGIC.INV.TB2 543_355
X16Y20.LOGIC.LOGIC.INV.BA2 544_355
X16Y20.LOGIC.LOGIC.INV.BB1 545_355
X16Y20.LOGIC.LOGIC.INV.BB2 546_355
X16Y20.LOGIC.LOGIC.ZINV.QCK 547_355
X16Y20.LOGIC.LOGIC.INV.TB1 548_355
X16Y20.LOGIC.LOGIC.INV.BA1 549_355
X16Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_354
X16Y21.LOGIC.LOGIC.INV.TA1 569_355
X16Y21.LOGIC.LOGIC.INV.TA2 570_355
X16Y21.LOGIC.LOGIC.INV.TB2 571_355
X16Y21.LOGIC.LOGIC.INV.BA2 572_355
X16Y21.LOGIC.LOGIC.INV.BB1 573_355
X16Y21.LOGIC.LOGIC.INV.BB2 574_355
X16Y21.LOGIC.LOGIC.ZINV.QCK 575_355
X16Y21.LOGIC.LOGIC.INV.TB1 576_355
X16Y21.LOGIC.LOGIC.INV.BA1 577_355
X16Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_354
X15Y21.LOGIC.LOGIC.INV.TA1 569_334
X15Y21.LOGIC.LOGIC.INV.TA2 570_334
X15Y21.LOGIC.LOGIC.INV.TB2 571_334
X15Y21.LOGIC.LOGIC.INV.BA2 572_334
X15Y21.LOGIC.LOGIC.INV.BB1 573_334
X15Y21.LOGIC.LOGIC.INV.BB2 574_334
X15Y21.LOGIC.LOGIC.ZINV.QCK 575_334
X15Y21.LOGIC.LOGIC.INV.TB1 576_334
X15Y21.LOGIC.LOGIC.INV.BA1 577_334
X15Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_333
X14Y21.LOGIC.LOGIC.INV.TA1 569_313
X14Y21.LOGIC.LOGIC.INV.TA2 570_313
X14Y21.LOGIC.LOGIC.INV.TB2 571_313
X14Y21.LOGIC.LOGIC.INV.BA2 572_313
X14Y21.LOGIC.LOGIC.INV.BB1 573_313
X14Y21.LOGIC.LOGIC.INV.BB2 574_313
X14Y21.LOGIC.LOGIC.ZINV.QCK 575_313
X14Y21.LOGIC.LOGIC.INV.TB1 576_313
X14Y21.LOGIC.LOGIC.INV.BA1 577_313
X14Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_312
X13Y21.LOGIC.LOGIC.INV.TA1 569_292
X13Y21.LOGIC.LOGIC.INV.TA2 570_292
X13Y21.LOGIC.LOGIC.INV.TB2 571_292
X13Y21.LOGIC.LOGIC.INV.BA2 572_292
X13Y21.LOGIC.LOGIC.INV.BB1 573_292
X13Y21.LOGIC.LOGIC.INV.BB2 574_292
X13Y21.LOGIC.LOGIC.ZINV.QCK 575_292
X13Y21.LOGIC.LOGIC.INV.TB1 576_292
X13Y21.LOGIC.LOGIC.INV.BA1 577_292
X13Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_291
X13Y20.LOGIC.LOGIC.INV.TA1 541_292
X13Y20.LOGIC.LOGIC.INV.TA2 542_292
X13Y20.LOGIC.LOGIC.INV.TB2 543_292
X13Y20.LOGIC.LOGIC.INV.BA2 544_292
X13Y20.LOGIC.LOGIC.INV.BB1 545_292
X13Y20.LOGIC.LOGIC.INV.BB2 546_292
X13Y20.LOGIC.LOGIC.ZINV.QCK 547_292
X13Y20.LOGIC.LOGIC.INV.TB1 548_292
X13Y20.LOGIC.LOGIC.INV.BA1 549_292
X13Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_291
X13Y19.LOGIC.LOGIC.INV.TA1 513_292
X13Y19.LOGIC.LOGIC.INV.TA2 514_292
X13Y19.LOGIC.LOGIC.INV.TB2 515_292
X13Y19.LOGIC.LOGIC.INV.BA2 516_292
X13Y19.LOGIC.LOGIC.INV.BB1 517_292
X13Y19.LOGIC.LOGIC.INV.BB2 518_292
X13Y19.LOGIC.LOGIC.ZINV.QCK 519_292
X13Y19.LOGIC.LOGIC.INV.TB1 520_292
X13Y19.LOGIC.LOGIC.INV.BA1 521_292
X13Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_291
X13Y18.LOGIC.LOGIC.INV.TA1 485_292
X13Y18.LOGIC.LOGIC.INV.TA2 486_292
X13Y18.LOGIC.LOGIC.INV.TB2 487_292
X13Y18.LOGIC.LOGIC.INV.BA2 488_292
X13Y18.LOGIC.LOGIC.INV.BB1 489_292
X13Y18.LOGIC.LOGIC.INV.BB2 490_292
X13Y18.LOGIC.LOGIC.ZINV.QCK 491_292
X13Y18.LOGIC.LOGIC.INV.TB1 492_292
X13Y18.LOGIC.LOGIC.INV.BA1 493_292
X13Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_291
X15Y18.LOGIC.LOGIC.INV.TA1 485_334
X15Y18.LOGIC.LOGIC.INV.TA2 486_334
X15Y18.LOGIC.LOGIC.INV.TB2 487_334
X15Y18.LOGIC.LOGIC.INV.BA2 488_334
X15Y18.LOGIC.LOGIC.INV.BB1 489_334
X15Y18.LOGIC.LOGIC.INV.BB2 490_334
X15Y18.LOGIC.LOGIC.ZINV.QCK 491_334
X15Y18.LOGIC.LOGIC.INV.TB1 492_334
X15Y18.LOGIC.LOGIC.INV.BA1 493_334
X15Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_333
X15Y19.LOGIC.LOGIC.INV.TA1 513_334
X15Y19.LOGIC.LOGIC.INV.TA2 514_334
X15Y19.LOGIC.LOGIC.INV.TB2 515_334
X15Y19.LOGIC.LOGIC.INV.BA2 516_334
X15Y19.LOGIC.LOGIC.INV.BB1 517_334
X15Y19.LOGIC.LOGIC.INV.BB2 518_334
X15Y19.LOGIC.LOGIC.ZINV.QCK 519_334
X15Y19.LOGIC.LOGIC.INV.TB1 520_334
X15Y19.LOGIC.LOGIC.INV.BA1 521_334
X15Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_333
X10Y17.LOGIC.LOGIC.INV.TA1 457_229
X10Y17.LOGIC.LOGIC.INV.TA2 458_229
X10Y17.LOGIC.LOGIC.INV.TB2 459_229
X10Y17.LOGIC.LOGIC.INV.BA2 460_229
X10Y17.LOGIC.LOGIC.INV.BB1 461_229
X10Y17.LOGIC.LOGIC.INV.BB2 462_229
X10Y17.LOGIC.LOGIC.ZINV.QCK 463_229
X10Y17.LOGIC.LOGIC.INV.TB1 464_229
X10Y17.LOGIC.LOGIC.INV.BA1 465_229
X10Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_228
X10Y16.LOGIC.LOGIC.INV.TA1 429_229
X10Y16.LOGIC.LOGIC.INV.TA2 430_229
X10Y16.LOGIC.LOGIC.INV.TB2 431_229
X10Y16.LOGIC.LOGIC.INV.BA2 432_229
X10Y16.LOGIC.LOGIC.INV.BB1 433_229
X10Y16.LOGIC.LOGIC.INV.BB2 434_229
X10Y16.LOGIC.LOGIC.ZINV.QCK 435_229
X10Y16.LOGIC.LOGIC.INV.TB1 436_229
X10Y16.LOGIC.LOGIC.INV.BA1 437_229
X10Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_228
X12Y17.LOGIC.LOGIC.INV.TA1 457_271
X12Y17.LOGIC.LOGIC.INV.TA2 458_271
X12Y17.LOGIC.LOGIC.INV.TB2 459_271
X12Y17.LOGIC.LOGIC.INV.BA2 460_271
X12Y17.LOGIC.LOGIC.INV.BB1 461_271
X12Y17.LOGIC.LOGIC.INV.BB2 462_271
X12Y17.LOGIC.LOGIC.ZINV.QCK 463_271
X12Y17.LOGIC.LOGIC.INV.TB1 464_271
X12Y17.LOGIC.LOGIC.INV.BA1 465_271
X12Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_270
X12Y16.LOGIC.LOGIC.INV.TA1 429_271
X12Y16.LOGIC.LOGIC.INV.TA2 430_271
X12Y16.LOGIC.LOGIC.INV.TB2 431_271
X12Y16.LOGIC.LOGIC.INV.BA2 432_271
X12Y16.LOGIC.LOGIC.INV.BB1 433_271
X12Y16.LOGIC.LOGIC.INV.BB2 434_271
X12Y16.LOGIC.LOGIC.ZINV.QCK 435_271
X12Y16.LOGIC.LOGIC.INV.TB1 436_271
X12Y16.LOGIC.LOGIC.INV.BA1 437_271
X12Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_270
X9Y17.LOGIC.LOGIC.INV.TA1 457_208
X9Y17.LOGIC.LOGIC.INV.TA2 458_208
X9Y17.LOGIC.LOGIC.INV.TB2 459_208
X9Y17.LOGIC.LOGIC.INV.BA2 460_208
X9Y17.LOGIC.LOGIC.INV.BB1 461_208
X9Y17.LOGIC.LOGIC.INV.BB2 462_208
X9Y17.LOGIC.LOGIC.ZINV.QCK 463_208
X9Y17.LOGIC.LOGIC.INV.TB1 464_208
X9Y17.LOGIC.LOGIC.INV.BA1 465_208
X9Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_207
X9Y16.LOGIC.LOGIC.INV.TA1 429_208
X9Y16.LOGIC.LOGIC.INV.TA2 430_208
X9Y16.LOGIC.LOGIC.INV.TB2 431_208
X9Y16.LOGIC.LOGIC.INV.BA2 432_208
X9Y16.LOGIC.LOGIC.INV.BB1 433_208
X9Y16.LOGIC.LOGIC.INV.BB2 434_208
X9Y16.LOGIC.LOGIC.ZINV.QCK 435_208
X9Y16.LOGIC.LOGIC.INV.TB1 436_208
X9Y16.LOGIC.LOGIC.INV.BA1 437_208
X9Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_207
X11Y16.LOGIC.LOGIC.INV.TA1 429_250
X11Y16.LOGIC.LOGIC.INV.TA2 430_250
X11Y16.LOGIC.LOGIC.INV.TB2 431_250
X11Y16.LOGIC.LOGIC.INV.BA2 432_250
X11Y16.LOGIC.LOGIC.INV.BB1 433_250
X11Y16.LOGIC.LOGIC.INV.BB2 434_250
X11Y16.LOGIC.LOGIC.ZINV.QCK 435_250
X11Y16.LOGIC.LOGIC.INV.TB1 436_250
X11Y16.LOGIC.LOGIC.INV.BA1 437_250
X11Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_249
X11Y17.LOGIC.LOGIC.INV.TA1 457_250
X11Y17.LOGIC.LOGIC.INV.TA2 458_250
X11Y17.LOGIC.LOGIC.INV.TB2 459_250
X11Y17.LOGIC.LOGIC.INV.BA2 460_250
X11Y17.LOGIC.LOGIC.INV.BB1 461_250
X11Y17.LOGIC.LOGIC.INV.BB2 462_250
X11Y17.LOGIC.LOGIC.ZINV.QCK 463_250
X11Y17.LOGIC.LOGIC.INV.TB1 464_250
X11Y17.LOGIC.LOGIC.INV.BA1 465_250
X11Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_249
X14Y17.LOGIC.LOGIC.INV.TA1 457_313
X14Y17.LOGIC.LOGIC.INV.TA2 458_313
X14Y17.LOGIC.LOGIC.INV.TB2 459_313
X14Y17.LOGIC.LOGIC.INV.BA2 460_313
X14Y17.LOGIC.LOGIC.INV.BB1 461_313
X14Y17.LOGIC.LOGIC.INV.BB2 462_313
X14Y17.LOGIC.LOGIC.ZINV.QCK 463_313
X14Y17.LOGIC.LOGIC.INV.TB1 464_313
X14Y17.LOGIC.LOGIC.INV.BA1 465_313
X14Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_312
X14Y16.LOGIC.LOGIC.INV.TA1 429_313
X14Y16.LOGIC.LOGIC.INV.TA2 430_313
X14Y16.LOGIC.LOGIC.INV.TB2 431_313
X14Y16.LOGIC.LOGIC.INV.BA2 432_313
X14Y16.LOGIC.LOGIC.INV.BB1 433_313
X14Y16.LOGIC.LOGIC.INV.BB2 434_313
X14Y16.LOGIC.LOGIC.ZINV.QCK 435_313
X14Y16.LOGIC.LOGIC.INV.TB1 436_313
X14Y16.LOGIC.LOGIC.INV.BA1 437_313
X14Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_312
X16Y17.LOGIC.LOGIC.INV.TA1 457_355
X16Y17.LOGIC.LOGIC.INV.TA2 458_355
X16Y17.LOGIC.LOGIC.INV.TB2 459_355
X16Y17.LOGIC.LOGIC.INV.BA2 460_355
X16Y17.LOGIC.LOGIC.INV.BB1 461_355
X16Y17.LOGIC.LOGIC.INV.BB2 462_355
X16Y17.LOGIC.LOGIC.ZINV.QCK 463_355
X16Y17.LOGIC.LOGIC.INV.TB1 464_355
X16Y17.LOGIC.LOGIC.INV.BA1 465_355
X16Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_354
X13Y17.LOGIC.LOGIC.INV.TA1 457_292
X13Y17.LOGIC.LOGIC.INV.TA2 458_292
X13Y17.LOGIC.LOGIC.INV.TB2 459_292
X13Y17.LOGIC.LOGIC.INV.BA2 460_292
X13Y17.LOGIC.LOGIC.INV.BB1 461_292
X13Y17.LOGIC.LOGIC.INV.BB2 462_292
X13Y17.LOGIC.LOGIC.ZINV.QCK 463_292
X13Y17.LOGIC.LOGIC.INV.TB1 464_292
X13Y17.LOGIC.LOGIC.INV.BA1 465_292
X13Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_291
X13Y16.LOGIC.LOGIC.INV.TA1 429_292
X13Y16.LOGIC.LOGIC.INV.TA2 430_292
X13Y16.LOGIC.LOGIC.INV.TB2 431_292
X13Y16.LOGIC.LOGIC.INV.BA2 432_292
X13Y16.LOGIC.LOGIC.INV.BB1 433_292
X13Y16.LOGIC.LOGIC.INV.BB2 434_292
X13Y16.LOGIC.LOGIC.ZINV.QCK 435_292
X13Y16.LOGIC.LOGIC.INV.TB1 436_292
X13Y16.LOGIC.LOGIC.INV.BA1 437_292
X13Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_291
X15Y16.LOGIC.LOGIC.INV.TA1 429_334
X15Y16.LOGIC.LOGIC.INV.TA2 430_334
X15Y16.LOGIC.LOGIC.INV.TB2 431_334
X15Y16.LOGIC.LOGIC.INV.BA2 432_334
X15Y16.LOGIC.LOGIC.INV.BB1 433_334
X15Y16.LOGIC.LOGIC.INV.BB2 434_334
X15Y16.LOGIC.LOGIC.ZINV.QCK 435_334
X15Y16.LOGIC.LOGIC.INV.TB1 436_334
X15Y16.LOGIC.LOGIC.INV.BA1 437_334
X15Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_333
X15Y17.LOGIC.LOGIC.INV.TA1 457_334
X15Y17.LOGIC.LOGIC.INV.TA2 458_334
X15Y17.LOGIC.LOGIC.INV.TB2 459_334
X15Y17.LOGIC.LOGIC.INV.BA2 460_334
X15Y17.LOGIC.LOGIC.INV.BB1 461_334
X15Y17.LOGIC.LOGIC.INV.BB2 462_334
X15Y17.LOGIC.LOGIC.ZINV.QCK 463_334
X15Y17.LOGIC.LOGIC.INV.TB1 464_334
X15Y17.LOGIC.LOGIC.INV.BA1 465_334
X15Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_333
X16Y16.GMUX.GMUX.IQTFC_Z_0_ 430_354
X16Y16.GMUX.GMUX.IQTFC_Z_1_ 431_354
X16Y16.GMUX.GMUX.IQTFC_Z_2_ 431_355
X16Y16.GMUX.GMUX.IQTFC_Z_3_ 432_355
X16Y16.GMUX.GMUX.I_invblock.I_J0.ZINV.IS0 425_355
X16Y16.GMUX.GMUX.I_invblock.I_J1.ZINV.IS1 426_355
X16Y16.GMUX.GMUX.I_invblock.I_J2.ZINV.IS0 427_355
X16Y16.GMUX.GMUX.I_invblock.I_J3.ZINV.IS0 428_355
X16Y16.GMUX.GMUX.I_invblock.I_J4.ZINV.IS1 429_355
X2Y19.LOGIC.LOGIC.INV.TA1 513_61
X2Y19.LOGIC.LOGIC.INV.TA2 514_61
X2Y19.LOGIC.LOGIC.INV.TB2 515_61
X2Y19.LOGIC.LOGIC.INV.BA2 516_61
X2Y19.LOGIC.LOGIC.INV.BB1 517_61
X2Y19.LOGIC.LOGIC.INV.BB2 518_61
X2Y19.LOGIC.LOGIC.ZINV.QCK 519_61
X2Y19.LOGIC.LOGIC.INV.TB1 520_61
X2Y19.LOGIC.LOGIC.INV.BA1 521_61
X2Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_60
X3Y20.LOGIC.LOGIC.INV.TA1 541_82
X3Y20.LOGIC.LOGIC.INV.TA2 542_82
X3Y20.LOGIC.LOGIC.INV.TB2 543_82
X3Y20.LOGIC.LOGIC.INV.BA2 544_82
X3Y20.LOGIC.LOGIC.INV.BB1 545_82
X3Y20.LOGIC.LOGIC.INV.BB2 546_82
X3Y20.LOGIC.LOGIC.ZINV.QCK 547_82
X3Y20.LOGIC.LOGIC.INV.TB1 548_82
X3Y20.LOGIC.LOGIC.INV.BA1 549_82
X3Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_81
X2Y20.LOGIC.LOGIC.INV.TA1 541_61
X2Y20.LOGIC.LOGIC.INV.TA2 542_61
X2Y20.LOGIC.LOGIC.INV.TB2 543_61
X2Y20.LOGIC.LOGIC.INV.BA2 544_61
X2Y20.LOGIC.LOGIC.INV.BB1 545_61
X2Y20.LOGIC.LOGIC.INV.BB2 546_61
X2Y20.LOGIC.LOGIC.ZINV.QCK 547_61
X2Y20.LOGIC.LOGIC.INV.TB1 548_61
X2Y20.LOGIC.LOGIC.INV.BA1 549_61
X2Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_60
X2Y18.LOGIC.LOGIC.INV.TA1 485_61
X2Y18.LOGIC.LOGIC.INV.TA2 486_61
X2Y18.LOGIC.LOGIC.INV.TB2 487_61
X2Y18.LOGIC.LOGIC.INV.BA2 488_61
X2Y18.LOGIC.LOGIC.INV.BB1 489_61
X2Y18.LOGIC.LOGIC.INV.BB2 490_61
X2Y18.LOGIC.LOGIC.ZINV.QCK 491_61
X2Y18.LOGIC.LOGIC.INV.TB1 492_61
X2Y18.LOGIC.LOGIC.INV.BA1 493_61
X2Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_60
X4Y19.LOGIC.LOGIC.INV.TA1 513_103
X4Y19.LOGIC.LOGIC.INV.TA2 514_103
X4Y19.LOGIC.LOGIC.INV.TB2 515_103
X4Y19.LOGIC.LOGIC.INV.BA2 516_103
X4Y19.LOGIC.LOGIC.INV.BB1 517_103
X4Y19.LOGIC.LOGIC.INV.BB2 518_103
X4Y19.LOGIC.LOGIC.ZINV.QCK 519_103
X4Y19.LOGIC.LOGIC.INV.TB1 520_103
X4Y19.LOGIC.LOGIC.INV.BA1 521_103
X4Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_102
X4Y18.LOGIC.LOGIC.INV.TA1 485_103
X4Y18.LOGIC.LOGIC.INV.TA2 486_103
X4Y18.LOGIC.LOGIC.INV.TB2 487_103
X4Y18.LOGIC.LOGIC.INV.BA2 488_103
X4Y18.LOGIC.LOGIC.INV.BB1 489_103
X4Y18.LOGIC.LOGIC.INV.BB2 490_103
X4Y18.LOGIC.LOGIC.ZINV.QCK 491_103
X4Y18.LOGIC.LOGIC.INV.TB1 492_103
X4Y18.LOGIC.LOGIC.INV.BA1 493_103
X4Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_102
X4Y20.LOGIC.LOGIC.INV.TA1 541_103
X4Y20.LOGIC.LOGIC.INV.TA2 542_103
X4Y20.LOGIC.LOGIC.INV.TB2 543_103
X4Y20.LOGIC.LOGIC.INV.BA2 544_103
X4Y20.LOGIC.LOGIC.INV.BB1 545_103
X4Y20.LOGIC.LOGIC.INV.BB2 546_103
X4Y20.LOGIC.LOGIC.ZINV.QCK 547_103
X4Y20.LOGIC.LOGIC.INV.TB1 548_103
X4Y20.LOGIC.LOGIC.INV.BA1 549_103
X4Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_102
X4Y21.LOGIC.LOGIC.INV.TA1 569_103
X4Y21.LOGIC.LOGIC.INV.TA2 570_103
X4Y21.LOGIC.LOGIC.INV.TB2 571_103
X4Y21.LOGIC.LOGIC.INV.BA2 572_103
X4Y21.LOGIC.LOGIC.INV.BB1 573_103
X4Y21.LOGIC.LOGIC.INV.BB2 574_103
X4Y21.LOGIC.LOGIC.ZINV.QCK 575_103
X4Y21.LOGIC.LOGIC.INV.TB1 576_103
X4Y21.LOGIC.LOGIC.INV.BA1 577_103
X4Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_102
X3Y21.LOGIC.LOGIC.INV.TA1 569_82
X3Y21.LOGIC.LOGIC.INV.TA2 570_82
X3Y21.LOGIC.LOGIC.INV.TB2 571_82
X3Y21.LOGIC.LOGIC.INV.BA2 572_82
X3Y21.LOGIC.LOGIC.INV.BB1 573_82
X3Y21.LOGIC.LOGIC.INV.BB2 574_82
X3Y21.LOGIC.LOGIC.ZINV.QCK 575_82
X3Y21.LOGIC.LOGIC.INV.TB1 576_82
X3Y21.LOGIC.LOGIC.INV.BA1 577_82
X3Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_81
X2Y21.LOGIC.LOGIC.INV.TA1 569_61
X2Y21.LOGIC.LOGIC.INV.TA2 570_61
X2Y21.LOGIC.LOGIC.INV.TB2 571_61
X2Y21.LOGIC.LOGIC.INV.BA2 572_61
X2Y21.LOGIC.LOGIC.INV.BB1 573_61
X2Y21.LOGIC.LOGIC.INV.BB2 574_61
X2Y21.LOGIC.LOGIC.ZINV.QCK 575_61
X2Y21.LOGIC.LOGIC.INV.TB1 576_61
X2Y21.LOGIC.LOGIC.INV.BA1 577_61
X2Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_60
X1Y21.LOGIC.LOGIC.INV.TA1 569_40
X1Y21.LOGIC.LOGIC.INV.TA2 570_40
X1Y21.LOGIC.LOGIC.INV.TB2 571_40
X1Y21.LOGIC.LOGIC.INV.BA2 572_40
X1Y21.LOGIC.LOGIC.INV.BB1 573_40
X1Y21.LOGIC.LOGIC.INV.BB2 574_40
X1Y21.LOGIC.LOGIC.ZINV.QCK 575_40
X1Y21.LOGIC.LOGIC.INV.TB1 576_40
X1Y21.LOGIC.LOGIC.INV.BA1 577_40
X1Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_39
X1Y20.LOGIC.LOGIC.INV.TA1 541_40
X1Y20.LOGIC.LOGIC.INV.TA2 542_40
X1Y20.LOGIC.LOGIC.INV.TB2 543_40
X1Y20.LOGIC.LOGIC.INV.BA2 544_40
X1Y20.LOGIC.LOGIC.INV.BB1 545_40
X1Y20.LOGIC.LOGIC.INV.BB2 546_40
X1Y20.LOGIC.LOGIC.ZINV.QCK 547_40
X1Y20.LOGIC.LOGIC.INV.TB1 548_40
X1Y20.LOGIC.LOGIC.INV.BA1 549_40
X1Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_39
X1Y19.LOGIC.LOGIC.INV.TA1 513_40
X1Y19.LOGIC.LOGIC.INV.TA2 514_40
X1Y19.LOGIC.LOGIC.INV.TB2 515_40
X1Y19.LOGIC.LOGIC.INV.BA2 516_40
X1Y19.LOGIC.LOGIC.INV.BB1 517_40
X1Y19.LOGIC.LOGIC.INV.BB2 518_40
X1Y19.LOGIC.LOGIC.ZINV.QCK 519_40
X1Y19.LOGIC.LOGIC.INV.TB1 520_40
X1Y19.LOGIC.LOGIC.INV.BA1 521_40
X1Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_39
X1Y18.LOGIC.LOGIC.INV.TA1 485_40
X1Y18.LOGIC.LOGIC.INV.TA2 486_40
X1Y18.LOGIC.LOGIC.INV.TB2 487_40
X1Y18.LOGIC.LOGIC.INV.BA2 488_40
X1Y18.LOGIC.LOGIC.INV.BB1 489_40
X1Y18.LOGIC.LOGIC.INV.BB2 490_40
X1Y18.LOGIC.LOGIC.ZINV.QCK 491_40
X1Y18.LOGIC.LOGIC.INV.TB1 492_40
X1Y18.LOGIC.LOGIC.INV.BA1 493_40
X1Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_39
X3Y18.LOGIC.LOGIC.INV.TA1 485_82
X3Y18.LOGIC.LOGIC.INV.TA2 486_82
X3Y18.LOGIC.LOGIC.INV.TB2 487_82
X3Y18.LOGIC.LOGIC.INV.BA2 488_82
X3Y18.LOGIC.LOGIC.INV.BB1 489_82
X3Y18.LOGIC.LOGIC.INV.BB2 490_82
X3Y18.LOGIC.LOGIC.ZINV.QCK 491_82
X3Y18.LOGIC.LOGIC.INV.TB1 492_82
X3Y18.LOGIC.LOGIC.INV.BA1 493_82
X3Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_81
X3Y19.LOGIC.LOGIC.INV.TA1 513_82
X3Y19.LOGIC.LOGIC.INV.TA2 514_82
X3Y19.LOGIC.LOGIC.INV.TB2 515_82
X3Y19.LOGIC.LOGIC.INV.BA2 516_82
X3Y19.LOGIC.LOGIC.INV.BB1 517_82
X3Y19.LOGIC.LOGIC.INV.BB2 518_82
X3Y19.LOGIC.LOGIC.ZINV.QCK 519_82
X3Y19.LOGIC.LOGIC.INV.TB1 520_82
X3Y19.LOGIC.LOGIC.INV.BA1 521_82
X3Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_81
X6Y19.LOGIC.LOGIC.INV.TA1 513_145
X6Y19.LOGIC.LOGIC.INV.TA2 514_145
X6Y19.LOGIC.LOGIC.INV.TB2 515_145
X6Y19.LOGIC.LOGIC.INV.BA2 516_145
X6Y19.LOGIC.LOGIC.INV.BB1 517_145
X6Y19.LOGIC.LOGIC.INV.BB2 518_145
X6Y19.LOGIC.LOGIC.ZINV.QCK 519_145
X6Y19.LOGIC.LOGIC.INV.TB1 520_145
X6Y19.LOGIC.LOGIC.INV.BA1 521_145
X6Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_144
X7Y20.LOGIC.LOGIC.INV.TA1 541_166
X7Y20.LOGIC.LOGIC.INV.TA2 542_166
X7Y20.LOGIC.LOGIC.INV.TB2 543_166
X7Y20.LOGIC.LOGIC.INV.BA2 544_166
X7Y20.LOGIC.LOGIC.INV.BB1 545_166
X7Y20.LOGIC.LOGIC.INV.BB2 546_166
X7Y20.LOGIC.LOGIC.ZINV.QCK 547_166
X7Y20.LOGIC.LOGIC.INV.TB1 548_166
X7Y20.LOGIC.LOGIC.INV.BA1 549_166
X7Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_165
X6Y20.LOGIC.LOGIC.INV.TA1 541_145
X6Y20.LOGIC.LOGIC.INV.TA2 542_145
X6Y20.LOGIC.LOGIC.INV.TB2 543_145
X6Y20.LOGIC.LOGIC.INV.BA2 544_145
X6Y20.LOGIC.LOGIC.INV.BB1 545_145
X6Y20.LOGIC.LOGIC.INV.BB2 546_145
X6Y20.LOGIC.LOGIC.ZINV.QCK 547_145
X6Y20.LOGIC.LOGIC.INV.TB1 548_145
X6Y20.LOGIC.LOGIC.INV.BA1 549_145
X6Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_144
X6Y18.LOGIC.LOGIC.INV.TA1 485_145
X6Y18.LOGIC.LOGIC.INV.TA2 486_145
X6Y18.LOGIC.LOGIC.INV.TB2 487_145
X6Y18.LOGIC.LOGIC.INV.BA2 488_145
X6Y18.LOGIC.LOGIC.INV.BB1 489_145
X6Y18.LOGIC.LOGIC.INV.BB2 490_145
X6Y18.LOGIC.LOGIC.ZINV.QCK 491_145
X6Y18.LOGIC.LOGIC.INV.TB1 492_145
X6Y18.LOGIC.LOGIC.INV.BA1 493_145
X6Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_144
X8Y19.LOGIC.LOGIC.INV.TA1 513_187
X8Y19.LOGIC.LOGIC.INV.TA2 514_187
X8Y19.LOGIC.LOGIC.INV.TB2 515_187
X8Y19.LOGIC.LOGIC.INV.BA2 516_187
X8Y19.LOGIC.LOGIC.INV.BB1 517_187
X8Y19.LOGIC.LOGIC.INV.BB2 518_187
X8Y19.LOGIC.LOGIC.ZINV.QCK 519_187
X8Y19.LOGIC.LOGIC.INV.TB1 520_187
X8Y19.LOGIC.LOGIC.INV.BA1 521_187
X8Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_186
X8Y18.LOGIC.LOGIC.INV.TA1 485_187
X8Y18.LOGIC.LOGIC.INV.TA2 486_187
X8Y18.LOGIC.LOGIC.INV.TB2 487_187
X8Y18.LOGIC.LOGIC.INV.BA2 488_187
X8Y18.LOGIC.LOGIC.INV.BB1 489_187
X8Y18.LOGIC.LOGIC.INV.BB2 490_187
X8Y18.LOGIC.LOGIC.ZINV.QCK 491_187
X8Y18.LOGIC.LOGIC.INV.TB1 492_187
X8Y18.LOGIC.LOGIC.INV.BA1 493_187
X8Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_186
X8Y20.LOGIC.LOGIC.INV.TA1 541_187
X8Y20.LOGIC.LOGIC.INV.TA2 542_187
X8Y20.LOGIC.LOGIC.INV.TB2 543_187
X8Y20.LOGIC.LOGIC.INV.BA2 544_187
X8Y20.LOGIC.LOGIC.INV.BB1 545_187
X8Y20.LOGIC.LOGIC.INV.BB2 546_187
X8Y20.LOGIC.LOGIC.ZINV.QCK 547_187
X8Y20.LOGIC.LOGIC.INV.TB1 548_187
X8Y20.LOGIC.LOGIC.INV.BA1 549_187
X8Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_186
X8Y21.LOGIC.LOGIC.INV.TA1 569_187
X8Y21.LOGIC.LOGIC.INV.TA2 570_187
X8Y21.LOGIC.LOGIC.INV.TB2 571_187
X8Y21.LOGIC.LOGIC.INV.BA2 572_187
X8Y21.LOGIC.LOGIC.INV.BB1 573_187
X8Y21.LOGIC.LOGIC.INV.BB2 574_187
X8Y21.LOGIC.LOGIC.ZINV.QCK 575_187
X8Y21.LOGIC.LOGIC.INV.TB1 576_187
X8Y21.LOGIC.LOGIC.INV.BA1 577_187
X8Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_186
X7Y21.LOGIC.LOGIC.INV.TA1 569_166
X7Y21.LOGIC.LOGIC.INV.TA2 570_166
X7Y21.LOGIC.LOGIC.INV.TB2 571_166
X7Y21.LOGIC.LOGIC.INV.BA2 572_166
X7Y21.LOGIC.LOGIC.INV.BB1 573_166
X7Y21.LOGIC.LOGIC.INV.BB2 574_166
X7Y21.LOGIC.LOGIC.ZINV.QCK 575_166
X7Y21.LOGIC.LOGIC.INV.TB1 576_166
X7Y21.LOGIC.LOGIC.INV.BA1 577_166
X7Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_165
X6Y21.LOGIC.LOGIC.INV.TA1 569_145
X6Y21.LOGIC.LOGIC.INV.TA2 570_145
X6Y21.LOGIC.LOGIC.INV.TB2 571_145
X6Y21.LOGIC.LOGIC.INV.BA2 572_145
X6Y21.LOGIC.LOGIC.INV.BB1 573_145
X6Y21.LOGIC.LOGIC.INV.BB2 574_145
X6Y21.LOGIC.LOGIC.ZINV.QCK 575_145
X6Y21.LOGIC.LOGIC.INV.TB1 576_145
X6Y21.LOGIC.LOGIC.INV.BA1 577_145
X6Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_144
X5Y21.LOGIC.LOGIC.INV.TA1 569_124
X5Y21.LOGIC.LOGIC.INV.TA2 570_124
X5Y21.LOGIC.LOGIC.INV.TB2 571_124
X5Y21.LOGIC.LOGIC.INV.BA2 572_124
X5Y21.LOGIC.LOGIC.INV.BB1 573_124
X5Y21.LOGIC.LOGIC.INV.BB2 574_124
X5Y21.LOGIC.LOGIC.ZINV.QCK 575_124
X5Y21.LOGIC.LOGIC.INV.TB1 576_124
X5Y21.LOGIC.LOGIC.INV.BA1 577_124
X5Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_123
X5Y20.LOGIC.LOGIC.INV.TA1 541_124
X5Y20.LOGIC.LOGIC.INV.TA2 542_124
X5Y20.LOGIC.LOGIC.INV.TB2 543_124
X5Y20.LOGIC.LOGIC.INV.BA2 544_124
X5Y20.LOGIC.LOGIC.INV.BB1 545_124
X5Y20.LOGIC.LOGIC.INV.BB2 546_124
X5Y20.LOGIC.LOGIC.ZINV.QCK 547_124
X5Y20.LOGIC.LOGIC.INV.TB1 548_124
X5Y20.LOGIC.LOGIC.INV.BA1 549_124
X5Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_123
X5Y19.LOGIC.LOGIC.INV.TA1 513_124
X5Y19.LOGIC.LOGIC.INV.TA2 514_124
X5Y19.LOGIC.LOGIC.INV.TB2 515_124
X5Y19.LOGIC.LOGIC.INV.BA2 516_124
X5Y19.LOGIC.LOGIC.INV.BB1 517_124
X5Y19.LOGIC.LOGIC.INV.BB2 518_124
X5Y19.LOGIC.LOGIC.ZINV.QCK 519_124
X5Y19.LOGIC.LOGIC.INV.TB1 520_124
X5Y19.LOGIC.LOGIC.INV.BA1 521_124
X5Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_123
X5Y18.LOGIC.LOGIC.INV.TA1 485_124
X5Y18.LOGIC.LOGIC.INV.TA2 486_124
X5Y18.LOGIC.LOGIC.INV.TB2 487_124
X5Y18.LOGIC.LOGIC.INV.BA2 488_124
X5Y18.LOGIC.LOGIC.INV.BB1 489_124
X5Y18.LOGIC.LOGIC.INV.BB2 490_124
X5Y18.LOGIC.LOGIC.ZINV.QCK 491_124
X5Y18.LOGIC.LOGIC.INV.TB1 492_124
X5Y18.LOGIC.LOGIC.INV.BA1 493_124
X5Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_123
X7Y18.LOGIC.LOGIC.INV.TA1 485_166
X7Y18.LOGIC.LOGIC.INV.TA2 486_166
X7Y18.LOGIC.LOGIC.INV.TB2 487_166
X7Y18.LOGIC.LOGIC.INV.BA2 488_166
X7Y18.LOGIC.LOGIC.INV.BB1 489_166
X7Y18.LOGIC.LOGIC.INV.BB2 490_166
X7Y18.LOGIC.LOGIC.ZINV.QCK 491_166
X7Y18.LOGIC.LOGIC.INV.TB1 492_166
X7Y18.LOGIC.LOGIC.INV.BA1 493_166
X7Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_165
X7Y19.LOGIC.LOGIC.INV.TA1 513_166
X7Y19.LOGIC.LOGIC.INV.TA2 514_166
X7Y19.LOGIC.LOGIC.INV.TB2 515_166
X7Y19.LOGIC.LOGIC.INV.BA2 516_166
X7Y19.LOGIC.LOGIC.INV.BB1 517_166
X7Y19.LOGIC.LOGIC.INV.BB2 518_166
X7Y19.LOGIC.LOGIC.ZINV.QCK 519_166
X7Y19.LOGIC.LOGIC.INV.TB1 520_166
X7Y19.LOGIC.LOGIC.INV.BA1 521_166
X7Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_165
X2Y17.LOGIC.LOGIC.INV.TA1 457_61
X2Y17.LOGIC.LOGIC.INV.TA2 458_61
X2Y17.LOGIC.LOGIC.INV.TB2 459_61
X2Y17.LOGIC.LOGIC.INV.BA2 460_61
X2Y17.LOGIC.LOGIC.INV.BB1 461_61
X2Y17.LOGIC.LOGIC.INV.BB2 462_61
X2Y17.LOGIC.LOGIC.ZINV.QCK 463_61
X2Y17.LOGIC.LOGIC.INV.TB1 464_61
X2Y17.LOGIC.LOGIC.INV.BA1 465_61
X2Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_60
X2Y16.LOGIC.LOGIC.INV.TA1 429_61
X2Y16.LOGIC.LOGIC.INV.TA2 430_61
X2Y16.LOGIC.LOGIC.INV.TB2 431_61
X2Y16.LOGIC.LOGIC.INV.BA2 432_61
X2Y16.LOGIC.LOGIC.INV.BB1 433_61
X2Y16.LOGIC.LOGIC.INV.BB2 434_61
X2Y16.LOGIC.LOGIC.ZINV.QCK 435_61
X2Y16.LOGIC.LOGIC.INV.TB1 436_61
X2Y16.LOGIC.LOGIC.INV.BA1 437_61
X2Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_60
X4Y17.LOGIC.LOGIC.INV.TA1 457_103
X4Y17.LOGIC.LOGIC.INV.TA2 458_103
X4Y17.LOGIC.LOGIC.INV.TB2 459_103
X4Y17.LOGIC.LOGIC.INV.BA2 460_103
X4Y17.LOGIC.LOGIC.INV.BB1 461_103
X4Y17.LOGIC.LOGIC.INV.BB2 462_103
X4Y17.LOGIC.LOGIC.ZINV.QCK 463_103
X4Y17.LOGIC.LOGIC.INV.TB1 464_103
X4Y17.LOGIC.LOGIC.INV.BA1 465_103
X4Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_102
X4Y16.LOGIC.LOGIC.INV.TA1 429_103
X4Y16.LOGIC.LOGIC.INV.TA2 430_103
X4Y16.LOGIC.LOGIC.INV.TB2 431_103
X4Y16.LOGIC.LOGIC.INV.BA2 432_103
X4Y16.LOGIC.LOGIC.INV.BB1 433_103
X4Y16.LOGIC.LOGIC.INV.BB2 434_103
X4Y16.LOGIC.LOGIC.ZINV.QCK 435_103
X4Y16.LOGIC.LOGIC.INV.TB1 436_103
X4Y16.LOGIC.LOGIC.INV.BA1 437_103
X4Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_102
X1Y17.LOGIC.LOGIC.INV.TA1 457_40
X1Y17.LOGIC.LOGIC.INV.TA2 458_40
X1Y17.LOGIC.LOGIC.INV.TB2 459_40
X1Y17.LOGIC.LOGIC.INV.BA2 460_40
X1Y17.LOGIC.LOGIC.INV.BB1 461_40
X1Y17.LOGIC.LOGIC.INV.BB2 462_40
X1Y17.LOGIC.LOGIC.ZINV.QCK 463_40
X1Y17.LOGIC.LOGIC.INV.TB1 464_40
X1Y17.LOGIC.LOGIC.INV.BA1 465_40
X1Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_39
X1Y16.LOGIC.LOGIC.INV.TA1 429_40
X1Y16.LOGIC.LOGIC.INV.TA2 430_40
X1Y16.LOGIC.LOGIC.INV.TB2 431_40
X1Y16.LOGIC.LOGIC.INV.BA2 432_40
X1Y16.LOGIC.LOGIC.INV.BB1 433_40
X1Y16.LOGIC.LOGIC.INV.BB2 434_40
X1Y16.LOGIC.LOGIC.ZINV.QCK 435_40
X1Y16.LOGIC.LOGIC.INV.TB1 436_40
X1Y16.LOGIC.LOGIC.INV.BA1 437_40
X1Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_39
X3Y16.LOGIC.LOGIC.INV.TA1 429_82
X3Y16.LOGIC.LOGIC.INV.TA2 430_82
X3Y16.LOGIC.LOGIC.INV.TB2 431_82
X3Y16.LOGIC.LOGIC.INV.BA2 432_82
X3Y16.LOGIC.LOGIC.INV.BB1 433_82
X3Y16.LOGIC.LOGIC.INV.BB2 434_82
X3Y16.LOGIC.LOGIC.ZINV.QCK 435_82
X3Y16.LOGIC.LOGIC.INV.TB1 436_82
X3Y16.LOGIC.LOGIC.INV.BA1 437_82
X3Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_81
X3Y17.LOGIC.LOGIC.INV.TA1 457_82
X3Y17.LOGIC.LOGIC.INV.TA2 458_82
X3Y17.LOGIC.LOGIC.INV.TB2 459_82
X3Y17.LOGIC.LOGIC.INV.BA2 460_82
X3Y17.LOGIC.LOGIC.INV.BB1 461_82
X3Y17.LOGIC.LOGIC.INV.BB2 462_82
X3Y17.LOGIC.LOGIC.ZINV.QCK 463_82
X3Y17.LOGIC.LOGIC.INV.TB1 464_82
X3Y17.LOGIC.LOGIC.INV.BA1 465_82
X3Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_81
X6Y17.LOGIC.LOGIC.INV.TA1 457_145
X6Y17.LOGIC.LOGIC.INV.TA2 458_145
X6Y17.LOGIC.LOGIC.INV.TB2 459_145
X6Y17.LOGIC.LOGIC.INV.BA2 460_145
X6Y17.LOGIC.LOGIC.INV.BB1 461_145
X6Y17.LOGIC.LOGIC.INV.BB2 462_145
X6Y17.LOGIC.LOGIC.ZINV.QCK 463_145
X6Y17.LOGIC.LOGIC.INV.TB1 464_145
X6Y17.LOGIC.LOGIC.INV.BA1 465_145
X6Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_144
X6Y16.LOGIC.LOGIC.INV.TA1 429_145
X6Y16.LOGIC.LOGIC.INV.TA2 430_145
X6Y16.LOGIC.LOGIC.INV.TB2 431_145
X6Y16.LOGIC.LOGIC.INV.BA2 432_145
X6Y16.LOGIC.LOGIC.INV.BB1 433_145
X6Y16.LOGIC.LOGIC.INV.BB2 434_145
X6Y16.LOGIC.LOGIC.ZINV.QCK 435_145
X6Y16.LOGIC.LOGIC.INV.TB1 436_145
X6Y16.LOGIC.LOGIC.INV.BA1 437_145
X6Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_144
X8Y17.LOGIC.LOGIC.INV.TA1 457_187
X8Y17.LOGIC.LOGIC.INV.TA2 458_187
X8Y17.LOGIC.LOGIC.INV.TB2 459_187
X8Y17.LOGIC.LOGIC.INV.BA2 460_187
X8Y17.LOGIC.LOGIC.INV.BB1 461_187
X8Y17.LOGIC.LOGIC.INV.BB2 462_187
X8Y17.LOGIC.LOGIC.ZINV.QCK 463_187
X8Y17.LOGIC.LOGIC.INV.TB1 464_187
X8Y17.LOGIC.LOGIC.INV.BA1 465_187
X8Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_186
X8Y16.LOGIC.LOGIC.INV.TA1 429_187
X8Y16.LOGIC.LOGIC.INV.TA2 430_187
X8Y16.LOGIC.LOGIC.INV.TB2 431_187
X8Y16.LOGIC.LOGIC.INV.BA2 432_187
X8Y16.LOGIC.LOGIC.INV.BB1 433_187
X8Y16.LOGIC.LOGIC.INV.BB2 434_187
X8Y16.LOGIC.LOGIC.ZINV.QCK 435_187
X8Y16.LOGIC.LOGIC.INV.TB1 436_187
X8Y16.LOGIC.LOGIC.INV.BA1 437_187
X8Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_186
X5Y17.LOGIC.LOGIC.INV.TA1 457_124
X5Y17.LOGIC.LOGIC.INV.TA2 458_124
X5Y17.LOGIC.LOGIC.INV.TB2 459_124
X5Y17.LOGIC.LOGIC.INV.BA2 460_124
X5Y17.LOGIC.LOGIC.INV.BB1 461_124
X5Y17.LOGIC.LOGIC.INV.BB2 462_124
X5Y17.LOGIC.LOGIC.ZINV.QCK 463_124
X5Y17.LOGIC.LOGIC.INV.TB1 464_124
X5Y17.LOGIC.LOGIC.INV.BA1 465_124
X5Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_123
X5Y16.LOGIC.LOGIC.INV.TA1 429_124
X5Y16.LOGIC.LOGIC.INV.TA2 430_124
X5Y16.LOGIC.LOGIC.INV.TB2 431_124
X5Y16.LOGIC.LOGIC.INV.BA2 432_124
X5Y16.LOGIC.LOGIC.INV.BB1 433_124
X5Y16.LOGIC.LOGIC.INV.BB2 434_124
X5Y16.LOGIC.LOGIC.ZINV.QCK 435_124
X5Y16.LOGIC.LOGIC.INV.TB1 436_124
X5Y16.LOGIC.LOGIC.INV.BA1 437_124
X5Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_123
X7Y16.LOGIC.LOGIC.INV.TA1 429_166
X7Y16.LOGIC.LOGIC.INV.TA2 430_166
X7Y16.LOGIC.LOGIC.INV.TB2 431_166
X7Y16.LOGIC.LOGIC.INV.BA2 432_166
X7Y16.LOGIC.LOGIC.INV.BB1 433_166
X7Y16.LOGIC.LOGIC.INV.BB2 434_166
X7Y16.LOGIC.LOGIC.ZINV.QCK 435_166
X7Y16.LOGIC.LOGIC.INV.TB1 436_166
X7Y16.LOGIC.LOGIC.INV.BA1 437_166
X7Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_165
X7Y17.LOGIC.LOGIC.INV.TA1 457_166
X7Y17.LOGIC.LOGIC.INV.TA2 458_166
X7Y17.LOGIC.LOGIC.INV.TB2 459_166
X7Y17.LOGIC.LOGIC.INV.BA2 460_166
X7Y17.LOGIC.LOGIC.INV.BB1 461_166
X7Y17.LOGIC.LOGIC.INV.BB2 462_166
X7Y17.LOGIC.LOGIC.ZINV.QCK 463_166
X7Y17.LOGIC.LOGIC.INV.TB1 464_166
X7Y17.LOGIC.LOGIC.INV.BA1 465_166
X7Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_165
X17Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_375
X17Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_375
X17Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_376
X17Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_376
X17Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_376
X17Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_376
X17Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_376
X17Y30.INTERFACE.BIDIR.INV.ESEL 826_376
X17Y30.INTERFACE.BIDIR.INV.OSEL 830_376
X17Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_376
X17Y30.INTERFACE.BIDIR.INV.WPD 834_376
X17Y30.INTERFACE.BIDIR.INV.DS 835_376
X18Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_396
X18Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_396
X18Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_397
X18Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_397
X18Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_397
X18Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_397
X18Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_397
X18Y30.INTERFACE.BIDIR.INV.ESEL 826_397
X18Y30.INTERFACE.BIDIR.INV.OSEL 830_397
X18Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_397
X18Y30.INTERFACE.BIDIR.INV.WPD 834_397
X18Y30.INTERFACE.BIDIR.INV.DS 835_397
X19Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_417
X19Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_417
X19Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_418
X19Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_418
X19Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_418
X19Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_418
X19Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_418
X19Y30.INTERFACE.BIDIR.INV.ESEL 826_418
X19Y30.INTERFACE.BIDIR.INV.OSEL 830_418
X19Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_418
X19Y30.INTERFACE.BIDIR.INV.WPD 834_418
X19Y30.INTERFACE.BIDIR.INV.DS 835_418
X20Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_438
X20Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_438
X20Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_439
X20Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_439
X20Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_439
X20Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_439
X20Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_439
X20Y30.INTERFACE.BIDIR.INV.ESEL 826_439
X20Y30.INTERFACE.BIDIR.INV.OSEL 830_439
X20Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_439
X20Y30.INTERFACE.BIDIR.INV.WPD 834_439
X20Y30.INTERFACE.BIDIR.INV.DS 835_439
X21Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_459
X21Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_459
X21Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_460
X21Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_460
X21Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_460
X21Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_460
X21Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_460
X21Y30.INTERFACE.BIDIR.INV.ESEL 826_460
X21Y30.INTERFACE.BIDIR.INV.OSEL 830_460
X21Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_460
X21Y30.INTERFACE.BIDIR.INV.WPD 834_460
X21Y30.INTERFACE.BIDIR.INV.DS 835_460
X22Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_480
X22Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_480
X22Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_481
X22Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_481
X22Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_481
X22Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_481
X22Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_481
X22Y30.INTERFACE.BIDIR.INV.ESEL 826_481
X22Y30.INTERFACE.BIDIR.INV.OSEL 830_481
X22Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_481
X22Y30.INTERFACE.BIDIR.INV.WPD 834_481
X22Y30.INTERFACE.BIDIR.INV.DS 835_481
X23Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_501
X23Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_501
X23Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_502
X23Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_502
X23Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_502
X23Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_502
X23Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_502
X23Y30.INTERFACE.BIDIR.INV.ESEL 826_502
X23Y30.INTERFACE.BIDIR.INV.OSEL 830_502
X23Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_502
X23Y30.INTERFACE.BIDIR.INV.WPD 834_502
X23Y30.INTERFACE.BIDIR.INV.DS 835_502
X24Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_522
X24Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_522
X24Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_523
X24Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_523
X24Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_523
X24Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_523
X24Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_523
X24Y30.INTERFACE.BIDIR.INV.ESEL 826_523
X24Y30.INTERFACE.BIDIR.INV.OSEL 830_523
X24Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_523
X24Y30.INTERFACE.BIDIR.INV.WPD 834_523
X24Y30.INTERFACE.BIDIR.INV.DS 835_523
X25Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_543
X25Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_543
X25Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_544
X25Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_544
X25Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_544
X25Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_544
X25Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_544
X25Y30.INTERFACE.BIDIR.INV.ESEL 826_544
X25Y30.INTERFACE.BIDIR.INV.OSEL 830_544
X25Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_544
X25Y30.INTERFACE.BIDIR.INV.WPD 834_544
X25Y30.INTERFACE.BIDIR.INV.DS 835_544
X26Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_564
X26Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_564
X26Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_565
X26Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_565
X26Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_565
X26Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_565
X26Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_565
X26Y30.INTERFACE.BIDIR.INV.ESEL 826_565
X26Y30.INTERFACE.BIDIR.INV.OSEL 830_565
X26Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_565
X26Y30.INTERFACE.BIDIR.INV.WPD 834_565
X26Y30.INTERFACE.BIDIR.INV.DS 835_565
X27Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_585
X27Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_585
X27Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_586
X27Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_586
X27Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_586
X27Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_586
X27Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_586
X27Y30.INTERFACE.BIDIR.INV.ESEL 826_586
X27Y30.INTERFACE.BIDIR.INV.OSEL 830_586
X27Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_586
X27Y30.INTERFACE.BIDIR.INV.WPD 834_586
X27Y30.INTERFACE.BIDIR.INV.DS 835_586
X28Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_606
X28Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_606
X28Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_607
X28Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_607
X28Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_607
X28Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_607
X28Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_607
X28Y30.INTERFACE.BIDIR.INV.ESEL 826_607
X28Y30.INTERFACE.BIDIR.INV.OSEL 830_607
X28Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_607
X28Y30.INTERFACE.BIDIR.INV.WPD 834_607
X28Y30.INTERFACE.BIDIR.INV.DS 835_607
X29Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_627
X29Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_627
X29Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_628
X29Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_628
X29Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_628
X29Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_628
X29Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_628
X29Y30.INTERFACE.BIDIR.INV.ESEL 826_628
X29Y30.INTERFACE.BIDIR.INV.OSEL 830_628
X29Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_628
X29Y30.INTERFACE.BIDIR.INV.WPD 834_628
X29Y30.INTERFACE.BIDIR.INV.DS 835_628
X30Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_648
X30Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_648
X30Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_649
X30Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_649
X30Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_649
X30Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_649
X30Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_649
X30Y30.INTERFACE.BIDIR.INV.ESEL 826_649
X30Y30.INTERFACE.BIDIR.INV.OSEL 830_649
X30Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_649
X30Y30.INTERFACE.BIDIR.INV.WPD 834_649
X30Y30.INTERFACE.BIDIR.INV.DS 835_649
X31Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_669
X31Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_669
X31Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_670
X31Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_670
X31Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_670
X31Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_670
X31Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_670
X31Y30.INTERFACE.BIDIR.INV.ESEL 826_670
X31Y30.INTERFACE.BIDIR.INV.OSEL 830_670
X31Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_670
X31Y30.INTERFACE.BIDIR.INV.WPD 834_670
X31Y30.INTERFACE.BIDIR.INV.DS 835_670
X32Y30.INTERFACE.INTERFACE.IQTFC_Z_0_ 823_690
X32Y30.INTERFACE.INTERFACE.IQTFC_Z_1_ 824_690
X32Y30.INTERFACE.INTERFACE.IQTFC_Z_2_ 824_691
X32Y30.INTERFACE.INTERFACE.IQTFC_Z_3_ 825_691
X32Y30.INTERFACE.ASSP.INV.ASSPInvPortAlias 837_691
X32Y30.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 818_691
X32Y30.INTERFACE.RAM.INV.RMEB__TEST1B 820_691
X32Y30.INTERFACE.BIDIR.INV.ESEL 826_691
X32Y30.INTERFACE.BIDIR.INV.OSEL 830_691
X32Y30.INTERFACE.BIDIR.INV.FIXHOLD 831_691
X32Y30.INTERFACE.BIDIR.INV.WPD 834_691
X32Y30.INTERFACE.BIDIR.INV.DS 835_691
X18Y27.LOGIC.LOGIC.INV.TA1 738_397
X18Y27.LOGIC.LOGIC.INV.TA2 739_397
X18Y27.LOGIC.LOGIC.INV.TB2 740_397
X18Y27.LOGIC.LOGIC.INV.BA2 741_397
X18Y27.LOGIC.LOGIC.INV.BB1 742_397
X18Y27.LOGIC.LOGIC.INV.BB2 743_397
X18Y27.LOGIC.LOGIC.ZINV.QCK 744_397
X18Y27.LOGIC.LOGIC.INV.TB1 745_397
X18Y27.LOGIC.LOGIC.INV.BA1 746_397
X18Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_396
X19Y28.LOGIC.LOGIC.INV.TA1 766_418
X19Y28.LOGIC.LOGIC.INV.TA2 767_418
X19Y28.LOGIC.LOGIC.INV.TB2 768_418
X19Y28.LOGIC.LOGIC.INV.BA2 769_418
X19Y28.LOGIC.LOGIC.INV.BB1 770_418
X19Y28.LOGIC.LOGIC.INV.BB2 771_418
X19Y28.LOGIC.LOGIC.ZINV.QCK 772_418
X19Y28.LOGIC.LOGIC.INV.TB1 773_418
X19Y28.LOGIC.LOGIC.INV.BA1 774_418
X19Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_417
X18Y28.LOGIC.LOGIC.INV.TA1 766_397
X18Y28.LOGIC.LOGIC.INV.TA2 767_397
X18Y28.LOGIC.LOGIC.INV.TB2 768_397
X18Y28.LOGIC.LOGIC.INV.BA2 769_397
X18Y28.LOGIC.LOGIC.INV.BB1 770_397
X18Y28.LOGIC.LOGIC.INV.BB2 771_397
X18Y28.LOGIC.LOGIC.ZINV.QCK 772_397
X18Y28.LOGIC.LOGIC.INV.TB1 773_397
X18Y28.LOGIC.LOGIC.INV.BA1 774_397
X18Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_396
X18Y26.LOGIC.LOGIC.INV.TA1 710_397
X18Y26.LOGIC.LOGIC.INV.TA2 711_397
X18Y26.LOGIC.LOGIC.INV.TB2 712_397
X18Y26.LOGIC.LOGIC.INV.BA2 713_397
X18Y26.LOGIC.LOGIC.INV.BB1 714_397
X18Y26.LOGIC.LOGIC.INV.BB2 715_397
X18Y26.LOGIC.LOGIC.ZINV.QCK 716_397
X18Y26.LOGIC.LOGIC.INV.TB1 717_397
X18Y26.LOGIC.LOGIC.INV.BA1 718_397
X18Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_396
X20Y27.LOGIC.LOGIC.INV.TA1 738_439
X20Y27.LOGIC.LOGIC.INV.TA2 739_439
X20Y27.LOGIC.LOGIC.INV.TB2 740_439
X20Y27.LOGIC.LOGIC.INV.BA2 741_439
X20Y27.LOGIC.LOGIC.INV.BB1 742_439
X20Y27.LOGIC.LOGIC.INV.BB2 743_439
X20Y27.LOGIC.LOGIC.ZINV.QCK 744_439
X20Y27.LOGIC.LOGIC.INV.TB1 745_439
X20Y27.LOGIC.LOGIC.INV.BA1 746_439
X20Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_438
X20Y26.LOGIC.LOGIC.INV.TA1 710_439
X20Y26.LOGIC.LOGIC.INV.TA2 711_439
X20Y26.LOGIC.LOGIC.INV.TB2 712_439
X20Y26.LOGIC.LOGIC.INV.BA2 713_439
X20Y26.LOGIC.LOGIC.INV.BB1 714_439
X20Y26.LOGIC.LOGIC.INV.BB2 715_439
X20Y26.LOGIC.LOGIC.ZINV.QCK 716_439
X20Y26.LOGIC.LOGIC.INV.TB1 717_439
X20Y26.LOGIC.LOGIC.INV.BA1 718_439
X20Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_438
X20Y28.LOGIC.LOGIC.INV.TA1 766_439
X20Y28.LOGIC.LOGIC.INV.TA2 767_439
X20Y28.LOGIC.LOGIC.INV.TB2 768_439
X20Y28.LOGIC.LOGIC.INV.BA2 769_439
X20Y28.LOGIC.LOGIC.INV.BB1 770_439
X20Y28.LOGIC.LOGIC.INV.BB2 771_439
X20Y28.LOGIC.LOGIC.ZINV.QCK 772_439
X20Y28.LOGIC.LOGIC.INV.TB1 773_439
X20Y28.LOGIC.LOGIC.INV.BA1 774_439
X20Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_438
X20Y29.LOGIC.LOGIC.INV.TA1 794_439
X20Y29.LOGIC.LOGIC.INV.TA2 795_439
X20Y29.LOGIC.LOGIC.INV.TB2 796_439
X20Y29.LOGIC.LOGIC.INV.BA2 797_439
X20Y29.LOGIC.LOGIC.INV.BB1 798_439
X20Y29.LOGIC.LOGIC.INV.BB2 799_439
X20Y29.LOGIC.LOGIC.ZINV.QCK 800_439
X20Y29.LOGIC.LOGIC.INV.TB1 801_439
X20Y29.LOGIC.LOGIC.INV.BA1 802_439
X20Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_438
X19Y29.LOGIC.LOGIC.INV.TA1 794_418
X19Y29.LOGIC.LOGIC.INV.TA2 795_418
X19Y29.LOGIC.LOGIC.INV.TB2 796_418
X19Y29.LOGIC.LOGIC.INV.BA2 797_418
X19Y29.LOGIC.LOGIC.INV.BB1 798_418
X19Y29.LOGIC.LOGIC.INV.BB2 799_418
X19Y29.LOGIC.LOGIC.ZINV.QCK 800_418
X19Y29.LOGIC.LOGIC.INV.TB1 801_418
X19Y29.LOGIC.LOGIC.INV.BA1 802_418
X19Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_417
X18Y29.LOGIC.LOGIC.INV.TA1 794_397
X18Y29.LOGIC.LOGIC.INV.TA2 795_397
X18Y29.LOGIC.LOGIC.INV.TB2 796_397
X18Y29.LOGIC.LOGIC.INV.BA2 797_397
X18Y29.LOGIC.LOGIC.INV.BB1 798_397
X18Y29.LOGIC.LOGIC.INV.BB2 799_397
X18Y29.LOGIC.LOGIC.ZINV.QCK 800_397
X18Y29.LOGIC.LOGIC.INV.TB1 801_397
X18Y29.LOGIC.LOGIC.INV.BA1 802_397
X18Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_396
X17Y29.LOGIC.LOGIC.INV.TA1 794_376
X17Y29.LOGIC.LOGIC.INV.TA2 795_376
X17Y29.LOGIC.LOGIC.INV.TB2 796_376
X17Y29.LOGIC.LOGIC.INV.BA2 797_376
X17Y29.LOGIC.LOGIC.INV.BB1 798_376
X17Y29.LOGIC.LOGIC.INV.BB2 799_376
X17Y29.LOGIC.LOGIC.ZINV.QCK 800_376
X17Y29.LOGIC.LOGIC.INV.TB1 801_376
X17Y29.LOGIC.LOGIC.INV.BA1 802_376
X17Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_375
X17Y28.LOGIC.LOGIC.INV.TA1 766_376
X17Y28.LOGIC.LOGIC.INV.TA2 767_376
X17Y28.LOGIC.LOGIC.INV.TB2 768_376
X17Y28.LOGIC.LOGIC.INV.BA2 769_376
X17Y28.LOGIC.LOGIC.INV.BB1 770_376
X17Y28.LOGIC.LOGIC.INV.BB2 771_376
X17Y28.LOGIC.LOGIC.ZINV.QCK 772_376
X17Y28.LOGIC.LOGIC.INV.TB1 773_376
X17Y28.LOGIC.LOGIC.INV.BA1 774_376
X17Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_375
X17Y27.LOGIC.LOGIC.INV.TA1 738_376
X17Y27.LOGIC.LOGIC.INV.TA2 739_376
X17Y27.LOGIC.LOGIC.INV.TB2 740_376
X17Y27.LOGIC.LOGIC.INV.BA2 741_376
X17Y27.LOGIC.LOGIC.INV.BB1 742_376
X17Y27.LOGIC.LOGIC.INV.BB2 743_376
X17Y27.LOGIC.LOGIC.ZINV.QCK 744_376
X17Y27.LOGIC.LOGIC.INV.TB1 745_376
X17Y27.LOGIC.LOGIC.INV.BA1 746_376
X17Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_375
X17Y26.LOGIC.LOGIC.INV.TA1 710_376
X17Y26.LOGIC.LOGIC.INV.TA2 711_376
X17Y26.LOGIC.LOGIC.INV.TB2 712_376
X17Y26.LOGIC.LOGIC.INV.BA2 713_376
X17Y26.LOGIC.LOGIC.INV.BB1 714_376
X17Y26.LOGIC.LOGIC.INV.BB2 715_376
X17Y26.LOGIC.LOGIC.ZINV.QCK 716_376
X17Y26.LOGIC.LOGIC.INV.TB1 717_376
X17Y26.LOGIC.LOGIC.INV.BA1 718_376
X17Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_375
X19Y26.LOGIC.LOGIC.INV.TA1 710_418
X19Y26.LOGIC.LOGIC.INV.TA2 711_418
X19Y26.LOGIC.LOGIC.INV.TB2 712_418
X19Y26.LOGIC.LOGIC.INV.BA2 713_418
X19Y26.LOGIC.LOGIC.INV.BB1 714_418
X19Y26.LOGIC.LOGIC.INV.BB2 715_418
X19Y26.LOGIC.LOGIC.ZINV.QCK 716_418
X19Y26.LOGIC.LOGIC.INV.TB1 717_418
X19Y26.LOGIC.LOGIC.INV.BA1 718_418
X19Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_417
X19Y27.LOGIC.LOGIC.INV.TA1 738_418
X19Y27.LOGIC.LOGIC.INV.TA2 739_418
X19Y27.LOGIC.LOGIC.INV.TB2 740_418
X19Y27.LOGIC.LOGIC.INV.BA2 741_418
X19Y27.LOGIC.LOGIC.INV.BB1 742_418
X19Y27.LOGIC.LOGIC.INV.BB2 743_418
X19Y27.LOGIC.LOGIC.ZINV.QCK 744_418
X19Y27.LOGIC.LOGIC.INV.TB1 745_418
X19Y27.LOGIC.LOGIC.INV.BA1 746_418
X19Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_417
X22Y27.LOGIC.LOGIC.INV.TA1 738_481
X22Y27.LOGIC.LOGIC.INV.TA2 739_481
X22Y27.LOGIC.LOGIC.INV.TB2 740_481
X22Y27.LOGIC.LOGIC.INV.BA2 741_481
X22Y27.LOGIC.LOGIC.INV.BB1 742_481
X22Y27.LOGIC.LOGIC.INV.BB2 743_481
X22Y27.LOGIC.LOGIC.ZINV.QCK 744_481
X22Y27.LOGIC.LOGIC.INV.TB1 745_481
X22Y27.LOGIC.LOGIC.INV.BA1 746_481
X22Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_480
X23Y28.LOGIC.LOGIC.INV.TA1 766_502
X23Y28.LOGIC.LOGIC.INV.TA2 767_502
X23Y28.LOGIC.LOGIC.INV.TB2 768_502
X23Y28.LOGIC.LOGIC.INV.BA2 769_502
X23Y28.LOGIC.LOGIC.INV.BB1 770_502
X23Y28.LOGIC.LOGIC.INV.BB2 771_502
X23Y28.LOGIC.LOGIC.ZINV.QCK 772_502
X23Y28.LOGIC.LOGIC.INV.TB1 773_502
X23Y28.LOGIC.LOGIC.INV.BA1 774_502
X23Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_501
X22Y28.LOGIC.LOGIC.INV.TA1 766_481
X22Y28.LOGIC.LOGIC.INV.TA2 767_481
X22Y28.LOGIC.LOGIC.INV.TB2 768_481
X22Y28.LOGIC.LOGIC.INV.BA2 769_481
X22Y28.LOGIC.LOGIC.INV.BB1 770_481
X22Y28.LOGIC.LOGIC.INV.BB2 771_481
X22Y28.LOGIC.LOGIC.ZINV.QCK 772_481
X22Y28.LOGIC.LOGIC.INV.TB1 773_481
X22Y28.LOGIC.LOGIC.INV.BA1 774_481
X22Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_480
X22Y26.LOGIC.LOGIC.INV.TA1 710_481
X22Y26.LOGIC.LOGIC.INV.TA2 711_481
X22Y26.LOGIC.LOGIC.INV.TB2 712_481
X22Y26.LOGIC.LOGIC.INV.BA2 713_481
X22Y26.LOGIC.LOGIC.INV.BB1 714_481
X22Y26.LOGIC.LOGIC.INV.BB2 715_481
X22Y26.LOGIC.LOGIC.ZINV.QCK 716_481
X22Y26.LOGIC.LOGIC.INV.TB1 717_481
X22Y26.LOGIC.LOGIC.INV.BA1 718_481
X22Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_480
X24Y27.LOGIC.LOGIC.INV.TA1 738_523
X24Y27.LOGIC.LOGIC.INV.TA2 739_523
X24Y27.LOGIC.LOGIC.INV.TB2 740_523
X24Y27.LOGIC.LOGIC.INV.BA2 741_523
X24Y27.LOGIC.LOGIC.INV.BB1 742_523
X24Y27.LOGIC.LOGIC.INV.BB2 743_523
X24Y27.LOGIC.LOGIC.ZINV.QCK 744_523
X24Y27.LOGIC.LOGIC.INV.TB1 745_523
X24Y27.LOGIC.LOGIC.INV.BA1 746_523
X24Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_522
X24Y26.LOGIC.LOGIC.INV.TA1 710_523
X24Y26.LOGIC.LOGIC.INV.TA2 711_523
X24Y26.LOGIC.LOGIC.INV.TB2 712_523
X24Y26.LOGIC.LOGIC.INV.BA2 713_523
X24Y26.LOGIC.LOGIC.INV.BB1 714_523
X24Y26.LOGIC.LOGIC.INV.BB2 715_523
X24Y26.LOGIC.LOGIC.ZINV.QCK 716_523
X24Y26.LOGIC.LOGIC.INV.TB1 717_523
X24Y26.LOGIC.LOGIC.INV.BA1 718_523
X24Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_522
X24Y28.LOGIC.LOGIC.INV.TA1 766_523
X24Y28.LOGIC.LOGIC.INV.TA2 767_523
X24Y28.LOGIC.LOGIC.INV.TB2 768_523
X24Y28.LOGIC.LOGIC.INV.BA2 769_523
X24Y28.LOGIC.LOGIC.INV.BB1 770_523
X24Y28.LOGIC.LOGIC.INV.BB2 771_523
X24Y28.LOGIC.LOGIC.ZINV.QCK 772_523
X24Y28.LOGIC.LOGIC.INV.TB1 773_523
X24Y28.LOGIC.LOGIC.INV.BA1 774_523
X24Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_522
X24Y29.LOGIC.LOGIC.INV.TA1 794_523
X24Y29.LOGIC.LOGIC.INV.TA2 795_523
X24Y29.LOGIC.LOGIC.INV.TB2 796_523
X24Y29.LOGIC.LOGIC.INV.BA2 797_523
X24Y29.LOGIC.LOGIC.INV.BB1 798_523
X24Y29.LOGIC.LOGIC.INV.BB2 799_523
X24Y29.LOGIC.LOGIC.ZINV.QCK 800_523
X24Y29.LOGIC.LOGIC.INV.TB1 801_523
X24Y29.LOGIC.LOGIC.INV.BA1 802_523
X24Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_522
X23Y29.LOGIC.LOGIC.INV.TA1 794_502
X23Y29.LOGIC.LOGIC.INV.TA2 795_502
X23Y29.LOGIC.LOGIC.INV.TB2 796_502
X23Y29.LOGIC.LOGIC.INV.BA2 797_502
X23Y29.LOGIC.LOGIC.INV.BB1 798_502
X23Y29.LOGIC.LOGIC.INV.BB2 799_502
X23Y29.LOGIC.LOGIC.ZINV.QCK 800_502
X23Y29.LOGIC.LOGIC.INV.TB1 801_502
X23Y29.LOGIC.LOGIC.INV.BA1 802_502
X23Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_501
X22Y29.LOGIC.LOGIC.INV.TA1 794_481
X22Y29.LOGIC.LOGIC.INV.TA2 795_481
X22Y29.LOGIC.LOGIC.INV.TB2 796_481
X22Y29.LOGIC.LOGIC.INV.BA2 797_481
X22Y29.LOGIC.LOGIC.INV.BB1 798_481
X22Y29.LOGIC.LOGIC.INV.BB2 799_481
X22Y29.LOGIC.LOGIC.ZINV.QCK 800_481
X22Y29.LOGIC.LOGIC.INV.TB1 801_481
X22Y29.LOGIC.LOGIC.INV.BA1 802_481
X22Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_480
X21Y29.LOGIC.LOGIC.INV.TA1 794_460
X21Y29.LOGIC.LOGIC.INV.TA2 795_460
X21Y29.LOGIC.LOGIC.INV.TB2 796_460
X21Y29.LOGIC.LOGIC.INV.BA2 797_460
X21Y29.LOGIC.LOGIC.INV.BB1 798_460
X21Y29.LOGIC.LOGIC.INV.BB2 799_460
X21Y29.LOGIC.LOGIC.ZINV.QCK 800_460
X21Y29.LOGIC.LOGIC.INV.TB1 801_460
X21Y29.LOGIC.LOGIC.INV.BA1 802_460
X21Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_459
X21Y28.LOGIC.LOGIC.INV.TA1 766_460
X21Y28.LOGIC.LOGIC.INV.TA2 767_460
X21Y28.LOGIC.LOGIC.INV.TB2 768_460
X21Y28.LOGIC.LOGIC.INV.BA2 769_460
X21Y28.LOGIC.LOGIC.INV.BB1 770_460
X21Y28.LOGIC.LOGIC.INV.BB2 771_460
X21Y28.LOGIC.LOGIC.ZINV.QCK 772_460
X21Y28.LOGIC.LOGIC.INV.TB1 773_460
X21Y28.LOGIC.LOGIC.INV.BA1 774_460
X21Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_459
X21Y27.LOGIC.LOGIC.INV.TA1 738_460
X21Y27.LOGIC.LOGIC.INV.TA2 739_460
X21Y27.LOGIC.LOGIC.INV.TB2 740_460
X21Y27.LOGIC.LOGIC.INV.BA2 741_460
X21Y27.LOGIC.LOGIC.INV.BB1 742_460
X21Y27.LOGIC.LOGIC.INV.BB2 743_460
X21Y27.LOGIC.LOGIC.ZINV.QCK 744_460
X21Y27.LOGIC.LOGIC.INV.TB1 745_460
X21Y27.LOGIC.LOGIC.INV.BA1 746_460
X21Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_459
X21Y26.LOGIC.LOGIC.INV.TA1 710_460
X21Y26.LOGIC.LOGIC.INV.TA2 711_460
X21Y26.LOGIC.LOGIC.INV.TB2 712_460
X21Y26.LOGIC.LOGIC.INV.BA2 713_460
X21Y26.LOGIC.LOGIC.INV.BB1 714_460
X21Y26.LOGIC.LOGIC.INV.BB2 715_460
X21Y26.LOGIC.LOGIC.ZINV.QCK 716_460
X21Y26.LOGIC.LOGIC.INV.TB1 717_460
X21Y26.LOGIC.LOGIC.INV.BA1 718_460
X21Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_459
X23Y26.LOGIC.LOGIC.INV.TA1 710_502
X23Y26.LOGIC.LOGIC.INV.TA2 711_502
X23Y26.LOGIC.LOGIC.INV.TB2 712_502
X23Y26.LOGIC.LOGIC.INV.BA2 713_502
X23Y26.LOGIC.LOGIC.INV.BB1 714_502
X23Y26.LOGIC.LOGIC.INV.BB2 715_502
X23Y26.LOGIC.LOGIC.ZINV.QCK 716_502
X23Y26.LOGIC.LOGIC.INV.TB1 717_502
X23Y26.LOGIC.LOGIC.INV.BA1 718_502
X23Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_501
X23Y27.LOGIC.LOGIC.INV.TA1 738_502
X23Y27.LOGIC.LOGIC.INV.TA2 739_502
X23Y27.LOGIC.LOGIC.INV.TB2 740_502
X23Y27.LOGIC.LOGIC.INV.BA2 741_502
X23Y27.LOGIC.LOGIC.INV.BB1 742_502
X23Y27.LOGIC.LOGIC.INV.BB2 743_502
X23Y27.LOGIC.LOGIC.ZINV.QCK 744_502
X23Y27.LOGIC.LOGIC.INV.TB1 745_502
X23Y27.LOGIC.LOGIC.INV.BA1 746_502
X23Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_501
X18Y23.LOGIC.LOGIC.INV.TA1 625_397
X18Y23.LOGIC.LOGIC.INV.TA2 626_397
X18Y23.LOGIC.LOGIC.INV.TB2 627_397
X18Y23.LOGIC.LOGIC.INV.BA2 628_397
X18Y23.LOGIC.LOGIC.INV.BB1 629_397
X18Y23.LOGIC.LOGIC.INV.BB2 630_397
X18Y23.LOGIC.LOGIC.ZINV.QCK 631_397
X18Y23.LOGIC.LOGIC.INV.TB1 632_397
X18Y23.LOGIC.LOGIC.INV.BA1 633_397
X18Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_396
X19Y24.LOGIC.LOGIC.INV.TA1 654_418
X19Y24.LOGIC.LOGIC.INV.TA2 655_418
X19Y24.LOGIC.LOGIC.INV.TB2 656_418
X19Y24.LOGIC.LOGIC.INV.BA2 657_418
X19Y24.LOGIC.LOGIC.INV.BB1 658_418
X19Y24.LOGIC.LOGIC.INV.BB2 659_418
X19Y24.LOGIC.LOGIC.ZINV.QCK 660_418
X19Y24.LOGIC.LOGIC.INV.TB1 661_418
X19Y24.LOGIC.LOGIC.INV.BA1 662_418
X19Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_417
X18Y24.LOGIC.LOGIC.INV.TA1 654_397
X18Y24.LOGIC.LOGIC.INV.TA2 655_397
X18Y24.LOGIC.LOGIC.INV.TB2 656_397
X18Y24.LOGIC.LOGIC.INV.BA2 657_397
X18Y24.LOGIC.LOGIC.INV.BB1 658_397
X18Y24.LOGIC.LOGIC.INV.BB2 659_397
X18Y24.LOGIC.LOGIC.ZINV.QCK 660_397
X18Y24.LOGIC.LOGIC.INV.TB1 661_397
X18Y24.LOGIC.LOGIC.INV.BA1 662_397
X18Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_396
X18Y22.LOGIC.LOGIC.INV.TA1 597_397
X18Y22.LOGIC.LOGIC.INV.TA2 598_397
X18Y22.LOGIC.LOGIC.INV.TB2 599_397
X18Y22.LOGIC.LOGIC.INV.BA2 600_397
X18Y22.LOGIC.LOGIC.INV.BB1 601_397
X18Y22.LOGIC.LOGIC.INV.BB2 602_397
X18Y22.LOGIC.LOGIC.ZINV.QCK 603_397
X18Y22.LOGIC.LOGIC.INV.TB1 604_397
X18Y22.LOGIC.LOGIC.INV.BA1 605_397
X18Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_396
X20Y23.LOGIC.LOGIC.INV.TA1 625_439
X20Y23.LOGIC.LOGIC.INV.TA2 626_439
X20Y23.LOGIC.LOGIC.INV.TB2 627_439
X20Y23.LOGIC.LOGIC.INV.BA2 628_439
X20Y23.LOGIC.LOGIC.INV.BB1 629_439
X20Y23.LOGIC.LOGIC.INV.BB2 630_439
X20Y23.LOGIC.LOGIC.ZINV.QCK 631_439
X20Y23.LOGIC.LOGIC.INV.TB1 632_439
X20Y23.LOGIC.LOGIC.INV.BA1 633_439
X20Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_438
X20Y22.LOGIC.LOGIC.INV.TA1 597_439
X20Y22.LOGIC.LOGIC.INV.TA2 598_439
X20Y22.LOGIC.LOGIC.INV.TB2 599_439
X20Y22.LOGIC.LOGIC.INV.BA2 600_439
X20Y22.LOGIC.LOGIC.INV.BB1 601_439
X20Y22.LOGIC.LOGIC.INV.BB2 602_439
X20Y22.LOGIC.LOGIC.ZINV.QCK 603_439
X20Y22.LOGIC.LOGIC.INV.TB1 604_439
X20Y22.LOGIC.LOGIC.INV.BA1 605_439
X20Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_438
X20Y24.LOGIC.LOGIC.INV.TA1 654_439
X20Y24.LOGIC.LOGIC.INV.TA2 655_439
X20Y24.LOGIC.LOGIC.INV.TB2 656_439
X20Y24.LOGIC.LOGIC.INV.BA2 657_439
X20Y24.LOGIC.LOGIC.INV.BB1 658_439
X20Y24.LOGIC.LOGIC.INV.BB2 659_439
X20Y24.LOGIC.LOGIC.ZINV.QCK 660_439
X20Y24.LOGIC.LOGIC.INV.TB1 661_439
X20Y24.LOGIC.LOGIC.INV.BA1 662_439
X20Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_438
X20Y25.LOGIC.LOGIC.INV.TA1 682_439
X20Y25.LOGIC.LOGIC.INV.TA2 683_439
X20Y25.LOGIC.LOGIC.INV.TB2 684_439
X20Y25.LOGIC.LOGIC.INV.BA2 685_439
X20Y25.LOGIC.LOGIC.INV.BB1 686_439
X20Y25.LOGIC.LOGIC.INV.BB2 687_439
X20Y25.LOGIC.LOGIC.ZINV.QCK 688_439
X20Y25.LOGIC.LOGIC.INV.TB1 689_439
X20Y25.LOGIC.LOGIC.INV.BA1 690_439
X20Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_438
X19Y25.LOGIC.LOGIC.INV.TA1 682_418
X19Y25.LOGIC.LOGIC.INV.TA2 683_418
X19Y25.LOGIC.LOGIC.INV.TB2 684_418
X19Y25.LOGIC.LOGIC.INV.BA2 685_418
X19Y25.LOGIC.LOGIC.INV.BB1 686_418
X19Y25.LOGIC.LOGIC.INV.BB2 687_418
X19Y25.LOGIC.LOGIC.ZINV.QCK 688_418
X19Y25.LOGIC.LOGIC.INV.TB1 689_418
X19Y25.LOGIC.LOGIC.INV.BA1 690_418
X19Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_417
X18Y25.LOGIC.LOGIC.INV.TA1 682_397
X18Y25.LOGIC.LOGIC.INV.TA2 683_397
X18Y25.LOGIC.LOGIC.INV.TB2 684_397
X18Y25.LOGIC.LOGIC.INV.BA2 685_397
X18Y25.LOGIC.LOGIC.INV.BB1 686_397
X18Y25.LOGIC.LOGIC.INV.BB2 687_397
X18Y25.LOGIC.LOGIC.ZINV.QCK 688_397
X18Y25.LOGIC.LOGIC.INV.TB1 689_397
X18Y25.LOGIC.LOGIC.INV.BA1 690_397
X18Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_396
X17Y25.LOGIC.LOGIC.INV.TA1 682_376
X17Y25.LOGIC.LOGIC.INV.TA2 683_376
X17Y25.LOGIC.LOGIC.INV.TB2 684_376
X17Y25.LOGIC.LOGIC.INV.BA2 685_376
X17Y25.LOGIC.LOGIC.INV.BB1 686_376
X17Y25.LOGIC.LOGIC.INV.BB2 687_376
X17Y25.LOGIC.LOGIC.ZINV.QCK 688_376
X17Y25.LOGIC.LOGIC.INV.TB1 689_376
X17Y25.LOGIC.LOGIC.INV.BA1 690_376
X17Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_375
X17Y24.LOGIC.LOGIC.INV.TA1 654_376
X17Y24.LOGIC.LOGIC.INV.TA2 655_376
X17Y24.LOGIC.LOGIC.INV.TB2 656_376
X17Y24.LOGIC.LOGIC.INV.BA2 657_376
X17Y24.LOGIC.LOGIC.INV.BB1 658_376
X17Y24.LOGIC.LOGIC.INV.BB2 659_376
X17Y24.LOGIC.LOGIC.ZINV.QCK 660_376
X17Y24.LOGIC.LOGIC.INV.TB1 661_376
X17Y24.LOGIC.LOGIC.INV.BA1 662_376
X17Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_375
X17Y23.LOGIC.LOGIC.INV.TA1 625_376
X17Y23.LOGIC.LOGIC.INV.TA2 626_376
X17Y23.LOGIC.LOGIC.INV.TB2 627_376
X17Y23.LOGIC.LOGIC.INV.BA2 628_376
X17Y23.LOGIC.LOGIC.INV.BB1 629_376
X17Y23.LOGIC.LOGIC.INV.BB2 630_376
X17Y23.LOGIC.LOGIC.ZINV.QCK 631_376
X17Y23.LOGIC.LOGIC.INV.TB1 632_376
X17Y23.LOGIC.LOGIC.INV.BA1 633_376
X17Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_375
X17Y22.LOGIC.LOGIC.INV.TA1 597_376
X17Y22.LOGIC.LOGIC.INV.TA2 598_376
X17Y22.LOGIC.LOGIC.INV.TB2 599_376
X17Y22.LOGIC.LOGIC.INV.BA2 600_376
X17Y22.LOGIC.LOGIC.INV.BB1 601_376
X17Y22.LOGIC.LOGIC.INV.BB2 602_376
X17Y22.LOGIC.LOGIC.ZINV.QCK 603_376
X17Y22.LOGIC.LOGIC.INV.TB1 604_376
X17Y22.LOGIC.LOGIC.INV.BA1 605_376
X17Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_375
X19Y22.LOGIC.LOGIC.INV.TA1 597_418
X19Y22.LOGIC.LOGIC.INV.TA2 598_418
X19Y22.LOGIC.LOGIC.INV.TB2 599_418
X19Y22.LOGIC.LOGIC.INV.BA2 600_418
X19Y22.LOGIC.LOGIC.INV.BB1 601_418
X19Y22.LOGIC.LOGIC.INV.BB2 602_418
X19Y22.LOGIC.LOGIC.ZINV.QCK 603_418
X19Y22.LOGIC.LOGIC.INV.TB1 604_418
X19Y22.LOGIC.LOGIC.INV.BA1 605_418
X19Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_417
X19Y23.LOGIC.LOGIC.INV.TA1 625_418
X19Y23.LOGIC.LOGIC.INV.TA2 626_418
X19Y23.LOGIC.LOGIC.INV.TB2 627_418
X19Y23.LOGIC.LOGIC.INV.BA2 628_418
X19Y23.LOGIC.LOGIC.INV.BB1 629_418
X19Y23.LOGIC.LOGIC.INV.BB2 630_418
X19Y23.LOGIC.LOGIC.ZINV.QCK 631_418
X19Y23.LOGIC.LOGIC.INV.TB1 632_418
X19Y23.LOGIC.LOGIC.INV.BA1 633_418
X19Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_417
X22Y23.LOGIC.LOGIC.INV.TA1 625_481
X22Y23.LOGIC.LOGIC.INV.TA2 626_481
X22Y23.LOGIC.LOGIC.INV.TB2 627_481
X22Y23.LOGIC.LOGIC.INV.BA2 628_481
X22Y23.LOGIC.LOGIC.INV.BB1 629_481
X22Y23.LOGIC.LOGIC.INV.BB2 630_481
X22Y23.LOGIC.LOGIC.ZINV.QCK 631_481
X22Y23.LOGIC.LOGIC.INV.TB1 632_481
X22Y23.LOGIC.LOGIC.INV.BA1 633_481
X22Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_480
X23Y24.LOGIC.LOGIC.INV.TA1 654_502
X23Y24.LOGIC.LOGIC.INV.TA2 655_502
X23Y24.LOGIC.LOGIC.INV.TB2 656_502
X23Y24.LOGIC.LOGIC.INV.BA2 657_502
X23Y24.LOGIC.LOGIC.INV.BB1 658_502
X23Y24.LOGIC.LOGIC.INV.BB2 659_502
X23Y24.LOGIC.LOGIC.ZINV.QCK 660_502
X23Y24.LOGIC.LOGIC.INV.TB1 661_502
X23Y24.LOGIC.LOGIC.INV.BA1 662_502
X23Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_501
X22Y24.LOGIC.LOGIC.INV.TA1 654_481
X22Y24.LOGIC.LOGIC.INV.TA2 655_481
X22Y24.LOGIC.LOGIC.INV.TB2 656_481
X22Y24.LOGIC.LOGIC.INV.BA2 657_481
X22Y24.LOGIC.LOGIC.INV.BB1 658_481
X22Y24.LOGIC.LOGIC.INV.BB2 659_481
X22Y24.LOGIC.LOGIC.ZINV.QCK 660_481
X22Y24.LOGIC.LOGIC.INV.TB1 661_481
X22Y24.LOGIC.LOGIC.INV.BA1 662_481
X22Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_480
X22Y22.LOGIC.LOGIC.INV.TA1 597_481
X22Y22.LOGIC.LOGIC.INV.TA2 598_481
X22Y22.LOGIC.LOGIC.INV.TB2 599_481
X22Y22.LOGIC.LOGIC.INV.BA2 600_481
X22Y22.LOGIC.LOGIC.INV.BB1 601_481
X22Y22.LOGIC.LOGIC.INV.BB2 602_481
X22Y22.LOGIC.LOGIC.ZINV.QCK 603_481
X22Y22.LOGIC.LOGIC.INV.TB1 604_481
X22Y22.LOGIC.LOGIC.INV.BA1 605_481
X22Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_480
X24Y23.QMUX.QMUX.IQTFC_Z_0_ 626_522
X24Y23.QMUX.QMUX.IQTFC_Z_1_ 627_522
X24Y23.QMUX.QMUX.IQTFC_Z_2_ 627_523
X24Y23.QMUX.QMUX.IQTFC_Z_3_ 628_523
X24Y23.QMUX.QMUX.I_invblock.I_J0.ZINV.IS0 621_523
X24Y23.QMUX.QMUX.I_invblock.I_J1.ZINV.IS1 622_523
X24Y23.QMUX.QMUX.I_invblock.I_J2.ZINV.IS0 623_523
X24Y23.QMUX.QMUX.I_invblock.I_J3.ZINV.IS0 624_523
X24Y23.QMUX.QMUX.I_invblock.I_J4.ZINV.IS1 625_523
X24Y22.LOGIC.LOGIC.INV.TA1 597_523
X24Y22.LOGIC.LOGIC.INV.TA2 598_523
X24Y22.LOGIC.LOGIC.INV.TB2 599_523
X24Y22.LOGIC.LOGIC.INV.BA2 600_523
X24Y22.LOGIC.LOGIC.INV.BB1 601_523
X24Y22.LOGIC.LOGIC.INV.BB2 602_523
X24Y22.LOGIC.LOGIC.ZINV.QCK 603_523
X24Y22.LOGIC.LOGIC.INV.TB1 604_523
X24Y22.LOGIC.LOGIC.INV.BA1 605_523
X24Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_522
X24Y24.LOGIC.LOGIC.INV.TA1 654_523
X24Y24.LOGIC.LOGIC.INV.TA2 655_523
X24Y24.LOGIC.LOGIC.INV.TB2 656_523
X24Y24.LOGIC.LOGIC.INV.BA2 657_523
X24Y24.LOGIC.LOGIC.INV.BB1 658_523
X24Y24.LOGIC.LOGIC.INV.BB2 659_523
X24Y24.LOGIC.LOGIC.ZINV.QCK 660_523
X24Y24.LOGIC.LOGIC.INV.TB1 661_523
X24Y24.LOGIC.LOGIC.INV.BA1 662_523
X24Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_522
X24Y25.LOGIC.LOGIC.INV.TA1 682_523
X24Y25.LOGIC.LOGIC.INV.TA2 683_523
X24Y25.LOGIC.LOGIC.INV.TB2 684_523
X24Y25.LOGIC.LOGIC.INV.BA2 685_523
X24Y25.LOGIC.LOGIC.INV.BB1 686_523
X24Y25.LOGIC.LOGIC.INV.BB2 687_523
X24Y25.LOGIC.LOGIC.ZINV.QCK 688_523
X24Y25.LOGIC.LOGIC.INV.TB1 689_523
X24Y25.LOGIC.LOGIC.INV.BA1 690_523
X24Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_522
X23Y25.LOGIC.LOGIC.INV.TA1 682_502
X23Y25.LOGIC.LOGIC.INV.TA2 683_502
X23Y25.LOGIC.LOGIC.INV.TB2 684_502
X23Y25.LOGIC.LOGIC.INV.BA2 685_502
X23Y25.LOGIC.LOGIC.INV.BB1 686_502
X23Y25.LOGIC.LOGIC.INV.BB2 687_502
X23Y25.LOGIC.LOGIC.ZINV.QCK 688_502
X23Y25.LOGIC.LOGIC.INV.TB1 689_502
X23Y25.LOGIC.LOGIC.INV.BA1 690_502
X23Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_501
X22Y25.LOGIC.LOGIC.INV.TA1 682_481
X22Y25.LOGIC.LOGIC.INV.TA2 683_481
X22Y25.LOGIC.LOGIC.INV.TB2 684_481
X22Y25.LOGIC.LOGIC.INV.BA2 685_481
X22Y25.LOGIC.LOGIC.INV.BB1 686_481
X22Y25.LOGIC.LOGIC.INV.BB2 687_481
X22Y25.LOGIC.LOGIC.ZINV.QCK 688_481
X22Y25.LOGIC.LOGIC.INV.TB1 689_481
X22Y25.LOGIC.LOGIC.INV.BA1 690_481
X22Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_480
X21Y25.LOGIC.LOGIC.INV.TA1 682_460
X21Y25.LOGIC.LOGIC.INV.TA2 683_460
X21Y25.LOGIC.LOGIC.INV.TB2 684_460
X21Y25.LOGIC.LOGIC.INV.BA2 685_460
X21Y25.LOGIC.LOGIC.INV.BB1 686_460
X21Y25.LOGIC.LOGIC.INV.BB2 687_460
X21Y25.LOGIC.LOGIC.ZINV.QCK 688_460
X21Y25.LOGIC.LOGIC.INV.TB1 689_460
X21Y25.LOGIC.LOGIC.INV.BA1 690_460
X21Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_459
X21Y24.LOGIC.LOGIC.INV.TA1 654_460
X21Y24.LOGIC.LOGIC.INV.TA2 655_460
X21Y24.LOGIC.LOGIC.INV.TB2 656_460
X21Y24.LOGIC.LOGIC.INV.BA2 657_460
X21Y24.LOGIC.LOGIC.INV.BB1 658_460
X21Y24.LOGIC.LOGIC.INV.BB2 659_460
X21Y24.LOGIC.LOGIC.ZINV.QCK 660_460
X21Y24.LOGIC.LOGIC.INV.TB1 661_460
X21Y24.LOGIC.LOGIC.INV.BA1 662_460
X21Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_459
X21Y23.LOGIC.LOGIC.INV.TA1 625_460
X21Y23.LOGIC.LOGIC.INV.TA2 626_460
X21Y23.LOGIC.LOGIC.INV.TB2 627_460
X21Y23.LOGIC.LOGIC.INV.BA2 628_460
X21Y23.LOGIC.LOGIC.INV.BB1 629_460
X21Y23.LOGIC.LOGIC.INV.BB2 630_460
X21Y23.LOGIC.LOGIC.ZINV.QCK 631_460
X21Y23.LOGIC.LOGIC.INV.TB1 632_460
X21Y23.LOGIC.LOGIC.INV.BA1 633_460
X21Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_459
X21Y22.LOGIC.LOGIC.INV.TA1 597_460
X21Y22.LOGIC.LOGIC.INV.TA2 598_460
X21Y22.LOGIC.LOGIC.INV.TB2 599_460
X21Y22.LOGIC.LOGIC.INV.BA2 600_460
X21Y22.LOGIC.LOGIC.INV.BB1 601_460
X21Y22.LOGIC.LOGIC.INV.BB2 602_460
X21Y22.LOGIC.LOGIC.ZINV.QCK 603_460
X21Y22.LOGIC.LOGIC.INV.TB1 604_460
X21Y22.LOGIC.LOGIC.INV.BA1 605_460
X21Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_459
X23Y22.LOGIC.LOGIC.INV.TA1 597_502
X23Y22.LOGIC.LOGIC.INV.TA2 598_502
X23Y22.LOGIC.LOGIC.INV.TB2 599_502
X23Y22.LOGIC.LOGIC.INV.BA2 600_502
X23Y22.LOGIC.LOGIC.INV.BB1 601_502
X23Y22.LOGIC.LOGIC.INV.BB2 602_502
X23Y22.LOGIC.LOGIC.ZINV.QCK 603_502
X23Y22.LOGIC.LOGIC.INV.TB1 604_502
X23Y22.LOGIC.LOGIC.INV.BA1 605_502
X23Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_501
X23Y23.LOGIC.LOGIC.INV.TA1 625_502
X23Y23.LOGIC.LOGIC.INV.TA2 626_502
X23Y23.LOGIC.LOGIC.INV.TB2 627_502
X23Y23.LOGIC.LOGIC.INV.BA2 628_502
X23Y23.LOGIC.LOGIC.INV.BB1 629_502
X23Y23.LOGIC.LOGIC.INV.BB2 630_502
X23Y23.LOGIC.LOGIC.ZINV.QCK 631_502
X23Y23.LOGIC.LOGIC.INV.TB1 632_502
X23Y23.LOGIC.LOGIC.INV.BA1 633_502
X23Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_501
X26Y27.LOGIC.LOGIC.INV.TA1 738_565
X26Y27.LOGIC.LOGIC.INV.TA2 739_565
X26Y27.LOGIC.LOGIC.INV.TB2 740_565
X26Y27.LOGIC.LOGIC.INV.BA2 741_565
X26Y27.LOGIC.LOGIC.INV.BB1 742_565
X26Y27.LOGIC.LOGIC.INV.BB2 743_565
X26Y27.LOGIC.LOGIC.ZINV.QCK 744_565
X26Y27.LOGIC.LOGIC.INV.TB1 745_565
X26Y27.LOGIC.LOGIC.INV.BA1 746_565
X26Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_564
X27Y28.LOGIC.LOGIC.INV.TA1 766_586
X27Y28.LOGIC.LOGIC.INV.TA2 767_586
X27Y28.LOGIC.LOGIC.INV.TB2 768_586
X27Y28.LOGIC.LOGIC.INV.BA2 769_586
X27Y28.LOGIC.LOGIC.INV.BB1 770_586
X27Y28.LOGIC.LOGIC.INV.BB2 771_586
X27Y28.LOGIC.LOGIC.ZINV.QCK 772_586
X27Y28.LOGIC.LOGIC.INV.TB1 773_586
X27Y28.LOGIC.LOGIC.INV.BA1 774_586
X27Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_585
X26Y28.LOGIC.LOGIC.INV.TA1 766_565
X26Y28.LOGIC.LOGIC.INV.TA2 767_565
X26Y28.LOGIC.LOGIC.INV.TB2 768_565
X26Y28.LOGIC.LOGIC.INV.BA2 769_565
X26Y28.LOGIC.LOGIC.INV.BB1 770_565
X26Y28.LOGIC.LOGIC.INV.BB2 771_565
X26Y28.LOGIC.LOGIC.ZINV.QCK 772_565
X26Y28.LOGIC.LOGIC.INV.TB1 773_565
X26Y28.LOGIC.LOGIC.INV.BA1 774_565
X26Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_564
X26Y26.LOGIC.LOGIC.INV.TA1 710_565
X26Y26.LOGIC.LOGIC.INV.TA2 711_565
X26Y26.LOGIC.LOGIC.INV.TB2 712_565
X26Y26.LOGIC.LOGIC.INV.BA2 713_565
X26Y26.LOGIC.LOGIC.INV.BB1 714_565
X26Y26.LOGIC.LOGIC.INV.BB2 715_565
X26Y26.LOGIC.LOGIC.ZINV.QCK 716_565
X26Y26.LOGIC.LOGIC.INV.TB1 717_565
X26Y26.LOGIC.LOGIC.INV.BA1 718_565
X26Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_564
X28Y27.LOGIC.LOGIC.INV.TA1 738_607
X28Y27.LOGIC.LOGIC.INV.TA2 739_607
X28Y27.LOGIC.LOGIC.INV.TB2 740_607
X28Y27.LOGIC.LOGIC.INV.BA2 741_607
X28Y27.LOGIC.LOGIC.INV.BB1 742_607
X28Y27.LOGIC.LOGIC.INV.BB2 743_607
X28Y27.LOGIC.LOGIC.ZINV.QCK 744_607
X28Y27.LOGIC.LOGIC.INV.TB1 745_607
X28Y27.LOGIC.LOGIC.INV.BA1 746_607
X28Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_606
X28Y26.LOGIC.LOGIC.INV.TA1 710_607
X28Y26.LOGIC.LOGIC.INV.TA2 711_607
X28Y26.LOGIC.LOGIC.INV.TB2 712_607
X28Y26.LOGIC.LOGIC.INV.BA2 713_607
X28Y26.LOGIC.LOGIC.INV.BB1 714_607
X28Y26.LOGIC.LOGIC.INV.BB2 715_607
X28Y26.LOGIC.LOGIC.ZINV.QCK 716_607
X28Y26.LOGIC.LOGIC.INV.TB1 717_607
X28Y26.LOGIC.LOGIC.INV.BA1 718_607
X28Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_606
X28Y28.LOGIC.LOGIC.INV.TA1 766_607
X28Y28.LOGIC.LOGIC.INV.TA2 767_607
X28Y28.LOGIC.LOGIC.INV.TB2 768_607
X28Y28.LOGIC.LOGIC.INV.BA2 769_607
X28Y28.LOGIC.LOGIC.INV.BB1 770_607
X28Y28.LOGIC.LOGIC.INV.BB2 771_607
X28Y28.LOGIC.LOGIC.ZINV.QCK 772_607
X28Y28.LOGIC.LOGIC.INV.TB1 773_607
X28Y28.LOGIC.LOGIC.INV.BA1 774_607
X28Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_606
X28Y29.LOGIC.LOGIC.INV.TA1 794_607
X28Y29.LOGIC.LOGIC.INV.TA2 795_607
X28Y29.LOGIC.LOGIC.INV.TB2 796_607
X28Y29.LOGIC.LOGIC.INV.BA2 797_607
X28Y29.LOGIC.LOGIC.INV.BB1 798_607
X28Y29.LOGIC.LOGIC.INV.BB2 799_607
X28Y29.LOGIC.LOGIC.ZINV.QCK 800_607
X28Y29.LOGIC.LOGIC.INV.TB1 801_607
X28Y29.LOGIC.LOGIC.INV.BA1 802_607
X28Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_606
X27Y29.LOGIC.LOGIC.INV.TA1 794_586
X27Y29.LOGIC.LOGIC.INV.TA2 795_586
X27Y29.LOGIC.LOGIC.INV.TB2 796_586
X27Y29.LOGIC.LOGIC.INV.BA2 797_586
X27Y29.LOGIC.LOGIC.INV.BB1 798_586
X27Y29.LOGIC.LOGIC.INV.BB2 799_586
X27Y29.LOGIC.LOGIC.ZINV.QCK 800_586
X27Y29.LOGIC.LOGIC.INV.TB1 801_586
X27Y29.LOGIC.LOGIC.INV.BA1 802_586
X27Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_585
X26Y29.LOGIC.LOGIC.INV.TA1 794_565
X26Y29.LOGIC.LOGIC.INV.TA2 795_565
X26Y29.LOGIC.LOGIC.INV.TB2 796_565
X26Y29.LOGIC.LOGIC.INV.BA2 797_565
X26Y29.LOGIC.LOGIC.INV.BB1 798_565
X26Y29.LOGIC.LOGIC.INV.BB2 799_565
X26Y29.LOGIC.LOGIC.ZINV.QCK 800_565
X26Y29.LOGIC.LOGIC.INV.TB1 801_565
X26Y29.LOGIC.LOGIC.INV.BA1 802_565
X26Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_564
X25Y29.LOGIC.LOGIC.INV.TA1 794_544
X25Y29.LOGIC.LOGIC.INV.TA2 795_544
X25Y29.LOGIC.LOGIC.INV.TB2 796_544
X25Y29.LOGIC.LOGIC.INV.BA2 797_544
X25Y29.LOGIC.LOGIC.INV.BB1 798_544
X25Y29.LOGIC.LOGIC.INV.BB2 799_544
X25Y29.LOGIC.LOGIC.ZINV.QCK 800_544
X25Y29.LOGIC.LOGIC.INV.TB1 801_544
X25Y29.LOGIC.LOGIC.INV.BA1 802_544
X25Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_543
X25Y28.LOGIC.LOGIC.INV.TA1 766_544
X25Y28.LOGIC.LOGIC.INV.TA2 767_544
X25Y28.LOGIC.LOGIC.INV.TB2 768_544
X25Y28.LOGIC.LOGIC.INV.BA2 769_544
X25Y28.LOGIC.LOGIC.INV.BB1 770_544
X25Y28.LOGIC.LOGIC.INV.BB2 771_544
X25Y28.LOGIC.LOGIC.ZINV.QCK 772_544
X25Y28.LOGIC.LOGIC.INV.TB1 773_544
X25Y28.LOGIC.LOGIC.INV.BA1 774_544
X25Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_543
X25Y27.LOGIC.LOGIC.INV.TA1 738_544
X25Y27.LOGIC.LOGIC.INV.TA2 739_544
X25Y27.LOGIC.LOGIC.INV.TB2 740_544
X25Y27.LOGIC.LOGIC.INV.BA2 741_544
X25Y27.LOGIC.LOGIC.INV.BB1 742_544
X25Y27.LOGIC.LOGIC.INV.BB2 743_544
X25Y27.LOGIC.LOGIC.ZINV.QCK 744_544
X25Y27.LOGIC.LOGIC.INV.TB1 745_544
X25Y27.LOGIC.LOGIC.INV.BA1 746_544
X25Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_543
X25Y26.LOGIC.LOGIC.INV.TA1 710_544
X25Y26.LOGIC.LOGIC.INV.TA2 711_544
X25Y26.LOGIC.LOGIC.INV.TB2 712_544
X25Y26.LOGIC.LOGIC.INV.BA2 713_544
X25Y26.LOGIC.LOGIC.INV.BB1 714_544
X25Y26.LOGIC.LOGIC.INV.BB2 715_544
X25Y26.LOGIC.LOGIC.ZINV.QCK 716_544
X25Y26.LOGIC.LOGIC.INV.TB1 717_544
X25Y26.LOGIC.LOGIC.INV.BA1 718_544
X25Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_543
X27Y26.LOGIC.LOGIC.INV.TA1 710_586
X27Y26.LOGIC.LOGIC.INV.TA2 711_586
X27Y26.LOGIC.LOGIC.INV.TB2 712_586
X27Y26.LOGIC.LOGIC.INV.BA2 713_586
X27Y26.LOGIC.LOGIC.INV.BB1 714_586
X27Y26.LOGIC.LOGIC.INV.BB2 715_586
X27Y26.LOGIC.LOGIC.ZINV.QCK 716_586
X27Y26.LOGIC.LOGIC.INV.TB1 717_586
X27Y26.LOGIC.LOGIC.INV.BA1 718_586
X27Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_585
X27Y27.LOGIC.LOGIC.INV.TA1 738_586
X27Y27.LOGIC.LOGIC.INV.TA2 739_586
X27Y27.LOGIC.LOGIC.INV.TB2 740_586
X27Y27.LOGIC.LOGIC.INV.BA2 741_586
X27Y27.LOGIC.LOGIC.INV.BB1 742_586
X27Y27.LOGIC.LOGIC.INV.BB2 743_586
X27Y27.LOGIC.LOGIC.ZINV.QCK 744_586
X27Y27.LOGIC.LOGIC.INV.TB1 745_586
X27Y27.LOGIC.LOGIC.INV.BA1 746_586
X27Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_585
X30Y27.LOGIC.LOGIC.INV.TA1 738_649
X30Y27.LOGIC.LOGIC.INV.TA2 739_649
X30Y27.LOGIC.LOGIC.INV.TB2 740_649
X30Y27.LOGIC.LOGIC.INV.BA2 741_649
X30Y27.LOGIC.LOGIC.INV.BB1 742_649
X30Y27.LOGIC.LOGIC.INV.BB2 743_649
X30Y27.LOGIC.LOGIC.ZINV.QCK 744_649
X30Y27.LOGIC.LOGIC.INV.TB1 745_649
X30Y27.LOGIC.LOGIC.INV.BA1 746_649
X30Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_648
X31Y28.LOGIC.LOGIC.INV.TA1 766_670
X31Y28.LOGIC.LOGIC.INV.TA2 767_670
X31Y28.LOGIC.LOGIC.INV.TB2 768_670
X31Y28.LOGIC.LOGIC.INV.BA2 769_670
X31Y28.LOGIC.LOGIC.INV.BB1 770_670
X31Y28.LOGIC.LOGIC.INV.BB2 771_670
X31Y28.LOGIC.LOGIC.ZINV.QCK 772_670
X31Y28.LOGIC.LOGIC.INV.TB1 773_670
X31Y28.LOGIC.LOGIC.INV.BA1 774_670
X31Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_669
X30Y28.LOGIC.LOGIC.INV.TA1 766_649
X30Y28.LOGIC.LOGIC.INV.TA2 767_649
X30Y28.LOGIC.LOGIC.INV.TB2 768_649
X30Y28.LOGIC.LOGIC.INV.BA2 769_649
X30Y28.LOGIC.LOGIC.INV.BB1 770_649
X30Y28.LOGIC.LOGIC.INV.BB2 771_649
X30Y28.LOGIC.LOGIC.ZINV.QCK 772_649
X30Y28.LOGIC.LOGIC.INV.TB1 773_649
X30Y28.LOGIC.LOGIC.INV.BA1 774_649
X30Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_648
X30Y26.LOGIC.LOGIC.INV.TA1 710_649
X30Y26.LOGIC.LOGIC.INV.TA2 711_649
X30Y26.LOGIC.LOGIC.INV.TB2 712_649
X30Y26.LOGIC.LOGIC.INV.BA2 713_649
X30Y26.LOGIC.LOGIC.INV.BB1 714_649
X30Y26.LOGIC.LOGIC.INV.BB2 715_649
X30Y26.LOGIC.LOGIC.ZINV.QCK 716_649
X30Y26.LOGIC.LOGIC.INV.TB1 717_649
X30Y26.LOGIC.LOGIC.INV.BA1 718_649
X30Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_648
X32Y27.LOGIC.LOGIC.INV.TA1 738_691
X32Y27.LOGIC.LOGIC.INV.TA2 739_691
X32Y27.LOGIC.LOGIC.INV.TB2 740_691
X32Y27.LOGIC.LOGIC.INV.BA2 741_691
X32Y27.LOGIC.LOGIC.INV.BB1 742_691
X32Y27.LOGIC.LOGIC.INV.BB2 743_691
X32Y27.LOGIC.LOGIC.ZINV.QCK 744_691
X32Y27.LOGIC.LOGIC.INV.TB1 745_691
X32Y27.LOGIC.LOGIC.INV.BA1 746_691
X32Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_690
X32Y26.LOGIC.LOGIC.INV.TA1 710_691
X32Y26.LOGIC.LOGIC.INV.TA2 711_691
X32Y26.LOGIC.LOGIC.INV.TB2 712_691
X32Y26.LOGIC.LOGIC.INV.BA2 713_691
X32Y26.LOGIC.LOGIC.INV.BB1 714_691
X32Y26.LOGIC.LOGIC.INV.BB2 715_691
X32Y26.LOGIC.LOGIC.ZINV.QCK 716_691
X32Y26.LOGIC.LOGIC.INV.TB1 717_691
X32Y26.LOGIC.LOGIC.INV.BA1 718_691
X32Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_690
X32Y28.LOGIC.LOGIC.INV.TA1 766_691
X32Y28.LOGIC.LOGIC.INV.TA2 767_691
X32Y28.LOGIC.LOGIC.INV.TB2 768_691
X32Y28.LOGIC.LOGIC.INV.BA2 769_691
X32Y28.LOGIC.LOGIC.INV.BB1 770_691
X32Y28.LOGIC.LOGIC.INV.BB2 771_691
X32Y28.LOGIC.LOGIC.ZINV.QCK 772_691
X32Y28.LOGIC.LOGIC.INV.TB1 773_691
X32Y28.LOGIC.LOGIC.INV.BA1 774_691
X32Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_690
X32Y29.LOGIC.LOGIC.INV.TA1 794_691
X32Y29.LOGIC.LOGIC.INV.TA2 795_691
X32Y29.LOGIC.LOGIC.INV.TB2 796_691
X32Y29.LOGIC.LOGIC.INV.BA2 797_691
X32Y29.LOGIC.LOGIC.INV.BB1 798_691
X32Y29.LOGIC.LOGIC.INV.BB2 799_691
X32Y29.LOGIC.LOGIC.ZINV.QCK 800_691
X32Y29.LOGIC.LOGIC.INV.TB1 801_691
X32Y29.LOGIC.LOGIC.INV.BA1 802_691
X32Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_690
X31Y29.LOGIC.LOGIC.INV.TA1 794_670
X31Y29.LOGIC.LOGIC.INV.TA2 795_670
X31Y29.LOGIC.LOGIC.INV.TB2 796_670
X31Y29.LOGIC.LOGIC.INV.BA2 797_670
X31Y29.LOGIC.LOGIC.INV.BB1 798_670
X31Y29.LOGIC.LOGIC.INV.BB2 799_670
X31Y29.LOGIC.LOGIC.ZINV.QCK 800_670
X31Y29.LOGIC.LOGIC.INV.TB1 801_670
X31Y29.LOGIC.LOGIC.INV.BA1 802_670
X31Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_669
X30Y29.LOGIC.LOGIC.INV.TA1 794_649
X30Y29.LOGIC.LOGIC.INV.TA2 795_649
X30Y29.LOGIC.LOGIC.INV.TB2 796_649
X30Y29.LOGIC.LOGIC.INV.BA2 797_649
X30Y29.LOGIC.LOGIC.INV.BB1 798_649
X30Y29.LOGIC.LOGIC.INV.BB2 799_649
X30Y29.LOGIC.LOGIC.ZINV.QCK 800_649
X30Y29.LOGIC.LOGIC.INV.TB1 801_649
X30Y29.LOGIC.LOGIC.INV.BA1 802_649
X30Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_648
X29Y29.LOGIC.LOGIC.INV.TA1 794_628
X29Y29.LOGIC.LOGIC.INV.TA2 795_628
X29Y29.LOGIC.LOGIC.INV.TB2 796_628
X29Y29.LOGIC.LOGIC.INV.BA2 797_628
X29Y29.LOGIC.LOGIC.INV.BB1 798_628
X29Y29.LOGIC.LOGIC.INV.BB2 799_628
X29Y29.LOGIC.LOGIC.ZINV.QCK 800_628
X29Y29.LOGIC.LOGIC.INV.TB1 801_628
X29Y29.LOGIC.LOGIC.INV.BA1 802_628
X29Y29.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 790_627
X29Y28.LOGIC.LOGIC.INV.TA1 766_628
X29Y28.LOGIC.LOGIC.INV.TA2 767_628
X29Y28.LOGIC.LOGIC.INV.TB2 768_628
X29Y28.LOGIC.LOGIC.INV.BA2 769_628
X29Y28.LOGIC.LOGIC.INV.BB1 770_628
X29Y28.LOGIC.LOGIC.INV.BB2 771_628
X29Y28.LOGIC.LOGIC.ZINV.QCK 772_628
X29Y28.LOGIC.LOGIC.INV.TB1 773_628
X29Y28.LOGIC.LOGIC.INV.BA1 774_628
X29Y28.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 762_627
X29Y27.LOGIC.LOGIC.INV.TA1 738_628
X29Y27.LOGIC.LOGIC.INV.TA2 739_628
X29Y27.LOGIC.LOGIC.INV.TB2 740_628
X29Y27.LOGIC.LOGIC.INV.BA2 741_628
X29Y27.LOGIC.LOGIC.INV.BB1 742_628
X29Y27.LOGIC.LOGIC.INV.BB2 743_628
X29Y27.LOGIC.LOGIC.ZINV.QCK 744_628
X29Y27.LOGIC.LOGIC.INV.TB1 745_628
X29Y27.LOGIC.LOGIC.INV.BA1 746_628
X29Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_627
X29Y26.LOGIC.LOGIC.INV.TA1 710_628
X29Y26.LOGIC.LOGIC.INV.TA2 711_628
X29Y26.LOGIC.LOGIC.INV.TB2 712_628
X29Y26.LOGIC.LOGIC.INV.BA2 713_628
X29Y26.LOGIC.LOGIC.INV.BB1 714_628
X29Y26.LOGIC.LOGIC.INV.BB2 715_628
X29Y26.LOGIC.LOGIC.ZINV.QCK 716_628
X29Y26.LOGIC.LOGIC.INV.TB1 717_628
X29Y26.LOGIC.LOGIC.INV.BA1 718_628
X29Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_627
X31Y26.LOGIC.LOGIC.INV.TA1 710_670
X31Y26.LOGIC.LOGIC.INV.TA2 711_670
X31Y26.LOGIC.LOGIC.INV.TB2 712_670
X31Y26.LOGIC.LOGIC.INV.BA2 713_670
X31Y26.LOGIC.LOGIC.INV.BB1 714_670
X31Y26.LOGIC.LOGIC.INV.BB2 715_670
X31Y26.LOGIC.LOGIC.ZINV.QCK 716_670
X31Y26.LOGIC.LOGIC.INV.TB1 717_670
X31Y26.LOGIC.LOGIC.INV.BA1 718_670
X31Y26.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 706_669
X31Y27.LOGIC.LOGIC.INV.TA1 738_670
X31Y27.LOGIC.LOGIC.INV.TA2 739_670
X31Y27.LOGIC.LOGIC.INV.TB2 740_670
X31Y27.LOGIC.LOGIC.INV.BA2 741_670
X31Y27.LOGIC.LOGIC.INV.BB1 742_670
X31Y27.LOGIC.LOGIC.INV.BB2 743_670
X31Y27.LOGIC.LOGIC.ZINV.QCK 744_670
X31Y27.LOGIC.LOGIC.INV.TB1 745_670
X31Y27.LOGIC.LOGIC.INV.BA1 746_670
X31Y27.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 734_669
X26Y23.LOGIC.LOGIC.INV.TA1 625_565
X26Y23.LOGIC.LOGIC.INV.TA2 626_565
X26Y23.LOGIC.LOGIC.INV.TB2 627_565
X26Y23.LOGIC.LOGIC.INV.BA2 628_565
X26Y23.LOGIC.LOGIC.INV.BB1 629_565
X26Y23.LOGIC.LOGIC.INV.BB2 630_565
X26Y23.LOGIC.LOGIC.ZINV.QCK 631_565
X26Y23.LOGIC.LOGIC.INV.TB1 632_565
X26Y23.LOGIC.LOGIC.INV.BA1 633_565
X26Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_564
X27Y24.LOGIC.LOGIC.INV.TA1 654_586
X27Y24.LOGIC.LOGIC.INV.TA2 655_586
X27Y24.LOGIC.LOGIC.INV.TB2 656_586
X27Y24.LOGIC.LOGIC.INV.BA2 657_586
X27Y24.LOGIC.LOGIC.INV.BB1 658_586
X27Y24.LOGIC.LOGIC.INV.BB2 659_586
X27Y24.LOGIC.LOGIC.ZINV.QCK 660_586
X27Y24.LOGIC.LOGIC.INV.TB1 661_586
X27Y24.LOGIC.LOGIC.INV.BA1 662_586
X27Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_585
X26Y24.LOGIC.LOGIC.INV.TA1 654_565
X26Y24.LOGIC.LOGIC.INV.TA2 655_565
X26Y24.LOGIC.LOGIC.INV.TB2 656_565
X26Y24.LOGIC.LOGIC.INV.BA2 657_565
X26Y24.LOGIC.LOGIC.INV.BB1 658_565
X26Y24.LOGIC.LOGIC.INV.BB2 659_565
X26Y24.LOGIC.LOGIC.ZINV.QCK 660_565
X26Y24.LOGIC.LOGIC.INV.TB1 661_565
X26Y24.LOGIC.LOGIC.INV.BA1 662_565
X26Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_564
X26Y22.LOGIC.LOGIC.INV.TA1 597_565
X26Y22.LOGIC.LOGIC.INV.TA2 598_565
X26Y22.LOGIC.LOGIC.INV.TB2 599_565
X26Y22.LOGIC.LOGIC.INV.BA2 600_565
X26Y22.LOGIC.LOGIC.INV.BB1 601_565
X26Y22.LOGIC.LOGIC.INV.BB2 602_565
X26Y22.LOGIC.LOGIC.ZINV.QCK 603_565
X26Y22.LOGIC.LOGIC.INV.TB1 604_565
X26Y22.LOGIC.LOGIC.INV.BA1 605_565
X26Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_564
X28Y23.LOGIC.LOGIC.INV.TA1 625_607
X28Y23.LOGIC.LOGIC.INV.TA2 626_607
X28Y23.LOGIC.LOGIC.INV.TB2 627_607
X28Y23.LOGIC.LOGIC.INV.BA2 628_607
X28Y23.LOGIC.LOGIC.INV.BB1 629_607
X28Y23.LOGIC.LOGIC.INV.BB2 630_607
X28Y23.LOGIC.LOGIC.ZINV.QCK 631_607
X28Y23.LOGIC.LOGIC.INV.TB1 632_607
X28Y23.LOGIC.LOGIC.INV.BA1 633_607
X28Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_606
X28Y22.LOGIC.LOGIC.INV.TA1 597_607
X28Y22.LOGIC.LOGIC.INV.TA2 598_607
X28Y22.LOGIC.LOGIC.INV.TB2 599_607
X28Y22.LOGIC.LOGIC.INV.BA2 600_607
X28Y22.LOGIC.LOGIC.INV.BB1 601_607
X28Y22.LOGIC.LOGIC.INV.BB2 602_607
X28Y22.LOGIC.LOGIC.ZINV.QCK 603_607
X28Y22.LOGIC.LOGIC.INV.TB1 604_607
X28Y22.LOGIC.LOGIC.INV.BA1 605_607
X28Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_606
X28Y24.LOGIC.LOGIC.INV.TA1 654_607
X28Y24.LOGIC.LOGIC.INV.TA2 655_607
X28Y24.LOGIC.LOGIC.INV.TB2 656_607
X28Y24.LOGIC.LOGIC.INV.BA2 657_607
X28Y24.LOGIC.LOGIC.INV.BB1 658_607
X28Y24.LOGIC.LOGIC.INV.BB2 659_607
X28Y24.LOGIC.LOGIC.ZINV.QCK 660_607
X28Y24.LOGIC.LOGIC.INV.TB1 661_607
X28Y24.LOGIC.LOGIC.INV.BA1 662_607
X28Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_606
X28Y25.LOGIC.LOGIC.INV.TA1 682_607
X28Y25.LOGIC.LOGIC.INV.TA2 683_607
X28Y25.LOGIC.LOGIC.INV.TB2 684_607
X28Y25.LOGIC.LOGIC.INV.BA2 685_607
X28Y25.LOGIC.LOGIC.INV.BB1 686_607
X28Y25.LOGIC.LOGIC.INV.BB2 687_607
X28Y25.LOGIC.LOGIC.ZINV.QCK 688_607
X28Y25.LOGIC.LOGIC.INV.TB1 689_607
X28Y25.LOGIC.LOGIC.INV.BA1 690_607
X28Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_606
X27Y25.LOGIC.LOGIC.INV.TA1 682_586
X27Y25.LOGIC.LOGIC.INV.TA2 683_586
X27Y25.LOGIC.LOGIC.INV.TB2 684_586
X27Y25.LOGIC.LOGIC.INV.BA2 685_586
X27Y25.LOGIC.LOGIC.INV.BB1 686_586
X27Y25.LOGIC.LOGIC.INV.BB2 687_586
X27Y25.LOGIC.LOGIC.ZINV.QCK 688_586
X27Y25.LOGIC.LOGIC.INV.TB1 689_586
X27Y25.LOGIC.LOGIC.INV.BA1 690_586
X27Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_585
X26Y25.LOGIC.LOGIC.INV.TA1 682_565
X26Y25.LOGIC.LOGIC.INV.TA2 683_565
X26Y25.LOGIC.LOGIC.INV.TB2 684_565
X26Y25.LOGIC.LOGIC.INV.BA2 685_565
X26Y25.LOGIC.LOGIC.INV.BB1 686_565
X26Y25.LOGIC.LOGIC.INV.BB2 687_565
X26Y25.LOGIC.LOGIC.ZINV.QCK 688_565
X26Y25.LOGIC.LOGIC.INV.TB1 689_565
X26Y25.LOGIC.LOGIC.INV.BA1 690_565
X26Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_564
X25Y25.LOGIC.LOGIC.INV.TA1 682_544
X25Y25.LOGIC.LOGIC.INV.TA2 683_544
X25Y25.LOGIC.LOGIC.INV.TB2 684_544
X25Y25.LOGIC.LOGIC.INV.BA2 685_544
X25Y25.LOGIC.LOGIC.INV.BB1 686_544
X25Y25.LOGIC.LOGIC.INV.BB2 687_544
X25Y25.LOGIC.LOGIC.ZINV.QCK 688_544
X25Y25.LOGIC.LOGIC.INV.TB1 689_544
X25Y25.LOGIC.LOGIC.INV.BA1 690_544
X25Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_543
X25Y24.LOGIC.LOGIC.INV.TA1 654_544
X25Y24.LOGIC.LOGIC.INV.TA2 655_544
X25Y24.LOGIC.LOGIC.INV.TB2 656_544
X25Y24.LOGIC.LOGIC.INV.BA2 657_544
X25Y24.LOGIC.LOGIC.INV.BB1 658_544
X25Y24.LOGIC.LOGIC.INV.BB2 659_544
X25Y24.LOGIC.LOGIC.ZINV.QCK 660_544
X25Y24.LOGIC.LOGIC.INV.TB1 661_544
X25Y24.LOGIC.LOGIC.INV.BA1 662_544
X25Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_543
X25Y23.LOGIC.LOGIC.INV.TA1 625_544
X25Y23.LOGIC.LOGIC.INV.TA2 626_544
X25Y23.LOGIC.LOGIC.INV.TB2 627_544
X25Y23.LOGIC.LOGIC.INV.BA2 628_544
X25Y23.LOGIC.LOGIC.INV.BB1 629_544
X25Y23.LOGIC.LOGIC.INV.BB2 630_544
X25Y23.LOGIC.LOGIC.ZINV.QCK 631_544
X25Y23.LOGIC.LOGIC.INV.TB1 632_544
X25Y23.LOGIC.LOGIC.INV.BA1 633_544
X25Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_543
X25Y22.LOGIC.LOGIC.INV.TA1 597_544
X25Y22.LOGIC.LOGIC.INV.TA2 598_544
X25Y22.LOGIC.LOGIC.INV.TB2 599_544
X25Y22.LOGIC.LOGIC.INV.BA2 600_544
X25Y22.LOGIC.LOGIC.INV.BB1 601_544
X25Y22.LOGIC.LOGIC.INV.BB2 602_544
X25Y22.LOGIC.LOGIC.ZINV.QCK 603_544
X25Y22.LOGIC.LOGIC.INV.TB1 604_544
X25Y22.LOGIC.LOGIC.INV.BA1 605_544
X25Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_543
X27Y22.LOGIC.LOGIC.INV.TA1 597_586
X27Y22.LOGIC.LOGIC.INV.TA2 598_586
X27Y22.LOGIC.LOGIC.INV.TB2 599_586
X27Y22.LOGIC.LOGIC.INV.BA2 600_586
X27Y22.LOGIC.LOGIC.INV.BB1 601_586
X27Y22.LOGIC.LOGIC.INV.BB2 602_586
X27Y22.LOGIC.LOGIC.ZINV.QCK 603_586
X27Y22.LOGIC.LOGIC.INV.TB1 604_586
X27Y22.LOGIC.LOGIC.INV.BA1 605_586
X27Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_585
X27Y23.LOGIC.LOGIC.INV.TA1 625_586
X27Y23.LOGIC.LOGIC.INV.TA2 626_586
X27Y23.LOGIC.LOGIC.INV.TB2 627_586
X27Y23.LOGIC.LOGIC.INV.BA2 628_586
X27Y23.LOGIC.LOGIC.INV.BB1 629_586
X27Y23.LOGIC.LOGIC.INV.BB2 630_586
X27Y23.LOGIC.LOGIC.ZINV.QCK 631_586
X27Y23.LOGIC.LOGIC.INV.TB1 632_586
X27Y23.LOGIC.LOGIC.INV.BA1 633_586
X27Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_585
X30Y23.LOGIC.LOGIC.INV.TA1 625_649
X30Y23.LOGIC.LOGIC.INV.TA2 626_649
X30Y23.LOGIC.LOGIC.INV.TB2 627_649
X30Y23.LOGIC.LOGIC.INV.BA2 628_649
X30Y23.LOGIC.LOGIC.INV.BB1 629_649
X30Y23.LOGIC.LOGIC.INV.BB2 630_649
X30Y23.LOGIC.LOGIC.ZINV.QCK 631_649
X30Y23.LOGIC.LOGIC.INV.TB1 632_649
X30Y23.LOGIC.LOGIC.INV.BA1 633_649
X30Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_648
X31Y24.LOGIC.LOGIC.INV.TA1 654_670
X31Y24.LOGIC.LOGIC.INV.TA2 655_670
X31Y24.LOGIC.LOGIC.INV.TB2 656_670
X31Y24.LOGIC.LOGIC.INV.BA2 657_670
X31Y24.LOGIC.LOGIC.INV.BB1 658_670
X31Y24.LOGIC.LOGIC.INV.BB2 659_670
X31Y24.LOGIC.LOGIC.ZINV.QCK 660_670
X31Y24.LOGIC.LOGIC.INV.TB1 661_670
X31Y24.LOGIC.LOGIC.INV.BA1 662_670
X31Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_669
X30Y24.LOGIC.LOGIC.INV.TA1 654_649
X30Y24.LOGIC.LOGIC.INV.TA2 655_649
X30Y24.LOGIC.LOGIC.INV.TB2 656_649
X30Y24.LOGIC.LOGIC.INV.BA2 657_649
X30Y24.LOGIC.LOGIC.INV.BB1 658_649
X30Y24.LOGIC.LOGIC.INV.BB2 659_649
X30Y24.LOGIC.LOGIC.ZINV.QCK 660_649
X30Y24.LOGIC.LOGIC.INV.TB1 661_649
X30Y24.LOGIC.LOGIC.INV.BA1 662_649
X30Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_648
X30Y22.LOGIC.LOGIC.INV.TA1 597_649
X30Y22.LOGIC.LOGIC.INV.TA2 598_649
X30Y22.LOGIC.LOGIC.INV.TB2 599_649
X30Y22.LOGIC.LOGIC.INV.BA2 600_649
X30Y22.LOGIC.LOGIC.INV.BB1 601_649
X30Y22.LOGIC.LOGIC.INV.BB2 602_649
X30Y22.LOGIC.LOGIC.ZINV.QCK 603_649
X30Y22.LOGIC.LOGIC.INV.TB1 604_649
X30Y22.LOGIC.LOGIC.INV.BA1 605_649
X30Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_648
X32Y23.LOGIC.LOGIC.INV.TA1 625_691
X32Y23.LOGIC.LOGIC.INV.TA2 626_691
X32Y23.LOGIC.LOGIC.INV.TB2 627_691
X32Y23.LOGIC.LOGIC.INV.BA2 628_691
X32Y23.LOGIC.LOGIC.INV.BB1 629_691
X32Y23.LOGIC.LOGIC.INV.BB2 630_691
X32Y23.LOGIC.LOGIC.ZINV.QCK 631_691
X32Y23.LOGIC.LOGIC.INV.TB1 632_691
X32Y23.LOGIC.LOGIC.INV.BA1 633_691
X32Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_690
X32Y22.LOGIC.LOGIC.INV.TA1 597_691
X32Y22.LOGIC.LOGIC.INV.TA2 598_691
X32Y22.LOGIC.LOGIC.INV.TB2 599_691
X32Y22.LOGIC.LOGIC.INV.BA2 600_691
X32Y22.LOGIC.LOGIC.INV.BB1 601_691
X32Y22.LOGIC.LOGIC.INV.BB2 602_691
X32Y22.LOGIC.LOGIC.ZINV.QCK 603_691
X32Y22.LOGIC.LOGIC.INV.TB1 604_691
X32Y22.LOGIC.LOGIC.INV.BA1 605_691
X32Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_690
X32Y24.LOGIC.LOGIC.INV.TA1 654_691
X32Y24.LOGIC.LOGIC.INV.TA2 655_691
X32Y24.LOGIC.LOGIC.INV.TB2 656_691
X32Y24.LOGIC.LOGIC.INV.BA2 657_691
X32Y24.LOGIC.LOGIC.INV.BB1 658_691
X32Y24.LOGIC.LOGIC.INV.BB2 659_691
X32Y24.LOGIC.LOGIC.ZINV.QCK 660_691
X32Y24.LOGIC.LOGIC.INV.TB1 661_691
X32Y24.LOGIC.LOGIC.INV.BA1 662_691
X32Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_690
X32Y25.LOGIC.LOGIC.INV.TA1 682_691
X32Y25.LOGIC.LOGIC.INV.TA2 683_691
X32Y25.LOGIC.LOGIC.INV.TB2 684_691
X32Y25.LOGIC.LOGIC.INV.BA2 685_691
X32Y25.LOGIC.LOGIC.INV.BB1 686_691
X32Y25.LOGIC.LOGIC.INV.BB2 687_691
X32Y25.LOGIC.LOGIC.ZINV.QCK 688_691
X32Y25.LOGIC.LOGIC.INV.TB1 689_691
X32Y25.LOGIC.LOGIC.INV.BA1 690_691
X32Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_690
X31Y25.LOGIC.LOGIC.INV.TA1 682_670
X31Y25.LOGIC.LOGIC.INV.TA2 683_670
X31Y25.LOGIC.LOGIC.INV.TB2 684_670
X31Y25.LOGIC.LOGIC.INV.BA2 685_670
X31Y25.LOGIC.LOGIC.INV.BB1 686_670
X31Y25.LOGIC.LOGIC.INV.BB2 687_670
X31Y25.LOGIC.LOGIC.ZINV.QCK 688_670
X31Y25.LOGIC.LOGIC.INV.TB1 689_670
X31Y25.LOGIC.LOGIC.INV.BA1 690_670
X31Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_669
X30Y25.LOGIC.LOGIC.INV.TA1 682_649
X30Y25.LOGIC.LOGIC.INV.TA2 683_649
X30Y25.LOGIC.LOGIC.INV.TB2 684_649
X30Y25.LOGIC.LOGIC.INV.BA2 685_649
X30Y25.LOGIC.LOGIC.INV.BB1 686_649
X30Y25.LOGIC.LOGIC.INV.BB2 687_649
X30Y25.LOGIC.LOGIC.ZINV.QCK 688_649
X30Y25.LOGIC.LOGIC.INV.TB1 689_649
X30Y25.LOGIC.LOGIC.INV.BA1 690_649
X30Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_648
X29Y25.LOGIC.LOGIC.INV.TA1 682_628
X29Y25.LOGIC.LOGIC.INV.TA2 683_628
X29Y25.LOGIC.LOGIC.INV.TB2 684_628
X29Y25.LOGIC.LOGIC.INV.BA2 685_628
X29Y25.LOGIC.LOGIC.INV.BB1 686_628
X29Y25.LOGIC.LOGIC.INV.BB2 687_628
X29Y25.LOGIC.LOGIC.ZINV.QCK 688_628
X29Y25.LOGIC.LOGIC.INV.TB1 689_628
X29Y25.LOGIC.LOGIC.INV.BA1 690_628
X29Y25.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 678_627
X29Y24.LOGIC.LOGIC.INV.TA1 654_628
X29Y24.LOGIC.LOGIC.INV.TA2 655_628
X29Y24.LOGIC.LOGIC.INV.TB2 656_628
X29Y24.LOGIC.LOGIC.INV.BA2 657_628
X29Y24.LOGIC.LOGIC.INV.BB1 658_628
X29Y24.LOGIC.LOGIC.INV.BB2 659_628
X29Y24.LOGIC.LOGIC.ZINV.QCK 660_628
X29Y24.LOGIC.LOGIC.INV.TB1 661_628
X29Y24.LOGIC.LOGIC.INV.BA1 662_628
X29Y24.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 650_627
X29Y23.LOGIC.LOGIC.INV.TA1 625_628
X29Y23.LOGIC.LOGIC.INV.TA2 626_628
X29Y23.LOGIC.LOGIC.INV.TB2 627_628
X29Y23.LOGIC.LOGIC.INV.BA2 628_628
X29Y23.LOGIC.LOGIC.INV.BB1 629_628
X29Y23.LOGIC.LOGIC.INV.BB2 630_628
X29Y23.LOGIC.LOGIC.ZINV.QCK 631_628
X29Y23.LOGIC.LOGIC.INV.TB1 632_628
X29Y23.LOGIC.LOGIC.INV.BA1 633_628
X29Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_627
X29Y22.LOGIC.LOGIC.INV.TA1 597_628
X29Y22.LOGIC.LOGIC.INV.TA2 598_628
X29Y22.LOGIC.LOGIC.INV.TB2 599_628
X29Y22.LOGIC.LOGIC.INV.BA2 600_628
X29Y22.LOGIC.LOGIC.INV.BB1 601_628
X29Y22.LOGIC.LOGIC.INV.BB2 602_628
X29Y22.LOGIC.LOGIC.ZINV.QCK 603_628
X29Y22.LOGIC.LOGIC.INV.TB1 604_628
X29Y22.LOGIC.LOGIC.INV.BA1 605_628
X29Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_627
X31Y22.LOGIC.LOGIC.INV.TA1 597_670
X31Y22.LOGIC.LOGIC.INV.TA2 598_670
X31Y22.LOGIC.LOGIC.INV.TB2 599_670
X31Y22.LOGIC.LOGIC.INV.BA2 600_670
X31Y22.LOGIC.LOGIC.INV.BB1 601_670
X31Y22.LOGIC.LOGIC.INV.BB2 602_670
X31Y22.LOGIC.LOGIC.ZINV.QCK 603_670
X31Y22.LOGIC.LOGIC.INV.TB1 604_670
X31Y22.LOGIC.LOGIC.INV.BA1 605_670
X31Y22.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 593_669
X31Y23.LOGIC.LOGIC.INV.TA1 625_670
X31Y23.LOGIC.LOGIC.INV.TA2 626_670
X31Y23.LOGIC.LOGIC.INV.TB2 627_670
X31Y23.LOGIC.LOGIC.INV.BA2 628_670
X31Y23.LOGIC.LOGIC.INV.BB1 629_670
X31Y23.LOGIC.LOGIC.INV.BB2 630_670
X31Y23.LOGIC.LOGIC.ZINV.QCK 631_670
X31Y23.LOGIC.LOGIC.INV.TB1 632_670
X31Y23.LOGIC.LOGIC.INV.BA1 633_670
X31Y23.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 621_669
X26Y19.LOGIC.LOGIC.INV.TA1 513_565
X26Y19.LOGIC.LOGIC.INV.TA2 514_565
X26Y19.LOGIC.LOGIC.INV.TB2 515_565
X26Y19.LOGIC.LOGIC.INV.BA2 516_565
X26Y19.LOGIC.LOGIC.INV.BB1 517_565
X26Y19.LOGIC.LOGIC.INV.BB2 518_565
X26Y19.LOGIC.LOGIC.ZINV.QCK 519_565
X26Y19.LOGIC.LOGIC.INV.TB1 520_565
X26Y19.LOGIC.LOGIC.INV.BA1 521_565
X26Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_564
X27Y20.LOGIC.LOGIC.INV.TA1 541_586
X27Y20.LOGIC.LOGIC.INV.TA2 542_586
X27Y20.LOGIC.LOGIC.INV.TB2 543_586
X27Y20.LOGIC.LOGIC.INV.BA2 544_586
X27Y20.LOGIC.LOGIC.INV.BB1 545_586
X27Y20.LOGIC.LOGIC.INV.BB2 546_586
X27Y20.LOGIC.LOGIC.ZINV.QCK 547_586
X27Y20.LOGIC.LOGIC.INV.TB1 548_586
X27Y20.LOGIC.LOGIC.INV.BA1 549_586
X27Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_585
X26Y20.LOGIC.LOGIC.INV.TA1 541_565
X26Y20.LOGIC.LOGIC.INV.TA2 542_565
X26Y20.LOGIC.LOGIC.INV.TB2 543_565
X26Y20.LOGIC.LOGIC.INV.BA2 544_565
X26Y20.LOGIC.LOGIC.INV.BB1 545_565
X26Y20.LOGIC.LOGIC.INV.BB2 546_565
X26Y20.LOGIC.LOGIC.ZINV.QCK 547_565
X26Y20.LOGIC.LOGIC.INV.TB1 548_565
X26Y20.LOGIC.LOGIC.INV.BA1 549_565
X26Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_564
X26Y18.LOGIC.LOGIC.INV.TA1 485_565
X26Y18.LOGIC.LOGIC.INV.TA2 486_565
X26Y18.LOGIC.LOGIC.INV.TB2 487_565
X26Y18.LOGIC.LOGIC.INV.BA2 488_565
X26Y18.LOGIC.LOGIC.INV.BB1 489_565
X26Y18.LOGIC.LOGIC.INV.BB2 490_565
X26Y18.LOGIC.LOGIC.ZINV.QCK 491_565
X26Y18.LOGIC.LOGIC.INV.TB1 492_565
X26Y18.LOGIC.LOGIC.INV.BA1 493_565
X26Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_564
X28Y19.LOGIC.LOGIC.INV.TA1 513_607
X28Y19.LOGIC.LOGIC.INV.TA2 514_607
X28Y19.LOGIC.LOGIC.INV.TB2 515_607
X28Y19.LOGIC.LOGIC.INV.BA2 516_607
X28Y19.LOGIC.LOGIC.INV.BB1 517_607
X28Y19.LOGIC.LOGIC.INV.BB2 518_607
X28Y19.LOGIC.LOGIC.ZINV.QCK 519_607
X28Y19.LOGIC.LOGIC.INV.TB1 520_607
X28Y19.LOGIC.LOGIC.INV.BA1 521_607
X28Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_606
X28Y18.LOGIC.LOGIC.INV.TA1 485_607
X28Y18.LOGIC.LOGIC.INV.TA2 486_607
X28Y18.LOGIC.LOGIC.INV.TB2 487_607
X28Y18.LOGIC.LOGIC.INV.BA2 488_607
X28Y18.LOGIC.LOGIC.INV.BB1 489_607
X28Y18.LOGIC.LOGIC.INV.BB2 490_607
X28Y18.LOGIC.LOGIC.ZINV.QCK 491_607
X28Y18.LOGIC.LOGIC.INV.TB1 492_607
X28Y18.LOGIC.LOGIC.INV.BA1 493_607
X28Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_606
X28Y20.LOGIC.LOGIC.INV.TA1 541_607
X28Y20.LOGIC.LOGIC.INV.TA2 542_607
X28Y20.LOGIC.LOGIC.INV.TB2 543_607
X28Y20.LOGIC.LOGIC.INV.BA2 544_607
X28Y20.LOGIC.LOGIC.INV.BB1 545_607
X28Y20.LOGIC.LOGIC.INV.BB2 546_607
X28Y20.LOGIC.LOGIC.ZINV.QCK 547_607
X28Y20.LOGIC.LOGIC.INV.TB1 548_607
X28Y20.LOGIC.LOGIC.INV.BA1 549_607
X28Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_606
X28Y21.LOGIC.LOGIC.INV.TA1 569_607
X28Y21.LOGIC.LOGIC.INV.TA2 570_607
X28Y21.LOGIC.LOGIC.INV.TB2 571_607
X28Y21.LOGIC.LOGIC.INV.BA2 572_607
X28Y21.LOGIC.LOGIC.INV.BB1 573_607
X28Y21.LOGIC.LOGIC.INV.BB2 574_607
X28Y21.LOGIC.LOGIC.ZINV.QCK 575_607
X28Y21.LOGIC.LOGIC.INV.TB1 576_607
X28Y21.LOGIC.LOGIC.INV.BA1 577_607
X28Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_606
X27Y21.LOGIC.LOGIC.INV.TA1 569_586
X27Y21.LOGIC.LOGIC.INV.TA2 570_586
X27Y21.LOGIC.LOGIC.INV.TB2 571_586
X27Y21.LOGIC.LOGIC.INV.BA2 572_586
X27Y21.LOGIC.LOGIC.INV.BB1 573_586
X27Y21.LOGIC.LOGIC.INV.BB2 574_586
X27Y21.LOGIC.LOGIC.ZINV.QCK 575_586
X27Y21.LOGIC.LOGIC.INV.TB1 576_586
X27Y21.LOGIC.LOGIC.INV.BA1 577_586
X27Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_585
X26Y21.LOGIC.LOGIC.INV.TA1 569_565
X26Y21.LOGIC.LOGIC.INV.TA2 570_565
X26Y21.LOGIC.LOGIC.INV.TB2 571_565
X26Y21.LOGIC.LOGIC.INV.BA2 572_565
X26Y21.LOGIC.LOGIC.INV.BB1 573_565
X26Y21.LOGIC.LOGIC.INV.BB2 574_565
X26Y21.LOGIC.LOGIC.ZINV.QCK 575_565
X26Y21.LOGIC.LOGIC.INV.TB1 576_565
X26Y21.LOGIC.LOGIC.INV.BA1 577_565
X26Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_564
X25Y21.LOGIC.LOGIC.INV.TA1 569_544
X25Y21.LOGIC.LOGIC.INV.TA2 570_544
X25Y21.LOGIC.LOGIC.INV.TB2 571_544
X25Y21.LOGIC.LOGIC.INV.BA2 572_544
X25Y21.LOGIC.LOGIC.INV.BB1 573_544
X25Y21.LOGIC.LOGIC.INV.BB2 574_544
X25Y21.LOGIC.LOGIC.ZINV.QCK 575_544
X25Y21.LOGIC.LOGIC.INV.TB1 576_544
X25Y21.LOGIC.LOGIC.INV.BA1 577_544
X25Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_543
X25Y20.LOGIC.LOGIC.INV.TA1 541_544
X25Y20.LOGIC.LOGIC.INV.TA2 542_544
X25Y20.LOGIC.LOGIC.INV.TB2 543_544
X25Y20.LOGIC.LOGIC.INV.BA2 544_544
X25Y20.LOGIC.LOGIC.INV.BB1 545_544
X25Y20.LOGIC.LOGIC.INV.BB2 546_544
X25Y20.LOGIC.LOGIC.ZINV.QCK 547_544
X25Y20.LOGIC.LOGIC.INV.TB1 548_544
X25Y20.LOGIC.LOGIC.INV.BA1 549_544
X25Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_543
X25Y19.LOGIC.LOGIC.INV.TA1 513_544
X25Y19.LOGIC.LOGIC.INV.TA2 514_544
X25Y19.LOGIC.LOGIC.INV.TB2 515_544
X25Y19.LOGIC.LOGIC.INV.BA2 516_544
X25Y19.LOGIC.LOGIC.INV.BB1 517_544
X25Y19.LOGIC.LOGIC.INV.BB2 518_544
X25Y19.LOGIC.LOGIC.ZINV.QCK 519_544
X25Y19.LOGIC.LOGIC.INV.TB1 520_544
X25Y19.LOGIC.LOGIC.INV.BA1 521_544
X25Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_543
X25Y18.LOGIC.LOGIC.INV.TA1 485_544
X25Y18.LOGIC.LOGIC.INV.TA2 486_544
X25Y18.LOGIC.LOGIC.INV.TB2 487_544
X25Y18.LOGIC.LOGIC.INV.BA2 488_544
X25Y18.LOGIC.LOGIC.INV.BB1 489_544
X25Y18.LOGIC.LOGIC.INV.BB2 490_544
X25Y18.LOGIC.LOGIC.ZINV.QCK 491_544
X25Y18.LOGIC.LOGIC.INV.TB1 492_544
X25Y18.LOGIC.LOGIC.INV.BA1 493_544
X25Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_543
X27Y18.LOGIC.LOGIC.INV.TA1 485_586
X27Y18.LOGIC.LOGIC.INV.TA2 486_586
X27Y18.LOGIC.LOGIC.INV.TB2 487_586
X27Y18.LOGIC.LOGIC.INV.BA2 488_586
X27Y18.LOGIC.LOGIC.INV.BB1 489_586
X27Y18.LOGIC.LOGIC.INV.BB2 490_586
X27Y18.LOGIC.LOGIC.ZINV.QCK 491_586
X27Y18.LOGIC.LOGIC.INV.TB1 492_586
X27Y18.LOGIC.LOGIC.INV.BA1 493_586
X27Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_585
X27Y19.LOGIC.LOGIC.INV.TA1 513_586
X27Y19.LOGIC.LOGIC.INV.TA2 514_586
X27Y19.LOGIC.LOGIC.INV.TB2 515_586
X27Y19.LOGIC.LOGIC.INV.BA2 516_586
X27Y19.LOGIC.LOGIC.INV.BB1 517_586
X27Y19.LOGIC.LOGIC.INV.BB2 518_586
X27Y19.LOGIC.LOGIC.ZINV.QCK 519_586
X27Y19.LOGIC.LOGIC.INV.TB1 520_586
X27Y19.LOGIC.LOGIC.INV.BA1 521_586
X27Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_585
X30Y19.LOGIC.LOGIC.INV.TA1 513_649
X30Y19.LOGIC.LOGIC.INV.TA2 514_649
X30Y19.LOGIC.LOGIC.INV.TB2 515_649
X30Y19.LOGIC.LOGIC.INV.BA2 516_649
X30Y19.LOGIC.LOGIC.INV.BB1 517_649
X30Y19.LOGIC.LOGIC.INV.BB2 518_649
X30Y19.LOGIC.LOGIC.ZINV.QCK 519_649
X30Y19.LOGIC.LOGIC.INV.TB1 520_649
X30Y19.LOGIC.LOGIC.INV.BA1 521_649
X30Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_648
X31Y20.LOGIC.LOGIC.INV.TA1 541_670
X31Y20.LOGIC.LOGIC.INV.TA2 542_670
X31Y20.LOGIC.LOGIC.INV.TB2 543_670
X31Y20.LOGIC.LOGIC.INV.BA2 544_670
X31Y20.LOGIC.LOGIC.INV.BB1 545_670
X31Y20.LOGIC.LOGIC.INV.BB2 546_670
X31Y20.LOGIC.LOGIC.ZINV.QCK 547_670
X31Y20.LOGIC.LOGIC.INV.TB1 548_670
X31Y20.LOGIC.LOGIC.INV.BA1 549_670
X31Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_669
X30Y20.LOGIC.LOGIC.INV.TA1 541_649
X30Y20.LOGIC.LOGIC.INV.TA2 542_649
X30Y20.LOGIC.LOGIC.INV.TB2 543_649
X30Y20.LOGIC.LOGIC.INV.BA2 544_649
X30Y20.LOGIC.LOGIC.INV.BB1 545_649
X30Y20.LOGIC.LOGIC.INV.BB2 546_649
X30Y20.LOGIC.LOGIC.ZINV.QCK 547_649
X30Y20.LOGIC.LOGIC.INV.TB1 548_649
X30Y20.LOGIC.LOGIC.INV.BA1 549_649
X30Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_648
X30Y18.LOGIC.LOGIC.INV.TA1 485_649
X30Y18.LOGIC.LOGIC.INV.TA2 486_649
X30Y18.LOGIC.LOGIC.INV.TB2 487_649
X30Y18.LOGIC.LOGIC.INV.BA2 488_649
X30Y18.LOGIC.LOGIC.INV.BB1 489_649
X30Y18.LOGIC.LOGIC.INV.BB2 490_649
X30Y18.LOGIC.LOGIC.ZINV.QCK 491_649
X30Y18.LOGIC.LOGIC.INV.TB1 492_649
X30Y18.LOGIC.LOGIC.INV.BA1 493_649
X30Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_648
X32Y19.LOGIC.LOGIC.INV.TA1 513_691
X32Y19.LOGIC.LOGIC.INV.TA2 514_691
X32Y19.LOGIC.LOGIC.INV.TB2 515_691
X32Y19.LOGIC.LOGIC.INV.BA2 516_691
X32Y19.LOGIC.LOGIC.INV.BB1 517_691
X32Y19.LOGIC.LOGIC.INV.BB2 518_691
X32Y19.LOGIC.LOGIC.ZINV.QCK 519_691
X32Y19.LOGIC.LOGIC.INV.TB1 520_691
X32Y19.LOGIC.LOGIC.INV.BA1 521_691
X32Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_690
X32Y18.LOGIC.LOGIC.INV.TA1 485_691
X32Y18.LOGIC.LOGIC.INV.TA2 486_691
X32Y18.LOGIC.LOGIC.INV.TB2 487_691
X32Y18.LOGIC.LOGIC.INV.BA2 488_691
X32Y18.LOGIC.LOGIC.INV.BB1 489_691
X32Y18.LOGIC.LOGIC.INV.BB2 490_691
X32Y18.LOGIC.LOGIC.ZINV.QCK 491_691
X32Y18.LOGIC.LOGIC.INV.TB1 492_691
X32Y18.LOGIC.LOGIC.INV.BA1 493_691
X32Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_690
X32Y20.LOGIC.LOGIC.INV.TA1 541_691
X32Y20.LOGIC.LOGIC.INV.TA2 542_691
X32Y20.LOGIC.LOGIC.INV.TB2 543_691
X32Y20.LOGIC.LOGIC.INV.BA2 544_691
X32Y20.LOGIC.LOGIC.INV.BB1 545_691
X32Y20.LOGIC.LOGIC.INV.BB2 546_691
X32Y20.LOGIC.LOGIC.ZINV.QCK 547_691
X32Y20.LOGIC.LOGIC.INV.TB1 548_691
X32Y20.LOGIC.LOGIC.INV.BA1 549_691
X32Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_690
X32Y21.LOGIC.LOGIC.INV.TA1 569_691
X32Y21.LOGIC.LOGIC.INV.TA2 570_691
X32Y21.LOGIC.LOGIC.INV.TB2 571_691
X32Y21.LOGIC.LOGIC.INV.BA2 572_691
X32Y21.LOGIC.LOGIC.INV.BB1 573_691
X32Y21.LOGIC.LOGIC.INV.BB2 574_691
X32Y21.LOGIC.LOGIC.ZINV.QCK 575_691
X32Y21.LOGIC.LOGIC.INV.TB1 576_691
X32Y21.LOGIC.LOGIC.INV.BA1 577_691
X32Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_690
X31Y21.LOGIC.LOGIC.INV.TA1 569_670
X31Y21.LOGIC.LOGIC.INV.TA2 570_670
X31Y21.LOGIC.LOGIC.INV.TB2 571_670
X31Y21.LOGIC.LOGIC.INV.BA2 572_670
X31Y21.LOGIC.LOGIC.INV.BB1 573_670
X31Y21.LOGIC.LOGIC.INV.BB2 574_670
X31Y21.LOGIC.LOGIC.ZINV.QCK 575_670
X31Y21.LOGIC.LOGIC.INV.TB1 576_670
X31Y21.LOGIC.LOGIC.INV.BA1 577_670
X31Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_669
X30Y21.LOGIC.LOGIC.INV.TA1 569_649
X30Y21.LOGIC.LOGIC.INV.TA2 570_649
X30Y21.LOGIC.LOGIC.INV.TB2 571_649
X30Y21.LOGIC.LOGIC.INV.BA2 572_649
X30Y21.LOGIC.LOGIC.INV.BB1 573_649
X30Y21.LOGIC.LOGIC.INV.BB2 574_649
X30Y21.LOGIC.LOGIC.ZINV.QCK 575_649
X30Y21.LOGIC.LOGIC.INV.TB1 576_649
X30Y21.LOGIC.LOGIC.INV.BA1 577_649
X30Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_648
X29Y21.LOGIC.LOGIC.INV.TA1 569_628
X29Y21.LOGIC.LOGIC.INV.TA2 570_628
X29Y21.LOGIC.LOGIC.INV.TB2 571_628
X29Y21.LOGIC.LOGIC.INV.BA2 572_628
X29Y21.LOGIC.LOGIC.INV.BB1 573_628
X29Y21.LOGIC.LOGIC.INV.BB2 574_628
X29Y21.LOGIC.LOGIC.ZINV.QCK 575_628
X29Y21.LOGIC.LOGIC.INV.TB1 576_628
X29Y21.LOGIC.LOGIC.INV.BA1 577_628
X29Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_627
X29Y20.LOGIC.LOGIC.INV.TA1 541_628
X29Y20.LOGIC.LOGIC.INV.TA2 542_628
X29Y20.LOGIC.LOGIC.INV.TB2 543_628
X29Y20.LOGIC.LOGIC.INV.BA2 544_628
X29Y20.LOGIC.LOGIC.INV.BB1 545_628
X29Y20.LOGIC.LOGIC.INV.BB2 546_628
X29Y20.LOGIC.LOGIC.ZINV.QCK 547_628
X29Y20.LOGIC.LOGIC.INV.TB1 548_628
X29Y20.LOGIC.LOGIC.INV.BA1 549_628
X29Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_627
X29Y19.LOGIC.LOGIC.INV.TA1 513_628
X29Y19.LOGIC.LOGIC.INV.TA2 514_628
X29Y19.LOGIC.LOGIC.INV.TB2 515_628
X29Y19.LOGIC.LOGIC.INV.BA2 516_628
X29Y19.LOGIC.LOGIC.INV.BB1 517_628
X29Y19.LOGIC.LOGIC.INV.BB2 518_628
X29Y19.LOGIC.LOGIC.ZINV.QCK 519_628
X29Y19.LOGIC.LOGIC.INV.TB1 520_628
X29Y19.LOGIC.LOGIC.INV.BA1 521_628
X29Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_627
X29Y18.LOGIC.LOGIC.INV.TA1 485_628
X29Y18.LOGIC.LOGIC.INV.TA2 486_628
X29Y18.LOGIC.LOGIC.INV.TB2 487_628
X29Y18.LOGIC.LOGIC.INV.BA2 488_628
X29Y18.LOGIC.LOGIC.INV.BB1 489_628
X29Y18.LOGIC.LOGIC.INV.BB2 490_628
X29Y18.LOGIC.LOGIC.ZINV.QCK 491_628
X29Y18.LOGIC.LOGIC.INV.TB1 492_628
X29Y18.LOGIC.LOGIC.INV.BA1 493_628
X29Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_627
X31Y18.LOGIC.LOGIC.INV.TA1 485_670
X31Y18.LOGIC.LOGIC.INV.TA2 486_670
X31Y18.LOGIC.LOGIC.INV.TB2 487_670
X31Y18.LOGIC.LOGIC.INV.BA2 488_670
X31Y18.LOGIC.LOGIC.INV.BB1 489_670
X31Y18.LOGIC.LOGIC.INV.BB2 490_670
X31Y18.LOGIC.LOGIC.ZINV.QCK 491_670
X31Y18.LOGIC.LOGIC.INV.TB1 492_670
X31Y18.LOGIC.LOGIC.INV.BA1 493_670
X31Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_669
X31Y19.LOGIC.LOGIC.INV.TA1 513_670
X31Y19.LOGIC.LOGIC.INV.TA2 514_670
X31Y19.LOGIC.LOGIC.INV.TB2 515_670
X31Y19.LOGIC.LOGIC.INV.BA2 516_670
X31Y19.LOGIC.LOGIC.INV.BB1 517_670
X31Y19.LOGIC.LOGIC.INV.BB2 518_670
X31Y19.LOGIC.LOGIC.ZINV.QCK 519_670
X31Y19.LOGIC.LOGIC.INV.TB1 520_670
X31Y19.LOGIC.LOGIC.INV.BA1 521_670
X31Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_669
X26Y17.LOGIC.LOGIC.INV.TA1 457_565
X26Y17.LOGIC.LOGIC.INV.TA2 458_565
X26Y17.LOGIC.LOGIC.INV.TB2 459_565
X26Y17.LOGIC.LOGIC.INV.BA2 460_565
X26Y17.LOGIC.LOGIC.INV.BB1 461_565
X26Y17.LOGIC.LOGIC.INV.BB2 462_565
X26Y17.LOGIC.LOGIC.ZINV.QCK 463_565
X26Y17.LOGIC.LOGIC.INV.TB1 464_565
X26Y17.LOGIC.LOGIC.INV.BA1 465_565
X26Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_564
X26Y16.LOGIC.LOGIC.INV.TA1 429_565
X26Y16.LOGIC.LOGIC.INV.TA2 430_565
X26Y16.LOGIC.LOGIC.INV.TB2 431_565
X26Y16.LOGIC.LOGIC.INV.BA2 432_565
X26Y16.LOGIC.LOGIC.INV.BB1 433_565
X26Y16.LOGIC.LOGIC.INV.BB2 434_565
X26Y16.LOGIC.LOGIC.ZINV.QCK 435_565
X26Y16.LOGIC.LOGIC.INV.TB1 436_565
X26Y16.LOGIC.LOGIC.INV.BA1 437_565
X26Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_564
X28Y17.LOGIC.LOGIC.INV.TA1 457_607
X28Y17.LOGIC.LOGIC.INV.TA2 458_607
X28Y17.LOGIC.LOGIC.INV.TB2 459_607
X28Y17.LOGIC.LOGIC.INV.BA2 460_607
X28Y17.LOGIC.LOGIC.INV.BB1 461_607
X28Y17.LOGIC.LOGIC.INV.BB2 462_607
X28Y17.LOGIC.LOGIC.ZINV.QCK 463_607
X28Y17.LOGIC.LOGIC.INV.TB1 464_607
X28Y17.LOGIC.LOGIC.INV.BA1 465_607
X28Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_606
X28Y16.LOGIC.LOGIC.INV.TA1 429_607
X28Y16.LOGIC.LOGIC.INV.TA2 430_607
X28Y16.LOGIC.LOGIC.INV.TB2 431_607
X28Y16.LOGIC.LOGIC.INV.BA2 432_607
X28Y16.LOGIC.LOGIC.INV.BB1 433_607
X28Y16.LOGIC.LOGIC.INV.BB2 434_607
X28Y16.LOGIC.LOGIC.ZINV.QCK 435_607
X28Y16.LOGIC.LOGIC.INV.TB1 436_607
X28Y16.LOGIC.LOGIC.INV.BA1 437_607
X28Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_606
X25Y17.LOGIC.LOGIC.INV.TA1 457_544
X25Y17.LOGIC.LOGIC.INV.TA2 458_544
X25Y17.LOGIC.LOGIC.INV.TB2 459_544
X25Y17.LOGIC.LOGIC.INV.BA2 460_544
X25Y17.LOGIC.LOGIC.INV.BB1 461_544
X25Y17.LOGIC.LOGIC.INV.BB2 462_544
X25Y17.LOGIC.LOGIC.ZINV.QCK 463_544
X25Y17.LOGIC.LOGIC.INV.TB1 464_544
X25Y17.LOGIC.LOGIC.INV.BA1 465_544
X25Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_543
X25Y16.LOGIC.LOGIC.INV.TA1 429_544
X25Y16.LOGIC.LOGIC.INV.TA2 430_544
X25Y16.LOGIC.LOGIC.INV.TB2 431_544
X25Y16.LOGIC.LOGIC.INV.BA2 432_544
X25Y16.LOGIC.LOGIC.INV.BB1 433_544
X25Y16.LOGIC.LOGIC.INV.BB2 434_544
X25Y16.LOGIC.LOGIC.ZINV.QCK 435_544
X25Y16.LOGIC.LOGIC.INV.TB1 436_544
X25Y16.LOGIC.LOGIC.INV.BA1 437_544
X25Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_543
X27Y16.LOGIC.LOGIC.INV.TA1 429_586
X27Y16.LOGIC.LOGIC.INV.TA2 430_586
X27Y16.LOGIC.LOGIC.INV.TB2 431_586
X27Y16.LOGIC.LOGIC.INV.BA2 432_586
X27Y16.LOGIC.LOGIC.INV.BB1 433_586
X27Y16.LOGIC.LOGIC.INV.BB2 434_586
X27Y16.LOGIC.LOGIC.ZINV.QCK 435_586
X27Y16.LOGIC.LOGIC.INV.TB1 436_586
X27Y16.LOGIC.LOGIC.INV.BA1 437_586
X27Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_585
X27Y17.LOGIC.LOGIC.INV.TA1 457_586
X27Y17.LOGIC.LOGIC.INV.TA2 458_586
X27Y17.LOGIC.LOGIC.INV.TB2 459_586
X27Y17.LOGIC.LOGIC.INV.BA2 460_586
X27Y17.LOGIC.LOGIC.INV.BB1 461_586
X27Y17.LOGIC.LOGIC.INV.BB2 462_586
X27Y17.LOGIC.LOGIC.ZINV.QCK 463_586
X27Y17.LOGIC.LOGIC.INV.TB1 464_586
X27Y17.LOGIC.LOGIC.INV.BA1 465_586
X27Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_585
X30Y17.LOGIC.LOGIC.INV.TA1 457_649
X30Y17.LOGIC.LOGIC.INV.TA2 458_649
X30Y17.LOGIC.LOGIC.INV.TB2 459_649
X30Y17.LOGIC.LOGIC.INV.BA2 460_649
X30Y17.LOGIC.LOGIC.INV.BB1 461_649
X30Y17.LOGIC.LOGIC.INV.BB2 462_649
X30Y17.LOGIC.LOGIC.ZINV.QCK 463_649
X30Y17.LOGIC.LOGIC.INV.TB1 464_649
X30Y17.LOGIC.LOGIC.INV.BA1 465_649
X30Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_648
X30Y16.LOGIC.LOGIC.INV.TA1 429_649
X30Y16.LOGIC.LOGIC.INV.TA2 430_649
X30Y16.LOGIC.LOGIC.INV.TB2 431_649
X30Y16.LOGIC.LOGIC.INV.BA2 432_649
X30Y16.LOGIC.LOGIC.INV.BB1 433_649
X30Y16.LOGIC.LOGIC.INV.BB2 434_649
X30Y16.LOGIC.LOGIC.ZINV.QCK 435_649
X30Y16.LOGIC.LOGIC.INV.TB1 436_649
X30Y16.LOGIC.LOGIC.INV.BA1 437_649
X30Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_648
X32Y17.LOGIC.LOGIC.INV.TA1 457_691
X32Y17.LOGIC.LOGIC.INV.TA2 458_691
X32Y17.LOGIC.LOGIC.INV.TB2 459_691
X32Y17.LOGIC.LOGIC.INV.BA2 460_691
X32Y17.LOGIC.LOGIC.INV.BB1 461_691
X32Y17.LOGIC.LOGIC.INV.BB2 462_691
X32Y17.LOGIC.LOGIC.ZINV.QCK 463_691
X32Y17.LOGIC.LOGIC.INV.TB1 464_691
X32Y17.LOGIC.LOGIC.INV.BA1 465_691
X32Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_690
X32Y16.LOGIC.LOGIC.INV.TA1 429_691
X32Y16.LOGIC.LOGIC.INV.TA2 430_691
X32Y16.LOGIC.LOGIC.INV.TB2 431_691
X32Y16.LOGIC.LOGIC.INV.BA2 432_691
X32Y16.LOGIC.LOGIC.INV.BB1 433_691
X32Y16.LOGIC.LOGIC.INV.BB2 434_691
X32Y16.LOGIC.LOGIC.ZINV.QCK 435_691
X32Y16.LOGIC.LOGIC.INV.TB1 436_691
X32Y16.LOGIC.LOGIC.INV.BA1 437_691
X32Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_690
X29Y17.LOGIC.LOGIC.INV.TA1 457_628
X29Y17.LOGIC.LOGIC.INV.TA2 458_628
X29Y17.LOGIC.LOGIC.INV.TB2 459_628
X29Y17.LOGIC.LOGIC.INV.BA2 460_628
X29Y17.LOGIC.LOGIC.INV.BB1 461_628
X29Y17.LOGIC.LOGIC.INV.BB2 462_628
X29Y17.LOGIC.LOGIC.ZINV.QCK 463_628
X29Y17.LOGIC.LOGIC.INV.TB1 464_628
X29Y17.LOGIC.LOGIC.INV.BA1 465_628
X29Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_627
X29Y16.LOGIC.LOGIC.INV.TA1 429_628
X29Y16.LOGIC.LOGIC.INV.TA2 430_628
X29Y16.LOGIC.LOGIC.INV.TB2 431_628
X29Y16.LOGIC.LOGIC.INV.BA2 432_628
X29Y16.LOGIC.LOGIC.INV.BB1 433_628
X29Y16.LOGIC.LOGIC.INV.BB2 434_628
X29Y16.LOGIC.LOGIC.ZINV.QCK 435_628
X29Y16.LOGIC.LOGIC.INV.TB1 436_628
X29Y16.LOGIC.LOGIC.INV.BA1 437_628
X29Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_627
X31Y16.LOGIC.LOGIC.INV.TA1 429_670
X31Y16.LOGIC.LOGIC.INV.TA2 430_670
X31Y16.LOGIC.LOGIC.INV.TB2 431_670
X31Y16.LOGIC.LOGIC.INV.BA2 432_670
X31Y16.LOGIC.LOGIC.INV.BB1 433_670
X31Y16.LOGIC.LOGIC.INV.BB2 434_670
X31Y16.LOGIC.LOGIC.ZINV.QCK 435_670
X31Y16.LOGIC.LOGIC.INV.TB1 436_670
X31Y16.LOGIC.LOGIC.INV.BA1 437_670
X31Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_669
X31Y17.LOGIC.LOGIC.INV.TA1 457_670
X31Y17.LOGIC.LOGIC.INV.TA2 458_670
X31Y17.LOGIC.LOGIC.INV.TB2 459_670
X31Y17.LOGIC.LOGIC.INV.BA2 460_670
X31Y17.LOGIC.LOGIC.INV.BB1 461_670
X31Y17.LOGIC.LOGIC.INV.BB2 462_670
X31Y17.LOGIC.LOGIC.ZINV.QCK 463_670
X31Y17.LOGIC.LOGIC.INV.TB1 464_670
X31Y17.LOGIC.LOGIC.INV.BA1 465_670
X31Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_669
X18Y19.LOGIC.LOGIC.INV.TA1 513_397
X18Y19.LOGIC.LOGIC.INV.TA2 514_397
X18Y19.LOGIC.LOGIC.INV.TB2 515_397
X18Y19.LOGIC.LOGIC.INV.BA2 516_397
X18Y19.LOGIC.LOGIC.INV.BB1 517_397
X18Y19.LOGIC.LOGIC.INV.BB2 518_397
X18Y19.LOGIC.LOGIC.ZINV.QCK 519_397
X18Y19.LOGIC.LOGIC.INV.TB1 520_397
X18Y19.LOGIC.LOGIC.INV.BA1 521_397
X18Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_396
X19Y20.LOGIC.LOGIC.INV.TA1 541_418
X19Y20.LOGIC.LOGIC.INV.TA2 542_418
X19Y20.LOGIC.LOGIC.INV.TB2 543_418
X19Y20.LOGIC.LOGIC.INV.BA2 544_418
X19Y20.LOGIC.LOGIC.INV.BB1 545_418
X19Y20.LOGIC.LOGIC.INV.BB2 546_418
X19Y20.LOGIC.LOGIC.ZINV.QCK 547_418
X19Y20.LOGIC.LOGIC.INV.TB1 548_418
X19Y20.LOGIC.LOGIC.INV.BA1 549_418
X19Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_417
X18Y20.LOGIC.LOGIC.INV.TA1 541_397
X18Y20.LOGIC.LOGIC.INV.TA2 542_397
X18Y20.LOGIC.LOGIC.INV.TB2 543_397
X18Y20.LOGIC.LOGIC.INV.BA2 544_397
X18Y20.LOGIC.LOGIC.INV.BB1 545_397
X18Y20.LOGIC.LOGIC.INV.BB2 546_397
X18Y20.LOGIC.LOGIC.ZINV.QCK 547_397
X18Y20.LOGIC.LOGIC.INV.TB1 548_397
X18Y20.LOGIC.LOGIC.INV.BA1 549_397
X18Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_396
X18Y18.LOGIC.LOGIC.INV.TA1 485_397
X18Y18.LOGIC.LOGIC.INV.TA2 486_397
X18Y18.LOGIC.LOGIC.INV.TB2 487_397
X18Y18.LOGIC.LOGIC.INV.BA2 488_397
X18Y18.LOGIC.LOGIC.INV.BB1 489_397
X18Y18.LOGIC.LOGIC.INV.BB2 490_397
X18Y18.LOGIC.LOGIC.ZINV.QCK 491_397
X18Y18.LOGIC.LOGIC.INV.TB1 492_397
X18Y18.LOGIC.LOGIC.INV.BA1 493_397
X18Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_396
X20Y19.LOGIC.LOGIC.INV.TA1 513_439
X20Y19.LOGIC.LOGIC.INV.TA2 514_439
X20Y19.LOGIC.LOGIC.INV.TB2 515_439
X20Y19.LOGIC.LOGIC.INV.BA2 516_439
X20Y19.LOGIC.LOGIC.INV.BB1 517_439
X20Y19.LOGIC.LOGIC.INV.BB2 518_439
X20Y19.LOGIC.LOGIC.ZINV.QCK 519_439
X20Y19.LOGIC.LOGIC.INV.TB1 520_439
X20Y19.LOGIC.LOGIC.INV.BA1 521_439
X20Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_438
X20Y18.LOGIC.LOGIC.INV.TA1 485_439
X20Y18.LOGIC.LOGIC.INV.TA2 486_439
X20Y18.LOGIC.LOGIC.INV.TB2 487_439
X20Y18.LOGIC.LOGIC.INV.BA2 488_439
X20Y18.LOGIC.LOGIC.INV.BB1 489_439
X20Y18.LOGIC.LOGIC.INV.BB2 490_439
X20Y18.LOGIC.LOGIC.ZINV.QCK 491_439
X20Y18.LOGIC.LOGIC.INV.TB1 492_439
X20Y18.LOGIC.LOGIC.INV.BA1 493_439
X20Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_438
X20Y20.LOGIC.LOGIC.INV.TA1 541_439
X20Y20.LOGIC.LOGIC.INV.TA2 542_439
X20Y20.LOGIC.LOGIC.INV.TB2 543_439
X20Y20.LOGIC.LOGIC.INV.BA2 544_439
X20Y20.LOGIC.LOGIC.INV.BB1 545_439
X20Y20.LOGIC.LOGIC.INV.BB2 546_439
X20Y20.LOGIC.LOGIC.ZINV.QCK 547_439
X20Y20.LOGIC.LOGIC.INV.TB1 548_439
X20Y20.LOGIC.LOGIC.INV.BA1 549_439
X20Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_438
X20Y21.LOGIC.LOGIC.INV.TA1 569_439
X20Y21.LOGIC.LOGIC.INV.TA2 570_439
X20Y21.LOGIC.LOGIC.INV.TB2 571_439
X20Y21.LOGIC.LOGIC.INV.BA2 572_439
X20Y21.LOGIC.LOGIC.INV.BB1 573_439
X20Y21.LOGIC.LOGIC.INV.BB2 574_439
X20Y21.LOGIC.LOGIC.ZINV.QCK 575_439
X20Y21.LOGIC.LOGIC.INV.TB1 576_439
X20Y21.LOGIC.LOGIC.INV.BA1 577_439
X20Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_438
X19Y21.LOGIC.LOGIC.INV.TA1 569_418
X19Y21.LOGIC.LOGIC.INV.TA2 570_418
X19Y21.LOGIC.LOGIC.INV.TB2 571_418
X19Y21.LOGIC.LOGIC.INV.BA2 572_418
X19Y21.LOGIC.LOGIC.INV.BB1 573_418
X19Y21.LOGIC.LOGIC.INV.BB2 574_418
X19Y21.LOGIC.LOGIC.ZINV.QCK 575_418
X19Y21.LOGIC.LOGIC.INV.TB1 576_418
X19Y21.LOGIC.LOGIC.INV.BA1 577_418
X19Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_417
X18Y21.LOGIC.LOGIC.INV.TA1 569_397
X18Y21.LOGIC.LOGIC.INV.TA2 570_397
X18Y21.LOGIC.LOGIC.INV.TB2 571_397
X18Y21.LOGIC.LOGIC.INV.BA2 572_397
X18Y21.LOGIC.LOGIC.INV.BB1 573_397
X18Y21.LOGIC.LOGIC.INV.BB2 574_397
X18Y21.LOGIC.LOGIC.ZINV.QCK 575_397
X18Y21.LOGIC.LOGIC.INV.TB1 576_397
X18Y21.LOGIC.LOGIC.INV.BA1 577_397
X18Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_396
X17Y21.LOGIC.LOGIC.INV.TA1 569_376
X17Y21.LOGIC.LOGIC.INV.TA2 570_376
X17Y21.LOGIC.LOGIC.INV.TB2 571_376
X17Y21.LOGIC.LOGIC.INV.BA2 572_376
X17Y21.LOGIC.LOGIC.INV.BB1 573_376
X17Y21.LOGIC.LOGIC.INV.BB2 574_376
X17Y21.LOGIC.LOGIC.ZINV.QCK 575_376
X17Y21.LOGIC.LOGIC.INV.TB1 576_376
X17Y21.LOGIC.LOGIC.INV.BA1 577_376
X17Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_375
X17Y20.LOGIC.LOGIC.INV.TA1 541_376
X17Y20.LOGIC.LOGIC.INV.TA2 542_376
X17Y20.LOGIC.LOGIC.INV.TB2 543_376
X17Y20.LOGIC.LOGIC.INV.BA2 544_376
X17Y20.LOGIC.LOGIC.INV.BB1 545_376
X17Y20.LOGIC.LOGIC.INV.BB2 546_376
X17Y20.LOGIC.LOGIC.ZINV.QCK 547_376
X17Y20.LOGIC.LOGIC.INV.TB1 548_376
X17Y20.LOGIC.LOGIC.INV.BA1 549_376
X17Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_375
X17Y19.LOGIC.LOGIC.INV.TA1 513_376
X17Y19.LOGIC.LOGIC.INV.TA2 514_376
X17Y19.LOGIC.LOGIC.INV.TB2 515_376
X17Y19.LOGIC.LOGIC.INV.BA2 516_376
X17Y19.LOGIC.LOGIC.INV.BB1 517_376
X17Y19.LOGIC.LOGIC.INV.BB2 518_376
X17Y19.LOGIC.LOGIC.ZINV.QCK 519_376
X17Y19.LOGIC.LOGIC.INV.TB1 520_376
X17Y19.LOGIC.LOGIC.INV.BA1 521_376
X17Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_375
X17Y18.LOGIC.LOGIC.INV.TA1 485_376
X17Y18.LOGIC.LOGIC.INV.TA2 486_376
X17Y18.LOGIC.LOGIC.INV.TB2 487_376
X17Y18.LOGIC.LOGIC.INV.BA2 488_376
X17Y18.LOGIC.LOGIC.INV.BB1 489_376
X17Y18.LOGIC.LOGIC.INV.BB2 490_376
X17Y18.LOGIC.LOGIC.ZINV.QCK 491_376
X17Y18.LOGIC.LOGIC.INV.TB1 492_376
X17Y18.LOGIC.LOGIC.INV.BA1 493_376
X17Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_375
X19Y18.LOGIC.LOGIC.INV.TA1 485_418
X19Y18.LOGIC.LOGIC.INV.TA2 486_418
X19Y18.LOGIC.LOGIC.INV.TB2 487_418
X19Y18.LOGIC.LOGIC.INV.BA2 488_418
X19Y18.LOGIC.LOGIC.INV.BB1 489_418
X19Y18.LOGIC.LOGIC.INV.BB2 490_418
X19Y18.LOGIC.LOGIC.ZINV.QCK 491_418
X19Y18.LOGIC.LOGIC.INV.TB1 492_418
X19Y18.LOGIC.LOGIC.INV.BA1 493_418
X19Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_417
X19Y19.LOGIC.LOGIC.INV.TA1 513_418
X19Y19.LOGIC.LOGIC.INV.TA2 514_418
X19Y19.LOGIC.LOGIC.INV.TB2 515_418
X19Y19.LOGIC.LOGIC.INV.BA2 516_418
X19Y19.LOGIC.LOGIC.INV.BB1 517_418
X19Y19.LOGIC.LOGIC.INV.BB2 518_418
X19Y19.LOGIC.LOGIC.ZINV.QCK 519_418
X19Y19.LOGIC.LOGIC.INV.TB1 520_418
X19Y19.LOGIC.LOGIC.INV.BA1 521_418
X19Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_417
X22Y19.LOGIC.LOGIC.INV.TA1 513_481
X22Y19.LOGIC.LOGIC.INV.TA2 514_481
X22Y19.LOGIC.LOGIC.INV.TB2 515_481
X22Y19.LOGIC.LOGIC.INV.BA2 516_481
X22Y19.LOGIC.LOGIC.INV.BB1 517_481
X22Y19.LOGIC.LOGIC.INV.BB2 518_481
X22Y19.LOGIC.LOGIC.ZINV.QCK 519_481
X22Y19.LOGIC.LOGIC.INV.TB1 520_481
X22Y19.LOGIC.LOGIC.INV.BA1 521_481
X22Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_480
X23Y20.LOGIC.LOGIC.INV.TA1 541_502
X23Y20.LOGIC.LOGIC.INV.TA2 542_502
X23Y20.LOGIC.LOGIC.INV.TB2 543_502
X23Y20.LOGIC.LOGIC.INV.BA2 544_502
X23Y20.LOGIC.LOGIC.INV.BB1 545_502
X23Y20.LOGIC.LOGIC.INV.BB2 546_502
X23Y20.LOGIC.LOGIC.ZINV.QCK 547_502
X23Y20.LOGIC.LOGIC.INV.TB1 548_502
X23Y20.LOGIC.LOGIC.INV.BA1 549_502
X23Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_501
X22Y20.LOGIC.LOGIC.INV.TA1 541_481
X22Y20.LOGIC.LOGIC.INV.TA2 542_481
X22Y20.LOGIC.LOGIC.INV.TB2 543_481
X22Y20.LOGIC.LOGIC.INV.BA2 544_481
X22Y20.LOGIC.LOGIC.INV.BB1 545_481
X22Y20.LOGIC.LOGIC.INV.BB2 546_481
X22Y20.LOGIC.LOGIC.ZINV.QCK 547_481
X22Y20.LOGIC.LOGIC.INV.TB1 548_481
X22Y20.LOGIC.LOGIC.INV.BA1 549_481
X22Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_480
X22Y18.LOGIC.LOGIC.INV.TA1 485_481
X22Y18.LOGIC.LOGIC.INV.TA2 486_481
X22Y18.LOGIC.LOGIC.INV.TB2 487_481
X22Y18.LOGIC.LOGIC.INV.BA2 488_481
X22Y18.LOGIC.LOGIC.INV.BB1 489_481
X22Y18.LOGIC.LOGIC.INV.BB2 490_481
X22Y18.LOGIC.LOGIC.ZINV.QCK 491_481
X22Y18.LOGIC.LOGIC.INV.TB1 492_481
X22Y18.LOGIC.LOGIC.INV.BA1 493_481
X22Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_480
X24Y19.LOGIC.LOGIC.INV.TA1 513_523
X24Y19.LOGIC.LOGIC.INV.TA2 514_523
X24Y19.LOGIC.LOGIC.INV.TB2 515_523
X24Y19.LOGIC.LOGIC.INV.BA2 516_523
X24Y19.LOGIC.LOGIC.INV.BB1 517_523
X24Y19.LOGIC.LOGIC.INV.BB2 518_523
X24Y19.LOGIC.LOGIC.ZINV.QCK 519_523
X24Y19.LOGIC.LOGIC.INV.TB1 520_523
X24Y19.LOGIC.LOGIC.INV.BA1 521_523
X24Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_522
X24Y18.LOGIC.LOGIC.INV.TA1 485_523
X24Y18.LOGIC.LOGIC.INV.TA2 486_523
X24Y18.LOGIC.LOGIC.INV.TB2 487_523
X24Y18.LOGIC.LOGIC.INV.BA2 488_523
X24Y18.LOGIC.LOGIC.INV.BB1 489_523
X24Y18.LOGIC.LOGIC.INV.BB2 490_523
X24Y18.LOGIC.LOGIC.ZINV.QCK 491_523
X24Y18.LOGIC.LOGIC.INV.TB1 492_523
X24Y18.LOGIC.LOGIC.INV.BA1 493_523
X24Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_522
X24Y20.LOGIC.LOGIC.INV.TA1 541_523
X24Y20.LOGIC.LOGIC.INV.TA2 542_523
X24Y20.LOGIC.LOGIC.INV.TB2 543_523
X24Y20.LOGIC.LOGIC.INV.BA2 544_523
X24Y20.LOGIC.LOGIC.INV.BB1 545_523
X24Y20.LOGIC.LOGIC.INV.BB2 546_523
X24Y20.LOGIC.LOGIC.ZINV.QCK 547_523
X24Y20.LOGIC.LOGIC.INV.TB1 548_523
X24Y20.LOGIC.LOGIC.INV.BA1 549_523
X24Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_522
X24Y21.LOGIC.LOGIC.INV.TA1 569_523
X24Y21.LOGIC.LOGIC.INV.TA2 570_523
X24Y21.LOGIC.LOGIC.INV.TB2 571_523
X24Y21.LOGIC.LOGIC.INV.BA2 572_523
X24Y21.LOGIC.LOGIC.INV.BB1 573_523
X24Y21.LOGIC.LOGIC.INV.BB2 574_523
X24Y21.LOGIC.LOGIC.ZINV.QCK 575_523
X24Y21.LOGIC.LOGIC.INV.TB1 576_523
X24Y21.LOGIC.LOGIC.INV.BA1 577_523
X24Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_522
X23Y21.LOGIC.LOGIC.INV.TA1 569_502
X23Y21.LOGIC.LOGIC.INV.TA2 570_502
X23Y21.LOGIC.LOGIC.INV.TB2 571_502
X23Y21.LOGIC.LOGIC.INV.BA2 572_502
X23Y21.LOGIC.LOGIC.INV.BB1 573_502
X23Y21.LOGIC.LOGIC.INV.BB2 574_502
X23Y21.LOGIC.LOGIC.ZINV.QCK 575_502
X23Y21.LOGIC.LOGIC.INV.TB1 576_502
X23Y21.LOGIC.LOGIC.INV.BA1 577_502
X23Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_501
X22Y21.LOGIC.LOGIC.INV.TA1 569_481
X22Y21.LOGIC.LOGIC.INV.TA2 570_481
X22Y21.LOGIC.LOGIC.INV.TB2 571_481
X22Y21.LOGIC.LOGIC.INV.BA2 572_481
X22Y21.LOGIC.LOGIC.INV.BB1 573_481
X22Y21.LOGIC.LOGIC.INV.BB2 574_481
X22Y21.LOGIC.LOGIC.ZINV.QCK 575_481
X22Y21.LOGIC.LOGIC.INV.TB1 576_481
X22Y21.LOGIC.LOGIC.INV.BA1 577_481
X22Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_480
X21Y21.LOGIC.LOGIC.INV.TA1 569_460
X21Y21.LOGIC.LOGIC.INV.TA2 570_460
X21Y21.LOGIC.LOGIC.INV.TB2 571_460
X21Y21.LOGIC.LOGIC.INV.BA2 572_460
X21Y21.LOGIC.LOGIC.INV.BB1 573_460
X21Y21.LOGIC.LOGIC.INV.BB2 574_460
X21Y21.LOGIC.LOGIC.ZINV.QCK 575_460
X21Y21.LOGIC.LOGIC.INV.TB1 576_460
X21Y21.LOGIC.LOGIC.INV.BA1 577_460
X21Y21.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 565_459
X21Y20.LOGIC.LOGIC.INV.TA1 541_460
X21Y20.LOGIC.LOGIC.INV.TA2 542_460
X21Y20.LOGIC.LOGIC.INV.TB2 543_460
X21Y20.LOGIC.LOGIC.INV.BA2 544_460
X21Y20.LOGIC.LOGIC.INV.BB1 545_460
X21Y20.LOGIC.LOGIC.INV.BB2 546_460
X21Y20.LOGIC.LOGIC.ZINV.QCK 547_460
X21Y20.LOGIC.LOGIC.INV.TB1 548_460
X21Y20.LOGIC.LOGIC.INV.BA1 549_460
X21Y20.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 537_459
X21Y19.LOGIC.LOGIC.INV.TA1 513_460
X21Y19.LOGIC.LOGIC.INV.TA2 514_460
X21Y19.LOGIC.LOGIC.INV.TB2 515_460
X21Y19.LOGIC.LOGIC.INV.BA2 516_460
X21Y19.LOGIC.LOGIC.INV.BB1 517_460
X21Y19.LOGIC.LOGIC.INV.BB2 518_460
X21Y19.LOGIC.LOGIC.ZINV.QCK 519_460
X21Y19.LOGIC.LOGIC.INV.TB1 520_460
X21Y19.LOGIC.LOGIC.INV.BA1 521_460
X21Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_459
X21Y18.LOGIC.LOGIC.INV.TA1 485_460
X21Y18.LOGIC.LOGIC.INV.TA2 486_460
X21Y18.LOGIC.LOGIC.INV.TB2 487_460
X21Y18.LOGIC.LOGIC.INV.BA2 488_460
X21Y18.LOGIC.LOGIC.INV.BB1 489_460
X21Y18.LOGIC.LOGIC.INV.BB2 490_460
X21Y18.LOGIC.LOGIC.ZINV.QCK 491_460
X21Y18.LOGIC.LOGIC.INV.TB1 492_460
X21Y18.LOGIC.LOGIC.INV.BA1 493_460
X21Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_459
X23Y18.LOGIC.LOGIC.INV.TA1 485_502
X23Y18.LOGIC.LOGIC.INV.TA2 486_502
X23Y18.LOGIC.LOGIC.INV.TB2 487_502
X23Y18.LOGIC.LOGIC.INV.BA2 488_502
X23Y18.LOGIC.LOGIC.INV.BB1 489_502
X23Y18.LOGIC.LOGIC.INV.BB2 490_502
X23Y18.LOGIC.LOGIC.ZINV.QCK 491_502
X23Y18.LOGIC.LOGIC.INV.TB1 492_502
X23Y18.LOGIC.LOGIC.INV.BA1 493_502
X23Y18.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 481_501
X23Y19.LOGIC.LOGIC.INV.TA1 513_502
X23Y19.LOGIC.LOGIC.INV.TA2 514_502
X23Y19.LOGIC.LOGIC.INV.TB2 515_502
X23Y19.LOGIC.LOGIC.INV.BA2 516_502
X23Y19.LOGIC.LOGIC.INV.BB1 517_502
X23Y19.LOGIC.LOGIC.INV.BB2 518_502
X23Y19.LOGIC.LOGIC.ZINV.QCK 519_502
X23Y19.LOGIC.LOGIC.INV.TB1 520_502
X23Y19.LOGIC.LOGIC.INV.BA1 521_502
X23Y19.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 509_501
X18Y17.LOGIC.LOGIC.INV.TA1 457_397
X18Y17.LOGIC.LOGIC.INV.TA2 458_397
X18Y17.LOGIC.LOGIC.INV.TB2 459_397
X18Y17.LOGIC.LOGIC.INV.BA2 460_397
X18Y17.LOGIC.LOGIC.INV.BB1 461_397
X18Y17.LOGIC.LOGIC.INV.BB2 462_397
X18Y17.LOGIC.LOGIC.ZINV.QCK 463_397
X18Y17.LOGIC.LOGIC.INV.TB1 464_397
X18Y17.LOGIC.LOGIC.INV.BA1 465_397
X18Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_396
X18Y16.LOGIC.LOGIC.INV.TA1 429_397
X18Y16.LOGIC.LOGIC.INV.TA2 430_397
X18Y16.LOGIC.LOGIC.INV.TB2 431_397
X18Y16.LOGIC.LOGIC.INV.BA2 432_397
X18Y16.LOGIC.LOGIC.INV.BB1 433_397
X18Y16.LOGIC.LOGIC.INV.BB2 434_397
X18Y16.LOGIC.LOGIC.ZINV.QCK 435_397
X18Y16.LOGIC.LOGIC.INV.TB1 436_397
X18Y16.LOGIC.LOGIC.INV.BA1 437_397
X18Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_396
X20Y17.LOGIC.LOGIC.INV.TA1 457_439
X20Y17.LOGIC.LOGIC.INV.TA2 458_439
X20Y17.LOGIC.LOGIC.INV.TB2 459_439
X20Y17.LOGIC.LOGIC.INV.BA2 460_439
X20Y17.LOGIC.LOGIC.INV.BB1 461_439
X20Y17.LOGIC.LOGIC.INV.BB2 462_439
X20Y17.LOGIC.LOGIC.ZINV.QCK 463_439
X20Y17.LOGIC.LOGIC.INV.TB1 464_439
X20Y17.LOGIC.LOGIC.INV.BA1 465_439
X20Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_438
X20Y16.LOGIC.LOGIC.INV.TA1 429_439
X20Y16.LOGIC.LOGIC.INV.TA2 430_439
X20Y16.LOGIC.LOGIC.INV.TB2 431_439
X20Y16.LOGIC.LOGIC.INV.BA2 432_439
X20Y16.LOGIC.LOGIC.INV.BB1 433_439
X20Y16.LOGIC.LOGIC.INV.BB2 434_439
X20Y16.LOGIC.LOGIC.ZINV.QCK 435_439
X20Y16.LOGIC.LOGIC.INV.TB1 436_439
X20Y16.LOGIC.LOGIC.INV.BA1 437_439
X20Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_438
X17Y17.LOGIC.LOGIC.INV.TA1 457_376
X17Y17.LOGIC.LOGIC.INV.TA2 458_376
X17Y17.LOGIC.LOGIC.INV.TB2 459_376
X17Y17.LOGIC.LOGIC.INV.BA2 460_376
X17Y17.LOGIC.LOGIC.INV.BB1 461_376
X17Y17.LOGIC.LOGIC.INV.BB2 462_376
X17Y17.LOGIC.LOGIC.ZINV.QCK 463_376
X17Y17.LOGIC.LOGIC.INV.TB1 464_376
X17Y17.LOGIC.LOGIC.INV.BA1 465_376
X17Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_375
X17Y16.LOGIC.LOGIC.INV.TA1 429_376
X17Y16.LOGIC.LOGIC.INV.TA2 430_376
X17Y16.LOGIC.LOGIC.INV.TB2 431_376
X17Y16.LOGIC.LOGIC.INV.BA2 432_376
X17Y16.LOGIC.LOGIC.INV.BB1 433_376
X17Y16.LOGIC.LOGIC.INV.BB2 434_376
X17Y16.LOGIC.LOGIC.ZINV.QCK 435_376
X17Y16.LOGIC.LOGIC.INV.TB1 436_376
X17Y16.LOGIC.LOGIC.INV.BA1 437_376
X17Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_375
X19Y16.LOGIC.LOGIC.INV.TA1 429_418
X19Y16.LOGIC.LOGIC.INV.TA2 430_418
X19Y16.LOGIC.LOGIC.INV.TB2 431_418
X19Y16.LOGIC.LOGIC.INV.BA2 432_418
X19Y16.LOGIC.LOGIC.INV.BB1 433_418
X19Y16.LOGIC.LOGIC.INV.BB2 434_418
X19Y16.LOGIC.LOGIC.ZINV.QCK 435_418
X19Y16.LOGIC.LOGIC.INV.TB1 436_418
X19Y16.LOGIC.LOGIC.INV.BA1 437_418
X19Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_417
X19Y17.LOGIC.LOGIC.INV.TA1 457_418
X19Y17.LOGIC.LOGIC.INV.TA2 458_418
X19Y17.LOGIC.LOGIC.INV.TB2 459_418
X19Y17.LOGIC.LOGIC.INV.BA2 460_418
X19Y17.LOGIC.LOGIC.INV.BB1 461_418
X19Y17.LOGIC.LOGIC.INV.BB2 462_418
X19Y17.LOGIC.LOGIC.ZINV.QCK 463_418
X19Y17.LOGIC.LOGIC.INV.TB1 464_418
X19Y17.LOGIC.LOGIC.INV.BA1 465_418
X19Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_417
X22Y17.LOGIC.LOGIC.INV.TA1 457_481
X22Y17.LOGIC.LOGIC.INV.TA2 458_481
X22Y17.LOGIC.LOGIC.INV.TB2 459_481
X22Y17.LOGIC.LOGIC.INV.BA2 460_481
X22Y17.LOGIC.LOGIC.INV.BB1 461_481
X22Y17.LOGIC.LOGIC.INV.BB2 462_481
X22Y17.LOGIC.LOGIC.ZINV.QCK 463_481
X22Y17.LOGIC.LOGIC.INV.TB1 464_481
X22Y17.LOGIC.LOGIC.INV.BA1 465_481
X22Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_480
X22Y16.LOGIC.LOGIC.INV.TA1 429_481
X22Y16.LOGIC.LOGIC.INV.TA2 430_481
X22Y16.LOGIC.LOGIC.INV.TB2 431_481
X22Y16.LOGIC.LOGIC.INV.BA2 432_481
X22Y16.LOGIC.LOGIC.INV.BB1 433_481
X22Y16.LOGIC.LOGIC.INV.BB2 434_481
X22Y16.LOGIC.LOGIC.ZINV.QCK 435_481
X22Y16.LOGIC.LOGIC.INV.TB1 436_481
X22Y16.LOGIC.LOGIC.INV.BA1 437_481
X22Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_480
X24Y17.LOGIC.LOGIC.INV.TA1 457_523
X24Y17.LOGIC.LOGIC.INV.TA2 458_523
X24Y17.LOGIC.LOGIC.INV.TB2 459_523
X24Y17.LOGIC.LOGIC.INV.BA2 460_523
X24Y17.LOGIC.LOGIC.INV.BB1 461_523
X24Y17.LOGIC.LOGIC.INV.BB2 462_523
X24Y17.LOGIC.LOGIC.ZINV.QCK 463_523
X24Y17.LOGIC.LOGIC.INV.TB1 464_523
X24Y17.LOGIC.LOGIC.INV.BA1 465_523
X24Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_522
X24Y16.LOGIC.LOGIC.INV.TA1 429_523
X24Y16.LOGIC.LOGIC.INV.TA2 430_523
X24Y16.LOGIC.LOGIC.INV.TB2 431_523
X24Y16.LOGIC.LOGIC.INV.BA2 432_523
X24Y16.LOGIC.LOGIC.INV.BB1 433_523
X24Y16.LOGIC.LOGIC.INV.BB2 434_523
X24Y16.LOGIC.LOGIC.ZINV.QCK 435_523
X24Y16.LOGIC.LOGIC.INV.TB1 436_523
X24Y16.LOGIC.LOGIC.INV.BA1 437_523
X24Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_522
X21Y17.LOGIC.LOGIC.INV.TA1 457_460
X21Y17.LOGIC.LOGIC.INV.TA2 458_460
X21Y17.LOGIC.LOGIC.INV.TB2 459_460
X21Y17.LOGIC.LOGIC.INV.BA2 460_460
X21Y17.LOGIC.LOGIC.INV.BB1 461_460
X21Y17.LOGIC.LOGIC.INV.BB2 462_460
X21Y17.LOGIC.LOGIC.ZINV.QCK 463_460
X21Y17.LOGIC.LOGIC.INV.TB1 464_460
X21Y17.LOGIC.LOGIC.INV.BA1 465_460
X21Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_459
X21Y16.LOGIC.LOGIC.INV.TA1 429_460
X21Y16.LOGIC.LOGIC.INV.TA2 430_460
X21Y16.LOGIC.LOGIC.INV.TB2 431_460
X21Y16.LOGIC.LOGIC.INV.BA2 432_460
X21Y16.LOGIC.LOGIC.INV.BB1 433_460
X21Y16.LOGIC.LOGIC.INV.BB2 434_460
X21Y16.LOGIC.LOGIC.ZINV.QCK 435_460
X21Y16.LOGIC.LOGIC.INV.TB1 436_460
X21Y16.LOGIC.LOGIC.INV.BA1 437_460
X21Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_459
X23Y16.LOGIC.LOGIC.INV.TA1 429_502
X23Y16.LOGIC.LOGIC.INV.TA2 430_502
X23Y16.LOGIC.LOGIC.INV.TB2 431_502
X23Y16.LOGIC.LOGIC.INV.BA2 432_502
X23Y16.LOGIC.LOGIC.INV.BB1 433_502
X23Y16.LOGIC.LOGIC.INV.BB2 434_502
X23Y16.LOGIC.LOGIC.ZINV.QCK 435_502
X23Y16.LOGIC.LOGIC.INV.TB1 436_502
X23Y16.LOGIC.LOGIC.INV.BA1 437_502
X23Y16.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 425_501
X23Y17.LOGIC.LOGIC.INV.TA1 457_502
X23Y17.LOGIC.LOGIC.INV.TA2 458_502
X23Y17.LOGIC.LOGIC.INV.TB2 459_502
X23Y17.LOGIC.LOGIC.INV.BA2 460_502
X23Y17.LOGIC.LOGIC.INV.BB1 461_502
X23Y17.LOGIC.LOGIC.INV.BB2 462_502
X23Y17.LOGIC.LOGIC.ZINV.QCK 463_502
X23Y17.LOGIC.LOGIC.INV.TB1 464_502
X23Y17.LOGIC.LOGIC.INV.BA1 465_502
X23Y17.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 453_501
X33Y21.INTERFACE.INTERFACE.IQTFC_Z_0_ 570_711
X33Y21.INTERFACE.INTERFACE.IQTFC_Z_1_ 571_711
X33Y21.INTERFACE.INTERFACE.IQTFC_Z_2_ 571_712
X33Y21.INTERFACE.INTERFACE.IQTFC_Z_3_ 572_712
X33Y21.INTERFACE.ASSP.INV.ASSPInvPortAlias 584_712
X33Y21.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 565_712
X33Y21.INTERFACE.RAM.INV.RMEB__TEST1B 567_712
X33Y21.INTERFACE.BIDIR.INV.ESEL 573_712
X33Y21.INTERFACE.BIDIR.INV.OSEL 577_712
X33Y21.INTERFACE.BIDIR.INV.FIXHOLD 578_712
X33Y21.INTERFACE.BIDIR.INV.WPD 581_712
X33Y21.INTERFACE.BIDIR.INV.DS 582_712
X33Y20.INTERFACE.INTERFACE.IQTFC_Z_0_ 542_711
X33Y20.INTERFACE.INTERFACE.IQTFC_Z_1_ 543_711
X33Y20.INTERFACE.INTERFACE.IQTFC_Z_2_ 543_712
X33Y20.INTERFACE.INTERFACE.IQTFC_Z_3_ 544_712
X33Y20.INTERFACE.ASSP.INV.ASSPInvPortAlias 556_712
X33Y20.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 537_712
X33Y20.INTERFACE.RAM.INV.RMEB__TEST1B 539_712
X33Y20.INTERFACE.BIDIR.INV.ESEL 545_712
X33Y20.INTERFACE.BIDIR.INV.OSEL 549_712
X33Y20.INTERFACE.BIDIR.INV.FIXHOLD 550_712
X33Y20.INTERFACE.BIDIR.INV.WPD 553_712
X33Y20.INTERFACE.BIDIR.INV.DS 554_712
X33Y19.INTERFACE.INTERFACE.IQTFC_Z_0_ 514_711
X33Y19.INTERFACE.INTERFACE.IQTFC_Z_1_ 515_711
X33Y19.INTERFACE.INTERFACE.IQTFC_Z_2_ 515_712
X33Y19.INTERFACE.INTERFACE.IQTFC_Z_3_ 516_712
X33Y19.INTERFACE.ASSP.INV.ASSPInvPortAlias 528_712
X33Y19.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 509_712
X33Y19.INTERFACE.RAM.INV.RMEB__TEST1B 511_712
X33Y19.INTERFACE.BIDIR.INV.ESEL 517_712
X33Y19.INTERFACE.BIDIR.INV.OSEL 521_712
X33Y19.INTERFACE.BIDIR.INV.FIXHOLD 522_712
X33Y19.INTERFACE.BIDIR.INV.WPD 525_712
X33Y19.INTERFACE.BIDIR.INV.DS 526_712
X33Y18.INTERFACE.INTERFACE.IQTFC_Z_0_ 486_711
X33Y18.INTERFACE.INTERFACE.IQTFC_Z_1_ 487_711
X33Y18.INTERFACE.INTERFACE.IQTFC_Z_2_ 487_712
X33Y18.INTERFACE.INTERFACE.IQTFC_Z_3_ 488_712
X33Y18.INTERFACE.ASSP.INV.ASSPInvPortAlias 500_712
X33Y18.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 481_712
X33Y18.INTERFACE.RAM.INV.RMEB__TEST1B 483_712
X33Y18.INTERFACE.BIDIR.INV.ESEL 489_712
X33Y18.INTERFACE.BIDIR.INV.OSEL 493_712
X33Y18.INTERFACE.BIDIR.INV.FIXHOLD 494_712
X33Y18.INTERFACE.BIDIR.INV.WPD 497_712
X33Y18.INTERFACE.BIDIR.INV.DS 498_712
X33Y25.INTERFACE.INTERFACE.IQTFC_Z_0_ 683_711
X33Y25.INTERFACE.INTERFACE.IQTFC_Z_1_ 684_711
X33Y25.INTERFACE.INTERFACE.IQTFC_Z_2_ 684_712
X33Y25.INTERFACE.INTERFACE.IQTFC_Z_3_ 685_712
X33Y25.INTERFACE.ASSP.INV.ASSPInvPortAlias 697_712
X33Y25.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 678_712
X33Y25.INTERFACE.RAM.INV.RMEB__TEST1B 680_712
X33Y25.INTERFACE.BIDIR.INV.ESEL 686_712
X33Y25.INTERFACE.BIDIR.INV.OSEL 690_712
X33Y25.INTERFACE.BIDIR.INV.FIXHOLD 691_712
X33Y25.INTERFACE.BIDIR.INV.WPD 694_712
X33Y25.INTERFACE.BIDIR.INV.DS 695_712
X33Y24.INTERFACE.INTERFACE.IQTFC_Z_0_ 655_711
X33Y24.INTERFACE.INTERFACE.IQTFC_Z_1_ 656_711
X33Y24.INTERFACE.INTERFACE.IQTFC_Z_2_ 656_712
X33Y24.INTERFACE.INTERFACE.IQTFC_Z_3_ 657_712
X33Y24.INTERFACE.ASSP.INV.ASSPInvPortAlias 669_712
X33Y24.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 650_712
X33Y24.INTERFACE.RAM.INV.RMEB__TEST1B 652_712
X33Y24.INTERFACE.BIDIR.INV.ESEL 658_712
X33Y24.INTERFACE.BIDIR.INV.OSEL 662_712
X33Y24.INTERFACE.BIDIR.INV.FIXHOLD 663_712
X33Y24.INTERFACE.BIDIR.INV.WPD 666_712
X33Y24.INTERFACE.BIDIR.INV.DS 667_712
X33Y23.INTERFACE.INTERFACE.IQTFC_Z_0_ 626_711
X33Y23.INTERFACE.INTERFACE.IQTFC_Z_1_ 627_711
X33Y23.INTERFACE.INTERFACE.IQTFC_Z_2_ 627_712
X33Y23.INTERFACE.INTERFACE.IQTFC_Z_3_ 628_712
X33Y23.INTERFACE.ASSP.INV.ASSPInvPortAlias 640_712
X33Y23.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 621_712
X33Y23.INTERFACE.RAM.INV.RMEB__TEST1B 623_712
X33Y23.INTERFACE.BIDIR.INV.ESEL 629_712
X33Y23.INTERFACE.BIDIR.INV.OSEL 633_712
X33Y23.INTERFACE.BIDIR.INV.FIXHOLD 634_712
X33Y23.INTERFACE.BIDIR.INV.WPD 637_712
X33Y23.INTERFACE.BIDIR.INV.DS 638_712
X33Y22.INTERFACE.INTERFACE.IQTFC_Z_0_ 598_711
X33Y22.INTERFACE.INTERFACE.IQTFC_Z_1_ 599_711
X33Y22.INTERFACE.INTERFACE.IQTFC_Z_2_ 599_712
X33Y22.INTERFACE.INTERFACE.IQTFC_Z_3_ 600_712
X33Y22.INTERFACE.ASSP.INV.ASSPInvPortAlias 612_712
X33Y22.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 593_712
X33Y22.INTERFACE.RAM.INV.RMEB__TEST1B 595_712
X33Y22.INTERFACE.BIDIR.INV.ESEL 601_712
X33Y22.INTERFACE.BIDIR.INV.OSEL 605_712
X33Y22.INTERFACE.BIDIR.INV.FIXHOLD 606_712
X33Y22.INTERFACE.BIDIR.INV.WPD 609_712
X33Y22.INTERFACE.BIDIR.INV.DS 610_712
X33Y29.INTERFACE.INTERFACE.IQTFC_Z_0_ 795_711
X33Y29.INTERFACE.INTERFACE.IQTFC_Z_1_ 796_711
X33Y29.INTERFACE.INTERFACE.IQTFC_Z_2_ 796_712
X33Y29.INTERFACE.INTERFACE.IQTFC_Z_3_ 797_712
X33Y29.INTERFACE.ASSP.INV.ASSPInvPortAlias 809_712
X33Y29.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 790_712
X33Y29.INTERFACE.RAM.INV.RMEB__TEST1B 792_712
X33Y29.INTERFACE.BIDIR.INV.ESEL 798_712
X33Y29.INTERFACE.BIDIR.INV.OSEL 802_712
X33Y29.INTERFACE.BIDIR.INV.FIXHOLD 803_712
X33Y29.INTERFACE.BIDIR.INV.WPD 806_712
X33Y29.INTERFACE.BIDIR.INV.DS 807_712
X33Y28.INTERFACE.INTERFACE.IQTFC_Z_0_ 767_711
X33Y28.INTERFACE.INTERFACE.IQTFC_Z_1_ 768_711
X33Y28.INTERFACE.INTERFACE.IQTFC_Z_2_ 768_712
X33Y28.INTERFACE.INTERFACE.IQTFC_Z_3_ 769_712
X33Y28.INTERFACE.ASSP.INV.ASSPInvPortAlias 781_712
X33Y28.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 762_712
X33Y28.INTERFACE.RAM.INV.RMEB__TEST1B 764_712
X33Y28.INTERFACE.BIDIR.INV.ESEL 770_712
X33Y28.INTERFACE.BIDIR.INV.OSEL 774_712
X33Y28.INTERFACE.BIDIR.INV.FIXHOLD 775_712
X33Y28.INTERFACE.BIDIR.INV.WPD 778_712
X33Y28.INTERFACE.BIDIR.INV.DS 779_712
X33Y27.INTERFACE.INTERFACE.IQTFC_Z_0_ 739_711
X33Y27.INTERFACE.INTERFACE.IQTFC_Z_1_ 740_711
X33Y27.INTERFACE.INTERFACE.IQTFC_Z_2_ 740_712
X33Y27.INTERFACE.INTERFACE.IQTFC_Z_3_ 741_712
X33Y27.INTERFACE.ASSP.INV.ASSPInvPortAlias 753_712
X33Y27.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 734_712
X33Y27.INTERFACE.RAM.INV.RMEB__TEST1B 736_712
X33Y27.INTERFACE.BIDIR.INV.ESEL 742_712
X33Y27.INTERFACE.BIDIR.INV.OSEL 746_712
X33Y27.INTERFACE.BIDIR.INV.FIXHOLD 747_712
X33Y27.INTERFACE.BIDIR.INV.WPD 750_712
X33Y27.INTERFACE.BIDIR.INV.DS 751_712
X33Y26.INTERFACE.INTERFACE.IQTFC_Z_0_ 711_711
X33Y26.INTERFACE.INTERFACE.IQTFC_Z_1_ 712_711
X33Y26.INTERFACE.INTERFACE.IQTFC_Z_2_ 712_712
X33Y26.INTERFACE.INTERFACE.IQTFC_Z_3_ 713_712
X33Y26.INTERFACE.ASSP.INV.ASSPInvPortAlias 725_712
X33Y26.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 706_712
X33Y26.INTERFACE.RAM.INV.RMEB__TEST1B 708_712
X33Y26.INTERFACE.BIDIR.INV.ESEL 714_712
X33Y26.INTERFACE.BIDIR.INV.OSEL 718_712
X33Y26.INTERFACE.BIDIR.INV.FIXHOLD 719_712
X33Y26.INTERFACE.BIDIR.INV.WPD 722_712
X33Y26.INTERFACE.BIDIR.INV.DS 723_712
X33Y17.INTERFACE.INTERFACE.IQTFC_Z_0_ 458_711
X33Y17.INTERFACE.INTERFACE.IQTFC_Z_1_ 459_711
X33Y17.INTERFACE.INTERFACE.IQTFC_Z_2_ 459_712
X33Y17.INTERFACE.INTERFACE.IQTFC_Z_3_ 460_712
X33Y17.INTERFACE.ASSP.INV.ASSPInvPortAlias 472_712
X33Y17.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 453_712
X33Y17.INTERFACE.RAM.INV.RMEB__TEST1B 455_712
X33Y17.INTERFACE.BIDIR.INV.ESEL 461_712
X33Y17.INTERFACE.BIDIR.INV.OSEL 465_712
X33Y17.INTERFACE.BIDIR.INV.FIXHOLD 466_712
X33Y17.INTERFACE.BIDIR.INV.WPD 469_712
X33Y17.INTERFACE.BIDIR.INV.DS 470_712
X33Y16.INTERFACE.INTERFACE.IQTFC_Z_0_ 430_711
X33Y16.INTERFACE.INTERFACE.IQTFC_Z_1_ 431_711
X33Y16.INTERFACE.INTERFACE.IQTFC_Z_2_ 431_712
X33Y16.INTERFACE.INTERFACE.IQTFC_Z_3_ 432_712
X33Y16.INTERFACE.ASSP.INV.ASSPInvPortAlias 444_712
X33Y16.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 425_712
X33Y16.INTERFACE.RAM.INV.RMEB__TEST1B 427_712
X33Y16.INTERFACE.BIDIR.INV.ESEL 433_712
X33Y16.INTERFACE.BIDIR.INV.OSEL 437_712
X33Y16.INTERFACE.BIDIR.INV.FIXHOLD 438_712
X33Y16.INTERFACE.BIDIR.INV.WPD 441_712
X33Y16.INTERFACE.BIDIR.INV.DS 442_712
X0Y9.INTERFACE.INTERFACE.IQTFC_Z_0_ 233_18
X0Y9.INTERFACE.INTERFACE.IQTFC_Z_1_ 234_18
X0Y9.INTERFACE.INTERFACE.IQTFC_Z_2_ 234_19
X0Y9.INTERFACE.INTERFACE.IQTFC_Z_3_ 235_19
X0Y9.INTERFACE.ASSP.INV.ASSPInvPortAlias 247_19
X0Y9.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 228_19
X0Y9.INTERFACE.RAM.INV.RMEB__TEST1B 230_19
X0Y9.INTERFACE.BIDIR.INV.ESEL 236_19
X0Y9.INTERFACE.BIDIR.INV.OSEL 240_19
X0Y9.INTERFACE.BIDIR.INV.FIXHOLD 241_19
X0Y9.INTERFACE.BIDIR.INV.WPD 244_19
X0Y9.INTERFACE.BIDIR.INV.DS 245_19
X0Y8.INTERFACE.INTERFACE.IQTFC_Z_0_ 205_18
X0Y8.INTERFACE.INTERFACE.IQTFC_Z_1_ 206_18
X0Y8.INTERFACE.INTERFACE.IQTFC_Z_2_ 206_19
X0Y8.INTERFACE.INTERFACE.IQTFC_Z_3_ 207_19
X0Y8.INTERFACE.ASSP.INV.ASSPInvPortAlias 219_19
X0Y8.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 200_19
X0Y8.INTERFACE.RAM.INV.RMEB__TEST1B 202_19
X0Y8.INTERFACE.BIDIR.INV.ESEL 208_19
X0Y8.INTERFACE.BIDIR.INV.OSEL 212_19
X0Y8.INTERFACE.BIDIR.INV.FIXHOLD 213_19
X0Y8.INTERFACE.BIDIR.INV.WPD 216_19
X0Y8.INTERFACE.BIDIR.INV.DS 217_19
X0Y7.INTERFACE.INTERFACE.IQTFC_Z_0_ 177_18
X0Y7.INTERFACE.INTERFACE.IQTFC_Z_1_ 178_18
X0Y7.INTERFACE.INTERFACE.IQTFC_Z_2_ 178_19
X0Y7.INTERFACE.INTERFACE.IQTFC_Z_3_ 179_19
X0Y7.INTERFACE.ASSP.INV.ASSPInvPortAlias 191_19
X0Y7.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 172_19
X0Y7.INTERFACE.RAM.INV.RMEB__TEST1B 174_19
X0Y7.INTERFACE.BIDIR.INV.ESEL 180_19
X0Y7.INTERFACE.BIDIR.INV.OSEL 184_19
X0Y7.INTERFACE.BIDIR.INV.FIXHOLD 185_19
X0Y7.INTERFACE.BIDIR.INV.WPD 188_19
X0Y7.INTERFACE.BIDIR.INV.DS 189_19
X0Y6.INTERFACE.INTERFACE.IQTFC_Z_0_ 149_18
X0Y6.INTERFACE.INTERFACE.IQTFC_Z_1_ 150_18
X0Y6.INTERFACE.INTERFACE.IQTFC_Z_2_ 150_19
X0Y6.INTERFACE.INTERFACE.IQTFC_Z_3_ 151_19
X0Y6.INTERFACE.ASSP.INV.ASSPInvPortAlias 163_19
X0Y6.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 144_19
X0Y6.INTERFACE.RAM.INV.RMEB__TEST1B 146_19
X0Y6.INTERFACE.BIDIR.INV.ESEL 152_19
X0Y6.INTERFACE.BIDIR.INV.OSEL 156_19
X0Y6.INTERFACE.BIDIR.INV.FIXHOLD 157_19
X0Y6.INTERFACE.BIDIR.INV.WPD 160_19
X0Y6.INTERFACE.BIDIR.INV.DS 161_19
X0Y13.INTERFACE.INTERFACE.IQTFC_Z_0_ 346_18
X0Y13.INTERFACE.INTERFACE.IQTFC_Z_1_ 347_18
X0Y13.INTERFACE.INTERFACE.IQTFC_Z_2_ 347_19
X0Y13.INTERFACE.INTERFACE.IQTFC_Z_3_ 348_19
X0Y13.INTERFACE.ASSP.INV.ASSPInvPortAlias 360_19
X0Y13.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 341_19
X0Y13.INTERFACE.RAM.INV.RMEB__TEST1B 343_19
X0Y13.INTERFACE.BIDIR.INV.ESEL 349_19
X0Y13.INTERFACE.BIDIR.INV.OSEL 353_19
X0Y13.INTERFACE.BIDIR.INV.FIXHOLD 354_19
X0Y13.INTERFACE.BIDIR.INV.WPD 357_19
X0Y13.INTERFACE.BIDIR.INV.DS 358_19
X0Y12.INTERFACE.INTERFACE.IQTFC_Z_0_ 318_18
X0Y12.INTERFACE.INTERFACE.IQTFC_Z_1_ 319_18
X0Y12.INTERFACE.INTERFACE.IQTFC_Z_2_ 319_19
X0Y12.INTERFACE.INTERFACE.IQTFC_Z_3_ 320_19
X0Y12.INTERFACE.ASSP.INV.ASSPInvPortAlias 332_19
X0Y12.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 313_19
X0Y12.INTERFACE.RAM.INV.RMEB__TEST1B 315_19
X0Y12.INTERFACE.BIDIR.INV.ESEL 321_19
X0Y12.INTERFACE.BIDIR.INV.OSEL 325_19
X0Y12.INTERFACE.BIDIR.INV.FIXHOLD 326_19
X0Y12.INTERFACE.BIDIR.INV.WPD 329_19
X0Y12.INTERFACE.BIDIR.INV.DS 330_19
X0Y11.INTERFACE.INTERFACE.IQTFC_Z_0_ 290_18
X0Y11.INTERFACE.INTERFACE.IQTFC_Z_1_ 291_18
X0Y11.INTERFACE.INTERFACE.IQTFC_Z_2_ 291_19
X0Y11.INTERFACE.INTERFACE.IQTFC_Z_3_ 292_19
X0Y11.INTERFACE.ASSP.INV.ASSPInvPortAlias 304_19
X0Y11.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 285_19
X0Y11.INTERFACE.RAM.INV.RMEB__TEST1B 287_19
X0Y11.INTERFACE.BIDIR.INV.ESEL 293_19
X0Y11.INTERFACE.BIDIR.INV.OSEL 297_19
X0Y11.INTERFACE.BIDIR.INV.FIXHOLD 298_19
X0Y11.INTERFACE.BIDIR.INV.WPD 301_19
X0Y11.INTERFACE.BIDIR.INV.DS 302_19
X0Y10.INTERFACE.INTERFACE.IQTFC_Z_0_ 262_18
X0Y10.INTERFACE.INTERFACE.IQTFC_Z_1_ 263_18
X0Y10.INTERFACE.INTERFACE.IQTFC_Z_2_ 263_19
X0Y10.INTERFACE.INTERFACE.IQTFC_Z_3_ 264_19
X0Y10.INTERFACE.ASSP.INV.ASSPInvPortAlias 276_19
X0Y10.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 257_19
X0Y10.INTERFACE.RAM.INV.RMEB__TEST1B 259_19
X0Y10.INTERFACE.BIDIR.INV.ESEL 265_19
X0Y10.INTERFACE.BIDIR.INV.OSEL 269_19
X0Y10.INTERFACE.BIDIR.INV.FIXHOLD 270_19
X0Y10.INTERFACE.BIDIR.INV.WPD 273_19
X0Y10.INTERFACE.BIDIR.INV.DS 274_19
X0Y15.INTERFACE.INTERFACE.IQTFC_Z_0_ 402_18
X0Y15.INTERFACE.INTERFACE.IQTFC_Z_1_ 403_18
X0Y15.INTERFACE.INTERFACE.IQTFC_Z_2_ 403_19
X0Y15.INTERFACE.INTERFACE.IQTFC_Z_3_ 404_19
X0Y15.INTERFACE.ASSP.INV.ASSPInvPortAlias 416_19
X0Y15.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 397_19
X0Y15.INTERFACE.RAM.INV.RMEB__TEST1B 399_19
X0Y15.INTERFACE.BIDIR.INV.ESEL 405_19
X0Y15.INTERFACE.BIDIR.INV.OSEL 409_19
X0Y15.INTERFACE.BIDIR.INV.FIXHOLD 410_19
X0Y15.INTERFACE.BIDIR.INV.WPD 413_19
X0Y15.INTERFACE.BIDIR.INV.DS 414_19
X0Y14.INTERFACE.INTERFACE.IQTFC_Z_0_ 374_18
X0Y14.INTERFACE.INTERFACE.IQTFC_Z_1_ 375_18
X0Y14.INTERFACE.INTERFACE.IQTFC_Z_2_ 375_19
X0Y14.INTERFACE.INTERFACE.IQTFC_Z_3_ 376_19
X0Y14.INTERFACE.ASSP.INV.ASSPInvPortAlias 388_19
X0Y14.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 369_19
X0Y14.INTERFACE.RAM.INV.RMEB__TEST1B 371_19
X0Y14.INTERFACE.BIDIR.INV.ESEL 377_19
X0Y14.INTERFACE.BIDIR.INV.OSEL 381_19
X0Y14.INTERFACE.BIDIR.INV.FIXHOLD 382_19
X0Y14.INTERFACE.BIDIR.INV.WPD 385_19
X0Y14.INTERFACE.BIDIR.INV.DS 386_19
X0Y5.INTERFACE.INTERFACE.IQTFC_Z_0_ 121_18
X0Y5.INTERFACE.INTERFACE.IQTFC_Z_1_ 122_18
X0Y5.INTERFACE.INTERFACE.IQTFC_Z_2_ 122_19
X0Y5.INTERFACE.INTERFACE.IQTFC_Z_3_ 123_19
X0Y5.INTERFACE.ASSP.INV.ASSPInvPortAlias 135_19
X0Y5.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 116_19
X0Y5.INTERFACE.RAM.INV.RMEB__TEST1B 118_19
X0Y5.INTERFACE.BIDIR.INV.ESEL 124_19
X0Y5.INTERFACE.BIDIR.INV.OSEL 128_19
X0Y5.INTERFACE.BIDIR.INV.FIXHOLD 129_19
X0Y5.INTERFACE.BIDIR.INV.WPD 132_19
X0Y5.INTERFACE.BIDIR.INV.DS 133_19
X0Y4.INTERFACE.INTERFACE.IQTFC_Z_0_ 93_18
X0Y4.INTERFACE.INTERFACE.IQTFC_Z_1_ 94_18
X0Y4.INTERFACE.INTERFACE.IQTFC_Z_2_ 94_19
X0Y4.INTERFACE.INTERFACE.IQTFC_Z_3_ 95_19
X0Y4.INTERFACE.ASSP.INV.ASSPInvPortAlias 107_19
X0Y4.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 88_19
X0Y4.INTERFACE.RAM.INV.RMEB__TEST1B 90_19
X0Y4.INTERFACE.BIDIR.INV.ESEL 96_19
X0Y4.INTERFACE.BIDIR.INV.OSEL 100_19
X0Y4.INTERFACE.BIDIR.INV.FIXHOLD 101_19
X0Y4.INTERFACE.BIDIR.INV.WPD 104_19
X0Y4.INTERFACE.BIDIR.INV.DS 105_19
X0Y3.INTERFACE.INTERFACE.IQTFC_Z_0_ 65_18
X0Y3.INTERFACE.INTERFACE.IQTFC_Z_1_ 66_18
X0Y3.INTERFACE.INTERFACE.IQTFC_Z_2_ 66_19
X0Y3.INTERFACE.INTERFACE.IQTFC_Z_3_ 67_19
X0Y3.INTERFACE.ASSP.INV.ASSPInvPortAlias 79_19
X0Y3.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 60_19
X0Y3.INTERFACE.RAM.INV.RMEB__TEST1B 62_19
X0Y3.INTERFACE.BIDIR.INV.ESEL 68_19
X0Y3.INTERFACE.BIDIR.INV.OSEL 72_19
X0Y3.INTERFACE.BIDIR.INV.FIXHOLD 73_19
X0Y3.INTERFACE.BIDIR.INV.WPD 76_19
X0Y3.INTERFACE.BIDIR.INV.DS 77_19
X0Y2.INTERFACE.INTERFACE.IQTFC_Z_0_ 37_18
X0Y2.INTERFACE.INTERFACE.IQTFC_Z_1_ 38_18
X0Y2.INTERFACE.INTERFACE.IQTFC_Z_2_ 38_19
X0Y2.INTERFACE.INTERFACE.IQTFC_Z_3_ 39_19
X0Y2.INTERFACE.ASSP.INV.ASSPInvPortAlias 51_19
X0Y2.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 32_19
X0Y2.INTERFACE.RAM.INV.RMEB__TEST1B 34_19
X0Y2.INTERFACE.BIDIR.INV.ESEL 40_19
X0Y2.INTERFACE.BIDIR.INV.OSEL 44_19
X0Y2.INTERFACE.BIDIR.INV.FIXHOLD 45_19
X0Y2.INTERFACE.BIDIR.INV.WPD 48_19
X0Y2.INTERFACE.BIDIR.INV.DS 49_19
X2Y15.LOGIC.LOGIC.INV.TA1 401_61
X2Y15.LOGIC.LOGIC.INV.TA2 402_61
X2Y15.LOGIC.LOGIC.INV.TB2 403_61
X2Y15.LOGIC.LOGIC.INV.BA2 404_61
X2Y15.LOGIC.LOGIC.INV.BB1 405_61
X2Y15.LOGIC.LOGIC.INV.BB2 406_61
X2Y15.LOGIC.LOGIC.ZINV.QCK 407_61
X2Y15.LOGIC.LOGIC.INV.TB1 408_61
X2Y15.LOGIC.LOGIC.INV.BA1 409_61
X2Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_60
X2Y14.LOGIC.LOGIC.INV.TA1 373_61
X2Y14.LOGIC.LOGIC.INV.TA2 374_61
X2Y14.LOGIC.LOGIC.INV.TB2 375_61
X2Y14.LOGIC.LOGIC.INV.BA2 376_61
X2Y14.LOGIC.LOGIC.INV.BB1 377_61
X2Y14.LOGIC.LOGIC.INV.BB2 378_61
X2Y14.LOGIC.LOGIC.ZINV.QCK 379_61
X2Y14.LOGIC.LOGIC.INV.TB1 380_61
X2Y14.LOGIC.LOGIC.INV.BA1 381_61
X2Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_60
X4Y15.LOGIC.LOGIC.INV.TA1 401_103
X4Y15.LOGIC.LOGIC.INV.TA2 402_103
X4Y15.LOGIC.LOGIC.INV.TB2 403_103
X4Y15.LOGIC.LOGIC.INV.BA2 404_103
X4Y15.LOGIC.LOGIC.INV.BB1 405_103
X4Y15.LOGIC.LOGIC.INV.BB2 406_103
X4Y15.LOGIC.LOGIC.ZINV.QCK 407_103
X4Y15.LOGIC.LOGIC.INV.TB1 408_103
X4Y15.LOGIC.LOGIC.INV.BA1 409_103
X4Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_102
X4Y14.LOGIC.LOGIC.INV.TA1 373_103
X4Y14.LOGIC.LOGIC.INV.TA2 374_103
X4Y14.LOGIC.LOGIC.INV.TB2 375_103
X4Y14.LOGIC.LOGIC.INV.BA2 376_103
X4Y14.LOGIC.LOGIC.INV.BB1 377_103
X4Y14.LOGIC.LOGIC.INV.BB2 378_103
X4Y14.LOGIC.LOGIC.ZINV.QCK 379_103
X4Y14.LOGIC.LOGIC.INV.TB1 380_103
X4Y14.LOGIC.LOGIC.INV.BA1 381_103
X4Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_102
X1Y15.LOGIC.LOGIC.INV.TA1 401_40
X1Y15.LOGIC.LOGIC.INV.TA2 402_40
X1Y15.LOGIC.LOGIC.INV.TB2 403_40
X1Y15.LOGIC.LOGIC.INV.BA2 404_40
X1Y15.LOGIC.LOGIC.INV.BB1 405_40
X1Y15.LOGIC.LOGIC.INV.BB2 406_40
X1Y15.LOGIC.LOGIC.ZINV.QCK 407_40
X1Y15.LOGIC.LOGIC.INV.TB1 408_40
X1Y15.LOGIC.LOGIC.INV.BA1 409_40
X1Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_39
X1Y14.LOGIC.LOGIC.INV.TA1 373_40
X1Y14.LOGIC.LOGIC.INV.TA2 374_40
X1Y14.LOGIC.LOGIC.INV.TB2 375_40
X1Y14.LOGIC.LOGIC.INV.BA2 376_40
X1Y14.LOGIC.LOGIC.INV.BB1 377_40
X1Y14.LOGIC.LOGIC.INV.BB2 378_40
X1Y14.LOGIC.LOGIC.ZINV.QCK 379_40
X1Y14.LOGIC.LOGIC.INV.TB1 380_40
X1Y14.LOGIC.LOGIC.INV.BA1 381_40
X1Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_39
X3Y14.LOGIC.LOGIC.INV.TA1 373_82
X3Y14.LOGIC.LOGIC.INV.TA2 374_82
X3Y14.LOGIC.LOGIC.INV.TB2 375_82
X3Y14.LOGIC.LOGIC.INV.BA2 376_82
X3Y14.LOGIC.LOGIC.INV.BB1 377_82
X3Y14.LOGIC.LOGIC.INV.BB2 378_82
X3Y14.LOGIC.LOGIC.ZINV.QCK 379_82
X3Y14.LOGIC.LOGIC.INV.TB1 380_82
X3Y14.LOGIC.LOGIC.INV.BA1 381_82
X3Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_81
X3Y15.LOGIC.LOGIC.INV.TA1 401_82
X3Y15.LOGIC.LOGIC.INV.TA2 402_82
X3Y15.LOGIC.LOGIC.INV.TB2 403_82
X3Y15.LOGIC.LOGIC.INV.BA2 404_82
X3Y15.LOGIC.LOGIC.INV.BB1 405_82
X3Y15.LOGIC.LOGIC.INV.BB2 406_82
X3Y15.LOGIC.LOGIC.ZINV.QCK 407_82
X3Y15.LOGIC.LOGIC.INV.TB1 408_82
X3Y15.LOGIC.LOGIC.INV.BA1 409_82
X3Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_81
X6Y15.LOGIC.LOGIC.INV.TA1 401_145
X6Y15.LOGIC.LOGIC.INV.TA2 402_145
X6Y15.LOGIC.LOGIC.INV.TB2 403_145
X6Y15.LOGIC.LOGIC.INV.BA2 404_145
X6Y15.LOGIC.LOGIC.INV.BB1 405_145
X6Y15.LOGIC.LOGIC.INV.BB2 406_145
X6Y15.LOGIC.LOGIC.ZINV.QCK 407_145
X6Y15.LOGIC.LOGIC.INV.TB1 408_145
X6Y15.LOGIC.LOGIC.INV.BA1 409_145
X6Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_144
X6Y14.LOGIC.LOGIC.INV.TA1 373_145
X6Y14.LOGIC.LOGIC.INV.TA2 374_145
X6Y14.LOGIC.LOGIC.INV.TB2 375_145
X6Y14.LOGIC.LOGIC.INV.BA2 376_145
X6Y14.LOGIC.LOGIC.INV.BB1 377_145
X6Y14.LOGIC.LOGIC.INV.BB2 378_145
X6Y14.LOGIC.LOGIC.ZINV.QCK 379_145
X6Y14.LOGIC.LOGIC.INV.TB1 380_145
X6Y14.LOGIC.LOGIC.INV.BA1 381_145
X6Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_144
X8Y15.LOGIC.LOGIC.INV.TA1 401_187
X8Y15.LOGIC.LOGIC.INV.TA2 402_187
X8Y15.LOGIC.LOGIC.INV.TB2 403_187
X8Y15.LOGIC.LOGIC.INV.BA2 404_187
X8Y15.LOGIC.LOGIC.INV.BB1 405_187
X8Y15.LOGIC.LOGIC.INV.BB2 406_187
X8Y15.LOGIC.LOGIC.ZINV.QCK 407_187
X8Y15.LOGIC.LOGIC.INV.TB1 408_187
X8Y15.LOGIC.LOGIC.INV.BA1 409_187
X8Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_186
X8Y14.LOGIC.LOGIC.INV.TA1 373_187
X8Y14.LOGIC.LOGIC.INV.TA2 374_187
X8Y14.LOGIC.LOGIC.INV.TB2 375_187
X8Y14.LOGIC.LOGIC.INV.BA2 376_187
X8Y14.LOGIC.LOGIC.INV.BB1 377_187
X8Y14.LOGIC.LOGIC.INV.BB2 378_187
X8Y14.LOGIC.LOGIC.ZINV.QCK 379_187
X8Y14.LOGIC.LOGIC.INV.TB1 380_187
X8Y14.LOGIC.LOGIC.INV.BA1 381_187
X8Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_186
X5Y15.LOGIC.LOGIC.INV.TA1 401_124
X5Y15.LOGIC.LOGIC.INV.TA2 402_124
X5Y15.LOGIC.LOGIC.INV.TB2 403_124
X5Y15.LOGIC.LOGIC.INV.BA2 404_124
X5Y15.LOGIC.LOGIC.INV.BB1 405_124
X5Y15.LOGIC.LOGIC.INV.BB2 406_124
X5Y15.LOGIC.LOGIC.ZINV.QCK 407_124
X5Y15.LOGIC.LOGIC.INV.TB1 408_124
X5Y15.LOGIC.LOGIC.INV.BA1 409_124
X5Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_123
X5Y14.LOGIC.LOGIC.INV.TA1 373_124
X5Y14.LOGIC.LOGIC.INV.TA2 374_124
X5Y14.LOGIC.LOGIC.INV.TB2 375_124
X5Y14.LOGIC.LOGIC.INV.BA2 376_124
X5Y14.LOGIC.LOGIC.INV.BB1 377_124
X5Y14.LOGIC.LOGIC.INV.BB2 378_124
X5Y14.LOGIC.LOGIC.ZINV.QCK 379_124
X5Y14.LOGIC.LOGIC.INV.TB1 380_124
X5Y14.LOGIC.LOGIC.INV.BA1 381_124
X5Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_123
X7Y14.LOGIC.LOGIC.INV.TA1 373_166
X7Y14.LOGIC.LOGIC.INV.TA2 374_166
X7Y14.LOGIC.LOGIC.INV.TB2 375_166
X7Y14.LOGIC.LOGIC.INV.BA2 376_166
X7Y14.LOGIC.LOGIC.INV.BB1 377_166
X7Y14.LOGIC.LOGIC.INV.BB2 378_166
X7Y14.LOGIC.LOGIC.ZINV.QCK 379_166
X7Y14.LOGIC.LOGIC.INV.TB1 380_166
X7Y14.LOGIC.LOGIC.INV.BA1 381_166
X7Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_165
X7Y15.LOGIC.LOGIC.INV.TA1 401_166
X7Y15.LOGIC.LOGIC.INV.TA2 402_166
X7Y15.LOGIC.LOGIC.INV.TB2 403_166
X7Y15.LOGIC.LOGIC.INV.BA2 404_166
X7Y15.LOGIC.LOGIC.INV.BB1 405_166
X7Y15.LOGIC.LOGIC.INV.BB2 406_166
X7Y15.LOGIC.LOGIC.ZINV.QCK 407_166
X7Y15.LOGIC.LOGIC.INV.TB1 408_166
X7Y15.LOGIC.LOGIC.INV.BA1 409_166
X7Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_165
X2Y11.LOGIC.LOGIC.INV.TA1 289_61
X2Y11.LOGIC.LOGIC.INV.TA2 290_61
X2Y11.LOGIC.LOGIC.INV.TB2 291_61
X2Y11.LOGIC.LOGIC.INV.BA2 292_61
X2Y11.LOGIC.LOGIC.INV.BB1 293_61
X2Y11.LOGIC.LOGIC.INV.BB2 294_61
X2Y11.LOGIC.LOGIC.ZINV.QCK 295_61
X2Y11.LOGIC.LOGIC.INV.TB1 296_61
X2Y11.LOGIC.LOGIC.INV.BA1 297_61
X2Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_60
X3Y12.LOGIC.LOGIC.INV.TA1 317_82
X3Y12.LOGIC.LOGIC.INV.TA2 318_82
X3Y12.LOGIC.LOGIC.INV.TB2 319_82
X3Y12.LOGIC.LOGIC.INV.BA2 320_82
X3Y12.LOGIC.LOGIC.INV.BB1 321_82
X3Y12.LOGIC.LOGIC.INV.BB2 322_82
X3Y12.LOGIC.LOGIC.ZINV.QCK 323_82
X3Y12.LOGIC.LOGIC.INV.TB1 324_82
X3Y12.LOGIC.LOGIC.INV.BA1 325_82
X3Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_81
X2Y12.LOGIC.LOGIC.INV.TA1 317_61
X2Y12.LOGIC.LOGIC.INV.TA2 318_61
X2Y12.LOGIC.LOGIC.INV.TB2 319_61
X2Y12.LOGIC.LOGIC.INV.BA2 320_61
X2Y12.LOGIC.LOGIC.INV.BB1 321_61
X2Y12.LOGIC.LOGIC.INV.BB2 322_61
X2Y12.LOGIC.LOGIC.ZINV.QCK 323_61
X2Y12.LOGIC.LOGIC.INV.TB1 324_61
X2Y12.LOGIC.LOGIC.INV.BA1 325_61
X2Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_60
X2Y10.LOGIC.LOGIC.INV.TA1 261_61
X2Y10.LOGIC.LOGIC.INV.TA2 262_61
X2Y10.LOGIC.LOGIC.INV.TB2 263_61
X2Y10.LOGIC.LOGIC.INV.BA2 264_61
X2Y10.LOGIC.LOGIC.INV.BB1 265_61
X2Y10.LOGIC.LOGIC.INV.BB2 266_61
X2Y10.LOGIC.LOGIC.ZINV.QCK 267_61
X2Y10.LOGIC.LOGIC.INV.TB1 268_61
X2Y10.LOGIC.LOGIC.INV.BA1 269_61
X2Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_60
X4Y11.LOGIC.LOGIC.INV.TA1 289_103
X4Y11.LOGIC.LOGIC.INV.TA2 290_103
X4Y11.LOGIC.LOGIC.INV.TB2 291_103
X4Y11.LOGIC.LOGIC.INV.BA2 292_103
X4Y11.LOGIC.LOGIC.INV.BB1 293_103
X4Y11.LOGIC.LOGIC.INV.BB2 294_103
X4Y11.LOGIC.LOGIC.ZINV.QCK 295_103
X4Y11.LOGIC.LOGIC.INV.TB1 296_103
X4Y11.LOGIC.LOGIC.INV.BA1 297_103
X4Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_102
X4Y10.LOGIC.LOGIC.INV.TA1 261_103
X4Y10.LOGIC.LOGIC.INV.TA2 262_103
X4Y10.LOGIC.LOGIC.INV.TB2 263_103
X4Y10.LOGIC.LOGIC.INV.BA2 264_103
X4Y10.LOGIC.LOGIC.INV.BB1 265_103
X4Y10.LOGIC.LOGIC.INV.BB2 266_103
X4Y10.LOGIC.LOGIC.ZINV.QCK 267_103
X4Y10.LOGIC.LOGIC.INV.TB1 268_103
X4Y10.LOGIC.LOGIC.INV.BA1 269_103
X4Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_102
X4Y12.LOGIC.LOGIC.INV.TA1 317_103
X4Y12.LOGIC.LOGIC.INV.TA2 318_103
X4Y12.LOGIC.LOGIC.INV.TB2 319_103
X4Y12.LOGIC.LOGIC.INV.BA2 320_103
X4Y12.LOGIC.LOGIC.INV.BB1 321_103
X4Y12.LOGIC.LOGIC.INV.BB2 322_103
X4Y12.LOGIC.LOGIC.ZINV.QCK 323_103
X4Y12.LOGIC.LOGIC.INV.TB1 324_103
X4Y12.LOGIC.LOGIC.INV.BA1 325_103
X4Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_102
X4Y13.LOGIC.LOGIC.INV.TA1 345_103
X4Y13.LOGIC.LOGIC.INV.TA2 346_103
X4Y13.LOGIC.LOGIC.INV.TB2 347_103
X4Y13.LOGIC.LOGIC.INV.BA2 348_103
X4Y13.LOGIC.LOGIC.INV.BB1 349_103
X4Y13.LOGIC.LOGIC.INV.BB2 350_103
X4Y13.LOGIC.LOGIC.ZINV.QCK 351_103
X4Y13.LOGIC.LOGIC.INV.TB1 352_103
X4Y13.LOGIC.LOGIC.INV.BA1 353_103
X4Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_102
X3Y13.LOGIC.LOGIC.INV.TA1 345_82
X3Y13.LOGIC.LOGIC.INV.TA2 346_82
X3Y13.LOGIC.LOGIC.INV.TB2 347_82
X3Y13.LOGIC.LOGIC.INV.BA2 348_82
X3Y13.LOGIC.LOGIC.INV.BB1 349_82
X3Y13.LOGIC.LOGIC.INV.BB2 350_82
X3Y13.LOGIC.LOGIC.ZINV.QCK 351_82
X3Y13.LOGIC.LOGIC.INV.TB1 352_82
X3Y13.LOGIC.LOGIC.INV.BA1 353_82
X3Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_81
X2Y13.LOGIC.LOGIC.INV.TA1 345_61
X2Y13.LOGIC.LOGIC.INV.TA2 346_61
X2Y13.LOGIC.LOGIC.INV.TB2 347_61
X2Y13.LOGIC.LOGIC.INV.BA2 348_61
X2Y13.LOGIC.LOGIC.INV.BB1 349_61
X2Y13.LOGIC.LOGIC.INV.BB2 350_61
X2Y13.LOGIC.LOGIC.ZINV.QCK 351_61
X2Y13.LOGIC.LOGIC.INV.TB1 352_61
X2Y13.LOGIC.LOGIC.INV.BA1 353_61
X2Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_60
X1Y13.LOGIC.LOGIC.INV.TA1 345_40
X1Y13.LOGIC.LOGIC.INV.TA2 346_40
X1Y13.LOGIC.LOGIC.INV.TB2 347_40
X1Y13.LOGIC.LOGIC.INV.BA2 348_40
X1Y13.LOGIC.LOGIC.INV.BB1 349_40
X1Y13.LOGIC.LOGIC.INV.BB2 350_40
X1Y13.LOGIC.LOGIC.ZINV.QCK 351_40
X1Y13.LOGIC.LOGIC.INV.TB1 352_40
X1Y13.LOGIC.LOGIC.INV.BA1 353_40
X1Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_39
X1Y12.LOGIC.LOGIC.INV.TA1 317_40
X1Y12.LOGIC.LOGIC.INV.TA2 318_40
X1Y12.LOGIC.LOGIC.INV.TB2 319_40
X1Y12.LOGIC.LOGIC.INV.BA2 320_40
X1Y12.LOGIC.LOGIC.INV.BB1 321_40
X1Y12.LOGIC.LOGIC.INV.BB2 322_40
X1Y12.LOGIC.LOGIC.ZINV.QCK 323_40
X1Y12.LOGIC.LOGIC.INV.TB1 324_40
X1Y12.LOGIC.LOGIC.INV.BA1 325_40
X1Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_39
X1Y11.LOGIC.LOGIC.INV.TA1 289_40
X1Y11.LOGIC.LOGIC.INV.TA2 290_40
X1Y11.LOGIC.LOGIC.INV.TB2 291_40
X1Y11.LOGIC.LOGIC.INV.BA2 292_40
X1Y11.LOGIC.LOGIC.INV.BB1 293_40
X1Y11.LOGIC.LOGIC.INV.BB2 294_40
X1Y11.LOGIC.LOGIC.ZINV.QCK 295_40
X1Y11.LOGIC.LOGIC.INV.TB1 296_40
X1Y11.LOGIC.LOGIC.INV.BA1 297_40
X1Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_39
X1Y10.LOGIC.LOGIC.INV.TA1 261_40
X1Y10.LOGIC.LOGIC.INV.TA2 262_40
X1Y10.LOGIC.LOGIC.INV.TB2 263_40
X1Y10.LOGIC.LOGIC.INV.BA2 264_40
X1Y10.LOGIC.LOGIC.INV.BB1 265_40
X1Y10.LOGIC.LOGIC.INV.BB2 266_40
X1Y10.LOGIC.LOGIC.ZINV.QCK 267_40
X1Y10.LOGIC.LOGIC.INV.TB1 268_40
X1Y10.LOGIC.LOGIC.INV.BA1 269_40
X1Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_39
X3Y10.LOGIC.LOGIC.INV.TA1 261_82
X3Y10.LOGIC.LOGIC.INV.TA2 262_82
X3Y10.LOGIC.LOGIC.INV.TB2 263_82
X3Y10.LOGIC.LOGIC.INV.BA2 264_82
X3Y10.LOGIC.LOGIC.INV.BB1 265_82
X3Y10.LOGIC.LOGIC.INV.BB2 266_82
X3Y10.LOGIC.LOGIC.ZINV.QCK 267_82
X3Y10.LOGIC.LOGIC.INV.TB1 268_82
X3Y10.LOGIC.LOGIC.INV.BA1 269_82
X3Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_81
X3Y11.LOGIC.LOGIC.INV.TA1 289_82
X3Y11.LOGIC.LOGIC.INV.TA2 290_82
X3Y11.LOGIC.LOGIC.INV.TB2 291_82
X3Y11.LOGIC.LOGIC.INV.BA2 292_82
X3Y11.LOGIC.LOGIC.INV.BB1 293_82
X3Y11.LOGIC.LOGIC.INV.BB2 294_82
X3Y11.LOGIC.LOGIC.ZINV.QCK 295_82
X3Y11.LOGIC.LOGIC.INV.TB1 296_82
X3Y11.LOGIC.LOGIC.INV.BA1 297_82
X3Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_81
X6Y11.LOGIC.LOGIC.INV.TA1 289_145
X6Y11.LOGIC.LOGIC.INV.TA2 290_145
X6Y11.LOGIC.LOGIC.INV.TB2 291_145
X6Y11.LOGIC.LOGIC.INV.BA2 292_145
X6Y11.LOGIC.LOGIC.INV.BB1 293_145
X6Y11.LOGIC.LOGIC.INV.BB2 294_145
X6Y11.LOGIC.LOGIC.ZINV.QCK 295_145
X6Y11.LOGIC.LOGIC.INV.TB1 296_145
X6Y11.LOGIC.LOGIC.INV.BA1 297_145
X6Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_144
X7Y12.LOGIC.LOGIC.INV.TA1 317_166
X7Y12.LOGIC.LOGIC.INV.TA2 318_166
X7Y12.LOGIC.LOGIC.INV.TB2 319_166
X7Y12.LOGIC.LOGIC.INV.BA2 320_166
X7Y12.LOGIC.LOGIC.INV.BB1 321_166
X7Y12.LOGIC.LOGIC.INV.BB2 322_166
X7Y12.LOGIC.LOGIC.ZINV.QCK 323_166
X7Y12.LOGIC.LOGIC.INV.TB1 324_166
X7Y12.LOGIC.LOGIC.INV.BA1 325_166
X7Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_165
X6Y12.LOGIC.LOGIC.INV.TA1 317_145
X6Y12.LOGIC.LOGIC.INV.TA2 318_145
X6Y12.LOGIC.LOGIC.INV.TB2 319_145
X6Y12.LOGIC.LOGIC.INV.BA2 320_145
X6Y12.LOGIC.LOGIC.INV.BB1 321_145
X6Y12.LOGIC.LOGIC.INV.BB2 322_145
X6Y12.LOGIC.LOGIC.ZINV.QCK 323_145
X6Y12.LOGIC.LOGIC.INV.TB1 324_145
X6Y12.LOGIC.LOGIC.INV.BA1 325_145
X6Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_144
X6Y10.LOGIC.LOGIC.INV.TA1 261_145
X6Y10.LOGIC.LOGIC.INV.TA2 262_145
X6Y10.LOGIC.LOGIC.INV.TB2 263_145
X6Y10.LOGIC.LOGIC.INV.BA2 264_145
X6Y10.LOGIC.LOGIC.INV.BB1 265_145
X6Y10.LOGIC.LOGIC.INV.BB2 266_145
X6Y10.LOGIC.LOGIC.ZINV.QCK 267_145
X6Y10.LOGIC.LOGIC.INV.TB1 268_145
X6Y10.LOGIC.LOGIC.INV.BA1 269_145
X6Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_144
X8Y11.LOGIC.LOGIC.INV.TA1 289_187
X8Y11.LOGIC.LOGIC.INV.TA2 290_187
X8Y11.LOGIC.LOGIC.INV.TB2 291_187
X8Y11.LOGIC.LOGIC.INV.BA2 292_187
X8Y11.LOGIC.LOGIC.INV.BB1 293_187
X8Y11.LOGIC.LOGIC.INV.BB2 294_187
X8Y11.LOGIC.LOGIC.ZINV.QCK 295_187
X8Y11.LOGIC.LOGIC.INV.TB1 296_187
X8Y11.LOGIC.LOGIC.INV.BA1 297_187
X8Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_186
X8Y10.LOGIC.LOGIC.INV.TA1 261_187
X8Y10.LOGIC.LOGIC.INV.TA2 262_187
X8Y10.LOGIC.LOGIC.INV.TB2 263_187
X8Y10.LOGIC.LOGIC.INV.BA2 264_187
X8Y10.LOGIC.LOGIC.INV.BB1 265_187
X8Y10.LOGIC.LOGIC.INV.BB2 266_187
X8Y10.LOGIC.LOGIC.ZINV.QCK 267_187
X8Y10.LOGIC.LOGIC.INV.TB1 268_187
X8Y10.LOGIC.LOGIC.INV.BA1 269_187
X8Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_186
X8Y12.LOGIC.LOGIC.INV.TA1 317_187
X8Y12.LOGIC.LOGIC.INV.TA2 318_187
X8Y12.LOGIC.LOGIC.INV.TB2 319_187
X8Y12.LOGIC.LOGIC.INV.BA2 320_187
X8Y12.LOGIC.LOGIC.INV.BB1 321_187
X8Y12.LOGIC.LOGIC.INV.BB2 322_187
X8Y12.LOGIC.LOGIC.ZINV.QCK 323_187
X8Y12.LOGIC.LOGIC.INV.TB1 324_187
X8Y12.LOGIC.LOGIC.INV.BA1 325_187
X8Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_186
X8Y13.LOGIC.LOGIC.INV.TA1 345_187
X8Y13.LOGIC.LOGIC.INV.TA2 346_187
X8Y13.LOGIC.LOGIC.INV.TB2 347_187
X8Y13.LOGIC.LOGIC.INV.BA2 348_187
X8Y13.LOGIC.LOGIC.INV.BB1 349_187
X8Y13.LOGIC.LOGIC.INV.BB2 350_187
X8Y13.LOGIC.LOGIC.ZINV.QCK 351_187
X8Y13.LOGIC.LOGIC.INV.TB1 352_187
X8Y13.LOGIC.LOGIC.INV.BA1 353_187
X8Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_186
X7Y13.LOGIC.LOGIC.INV.TA1 345_166
X7Y13.LOGIC.LOGIC.INV.TA2 346_166
X7Y13.LOGIC.LOGIC.INV.TB2 347_166
X7Y13.LOGIC.LOGIC.INV.BA2 348_166
X7Y13.LOGIC.LOGIC.INV.BB1 349_166
X7Y13.LOGIC.LOGIC.INV.BB2 350_166
X7Y13.LOGIC.LOGIC.ZINV.QCK 351_166
X7Y13.LOGIC.LOGIC.INV.TB1 352_166
X7Y13.LOGIC.LOGIC.INV.BA1 353_166
X7Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_165
X6Y13.LOGIC.LOGIC.INV.TA1 345_145
X6Y13.LOGIC.LOGIC.INV.TA2 346_145
X6Y13.LOGIC.LOGIC.INV.TB2 347_145
X6Y13.LOGIC.LOGIC.INV.BA2 348_145
X6Y13.LOGIC.LOGIC.INV.BB1 349_145
X6Y13.LOGIC.LOGIC.INV.BB2 350_145
X6Y13.LOGIC.LOGIC.ZINV.QCK 351_145
X6Y13.LOGIC.LOGIC.INV.TB1 352_145
X6Y13.LOGIC.LOGIC.INV.BA1 353_145
X6Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_144
X5Y13.LOGIC.LOGIC.INV.TA1 345_124
X5Y13.LOGIC.LOGIC.INV.TA2 346_124
X5Y13.LOGIC.LOGIC.INV.TB2 347_124
X5Y13.LOGIC.LOGIC.INV.BA2 348_124
X5Y13.LOGIC.LOGIC.INV.BB1 349_124
X5Y13.LOGIC.LOGIC.INV.BB2 350_124
X5Y13.LOGIC.LOGIC.ZINV.QCK 351_124
X5Y13.LOGIC.LOGIC.INV.TB1 352_124
X5Y13.LOGIC.LOGIC.INV.BA1 353_124
X5Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_123
X5Y12.LOGIC.LOGIC.INV.TA1 317_124
X5Y12.LOGIC.LOGIC.INV.TA2 318_124
X5Y12.LOGIC.LOGIC.INV.TB2 319_124
X5Y12.LOGIC.LOGIC.INV.BA2 320_124
X5Y12.LOGIC.LOGIC.INV.BB1 321_124
X5Y12.LOGIC.LOGIC.INV.BB2 322_124
X5Y12.LOGIC.LOGIC.ZINV.QCK 323_124
X5Y12.LOGIC.LOGIC.INV.TB1 324_124
X5Y12.LOGIC.LOGIC.INV.BA1 325_124
X5Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_123
X5Y11.LOGIC.LOGIC.INV.TA1 289_124
X5Y11.LOGIC.LOGIC.INV.TA2 290_124
X5Y11.LOGIC.LOGIC.INV.TB2 291_124
X5Y11.LOGIC.LOGIC.INV.BA2 292_124
X5Y11.LOGIC.LOGIC.INV.BB1 293_124
X5Y11.LOGIC.LOGIC.INV.BB2 294_124
X5Y11.LOGIC.LOGIC.ZINV.QCK 295_124
X5Y11.LOGIC.LOGIC.INV.TB1 296_124
X5Y11.LOGIC.LOGIC.INV.BA1 297_124
X5Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_123
X5Y10.LOGIC.LOGIC.INV.TA1 261_124
X5Y10.LOGIC.LOGIC.INV.TA2 262_124
X5Y10.LOGIC.LOGIC.INV.TB2 263_124
X5Y10.LOGIC.LOGIC.INV.BA2 264_124
X5Y10.LOGIC.LOGIC.INV.BB1 265_124
X5Y10.LOGIC.LOGIC.INV.BB2 266_124
X5Y10.LOGIC.LOGIC.ZINV.QCK 267_124
X5Y10.LOGIC.LOGIC.INV.TB1 268_124
X5Y10.LOGIC.LOGIC.INV.BA1 269_124
X5Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_123
X7Y10.LOGIC.LOGIC.INV.TA1 261_166
X7Y10.LOGIC.LOGIC.INV.TA2 262_166
X7Y10.LOGIC.LOGIC.INV.TB2 263_166
X7Y10.LOGIC.LOGIC.INV.BA2 264_166
X7Y10.LOGIC.LOGIC.INV.BB1 265_166
X7Y10.LOGIC.LOGIC.INV.BB2 266_166
X7Y10.LOGIC.LOGIC.ZINV.QCK 267_166
X7Y10.LOGIC.LOGIC.INV.TB1 268_166
X7Y10.LOGIC.LOGIC.INV.BA1 269_166
X7Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_165
X7Y11.LOGIC.LOGIC.INV.TA1 289_166
X7Y11.LOGIC.LOGIC.INV.TA2 290_166
X7Y11.LOGIC.LOGIC.INV.TB2 291_166
X7Y11.LOGIC.LOGIC.INV.BA2 292_166
X7Y11.LOGIC.LOGIC.INV.BB1 293_166
X7Y11.LOGIC.LOGIC.INV.BB2 294_166
X7Y11.LOGIC.LOGIC.ZINV.QCK 295_166
X7Y11.LOGIC.LOGIC.INV.TB1 296_166
X7Y11.LOGIC.LOGIC.INV.BA1 297_166
X7Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_165
X10Y15.LOGIC.LOGIC.INV.TA1 401_229
X10Y15.LOGIC.LOGIC.INV.TA2 402_229
X10Y15.LOGIC.LOGIC.INV.TB2 403_229
X10Y15.LOGIC.LOGIC.INV.BA2 404_229
X10Y15.LOGIC.LOGIC.INV.BB1 405_229
X10Y15.LOGIC.LOGIC.INV.BB2 406_229
X10Y15.LOGIC.LOGIC.ZINV.QCK 407_229
X10Y15.LOGIC.LOGIC.INV.TB1 408_229
X10Y15.LOGIC.LOGIC.INV.BA1 409_229
X10Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_228
X10Y14.LOGIC.LOGIC.INV.TA1 373_229
X10Y14.LOGIC.LOGIC.INV.TA2 374_229
X10Y14.LOGIC.LOGIC.INV.TB2 375_229
X10Y14.LOGIC.LOGIC.INV.BA2 376_229
X10Y14.LOGIC.LOGIC.INV.BB1 377_229
X10Y14.LOGIC.LOGIC.INV.BB2 378_229
X10Y14.LOGIC.LOGIC.ZINV.QCK 379_229
X10Y14.LOGIC.LOGIC.INV.TB1 380_229
X10Y14.LOGIC.LOGIC.INV.BA1 381_229
X10Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_228
X12Y15.LOGIC.LOGIC.INV.TA1 401_271
X12Y15.LOGIC.LOGIC.INV.TA2 402_271
X12Y15.LOGIC.LOGIC.INV.TB2 403_271
X12Y15.LOGIC.LOGIC.INV.BA2 404_271
X12Y15.LOGIC.LOGIC.INV.BB1 405_271
X12Y15.LOGIC.LOGIC.INV.BB2 406_271
X12Y15.LOGIC.LOGIC.ZINV.QCK 407_271
X12Y15.LOGIC.LOGIC.INV.TB1 408_271
X12Y15.LOGIC.LOGIC.INV.BA1 409_271
X12Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_270
X12Y14.LOGIC.LOGIC.INV.TA1 373_271
X12Y14.LOGIC.LOGIC.INV.TA2 374_271
X12Y14.LOGIC.LOGIC.INV.TB2 375_271
X12Y14.LOGIC.LOGIC.INV.BA2 376_271
X12Y14.LOGIC.LOGIC.INV.BB1 377_271
X12Y14.LOGIC.LOGIC.INV.BB2 378_271
X12Y14.LOGIC.LOGIC.ZINV.QCK 379_271
X12Y14.LOGIC.LOGIC.INV.TB1 380_271
X12Y14.LOGIC.LOGIC.INV.BA1 381_271
X12Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_270
X9Y15.LOGIC.LOGIC.INV.TA1 401_208
X9Y15.LOGIC.LOGIC.INV.TA2 402_208
X9Y15.LOGIC.LOGIC.INV.TB2 403_208
X9Y15.LOGIC.LOGIC.INV.BA2 404_208
X9Y15.LOGIC.LOGIC.INV.BB1 405_208
X9Y15.LOGIC.LOGIC.INV.BB2 406_208
X9Y15.LOGIC.LOGIC.ZINV.QCK 407_208
X9Y15.LOGIC.LOGIC.INV.TB1 408_208
X9Y15.LOGIC.LOGIC.INV.BA1 409_208
X9Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_207
X9Y14.LOGIC.LOGIC.INV.TA1 373_208
X9Y14.LOGIC.LOGIC.INV.TA2 374_208
X9Y14.LOGIC.LOGIC.INV.TB2 375_208
X9Y14.LOGIC.LOGIC.INV.BA2 376_208
X9Y14.LOGIC.LOGIC.INV.BB1 377_208
X9Y14.LOGIC.LOGIC.INV.BB2 378_208
X9Y14.LOGIC.LOGIC.ZINV.QCK 379_208
X9Y14.LOGIC.LOGIC.INV.TB1 380_208
X9Y14.LOGIC.LOGIC.INV.BA1 381_208
X9Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_207
X11Y14.LOGIC.LOGIC.INV.TA1 373_250
X11Y14.LOGIC.LOGIC.INV.TA2 374_250
X11Y14.LOGIC.LOGIC.INV.TB2 375_250
X11Y14.LOGIC.LOGIC.INV.BA2 376_250
X11Y14.LOGIC.LOGIC.INV.BB1 377_250
X11Y14.LOGIC.LOGIC.INV.BB2 378_250
X11Y14.LOGIC.LOGIC.ZINV.QCK 379_250
X11Y14.LOGIC.LOGIC.INV.TB1 380_250
X11Y14.LOGIC.LOGIC.INV.BA1 381_250
X11Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_249
X11Y15.LOGIC.LOGIC.INV.TA1 401_250
X11Y15.LOGIC.LOGIC.INV.TA2 402_250
X11Y15.LOGIC.LOGIC.INV.TB2 403_250
X11Y15.LOGIC.LOGIC.INV.BA2 404_250
X11Y15.LOGIC.LOGIC.INV.BB1 405_250
X11Y15.LOGIC.LOGIC.INV.BB2 406_250
X11Y15.LOGIC.LOGIC.ZINV.QCK 407_250
X11Y15.LOGIC.LOGIC.INV.TB1 408_250
X11Y15.LOGIC.LOGIC.INV.BA1 409_250
X11Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_249
X14Y15.LOGIC.LOGIC.INV.TA1 401_313
X14Y15.LOGIC.LOGIC.INV.TA2 402_313
X14Y15.LOGIC.LOGIC.INV.TB2 403_313
X14Y15.LOGIC.LOGIC.INV.BA2 404_313
X14Y15.LOGIC.LOGIC.INV.BB1 405_313
X14Y15.LOGIC.LOGIC.INV.BB2 406_313
X14Y15.LOGIC.LOGIC.ZINV.QCK 407_313
X14Y15.LOGIC.LOGIC.INV.TB1 408_313
X14Y15.LOGIC.LOGIC.INV.BA1 409_313
X14Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_312
X14Y14.LOGIC.LOGIC.INV.TA1 373_313
X14Y14.LOGIC.LOGIC.INV.TA2 374_313
X14Y14.LOGIC.LOGIC.INV.TB2 375_313
X14Y14.LOGIC.LOGIC.INV.BA2 376_313
X14Y14.LOGIC.LOGIC.INV.BB1 377_313
X14Y14.LOGIC.LOGIC.INV.BB2 378_313
X14Y14.LOGIC.LOGIC.ZINV.QCK 379_313
X14Y14.LOGIC.LOGIC.INV.TB1 380_313
X14Y14.LOGIC.LOGIC.INV.BA1 381_313
X14Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_312
X16Y15.LOGIC.LOGIC.INV.TA1 401_355
X16Y15.LOGIC.LOGIC.INV.TA2 402_355
X16Y15.LOGIC.LOGIC.INV.TB2 403_355
X16Y15.LOGIC.LOGIC.INV.BA2 404_355
X16Y15.LOGIC.LOGIC.INV.BB1 405_355
X16Y15.LOGIC.LOGIC.INV.BB2 406_355
X16Y15.LOGIC.LOGIC.ZINV.QCK 407_355
X16Y15.LOGIC.LOGIC.INV.TB1 408_355
X16Y15.LOGIC.LOGIC.INV.BA1 409_355
X16Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_354
X16Y14.LOGIC.LOGIC.INV.TA1 373_355
X16Y14.LOGIC.LOGIC.INV.TA2 374_355
X16Y14.LOGIC.LOGIC.INV.TB2 375_355
X16Y14.LOGIC.LOGIC.INV.BA2 376_355
X16Y14.LOGIC.LOGIC.INV.BB1 377_355
X16Y14.LOGIC.LOGIC.INV.BB2 378_355
X16Y14.LOGIC.LOGIC.ZINV.QCK 379_355
X16Y14.LOGIC.LOGIC.INV.TB1 380_355
X16Y14.LOGIC.LOGIC.INV.BA1 381_355
X16Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_354
X13Y15.LOGIC.LOGIC.INV.TA1 401_292
X13Y15.LOGIC.LOGIC.INV.TA2 402_292
X13Y15.LOGIC.LOGIC.INV.TB2 403_292
X13Y15.LOGIC.LOGIC.INV.BA2 404_292
X13Y15.LOGIC.LOGIC.INV.BB1 405_292
X13Y15.LOGIC.LOGIC.INV.BB2 406_292
X13Y15.LOGIC.LOGIC.ZINV.QCK 407_292
X13Y15.LOGIC.LOGIC.INV.TB1 408_292
X13Y15.LOGIC.LOGIC.INV.BA1 409_292
X13Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_291
X13Y14.LOGIC.LOGIC.INV.TA1 373_292
X13Y14.LOGIC.LOGIC.INV.TA2 374_292
X13Y14.LOGIC.LOGIC.INV.TB2 375_292
X13Y14.LOGIC.LOGIC.INV.BA2 376_292
X13Y14.LOGIC.LOGIC.INV.BB1 377_292
X13Y14.LOGIC.LOGIC.INV.BB2 378_292
X13Y14.LOGIC.LOGIC.ZINV.QCK 379_292
X13Y14.LOGIC.LOGIC.INV.TB1 380_292
X13Y14.LOGIC.LOGIC.INV.BA1 381_292
X13Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_291
X15Y14.LOGIC.LOGIC.INV.TA1 373_334
X15Y14.LOGIC.LOGIC.INV.TA2 374_334
X15Y14.LOGIC.LOGIC.INV.TB2 375_334
X15Y14.LOGIC.LOGIC.INV.BA2 376_334
X15Y14.LOGIC.LOGIC.INV.BB1 377_334
X15Y14.LOGIC.LOGIC.INV.BB2 378_334
X15Y14.LOGIC.LOGIC.ZINV.QCK 379_334
X15Y14.LOGIC.LOGIC.INV.TB1 380_334
X15Y14.LOGIC.LOGIC.INV.BA1 381_334
X15Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_333
X15Y15.LOGIC.LOGIC.INV.TA1 401_334
X15Y15.LOGIC.LOGIC.INV.TA2 402_334
X15Y15.LOGIC.LOGIC.INV.TB2 403_334
X15Y15.LOGIC.LOGIC.INV.BA2 404_334
X15Y15.LOGIC.LOGIC.INV.BB1 405_334
X15Y15.LOGIC.LOGIC.INV.BB2 406_334
X15Y15.LOGIC.LOGIC.ZINV.QCK 407_334
X15Y15.LOGIC.LOGIC.INV.TB1 408_334
X15Y15.LOGIC.LOGIC.INV.BA1 409_334
X15Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_333
X10Y11.LOGIC.LOGIC.INV.TA1 289_229
X10Y11.LOGIC.LOGIC.INV.TA2 290_229
X10Y11.LOGIC.LOGIC.INV.TB2 291_229
X10Y11.LOGIC.LOGIC.INV.BA2 292_229
X10Y11.LOGIC.LOGIC.INV.BB1 293_229
X10Y11.LOGIC.LOGIC.INV.BB2 294_229
X10Y11.LOGIC.LOGIC.ZINV.QCK 295_229
X10Y11.LOGIC.LOGIC.INV.TB1 296_229
X10Y11.LOGIC.LOGIC.INV.BA1 297_229
X10Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_228
X11Y12.LOGIC.LOGIC.INV.TA1 317_250
X11Y12.LOGIC.LOGIC.INV.TA2 318_250
X11Y12.LOGIC.LOGIC.INV.TB2 319_250
X11Y12.LOGIC.LOGIC.INV.BA2 320_250
X11Y12.LOGIC.LOGIC.INV.BB1 321_250
X11Y12.LOGIC.LOGIC.INV.BB2 322_250
X11Y12.LOGIC.LOGIC.ZINV.QCK 323_250
X11Y12.LOGIC.LOGIC.INV.TB1 324_250
X11Y12.LOGIC.LOGIC.INV.BA1 325_250
X11Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_249
X10Y12.LOGIC.LOGIC.INV.TA1 317_229
X10Y12.LOGIC.LOGIC.INV.TA2 318_229
X10Y12.LOGIC.LOGIC.INV.TB2 319_229
X10Y12.LOGIC.LOGIC.INV.BA2 320_229
X10Y12.LOGIC.LOGIC.INV.BB1 321_229
X10Y12.LOGIC.LOGIC.INV.BB2 322_229
X10Y12.LOGIC.LOGIC.ZINV.QCK 323_229
X10Y12.LOGIC.LOGIC.INV.TB1 324_229
X10Y12.LOGIC.LOGIC.INV.BA1 325_229
X10Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_228
X10Y10.LOGIC.LOGIC.INV.TA1 261_229
X10Y10.LOGIC.LOGIC.INV.TA2 262_229
X10Y10.LOGIC.LOGIC.INV.TB2 263_229
X10Y10.LOGIC.LOGIC.INV.BA2 264_229
X10Y10.LOGIC.LOGIC.INV.BB1 265_229
X10Y10.LOGIC.LOGIC.INV.BB2 266_229
X10Y10.LOGIC.LOGIC.ZINV.QCK 267_229
X10Y10.LOGIC.LOGIC.INV.TB1 268_229
X10Y10.LOGIC.LOGIC.INV.BA1 269_229
X10Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_228
X12Y11.LOGIC.LOGIC.INV.TA1 289_271
X12Y11.LOGIC.LOGIC.INV.TA2 290_271
X12Y11.LOGIC.LOGIC.INV.TB2 291_271
X12Y11.LOGIC.LOGIC.INV.BA2 292_271
X12Y11.LOGIC.LOGIC.INV.BB1 293_271
X12Y11.LOGIC.LOGIC.INV.BB2 294_271
X12Y11.LOGIC.LOGIC.ZINV.QCK 295_271
X12Y11.LOGIC.LOGIC.INV.TB1 296_271
X12Y11.LOGIC.LOGIC.INV.BA1 297_271
X12Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_270
X12Y10.LOGIC.LOGIC.INV.TA1 261_271
X12Y10.LOGIC.LOGIC.INV.TA2 262_271
X12Y10.LOGIC.LOGIC.INV.TB2 263_271
X12Y10.LOGIC.LOGIC.INV.BA2 264_271
X12Y10.LOGIC.LOGIC.INV.BB1 265_271
X12Y10.LOGIC.LOGIC.INV.BB2 266_271
X12Y10.LOGIC.LOGIC.ZINV.QCK 267_271
X12Y10.LOGIC.LOGIC.INV.TB1 268_271
X12Y10.LOGIC.LOGIC.INV.BA1 269_271
X12Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_270
X12Y12.LOGIC.LOGIC.INV.TA1 317_271
X12Y12.LOGIC.LOGIC.INV.TA2 318_271
X12Y12.LOGIC.LOGIC.INV.TB2 319_271
X12Y12.LOGIC.LOGIC.INV.BA2 320_271
X12Y12.LOGIC.LOGIC.INV.BB1 321_271
X12Y12.LOGIC.LOGIC.INV.BB2 322_271
X12Y12.LOGIC.LOGIC.ZINV.QCK 323_271
X12Y12.LOGIC.LOGIC.INV.TB1 324_271
X12Y12.LOGIC.LOGIC.INV.BA1 325_271
X12Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_270
X12Y13.LOGIC.LOGIC.INV.TA1 345_271
X12Y13.LOGIC.LOGIC.INV.TA2 346_271
X12Y13.LOGIC.LOGIC.INV.TB2 347_271
X12Y13.LOGIC.LOGIC.INV.BA2 348_271
X12Y13.LOGIC.LOGIC.INV.BB1 349_271
X12Y13.LOGIC.LOGIC.INV.BB2 350_271
X12Y13.LOGIC.LOGIC.ZINV.QCK 351_271
X12Y13.LOGIC.LOGIC.INV.TB1 352_271
X12Y13.LOGIC.LOGIC.INV.BA1 353_271
X12Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_270
X11Y13.LOGIC.LOGIC.INV.TA1 345_250
X11Y13.LOGIC.LOGIC.INV.TA2 346_250
X11Y13.LOGIC.LOGIC.INV.TB2 347_250
X11Y13.LOGIC.LOGIC.INV.BA2 348_250
X11Y13.LOGIC.LOGIC.INV.BB1 349_250
X11Y13.LOGIC.LOGIC.INV.BB2 350_250
X11Y13.LOGIC.LOGIC.ZINV.QCK 351_250
X11Y13.LOGIC.LOGIC.INV.TB1 352_250
X11Y13.LOGIC.LOGIC.INV.BA1 353_250
X11Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_249
X10Y13.LOGIC.LOGIC.INV.TA1 345_229
X10Y13.LOGIC.LOGIC.INV.TA2 346_229
X10Y13.LOGIC.LOGIC.INV.TB2 347_229
X10Y13.LOGIC.LOGIC.INV.BA2 348_229
X10Y13.LOGIC.LOGIC.INV.BB1 349_229
X10Y13.LOGIC.LOGIC.INV.BB2 350_229
X10Y13.LOGIC.LOGIC.ZINV.QCK 351_229
X10Y13.LOGIC.LOGIC.INV.TB1 352_229
X10Y13.LOGIC.LOGIC.INV.BA1 353_229
X10Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_228
X9Y13.LOGIC.LOGIC.INV.TA1 345_208
X9Y13.LOGIC.LOGIC.INV.TA2 346_208
X9Y13.LOGIC.LOGIC.INV.TB2 347_208
X9Y13.LOGIC.LOGIC.INV.BA2 348_208
X9Y13.LOGIC.LOGIC.INV.BB1 349_208
X9Y13.LOGIC.LOGIC.INV.BB2 350_208
X9Y13.LOGIC.LOGIC.ZINV.QCK 351_208
X9Y13.LOGIC.LOGIC.INV.TB1 352_208
X9Y13.LOGIC.LOGIC.INV.BA1 353_208
X9Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_207
X9Y12.LOGIC.LOGIC.INV.TA1 317_208
X9Y12.LOGIC.LOGIC.INV.TA2 318_208
X9Y12.LOGIC.LOGIC.INV.TB2 319_208
X9Y12.LOGIC.LOGIC.INV.BA2 320_208
X9Y12.LOGIC.LOGIC.INV.BB1 321_208
X9Y12.LOGIC.LOGIC.INV.BB2 322_208
X9Y12.LOGIC.LOGIC.ZINV.QCK 323_208
X9Y12.LOGIC.LOGIC.INV.TB1 324_208
X9Y12.LOGIC.LOGIC.INV.BA1 325_208
X9Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_207
X9Y11.LOGIC.LOGIC.INV.TA1 289_208
X9Y11.LOGIC.LOGIC.INV.TA2 290_208
X9Y11.LOGIC.LOGIC.INV.TB2 291_208
X9Y11.LOGIC.LOGIC.INV.BA2 292_208
X9Y11.LOGIC.LOGIC.INV.BB1 293_208
X9Y11.LOGIC.LOGIC.INV.BB2 294_208
X9Y11.LOGIC.LOGIC.ZINV.QCK 295_208
X9Y11.LOGIC.LOGIC.INV.TB1 296_208
X9Y11.LOGIC.LOGIC.INV.BA1 297_208
X9Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_207
X9Y10.LOGIC.LOGIC.INV.TA1 261_208
X9Y10.LOGIC.LOGIC.INV.TA2 262_208
X9Y10.LOGIC.LOGIC.INV.TB2 263_208
X9Y10.LOGIC.LOGIC.INV.BA2 264_208
X9Y10.LOGIC.LOGIC.INV.BB1 265_208
X9Y10.LOGIC.LOGIC.INV.BB2 266_208
X9Y10.LOGIC.LOGIC.ZINV.QCK 267_208
X9Y10.LOGIC.LOGIC.INV.TB1 268_208
X9Y10.LOGIC.LOGIC.INV.BA1 269_208
X9Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_207
X11Y10.LOGIC.LOGIC.INV.TA1 261_250
X11Y10.LOGIC.LOGIC.INV.TA2 262_250
X11Y10.LOGIC.LOGIC.INV.TB2 263_250
X11Y10.LOGIC.LOGIC.INV.BA2 264_250
X11Y10.LOGIC.LOGIC.INV.BB1 265_250
X11Y10.LOGIC.LOGIC.INV.BB2 266_250
X11Y10.LOGIC.LOGIC.ZINV.QCK 267_250
X11Y10.LOGIC.LOGIC.INV.TB1 268_250
X11Y10.LOGIC.LOGIC.INV.BA1 269_250
X11Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_249
X11Y11.LOGIC.LOGIC.INV.TA1 289_250
X11Y11.LOGIC.LOGIC.INV.TA2 290_250
X11Y11.LOGIC.LOGIC.INV.TB2 291_250
X11Y11.LOGIC.LOGIC.INV.BA2 292_250
X11Y11.LOGIC.LOGIC.INV.BB1 293_250
X11Y11.LOGIC.LOGIC.INV.BB2 294_250
X11Y11.LOGIC.LOGIC.ZINV.QCK 295_250
X11Y11.LOGIC.LOGIC.INV.TB1 296_250
X11Y11.LOGIC.LOGIC.INV.BA1 297_250
X11Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_249
X14Y11.LOGIC.LOGIC.INV.TA1 289_313
X14Y11.LOGIC.LOGIC.INV.TA2 290_313
X14Y11.LOGIC.LOGIC.INV.TB2 291_313
X14Y11.LOGIC.LOGIC.INV.BA2 292_313
X14Y11.LOGIC.LOGIC.INV.BB1 293_313
X14Y11.LOGIC.LOGIC.INV.BB2 294_313
X14Y11.LOGIC.LOGIC.ZINV.QCK 295_313
X14Y11.LOGIC.LOGIC.INV.TB1 296_313
X14Y11.LOGIC.LOGIC.INV.BA1 297_313
X14Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_312
X15Y12.LOGIC.LOGIC.INV.TA1 317_334
X15Y12.LOGIC.LOGIC.INV.TA2 318_334
X15Y12.LOGIC.LOGIC.INV.TB2 319_334
X15Y12.LOGIC.LOGIC.INV.BA2 320_334
X15Y12.LOGIC.LOGIC.INV.BB1 321_334
X15Y12.LOGIC.LOGIC.INV.BB2 322_334
X15Y12.LOGIC.LOGIC.ZINV.QCK 323_334
X15Y12.LOGIC.LOGIC.INV.TB1 324_334
X15Y12.LOGIC.LOGIC.INV.BA1 325_334
X15Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_333
X14Y12.LOGIC.LOGIC.INV.TA1 317_313
X14Y12.LOGIC.LOGIC.INV.TA2 318_313
X14Y12.LOGIC.LOGIC.INV.TB2 319_313
X14Y12.LOGIC.LOGIC.INV.BA2 320_313
X14Y12.LOGIC.LOGIC.INV.BB1 321_313
X14Y12.LOGIC.LOGIC.INV.BB2 322_313
X14Y12.LOGIC.LOGIC.ZINV.QCK 323_313
X14Y12.LOGIC.LOGIC.INV.TB1 324_313
X14Y12.LOGIC.LOGIC.INV.BA1 325_313
X14Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_312
X14Y10.LOGIC.LOGIC.INV.TA1 261_313
X14Y10.LOGIC.LOGIC.INV.TA2 262_313
X14Y10.LOGIC.LOGIC.INV.TB2 263_313
X14Y10.LOGIC.LOGIC.INV.BA2 264_313
X14Y10.LOGIC.LOGIC.INV.BB1 265_313
X14Y10.LOGIC.LOGIC.INV.BB2 266_313
X14Y10.LOGIC.LOGIC.ZINV.QCK 267_313
X14Y10.LOGIC.LOGIC.INV.TB1 268_313
X14Y10.LOGIC.LOGIC.INV.BA1 269_313
X14Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_312
X16Y11.LOGIC.LOGIC.INV.TA1 289_355
X16Y11.LOGIC.LOGIC.INV.TA2 290_355
X16Y11.LOGIC.LOGIC.INV.TB2 291_355
X16Y11.LOGIC.LOGIC.INV.BA2 292_355
X16Y11.LOGIC.LOGIC.INV.BB1 293_355
X16Y11.LOGIC.LOGIC.INV.BB2 294_355
X16Y11.LOGIC.LOGIC.ZINV.QCK 295_355
X16Y11.LOGIC.LOGIC.INV.TB1 296_355
X16Y11.LOGIC.LOGIC.INV.BA1 297_355
X16Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_354
X16Y10.LOGIC.LOGIC.INV.TA1 261_355
X16Y10.LOGIC.LOGIC.INV.TA2 262_355
X16Y10.LOGIC.LOGIC.INV.TB2 263_355
X16Y10.LOGIC.LOGIC.INV.BA2 264_355
X16Y10.LOGIC.LOGIC.INV.BB1 265_355
X16Y10.LOGIC.LOGIC.INV.BB2 266_355
X16Y10.LOGIC.LOGIC.ZINV.QCK 267_355
X16Y10.LOGIC.LOGIC.INV.TB1 268_355
X16Y10.LOGIC.LOGIC.INV.BA1 269_355
X16Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_354
X16Y12.LOGIC.LOGIC.INV.TA1 317_355
X16Y12.LOGIC.LOGIC.INV.TA2 318_355
X16Y12.LOGIC.LOGIC.INV.TB2 319_355
X16Y12.LOGIC.LOGIC.INV.BA2 320_355
X16Y12.LOGIC.LOGIC.INV.BB1 321_355
X16Y12.LOGIC.LOGIC.INV.BB2 322_355
X16Y12.LOGIC.LOGIC.ZINV.QCK 323_355
X16Y12.LOGIC.LOGIC.INV.TB1 324_355
X16Y12.LOGIC.LOGIC.INV.BA1 325_355
X16Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_354
X16Y13.LOGIC.LOGIC.INV.TA1 345_355
X16Y13.LOGIC.LOGIC.INV.TA2 346_355
X16Y13.LOGIC.LOGIC.INV.TB2 347_355
X16Y13.LOGIC.LOGIC.INV.BA2 348_355
X16Y13.LOGIC.LOGIC.INV.BB1 349_355
X16Y13.LOGIC.LOGIC.INV.BB2 350_355
X16Y13.LOGIC.LOGIC.ZINV.QCK 351_355
X16Y13.LOGIC.LOGIC.INV.TB1 352_355
X16Y13.LOGIC.LOGIC.INV.BA1 353_355
X16Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_354
X15Y13.LOGIC.LOGIC.INV.TA1 345_334
X15Y13.LOGIC.LOGIC.INV.TA2 346_334
X15Y13.LOGIC.LOGIC.INV.TB2 347_334
X15Y13.LOGIC.LOGIC.INV.BA2 348_334
X15Y13.LOGIC.LOGIC.INV.BB1 349_334
X15Y13.LOGIC.LOGIC.INV.BB2 350_334
X15Y13.LOGIC.LOGIC.ZINV.QCK 351_334
X15Y13.LOGIC.LOGIC.INV.TB1 352_334
X15Y13.LOGIC.LOGIC.INV.BA1 353_334
X15Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_333
X14Y13.LOGIC.LOGIC.INV.TA1 345_313
X14Y13.LOGIC.LOGIC.INV.TA2 346_313
X14Y13.LOGIC.LOGIC.INV.TB2 347_313
X14Y13.LOGIC.LOGIC.INV.BA2 348_313
X14Y13.LOGIC.LOGIC.INV.BB1 349_313
X14Y13.LOGIC.LOGIC.INV.BB2 350_313
X14Y13.LOGIC.LOGIC.ZINV.QCK 351_313
X14Y13.LOGIC.LOGIC.INV.TB1 352_313
X14Y13.LOGIC.LOGIC.INV.BA1 353_313
X14Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_312
X13Y13.LOGIC.LOGIC.INV.TA1 345_292
X13Y13.LOGIC.LOGIC.INV.TA2 346_292
X13Y13.LOGIC.LOGIC.INV.TB2 347_292
X13Y13.LOGIC.LOGIC.INV.BA2 348_292
X13Y13.LOGIC.LOGIC.INV.BB1 349_292
X13Y13.LOGIC.LOGIC.INV.BB2 350_292
X13Y13.LOGIC.LOGIC.ZINV.QCK 351_292
X13Y13.LOGIC.LOGIC.INV.TB1 352_292
X13Y13.LOGIC.LOGIC.INV.BA1 353_292
X13Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_291
X13Y12.LOGIC.LOGIC.INV.TA1 317_292
X13Y12.LOGIC.LOGIC.INV.TA2 318_292
X13Y12.LOGIC.LOGIC.INV.TB2 319_292
X13Y12.LOGIC.LOGIC.INV.BA2 320_292
X13Y12.LOGIC.LOGIC.INV.BB1 321_292
X13Y12.LOGIC.LOGIC.INV.BB2 322_292
X13Y12.LOGIC.LOGIC.ZINV.QCK 323_292
X13Y12.LOGIC.LOGIC.INV.TB1 324_292
X13Y12.LOGIC.LOGIC.INV.BA1 325_292
X13Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_291
X13Y11.LOGIC.LOGIC.INV.TA1 289_292
X13Y11.LOGIC.LOGIC.INV.TA2 290_292
X13Y11.LOGIC.LOGIC.INV.TB2 291_292
X13Y11.LOGIC.LOGIC.INV.BA2 292_292
X13Y11.LOGIC.LOGIC.INV.BB1 293_292
X13Y11.LOGIC.LOGIC.INV.BB2 294_292
X13Y11.LOGIC.LOGIC.ZINV.QCK 295_292
X13Y11.LOGIC.LOGIC.INV.TB1 296_292
X13Y11.LOGIC.LOGIC.INV.BA1 297_292
X13Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_291
X13Y10.LOGIC.LOGIC.INV.TA1 261_292
X13Y10.LOGIC.LOGIC.INV.TA2 262_292
X13Y10.LOGIC.LOGIC.INV.TB2 263_292
X13Y10.LOGIC.LOGIC.INV.BA2 264_292
X13Y10.LOGIC.LOGIC.INV.BB1 265_292
X13Y10.LOGIC.LOGIC.INV.BB2 266_292
X13Y10.LOGIC.LOGIC.ZINV.QCK 267_292
X13Y10.LOGIC.LOGIC.INV.TB1 268_292
X13Y10.LOGIC.LOGIC.INV.BA1 269_292
X13Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_291
X15Y10.LOGIC.LOGIC.INV.TA1 261_334
X15Y10.LOGIC.LOGIC.INV.TA2 262_334
X15Y10.LOGIC.LOGIC.INV.TB2 263_334
X15Y10.LOGIC.LOGIC.INV.BA2 264_334
X15Y10.LOGIC.LOGIC.INV.BB1 265_334
X15Y10.LOGIC.LOGIC.INV.BB2 266_334
X15Y10.LOGIC.LOGIC.ZINV.QCK 267_334
X15Y10.LOGIC.LOGIC.INV.TB1 268_334
X15Y10.LOGIC.LOGIC.INV.BA1 269_334
X15Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_333
X15Y11.LOGIC.LOGIC.INV.TA1 289_334
X15Y11.LOGIC.LOGIC.INV.TA2 290_334
X15Y11.LOGIC.LOGIC.INV.TB2 291_334
X15Y11.LOGIC.LOGIC.INV.BA2 292_334
X15Y11.LOGIC.LOGIC.INV.BB1 293_334
X15Y11.LOGIC.LOGIC.INV.BB2 294_334
X15Y11.LOGIC.LOGIC.ZINV.QCK 295_334
X15Y11.LOGIC.LOGIC.INV.TB1 296_334
X15Y11.LOGIC.LOGIC.INV.BA1 297_334
X15Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_333
X10Y7.LOGIC.LOGIC.INV.TA1 176_229
X10Y7.LOGIC.LOGIC.INV.TA2 177_229
X10Y7.LOGIC.LOGIC.INV.TB2 178_229
X10Y7.LOGIC.LOGIC.INV.BA2 179_229
X10Y7.LOGIC.LOGIC.INV.BB1 180_229
X10Y7.LOGIC.LOGIC.INV.BB2 181_229
X10Y7.LOGIC.LOGIC.ZINV.QCK 182_229
X10Y7.LOGIC.LOGIC.INV.TB1 183_229
X10Y7.LOGIC.LOGIC.INV.BA1 184_229
X10Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_228
X11Y8.LOGIC.LOGIC.INV.TA1 204_250
X11Y8.LOGIC.LOGIC.INV.TA2 205_250
X11Y8.LOGIC.LOGIC.INV.TB2 206_250
X11Y8.LOGIC.LOGIC.INV.BA2 207_250
X11Y8.LOGIC.LOGIC.INV.BB1 208_250
X11Y8.LOGIC.LOGIC.INV.BB2 209_250
X11Y8.LOGIC.LOGIC.ZINV.QCK 210_250
X11Y8.LOGIC.LOGIC.INV.TB1 211_250
X11Y8.LOGIC.LOGIC.INV.BA1 212_250
X11Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_249
X10Y8.LOGIC.LOGIC.INV.TA1 204_229
X10Y8.LOGIC.LOGIC.INV.TA2 205_229
X10Y8.LOGIC.LOGIC.INV.TB2 206_229
X10Y8.LOGIC.LOGIC.INV.BA2 207_229
X10Y8.LOGIC.LOGIC.INV.BB1 208_229
X10Y8.LOGIC.LOGIC.INV.BB2 209_229
X10Y8.LOGIC.LOGIC.ZINV.QCK 210_229
X10Y8.LOGIC.LOGIC.INV.TB1 211_229
X10Y8.LOGIC.LOGIC.INV.BA1 212_229
X10Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_228
X10Y6.LOGIC.LOGIC.INV.TA1 148_229
X10Y6.LOGIC.LOGIC.INV.TA2 149_229
X10Y6.LOGIC.LOGIC.INV.TB2 150_229
X10Y6.LOGIC.LOGIC.INV.BA2 151_229
X10Y6.LOGIC.LOGIC.INV.BB1 152_229
X10Y6.LOGIC.LOGIC.INV.BB2 153_229
X10Y6.LOGIC.LOGIC.ZINV.QCK 154_229
X10Y6.LOGIC.LOGIC.INV.TB1 155_229
X10Y6.LOGIC.LOGIC.INV.BA1 156_229
X10Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_228
X12Y7.LOGIC.LOGIC.INV.TA1 176_271
X12Y7.LOGIC.LOGIC.INV.TA2 177_271
X12Y7.LOGIC.LOGIC.INV.TB2 178_271
X12Y7.LOGIC.LOGIC.INV.BA2 179_271
X12Y7.LOGIC.LOGIC.INV.BB1 180_271
X12Y7.LOGIC.LOGIC.INV.BB2 181_271
X12Y7.LOGIC.LOGIC.ZINV.QCK 182_271
X12Y7.LOGIC.LOGIC.INV.TB1 183_271
X12Y7.LOGIC.LOGIC.INV.BA1 184_271
X12Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_270
X12Y6.LOGIC.LOGIC.INV.TA1 148_271
X12Y6.LOGIC.LOGIC.INV.TA2 149_271
X12Y6.LOGIC.LOGIC.INV.TB2 150_271
X12Y6.LOGIC.LOGIC.INV.BA2 151_271
X12Y6.LOGIC.LOGIC.INV.BB1 152_271
X12Y6.LOGIC.LOGIC.INV.BB2 153_271
X12Y6.LOGIC.LOGIC.ZINV.QCK 154_271
X12Y6.LOGIC.LOGIC.INV.TB1 155_271
X12Y6.LOGIC.LOGIC.INV.BA1 156_271
X12Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_270
X12Y8.LOGIC.LOGIC.INV.TA1 204_271
X12Y8.LOGIC.LOGIC.INV.TA2 205_271
X12Y8.LOGIC.LOGIC.INV.TB2 206_271
X12Y8.LOGIC.LOGIC.INV.BA2 207_271
X12Y8.LOGIC.LOGIC.INV.BB1 208_271
X12Y8.LOGIC.LOGIC.INV.BB2 209_271
X12Y8.LOGIC.LOGIC.ZINV.QCK 210_271
X12Y8.LOGIC.LOGIC.INV.TB1 211_271
X12Y8.LOGIC.LOGIC.INV.BA1 212_271
X12Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_270
X12Y9.LOGIC.LOGIC.INV.TA1 232_271
X12Y9.LOGIC.LOGIC.INV.TA2 233_271
X12Y9.LOGIC.LOGIC.INV.TB2 234_271
X12Y9.LOGIC.LOGIC.INV.BA2 235_271
X12Y9.LOGIC.LOGIC.INV.BB1 236_271
X12Y9.LOGIC.LOGIC.INV.BB2 237_271
X12Y9.LOGIC.LOGIC.ZINV.QCK 238_271
X12Y9.LOGIC.LOGIC.INV.TB1 239_271
X12Y9.LOGIC.LOGIC.INV.BA1 240_271
X12Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_270
X11Y9.LOGIC.LOGIC.INV.TA1 232_250
X11Y9.LOGIC.LOGIC.INV.TA2 233_250
X11Y9.LOGIC.LOGIC.INV.TB2 234_250
X11Y9.LOGIC.LOGIC.INV.BA2 235_250
X11Y9.LOGIC.LOGIC.INV.BB1 236_250
X11Y9.LOGIC.LOGIC.INV.BB2 237_250
X11Y9.LOGIC.LOGIC.ZINV.QCK 238_250
X11Y9.LOGIC.LOGIC.INV.TB1 239_250
X11Y9.LOGIC.LOGIC.INV.BA1 240_250
X11Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_249
X10Y9.LOGIC.LOGIC.INV.TA1 232_229
X10Y9.LOGIC.LOGIC.INV.TA2 233_229
X10Y9.LOGIC.LOGIC.INV.TB2 234_229
X10Y9.LOGIC.LOGIC.INV.BA2 235_229
X10Y9.LOGIC.LOGIC.INV.BB1 236_229
X10Y9.LOGIC.LOGIC.INV.BB2 237_229
X10Y9.LOGIC.LOGIC.ZINV.QCK 238_229
X10Y9.LOGIC.LOGIC.INV.TB1 239_229
X10Y9.LOGIC.LOGIC.INV.BA1 240_229
X10Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_228
X9Y9.LOGIC.LOGIC.INV.TA1 232_208
X9Y9.LOGIC.LOGIC.INV.TA2 233_208
X9Y9.LOGIC.LOGIC.INV.TB2 234_208
X9Y9.LOGIC.LOGIC.INV.BA2 235_208
X9Y9.LOGIC.LOGIC.INV.BB1 236_208
X9Y9.LOGIC.LOGIC.INV.BB2 237_208
X9Y9.LOGIC.LOGIC.ZINV.QCK 238_208
X9Y9.LOGIC.LOGIC.INV.TB1 239_208
X9Y9.LOGIC.LOGIC.INV.BA1 240_208
X9Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_207
X9Y8.LOGIC.LOGIC.INV.TA1 204_208
X9Y8.LOGIC.LOGIC.INV.TA2 205_208
X9Y8.LOGIC.LOGIC.INV.TB2 206_208
X9Y8.LOGIC.LOGIC.INV.BA2 207_208
X9Y8.LOGIC.LOGIC.INV.BB1 208_208
X9Y8.LOGIC.LOGIC.INV.BB2 209_208
X9Y8.LOGIC.LOGIC.ZINV.QCK 210_208
X9Y8.LOGIC.LOGIC.INV.TB1 211_208
X9Y8.LOGIC.LOGIC.INV.BA1 212_208
X9Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_207
X9Y7.LOGIC.LOGIC.INV.TA1 176_208
X9Y7.LOGIC.LOGIC.INV.TA2 177_208
X9Y7.LOGIC.LOGIC.INV.TB2 178_208
X9Y7.LOGIC.LOGIC.INV.BA2 179_208
X9Y7.LOGIC.LOGIC.INV.BB1 180_208
X9Y7.LOGIC.LOGIC.INV.BB2 181_208
X9Y7.LOGIC.LOGIC.ZINV.QCK 182_208
X9Y7.LOGIC.LOGIC.INV.TB1 183_208
X9Y7.LOGIC.LOGIC.INV.BA1 184_208
X9Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_207
X9Y6.LOGIC.LOGIC.INV.TA1 148_208
X9Y6.LOGIC.LOGIC.INV.TA2 149_208
X9Y6.LOGIC.LOGIC.INV.TB2 150_208
X9Y6.LOGIC.LOGIC.INV.BA2 151_208
X9Y6.LOGIC.LOGIC.INV.BB1 152_208
X9Y6.LOGIC.LOGIC.INV.BB2 153_208
X9Y6.LOGIC.LOGIC.ZINV.QCK 154_208
X9Y6.LOGIC.LOGIC.INV.TB1 155_208
X9Y6.LOGIC.LOGIC.INV.BA1 156_208
X9Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_207
X11Y6.LOGIC.LOGIC.INV.TA1 148_250
X11Y6.LOGIC.LOGIC.INV.TA2 149_250
X11Y6.LOGIC.LOGIC.INV.TB2 150_250
X11Y6.LOGIC.LOGIC.INV.BA2 151_250
X11Y6.LOGIC.LOGIC.INV.BB1 152_250
X11Y6.LOGIC.LOGIC.INV.BB2 153_250
X11Y6.LOGIC.LOGIC.ZINV.QCK 154_250
X11Y6.LOGIC.LOGIC.INV.TB1 155_250
X11Y6.LOGIC.LOGIC.INV.BA1 156_250
X11Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_249
X11Y7.LOGIC.LOGIC.INV.TA1 176_250
X11Y7.LOGIC.LOGIC.INV.TA2 177_250
X11Y7.LOGIC.LOGIC.INV.TB2 178_250
X11Y7.LOGIC.LOGIC.INV.BA2 179_250
X11Y7.LOGIC.LOGIC.INV.BB1 180_250
X11Y7.LOGIC.LOGIC.INV.BB2 181_250
X11Y7.LOGIC.LOGIC.ZINV.QCK 182_250
X11Y7.LOGIC.LOGIC.INV.TB1 183_250
X11Y7.LOGIC.LOGIC.INV.BA1 184_250
X11Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_249
X14Y7.LOGIC.LOGIC.INV.TA1 176_313
X14Y7.LOGIC.LOGIC.INV.TA2 177_313
X14Y7.LOGIC.LOGIC.INV.TB2 178_313
X14Y7.LOGIC.LOGIC.INV.BA2 179_313
X14Y7.LOGIC.LOGIC.INV.BB1 180_313
X14Y7.LOGIC.LOGIC.INV.BB2 181_313
X14Y7.LOGIC.LOGIC.ZINV.QCK 182_313
X14Y7.LOGIC.LOGIC.INV.TB1 183_313
X14Y7.LOGIC.LOGIC.INV.BA1 184_313
X14Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_312
X15Y8.LOGIC.LOGIC.INV.TA1 204_334
X15Y8.LOGIC.LOGIC.INV.TA2 205_334
X15Y8.LOGIC.LOGIC.INV.TB2 206_334
X15Y8.LOGIC.LOGIC.INV.BA2 207_334
X15Y8.LOGIC.LOGIC.INV.BB1 208_334
X15Y8.LOGIC.LOGIC.INV.BB2 209_334
X15Y8.LOGIC.LOGIC.ZINV.QCK 210_334
X15Y8.LOGIC.LOGIC.INV.TB1 211_334
X15Y8.LOGIC.LOGIC.INV.BA1 212_334
X15Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_333
X14Y8.LOGIC.LOGIC.INV.TA1 204_313
X14Y8.LOGIC.LOGIC.INV.TA2 205_313
X14Y8.LOGIC.LOGIC.INV.TB2 206_313
X14Y8.LOGIC.LOGIC.INV.BA2 207_313
X14Y8.LOGIC.LOGIC.INV.BB1 208_313
X14Y8.LOGIC.LOGIC.INV.BB2 209_313
X14Y8.LOGIC.LOGIC.ZINV.QCK 210_313
X14Y8.LOGIC.LOGIC.INV.TB1 211_313
X14Y8.LOGIC.LOGIC.INV.BA1 212_313
X14Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_312
X14Y6.LOGIC.LOGIC.INV.TA1 148_313
X14Y6.LOGIC.LOGIC.INV.TA2 149_313
X14Y6.LOGIC.LOGIC.INV.TB2 150_313
X14Y6.LOGIC.LOGIC.INV.BA2 151_313
X14Y6.LOGIC.LOGIC.INV.BB1 152_313
X14Y6.LOGIC.LOGIC.INV.BB2 153_313
X14Y6.LOGIC.LOGIC.ZINV.QCK 154_313
X14Y6.LOGIC.LOGIC.INV.TB1 155_313
X14Y6.LOGIC.LOGIC.INV.BA1 156_313
X14Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_312
X16Y7.LOGIC.LOGIC.INV.TA1 176_355
X16Y7.LOGIC.LOGIC.INV.TA2 177_355
X16Y7.LOGIC.LOGIC.INV.TB2 178_355
X16Y7.LOGIC.LOGIC.INV.BA2 179_355
X16Y7.LOGIC.LOGIC.INV.BB1 180_355
X16Y7.LOGIC.LOGIC.INV.BB2 181_355
X16Y7.LOGIC.LOGIC.ZINV.QCK 182_355
X16Y7.LOGIC.LOGIC.INV.TB1 183_355
X16Y7.LOGIC.LOGIC.INV.BA1 184_355
X16Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_354
X16Y6.LOGIC.LOGIC.INV.TA1 148_355
X16Y6.LOGIC.LOGIC.INV.TA2 149_355
X16Y6.LOGIC.LOGIC.INV.TB2 150_355
X16Y6.LOGIC.LOGIC.INV.BA2 151_355
X16Y6.LOGIC.LOGIC.INV.BB1 152_355
X16Y6.LOGIC.LOGIC.INV.BB2 153_355
X16Y6.LOGIC.LOGIC.ZINV.QCK 154_355
X16Y6.LOGIC.LOGIC.INV.TB1 155_355
X16Y6.LOGIC.LOGIC.INV.BA1 156_355
X16Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_354
X16Y8.LOGIC.LOGIC.INV.TA1 204_355
X16Y8.LOGIC.LOGIC.INV.TA2 205_355
X16Y8.LOGIC.LOGIC.INV.TB2 206_355
X16Y8.LOGIC.LOGIC.INV.BA2 207_355
X16Y8.LOGIC.LOGIC.INV.BB1 208_355
X16Y8.LOGIC.LOGIC.INV.BB2 209_355
X16Y8.LOGIC.LOGIC.ZINV.QCK 210_355
X16Y8.LOGIC.LOGIC.INV.TB1 211_355
X16Y8.LOGIC.LOGIC.INV.BA1 212_355
X16Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_354
X16Y9.LOGIC.LOGIC.INV.TA1 232_355
X16Y9.LOGIC.LOGIC.INV.TA2 233_355
X16Y9.LOGIC.LOGIC.INV.TB2 234_355
X16Y9.LOGIC.LOGIC.INV.BA2 235_355
X16Y9.LOGIC.LOGIC.INV.BB1 236_355
X16Y9.LOGIC.LOGIC.INV.BB2 237_355
X16Y9.LOGIC.LOGIC.ZINV.QCK 238_355
X16Y9.LOGIC.LOGIC.INV.TB1 239_355
X16Y9.LOGIC.LOGIC.INV.BA1 240_355
X16Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_354
X15Y9.LOGIC.LOGIC.INV.TA1 232_334
X15Y9.LOGIC.LOGIC.INV.TA2 233_334
X15Y9.LOGIC.LOGIC.INV.TB2 234_334
X15Y9.LOGIC.LOGIC.INV.BA2 235_334
X15Y9.LOGIC.LOGIC.INV.BB1 236_334
X15Y9.LOGIC.LOGIC.INV.BB2 237_334
X15Y9.LOGIC.LOGIC.ZINV.QCK 238_334
X15Y9.LOGIC.LOGIC.INV.TB1 239_334
X15Y9.LOGIC.LOGIC.INV.BA1 240_334
X15Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_333
X14Y9.LOGIC.LOGIC.INV.TA1 232_313
X14Y9.LOGIC.LOGIC.INV.TA2 233_313
X14Y9.LOGIC.LOGIC.INV.TB2 234_313
X14Y9.LOGIC.LOGIC.INV.BA2 235_313
X14Y9.LOGIC.LOGIC.INV.BB1 236_313
X14Y9.LOGIC.LOGIC.INV.BB2 237_313
X14Y9.LOGIC.LOGIC.ZINV.QCK 238_313
X14Y9.LOGIC.LOGIC.INV.TB1 239_313
X14Y9.LOGIC.LOGIC.INV.BA1 240_313
X14Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_312
X13Y9.LOGIC.LOGIC.INV.TA1 232_292
X13Y9.LOGIC.LOGIC.INV.TA2 233_292
X13Y9.LOGIC.LOGIC.INV.TB2 234_292
X13Y9.LOGIC.LOGIC.INV.BA2 235_292
X13Y9.LOGIC.LOGIC.INV.BB1 236_292
X13Y9.LOGIC.LOGIC.INV.BB2 237_292
X13Y9.LOGIC.LOGIC.ZINV.QCK 238_292
X13Y9.LOGIC.LOGIC.INV.TB1 239_292
X13Y9.LOGIC.LOGIC.INV.BA1 240_292
X13Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_291
X13Y8.LOGIC.LOGIC.INV.TA1 204_292
X13Y8.LOGIC.LOGIC.INV.TA2 205_292
X13Y8.LOGIC.LOGIC.INV.TB2 206_292
X13Y8.LOGIC.LOGIC.INV.BA2 207_292
X13Y8.LOGIC.LOGIC.INV.BB1 208_292
X13Y8.LOGIC.LOGIC.INV.BB2 209_292
X13Y8.LOGIC.LOGIC.ZINV.QCK 210_292
X13Y8.LOGIC.LOGIC.INV.TB1 211_292
X13Y8.LOGIC.LOGIC.INV.BA1 212_292
X13Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_291
X13Y7.LOGIC.LOGIC.INV.TA1 176_292
X13Y7.LOGIC.LOGIC.INV.TA2 177_292
X13Y7.LOGIC.LOGIC.INV.TB2 178_292
X13Y7.LOGIC.LOGIC.INV.BA2 179_292
X13Y7.LOGIC.LOGIC.INV.BB1 180_292
X13Y7.LOGIC.LOGIC.INV.BB2 181_292
X13Y7.LOGIC.LOGIC.ZINV.QCK 182_292
X13Y7.LOGIC.LOGIC.INV.TB1 183_292
X13Y7.LOGIC.LOGIC.INV.BA1 184_292
X13Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_291
X13Y6.LOGIC.LOGIC.INV.TA1 148_292
X13Y6.LOGIC.LOGIC.INV.TA2 149_292
X13Y6.LOGIC.LOGIC.INV.TB2 150_292
X13Y6.LOGIC.LOGIC.INV.BA2 151_292
X13Y6.LOGIC.LOGIC.INV.BB1 152_292
X13Y6.LOGIC.LOGIC.INV.BB2 153_292
X13Y6.LOGIC.LOGIC.ZINV.QCK 154_292
X13Y6.LOGIC.LOGIC.INV.TB1 155_292
X13Y6.LOGIC.LOGIC.INV.BA1 156_292
X13Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_291
X15Y6.LOGIC.LOGIC.INV.TA1 148_334
X15Y6.LOGIC.LOGIC.INV.TA2 149_334
X15Y6.LOGIC.LOGIC.INV.TB2 150_334
X15Y6.LOGIC.LOGIC.INV.BA2 151_334
X15Y6.LOGIC.LOGIC.INV.BB1 152_334
X15Y6.LOGIC.LOGIC.INV.BB2 153_334
X15Y6.LOGIC.LOGIC.ZINV.QCK 154_334
X15Y6.LOGIC.LOGIC.INV.TB1 155_334
X15Y6.LOGIC.LOGIC.INV.BA1 156_334
X15Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_333
X15Y7.LOGIC.LOGIC.INV.TA1 176_334
X15Y7.LOGIC.LOGIC.INV.TA2 177_334
X15Y7.LOGIC.LOGIC.INV.TB2 178_334
X15Y7.LOGIC.LOGIC.INV.BA2 179_334
X15Y7.LOGIC.LOGIC.INV.BB1 180_334
X15Y7.LOGIC.LOGIC.INV.BB2 181_334
X15Y7.LOGIC.LOGIC.ZINV.QCK 182_334
X15Y7.LOGIC.LOGIC.INV.TB1 183_334
X15Y7.LOGIC.LOGIC.INV.BA1 184_334
X15Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_333
X10Y3.LOGIC.LOGIC.INV.TA1 64_229
X10Y3.LOGIC.LOGIC.INV.TA2 65_229
X10Y3.LOGIC.LOGIC.INV.TB2 66_229
X10Y3.LOGIC.LOGIC.INV.BA2 67_229
X10Y3.LOGIC.LOGIC.INV.BB1 68_229
X10Y3.LOGIC.LOGIC.INV.BB2 69_229
X10Y3.LOGIC.LOGIC.ZINV.QCK 70_229
X10Y3.LOGIC.LOGIC.INV.TB1 71_229
X10Y3.LOGIC.LOGIC.INV.BA1 72_229
X10Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_228
X11Y4.LOGIC.LOGIC.INV.TA1 92_250
X11Y4.LOGIC.LOGIC.INV.TA2 93_250
X11Y4.LOGIC.LOGIC.INV.TB2 94_250
X11Y4.LOGIC.LOGIC.INV.BA2 95_250
X11Y4.LOGIC.LOGIC.INV.BB1 96_250
X11Y4.LOGIC.LOGIC.INV.BB2 97_250
X11Y4.LOGIC.LOGIC.ZINV.QCK 98_250
X11Y4.LOGIC.LOGIC.INV.TB1 99_250
X11Y4.LOGIC.LOGIC.INV.BA1 100_250
X11Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_249
X10Y4.LOGIC.LOGIC.INV.TA1 92_229
X10Y4.LOGIC.LOGIC.INV.TA2 93_229
X10Y4.LOGIC.LOGIC.INV.TB2 94_229
X10Y4.LOGIC.LOGIC.INV.BA2 95_229
X10Y4.LOGIC.LOGIC.INV.BB1 96_229
X10Y4.LOGIC.LOGIC.INV.BB2 97_229
X10Y4.LOGIC.LOGIC.ZINV.QCK 98_229
X10Y4.LOGIC.LOGIC.INV.TB1 99_229
X10Y4.LOGIC.LOGIC.INV.BA1 100_229
X10Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_228
X10Y2.LOGIC.LOGIC.INV.TA1 36_229
X10Y2.LOGIC.LOGIC.INV.TA2 37_229
X10Y2.LOGIC.LOGIC.INV.TB2 38_229
X10Y2.LOGIC.LOGIC.INV.BA2 39_229
X10Y2.LOGIC.LOGIC.INV.BB1 40_229
X10Y2.LOGIC.LOGIC.INV.BB2 41_229
X10Y2.LOGIC.LOGIC.ZINV.QCK 42_229
X10Y2.LOGIC.LOGIC.INV.TB1 43_229
X10Y2.LOGIC.LOGIC.INV.BA1 44_229
X10Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_228
X12Y3.LOGIC.LOGIC.INV.TA1 64_271
X12Y3.LOGIC.LOGIC.INV.TA2 65_271
X12Y3.LOGIC.LOGIC.INV.TB2 66_271
X12Y3.LOGIC.LOGIC.INV.BA2 67_271
X12Y3.LOGIC.LOGIC.INV.BB1 68_271
X12Y3.LOGIC.LOGIC.INV.BB2 69_271
X12Y3.LOGIC.LOGIC.ZINV.QCK 70_271
X12Y3.LOGIC.LOGIC.INV.TB1 71_271
X12Y3.LOGIC.LOGIC.INV.BA1 72_271
X12Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_270
X12Y2.LOGIC.LOGIC.INV.TA1 36_271
X12Y2.LOGIC.LOGIC.INV.TA2 37_271
X12Y2.LOGIC.LOGIC.INV.TB2 38_271
X12Y2.LOGIC.LOGIC.INV.BA2 39_271
X12Y2.LOGIC.LOGIC.INV.BB1 40_271
X12Y2.LOGIC.LOGIC.INV.BB2 41_271
X12Y2.LOGIC.LOGIC.ZINV.QCK 42_271
X12Y2.LOGIC.LOGIC.INV.TB1 43_271
X12Y2.LOGIC.LOGIC.INV.BA1 44_271
X12Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_270
X12Y4.LOGIC.LOGIC.INV.TA1 92_271
X12Y4.LOGIC.LOGIC.INV.TA2 93_271
X12Y4.LOGIC.LOGIC.INV.TB2 94_271
X12Y4.LOGIC.LOGIC.INV.BA2 95_271
X12Y4.LOGIC.LOGIC.INV.BB1 96_271
X12Y4.LOGIC.LOGIC.INV.BB2 97_271
X12Y4.LOGIC.LOGIC.ZINV.QCK 98_271
X12Y4.LOGIC.LOGIC.INV.TB1 99_271
X12Y4.LOGIC.LOGIC.INV.BA1 100_271
X12Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_270
X12Y5.LOGIC.LOGIC.INV.TA1 120_271
X12Y5.LOGIC.LOGIC.INV.TA2 121_271
X12Y5.LOGIC.LOGIC.INV.TB2 122_271
X12Y5.LOGIC.LOGIC.INV.BA2 123_271
X12Y5.LOGIC.LOGIC.INV.BB1 124_271
X12Y5.LOGIC.LOGIC.INV.BB2 125_271
X12Y5.LOGIC.LOGIC.ZINV.QCK 126_271
X12Y5.LOGIC.LOGIC.INV.TB1 127_271
X12Y5.LOGIC.LOGIC.INV.BA1 128_271
X12Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_270
X11Y5.LOGIC.LOGIC.INV.TA1 120_250
X11Y5.LOGIC.LOGIC.INV.TA2 121_250
X11Y5.LOGIC.LOGIC.INV.TB2 122_250
X11Y5.LOGIC.LOGIC.INV.BA2 123_250
X11Y5.LOGIC.LOGIC.INV.BB1 124_250
X11Y5.LOGIC.LOGIC.INV.BB2 125_250
X11Y5.LOGIC.LOGIC.ZINV.QCK 126_250
X11Y5.LOGIC.LOGIC.INV.TB1 127_250
X11Y5.LOGIC.LOGIC.INV.BA1 128_250
X11Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_249
X10Y5.LOGIC.LOGIC.INV.TA1 120_229
X10Y5.LOGIC.LOGIC.INV.TA2 121_229
X10Y5.LOGIC.LOGIC.INV.TB2 122_229
X10Y5.LOGIC.LOGIC.INV.BA2 123_229
X10Y5.LOGIC.LOGIC.INV.BB1 124_229
X10Y5.LOGIC.LOGIC.INV.BB2 125_229
X10Y5.LOGIC.LOGIC.ZINV.QCK 126_229
X10Y5.LOGIC.LOGIC.INV.TB1 127_229
X10Y5.LOGIC.LOGIC.INV.BA1 128_229
X10Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_228
X9Y5.LOGIC.LOGIC.INV.TA1 120_208
X9Y5.LOGIC.LOGIC.INV.TA2 121_208
X9Y5.LOGIC.LOGIC.INV.TB2 122_208
X9Y5.LOGIC.LOGIC.INV.BA2 123_208
X9Y5.LOGIC.LOGIC.INV.BB1 124_208
X9Y5.LOGIC.LOGIC.INV.BB2 125_208
X9Y5.LOGIC.LOGIC.ZINV.QCK 126_208
X9Y5.LOGIC.LOGIC.INV.TB1 127_208
X9Y5.LOGIC.LOGIC.INV.BA1 128_208
X9Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_207
X9Y4.LOGIC.LOGIC.INV.TA1 92_208
X9Y4.LOGIC.LOGIC.INV.TA2 93_208
X9Y4.LOGIC.LOGIC.INV.TB2 94_208
X9Y4.LOGIC.LOGIC.INV.BA2 95_208
X9Y4.LOGIC.LOGIC.INV.BB1 96_208
X9Y4.LOGIC.LOGIC.INV.BB2 97_208
X9Y4.LOGIC.LOGIC.ZINV.QCK 98_208
X9Y4.LOGIC.LOGIC.INV.TB1 99_208
X9Y4.LOGIC.LOGIC.INV.BA1 100_208
X9Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_207
X9Y3.LOGIC.LOGIC.INV.TA1 64_208
X9Y3.LOGIC.LOGIC.INV.TA2 65_208
X9Y3.LOGIC.LOGIC.INV.TB2 66_208
X9Y3.LOGIC.LOGIC.INV.BA2 67_208
X9Y3.LOGIC.LOGIC.INV.BB1 68_208
X9Y3.LOGIC.LOGIC.INV.BB2 69_208
X9Y3.LOGIC.LOGIC.ZINV.QCK 70_208
X9Y3.LOGIC.LOGIC.INV.TB1 71_208
X9Y3.LOGIC.LOGIC.INV.BA1 72_208
X9Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_207
X9Y2.LOGIC.LOGIC.INV.TA1 36_208
X9Y2.LOGIC.LOGIC.INV.TA2 37_208
X9Y2.LOGIC.LOGIC.INV.TB2 38_208
X9Y2.LOGIC.LOGIC.INV.BA2 39_208
X9Y2.LOGIC.LOGIC.INV.BB1 40_208
X9Y2.LOGIC.LOGIC.INV.BB2 41_208
X9Y2.LOGIC.LOGIC.ZINV.QCK 42_208
X9Y2.LOGIC.LOGIC.INV.TB1 43_208
X9Y2.LOGIC.LOGIC.INV.BA1 44_208
X9Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_207
X11Y2.LOGIC.LOGIC.INV.TA1 36_250
X11Y2.LOGIC.LOGIC.INV.TA2 37_250
X11Y2.LOGIC.LOGIC.INV.TB2 38_250
X11Y2.LOGIC.LOGIC.INV.BA2 39_250
X11Y2.LOGIC.LOGIC.INV.BB1 40_250
X11Y2.LOGIC.LOGIC.INV.BB2 41_250
X11Y2.LOGIC.LOGIC.ZINV.QCK 42_250
X11Y2.LOGIC.LOGIC.INV.TB1 43_250
X11Y2.LOGIC.LOGIC.INV.BA1 44_250
X11Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_249
X11Y3.LOGIC.LOGIC.INV.TA1 64_250
X11Y3.LOGIC.LOGIC.INV.TA2 65_250
X11Y3.LOGIC.LOGIC.INV.TB2 66_250
X11Y3.LOGIC.LOGIC.INV.BA2 67_250
X11Y3.LOGIC.LOGIC.INV.BB1 68_250
X11Y3.LOGIC.LOGIC.INV.BB2 69_250
X11Y3.LOGIC.LOGIC.ZINV.QCK 70_250
X11Y3.LOGIC.LOGIC.INV.TB1 71_250
X11Y3.LOGIC.LOGIC.INV.BA1 72_250
X11Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_249
X14Y3.LOGIC.LOGIC.INV.TA1 64_313
X14Y3.LOGIC.LOGIC.INV.TA2 65_313
X14Y3.LOGIC.LOGIC.INV.TB2 66_313
X14Y3.LOGIC.LOGIC.INV.BA2 67_313
X14Y3.LOGIC.LOGIC.INV.BB1 68_313
X14Y3.LOGIC.LOGIC.INV.BB2 69_313
X14Y3.LOGIC.LOGIC.ZINV.QCK 70_313
X14Y3.LOGIC.LOGIC.INV.TB1 71_313
X14Y3.LOGIC.LOGIC.INV.BA1 72_313
X14Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_312
X15Y4.LOGIC.LOGIC.INV.TA1 92_334
X15Y4.LOGIC.LOGIC.INV.TA2 93_334
X15Y4.LOGIC.LOGIC.INV.TB2 94_334
X15Y4.LOGIC.LOGIC.INV.BA2 95_334
X15Y4.LOGIC.LOGIC.INV.BB1 96_334
X15Y4.LOGIC.LOGIC.INV.BB2 97_334
X15Y4.LOGIC.LOGIC.ZINV.QCK 98_334
X15Y4.LOGIC.LOGIC.INV.TB1 99_334
X15Y4.LOGIC.LOGIC.INV.BA1 100_334
X15Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_333
X14Y4.LOGIC.LOGIC.INV.TA1 92_313
X14Y4.LOGIC.LOGIC.INV.TA2 93_313
X14Y4.LOGIC.LOGIC.INV.TB2 94_313
X14Y4.LOGIC.LOGIC.INV.BA2 95_313
X14Y4.LOGIC.LOGIC.INV.BB1 96_313
X14Y4.LOGIC.LOGIC.INV.BB2 97_313
X14Y4.LOGIC.LOGIC.ZINV.QCK 98_313
X14Y4.LOGIC.LOGIC.INV.TB1 99_313
X14Y4.LOGIC.LOGIC.INV.BA1 100_313
X14Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_312
X14Y2.LOGIC.LOGIC.INV.TA1 36_313
X14Y2.LOGIC.LOGIC.INV.TA2 37_313
X14Y2.LOGIC.LOGIC.INV.TB2 38_313
X14Y2.LOGIC.LOGIC.INV.BA2 39_313
X14Y2.LOGIC.LOGIC.INV.BB1 40_313
X14Y2.LOGIC.LOGIC.INV.BB2 41_313
X14Y2.LOGIC.LOGIC.ZINV.QCK 42_313
X14Y2.LOGIC.LOGIC.INV.TB1 43_313
X14Y2.LOGIC.LOGIC.INV.BA1 44_313
X14Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_312
X16Y3.LOGIC.LOGIC.INV.TA1 64_355
X16Y3.LOGIC.LOGIC.INV.TA2 65_355
X16Y3.LOGIC.LOGIC.INV.TB2 66_355
X16Y3.LOGIC.LOGIC.INV.BA2 67_355
X16Y3.LOGIC.LOGIC.INV.BB1 68_355
X16Y3.LOGIC.LOGIC.INV.BB2 69_355
X16Y3.LOGIC.LOGIC.ZINV.QCK 70_355
X16Y3.LOGIC.LOGIC.INV.TB1 71_355
X16Y3.LOGIC.LOGIC.INV.BA1 72_355
X16Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_354
X16Y2.LOGIC.LOGIC.INV.TA1 36_355
X16Y2.LOGIC.LOGIC.INV.TA2 37_355
X16Y2.LOGIC.LOGIC.INV.TB2 38_355
X16Y2.LOGIC.LOGIC.INV.BA2 39_355
X16Y2.LOGIC.LOGIC.INV.BB1 40_355
X16Y2.LOGIC.LOGIC.INV.BB2 41_355
X16Y2.LOGIC.LOGIC.ZINV.QCK 42_355
X16Y2.LOGIC.LOGIC.INV.TB1 43_355
X16Y2.LOGIC.LOGIC.INV.BA1 44_355
X16Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_354
X16Y4.LOGIC.LOGIC.INV.TA1 92_355
X16Y4.LOGIC.LOGIC.INV.TA2 93_355
X16Y4.LOGIC.LOGIC.INV.TB2 94_355
X16Y4.LOGIC.LOGIC.INV.BA2 95_355
X16Y4.LOGIC.LOGIC.INV.BB1 96_355
X16Y4.LOGIC.LOGIC.INV.BB2 97_355
X16Y4.LOGIC.LOGIC.ZINV.QCK 98_355
X16Y4.LOGIC.LOGIC.INV.TB1 99_355
X16Y4.LOGIC.LOGIC.INV.BA1 100_355
X16Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_354
X16Y5.LOGIC.LOGIC.INV.TA1 120_355
X16Y5.LOGIC.LOGIC.INV.TA2 121_355
X16Y5.LOGIC.LOGIC.INV.TB2 122_355
X16Y5.LOGIC.LOGIC.INV.BA2 123_355
X16Y5.LOGIC.LOGIC.INV.BB1 124_355
X16Y5.LOGIC.LOGIC.INV.BB2 125_355
X16Y5.LOGIC.LOGIC.ZINV.QCK 126_355
X16Y5.LOGIC.LOGIC.INV.TB1 127_355
X16Y5.LOGIC.LOGIC.INV.BA1 128_355
X16Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_354
X15Y5.LOGIC.LOGIC.INV.TA1 120_334
X15Y5.LOGIC.LOGIC.INV.TA2 121_334
X15Y5.LOGIC.LOGIC.INV.TB2 122_334
X15Y5.LOGIC.LOGIC.INV.BA2 123_334
X15Y5.LOGIC.LOGIC.INV.BB1 124_334
X15Y5.LOGIC.LOGIC.INV.BB2 125_334
X15Y5.LOGIC.LOGIC.ZINV.QCK 126_334
X15Y5.LOGIC.LOGIC.INV.TB1 127_334
X15Y5.LOGIC.LOGIC.INV.BA1 128_334
X15Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_333
X14Y5.LOGIC.LOGIC.INV.TA1 120_313
X14Y5.LOGIC.LOGIC.INV.TA2 121_313
X14Y5.LOGIC.LOGIC.INV.TB2 122_313
X14Y5.LOGIC.LOGIC.INV.BA2 123_313
X14Y5.LOGIC.LOGIC.INV.BB1 124_313
X14Y5.LOGIC.LOGIC.INV.BB2 125_313
X14Y5.LOGIC.LOGIC.ZINV.QCK 126_313
X14Y5.LOGIC.LOGIC.INV.TB1 127_313
X14Y5.LOGIC.LOGIC.INV.BA1 128_313
X14Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_312
X13Y5.LOGIC.LOGIC.INV.TA1 120_292
X13Y5.LOGIC.LOGIC.INV.TA2 121_292
X13Y5.LOGIC.LOGIC.INV.TB2 122_292
X13Y5.LOGIC.LOGIC.INV.BA2 123_292
X13Y5.LOGIC.LOGIC.INV.BB1 124_292
X13Y5.LOGIC.LOGIC.INV.BB2 125_292
X13Y5.LOGIC.LOGIC.ZINV.QCK 126_292
X13Y5.LOGIC.LOGIC.INV.TB1 127_292
X13Y5.LOGIC.LOGIC.INV.BA1 128_292
X13Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_291
X13Y4.LOGIC.LOGIC.INV.TA1 92_292
X13Y4.LOGIC.LOGIC.INV.TA2 93_292
X13Y4.LOGIC.LOGIC.INV.TB2 94_292
X13Y4.LOGIC.LOGIC.INV.BA2 95_292
X13Y4.LOGIC.LOGIC.INV.BB1 96_292
X13Y4.LOGIC.LOGIC.INV.BB2 97_292
X13Y4.LOGIC.LOGIC.ZINV.QCK 98_292
X13Y4.LOGIC.LOGIC.INV.TB1 99_292
X13Y4.LOGIC.LOGIC.INV.BA1 100_292
X13Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_291
X13Y3.LOGIC.LOGIC.INV.TA1 64_292
X13Y3.LOGIC.LOGIC.INV.TA2 65_292
X13Y3.LOGIC.LOGIC.INV.TB2 66_292
X13Y3.LOGIC.LOGIC.INV.BA2 67_292
X13Y3.LOGIC.LOGIC.INV.BB1 68_292
X13Y3.LOGIC.LOGIC.INV.BB2 69_292
X13Y3.LOGIC.LOGIC.ZINV.QCK 70_292
X13Y3.LOGIC.LOGIC.INV.TB1 71_292
X13Y3.LOGIC.LOGIC.INV.BA1 72_292
X13Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_291
X13Y2.LOGIC.LOGIC.INV.TA1 36_292
X13Y2.LOGIC.LOGIC.INV.TA2 37_292
X13Y2.LOGIC.LOGIC.INV.TB2 38_292
X13Y2.LOGIC.LOGIC.INV.BA2 39_292
X13Y2.LOGIC.LOGIC.INV.BB1 40_292
X13Y2.LOGIC.LOGIC.INV.BB2 41_292
X13Y2.LOGIC.LOGIC.ZINV.QCK 42_292
X13Y2.LOGIC.LOGIC.INV.TB1 43_292
X13Y2.LOGIC.LOGIC.INV.BA1 44_292
X13Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_291
X15Y2.LOGIC.LOGIC.INV.TA1 36_334
X15Y2.LOGIC.LOGIC.INV.TA2 37_334
X15Y2.LOGIC.LOGIC.INV.TB2 38_334
X15Y2.LOGIC.LOGIC.INV.BA2 39_334
X15Y2.LOGIC.LOGIC.INV.BB1 40_334
X15Y2.LOGIC.LOGIC.INV.BB2 41_334
X15Y2.LOGIC.LOGIC.ZINV.QCK 42_334
X15Y2.LOGIC.LOGIC.INV.TB1 43_334
X15Y2.LOGIC.LOGIC.INV.BA1 44_334
X15Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_333
X15Y3.LOGIC.LOGIC.INV.TA1 64_334
X15Y3.LOGIC.LOGIC.INV.TA2 65_334
X15Y3.LOGIC.LOGIC.INV.TB2 66_334
X15Y3.LOGIC.LOGIC.INV.BA2 67_334
X15Y3.LOGIC.LOGIC.INV.BB1 68_334
X15Y3.LOGIC.LOGIC.INV.BB2 69_334
X15Y3.LOGIC.LOGIC.ZINV.QCK 70_334
X15Y3.LOGIC.LOGIC.INV.TB1 71_334
X15Y3.LOGIC.LOGIC.INV.BA1 72_334
X15Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_333
X2Y7.LOGIC.LOGIC.INV.TA1 176_61
X2Y7.LOGIC.LOGIC.INV.TA2 177_61
X2Y7.LOGIC.LOGIC.INV.TB2 178_61
X2Y7.LOGIC.LOGIC.INV.BA2 179_61
X2Y7.LOGIC.LOGIC.INV.BB1 180_61
X2Y7.LOGIC.LOGIC.INV.BB2 181_61
X2Y7.LOGIC.LOGIC.ZINV.QCK 182_61
X2Y7.LOGIC.LOGIC.INV.TB1 183_61
X2Y7.LOGIC.LOGIC.INV.BA1 184_61
X2Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_60
X3Y8.LOGIC.LOGIC.INV.TA1 204_82
X3Y8.LOGIC.LOGIC.INV.TA2 205_82
X3Y8.LOGIC.LOGIC.INV.TB2 206_82
X3Y8.LOGIC.LOGIC.INV.BA2 207_82
X3Y8.LOGIC.LOGIC.INV.BB1 208_82
X3Y8.LOGIC.LOGIC.INV.BB2 209_82
X3Y8.LOGIC.LOGIC.ZINV.QCK 210_82
X3Y8.LOGIC.LOGIC.INV.TB1 211_82
X3Y8.LOGIC.LOGIC.INV.BA1 212_82
X3Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_81
X2Y8.LOGIC.LOGIC.INV.TA1 204_61
X2Y8.LOGIC.LOGIC.INV.TA2 205_61
X2Y8.LOGIC.LOGIC.INV.TB2 206_61
X2Y8.LOGIC.LOGIC.INV.BA2 207_61
X2Y8.LOGIC.LOGIC.INV.BB1 208_61
X2Y8.LOGIC.LOGIC.INV.BB2 209_61
X2Y8.LOGIC.LOGIC.ZINV.QCK 210_61
X2Y8.LOGIC.LOGIC.INV.TB1 211_61
X2Y8.LOGIC.LOGIC.INV.BA1 212_61
X2Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_60
X2Y6.LOGIC.LOGIC.INV.TA1 148_61
X2Y6.LOGIC.LOGIC.INV.TA2 149_61
X2Y6.LOGIC.LOGIC.INV.TB2 150_61
X2Y6.LOGIC.LOGIC.INV.BA2 151_61
X2Y6.LOGIC.LOGIC.INV.BB1 152_61
X2Y6.LOGIC.LOGIC.INV.BB2 153_61
X2Y6.LOGIC.LOGIC.ZINV.QCK 154_61
X2Y6.LOGIC.LOGIC.INV.TB1 155_61
X2Y6.LOGIC.LOGIC.INV.BA1 156_61
X2Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_60
X4Y7.LOGIC.LOGIC.INV.TA1 176_103
X4Y7.LOGIC.LOGIC.INV.TA2 177_103
X4Y7.LOGIC.LOGIC.INV.TB2 178_103
X4Y7.LOGIC.LOGIC.INV.BA2 179_103
X4Y7.LOGIC.LOGIC.INV.BB1 180_103
X4Y7.LOGIC.LOGIC.INV.BB2 181_103
X4Y7.LOGIC.LOGIC.ZINV.QCK 182_103
X4Y7.LOGIC.LOGIC.INV.TB1 183_103
X4Y7.LOGIC.LOGIC.INV.BA1 184_103
X4Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_102
X4Y6.LOGIC.LOGIC.INV.TA1 148_103
X4Y6.LOGIC.LOGIC.INV.TA2 149_103
X4Y6.LOGIC.LOGIC.INV.TB2 150_103
X4Y6.LOGIC.LOGIC.INV.BA2 151_103
X4Y6.LOGIC.LOGIC.INV.BB1 152_103
X4Y6.LOGIC.LOGIC.INV.BB2 153_103
X4Y6.LOGIC.LOGIC.ZINV.QCK 154_103
X4Y6.LOGIC.LOGIC.INV.TB1 155_103
X4Y6.LOGIC.LOGIC.INV.BA1 156_103
X4Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_102
X4Y8.LOGIC.LOGIC.INV.TA1 204_103
X4Y8.LOGIC.LOGIC.INV.TA2 205_103
X4Y8.LOGIC.LOGIC.INV.TB2 206_103
X4Y8.LOGIC.LOGIC.INV.BA2 207_103
X4Y8.LOGIC.LOGIC.INV.BB1 208_103
X4Y8.LOGIC.LOGIC.INV.BB2 209_103
X4Y8.LOGIC.LOGIC.ZINV.QCK 210_103
X4Y8.LOGIC.LOGIC.INV.TB1 211_103
X4Y8.LOGIC.LOGIC.INV.BA1 212_103
X4Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_102
X4Y9.LOGIC.LOGIC.INV.TA1 232_103
X4Y9.LOGIC.LOGIC.INV.TA2 233_103
X4Y9.LOGIC.LOGIC.INV.TB2 234_103
X4Y9.LOGIC.LOGIC.INV.BA2 235_103
X4Y9.LOGIC.LOGIC.INV.BB1 236_103
X4Y9.LOGIC.LOGIC.INV.BB2 237_103
X4Y9.LOGIC.LOGIC.ZINV.QCK 238_103
X4Y9.LOGIC.LOGIC.INV.TB1 239_103
X4Y9.LOGIC.LOGIC.INV.BA1 240_103
X4Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_102
X3Y9.LOGIC.LOGIC.INV.TA1 232_82
X3Y9.LOGIC.LOGIC.INV.TA2 233_82
X3Y9.LOGIC.LOGIC.INV.TB2 234_82
X3Y9.LOGIC.LOGIC.INV.BA2 235_82
X3Y9.LOGIC.LOGIC.INV.BB1 236_82
X3Y9.LOGIC.LOGIC.INV.BB2 237_82
X3Y9.LOGIC.LOGIC.ZINV.QCK 238_82
X3Y9.LOGIC.LOGIC.INV.TB1 239_82
X3Y9.LOGIC.LOGIC.INV.BA1 240_82
X3Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_81
X2Y9.LOGIC.LOGIC.INV.TA1 232_61
X2Y9.LOGIC.LOGIC.INV.TA2 233_61
X2Y9.LOGIC.LOGIC.INV.TB2 234_61
X2Y9.LOGIC.LOGIC.INV.BA2 235_61
X2Y9.LOGIC.LOGIC.INV.BB1 236_61
X2Y9.LOGIC.LOGIC.INV.BB2 237_61
X2Y9.LOGIC.LOGIC.ZINV.QCK 238_61
X2Y9.LOGIC.LOGIC.INV.TB1 239_61
X2Y9.LOGIC.LOGIC.INV.BA1 240_61
X2Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_60
X1Y9.LOGIC.LOGIC.INV.TA1 232_40
X1Y9.LOGIC.LOGIC.INV.TA2 233_40
X1Y9.LOGIC.LOGIC.INV.TB2 234_40
X1Y9.LOGIC.LOGIC.INV.BA2 235_40
X1Y9.LOGIC.LOGIC.INV.BB1 236_40
X1Y9.LOGIC.LOGIC.INV.BB2 237_40
X1Y9.LOGIC.LOGIC.ZINV.QCK 238_40
X1Y9.LOGIC.LOGIC.INV.TB1 239_40
X1Y9.LOGIC.LOGIC.INV.BA1 240_40
X1Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_39
X1Y8.LOGIC.LOGIC.INV.TA1 204_40
X1Y8.LOGIC.LOGIC.INV.TA2 205_40
X1Y8.LOGIC.LOGIC.INV.TB2 206_40
X1Y8.LOGIC.LOGIC.INV.BA2 207_40
X1Y8.LOGIC.LOGIC.INV.BB1 208_40
X1Y8.LOGIC.LOGIC.INV.BB2 209_40
X1Y8.LOGIC.LOGIC.ZINV.QCK 210_40
X1Y8.LOGIC.LOGIC.INV.TB1 211_40
X1Y8.LOGIC.LOGIC.INV.BA1 212_40
X1Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_39
X1Y7.LOGIC.LOGIC.INV.TA1 176_40
X1Y7.LOGIC.LOGIC.INV.TA2 177_40
X1Y7.LOGIC.LOGIC.INV.TB2 178_40
X1Y7.LOGIC.LOGIC.INV.BA2 179_40
X1Y7.LOGIC.LOGIC.INV.BB1 180_40
X1Y7.LOGIC.LOGIC.INV.BB2 181_40
X1Y7.LOGIC.LOGIC.ZINV.QCK 182_40
X1Y7.LOGIC.LOGIC.INV.TB1 183_40
X1Y7.LOGIC.LOGIC.INV.BA1 184_40
X1Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_39
X1Y6.LOGIC.LOGIC.INV.TA1 148_40
X1Y6.LOGIC.LOGIC.INV.TA2 149_40
X1Y6.LOGIC.LOGIC.INV.TB2 150_40
X1Y6.LOGIC.LOGIC.INV.BA2 151_40
X1Y6.LOGIC.LOGIC.INV.BB1 152_40
X1Y6.LOGIC.LOGIC.INV.BB2 153_40
X1Y6.LOGIC.LOGIC.ZINV.QCK 154_40
X1Y6.LOGIC.LOGIC.INV.TB1 155_40
X1Y6.LOGIC.LOGIC.INV.BA1 156_40
X1Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_39
X3Y6.LOGIC.LOGIC.INV.TA1 148_82
X3Y6.LOGIC.LOGIC.INV.TA2 149_82
X3Y6.LOGIC.LOGIC.INV.TB2 150_82
X3Y6.LOGIC.LOGIC.INV.BA2 151_82
X3Y6.LOGIC.LOGIC.INV.BB1 152_82
X3Y6.LOGIC.LOGIC.INV.BB2 153_82
X3Y6.LOGIC.LOGIC.ZINV.QCK 154_82
X3Y6.LOGIC.LOGIC.INV.TB1 155_82
X3Y6.LOGIC.LOGIC.INV.BA1 156_82
X3Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_81
X3Y7.LOGIC.LOGIC.INV.TA1 176_82
X3Y7.LOGIC.LOGIC.INV.TA2 177_82
X3Y7.LOGIC.LOGIC.INV.TB2 178_82
X3Y7.LOGIC.LOGIC.INV.BA2 179_82
X3Y7.LOGIC.LOGIC.INV.BB1 180_82
X3Y7.LOGIC.LOGIC.INV.BB2 181_82
X3Y7.LOGIC.LOGIC.ZINV.QCK 182_82
X3Y7.LOGIC.LOGIC.INV.TB1 183_82
X3Y7.LOGIC.LOGIC.INV.BA1 184_82
X3Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_81
X6Y7.LOGIC.LOGIC.INV.TA1 176_145
X6Y7.LOGIC.LOGIC.INV.TA2 177_145
X6Y7.LOGIC.LOGIC.INV.TB2 178_145
X6Y7.LOGIC.LOGIC.INV.BA2 179_145
X6Y7.LOGIC.LOGIC.INV.BB1 180_145
X6Y7.LOGIC.LOGIC.INV.BB2 181_145
X6Y7.LOGIC.LOGIC.ZINV.QCK 182_145
X6Y7.LOGIC.LOGIC.INV.TB1 183_145
X6Y7.LOGIC.LOGIC.INV.BA1 184_145
X6Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_144
X7Y8.LOGIC.LOGIC.INV.TA1 204_166
X7Y8.LOGIC.LOGIC.INV.TA2 205_166
X7Y8.LOGIC.LOGIC.INV.TB2 206_166
X7Y8.LOGIC.LOGIC.INV.BA2 207_166
X7Y8.LOGIC.LOGIC.INV.BB1 208_166
X7Y8.LOGIC.LOGIC.INV.BB2 209_166
X7Y8.LOGIC.LOGIC.ZINV.QCK 210_166
X7Y8.LOGIC.LOGIC.INV.TB1 211_166
X7Y8.LOGIC.LOGIC.INV.BA1 212_166
X7Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_165
X6Y8.LOGIC.LOGIC.INV.TA1 204_145
X6Y8.LOGIC.LOGIC.INV.TA2 205_145
X6Y8.LOGIC.LOGIC.INV.TB2 206_145
X6Y8.LOGIC.LOGIC.INV.BA2 207_145
X6Y8.LOGIC.LOGIC.INV.BB1 208_145
X6Y8.LOGIC.LOGIC.INV.BB2 209_145
X6Y8.LOGIC.LOGIC.ZINV.QCK 210_145
X6Y8.LOGIC.LOGIC.INV.TB1 211_145
X6Y8.LOGIC.LOGIC.INV.BA1 212_145
X6Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_144
X6Y6.LOGIC.LOGIC.INV.TA1 148_145
X6Y6.LOGIC.LOGIC.INV.TA2 149_145
X6Y6.LOGIC.LOGIC.INV.TB2 150_145
X6Y6.LOGIC.LOGIC.INV.BA2 151_145
X6Y6.LOGIC.LOGIC.INV.BB1 152_145
X6Y6.LOGIC.LOGIC.INV.BB2 153_145
X6Y6.LOGIC.LOGIC.ZINV.QCK 154_145
X6Y6.LOGIC.LOGIC.INV.TB1 155_145
X6Y6.LOGIC.LOGIC.INV.BA1 156_145
X6Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_144
X8Y7.LOGIC.LOGIC.INV.TA1 176_187
X8Y7.LOGIC.LOGIC.INV.TA2 177_187
X8Y7.LOGIC.LOGIC.INV.TB2 178_187
X8Y7.LOGIC.LOGIC.INV.BA2 179_187
X8Y7.LOGIC.LOGIC.INV.BB1 180_187
X8Y7.LOGIC.LOGIC.INV.BB2 181_187
X8Y7.LOGIC.LOGIC.ZINV.QCK 182_187
X8Y7.LOGIC.LOGIC.INV.TB1 183_187
X8Y7.LOGIC.LOGIC.INV.BA1 184_187
X8Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_186
X8Y6.LOGIC.LOGIC.INV.TA1 148_187
X8Y6.LOGIC.LOGIC.INV.TA2 149_187
X8Y6.LOGIC.LOGIC.INV.TB2 150_187
X8Y6.LOGIC.LOGIC.INV.BA2 151_187
X8Y6.LOGIC.LOGIC.INV.BB1 152_187
X8Y6.LOGIC.LOGIC.INV.BB2 153_187
X8Y6.LOGIC.LOGIC.ZINV.QCK 154_187
X8Y6.LOGIC.LOGIC.INV.TB1 155_187
X8Y6.LOGIC.LOGIC.INV.BA1 156_187
X8Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_186
X8Y8.QMUX.QMUX.IQTFC_Z_0_ 205_186
X8Y8.QMUX.QMUX.IQTFC_Z_1_ 206_186
X8Y8.QMUX.QMUX.IQTFC_Z_2_ 206_187
X8Y8.QMUX.QMUX.IQTFC_Z_3_ 207_187
X8Y8.QMUX.QMUX.I_invblock.I_J0.ZINV.IS0 200_187
X8Y8.QMUX.QMUX.I_invblock.I_J1.ZINV.IS1 201_187
X8Y8.QMUX.QMUX.I_invblock.I_J2.ZINV.IS0 202_187
X8Y8.QMUX.QMUX.I_invblock.I_J3.ZINV.IS0 203_187
X8Y8.QMUX.QMUX.I_invblock.I_J4.ZINV.IS1 204_187
X8Y9.LOGIC.LOGIC.INV.TA1 232_187
X8Y9.LOGIC.LOGIC.INV.TA2 233_187
X8Y9.LOGIC.LOGIC.INV.TB2 234_187
X8Y9.LOGIC.LOGIC.INV.BA2 235_187
X8Y9.LOGIC.LOGIC.INV.BB1 236_187
X8Y9.LOGIC.LOGIC.INV.BB2 237_187
X8Y9.LOGIC.LOGIC.ZINV.QCK 238_187
X8Y9.LOGIC.LOGIC.INV.TB1 239_187
X8Y9.LOGIC.LOGIC.INV.BA1 240_187
X8Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_186
X7Y9.LOGIC.LOGIC.INV.TA1 232_166
X7Y9.LOGIC.LOGIC.INV.TA2 233_166
X7Y9.LOGIC.LOGIC.INV.TB2 234_166
X7Y9.LOGIC.LOGIC.INV.BA2 235_166
X7Y9.LOGIC.LOGIC.INV.BB1 236_166
X7Y9.LOGIC.LOGIC.INV.BB2 237_166
X7Y9.LOGIC.LOGIC.ZINV.QCK 238_166
X7Y9.LOGIC.LOGIC.INV.TB1 239_166
X7Y9.LOGIC.LOGIC.INV.BA1 240_166
X7Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_165
X6Y9.LOGIC.LOGIC.INV.TA1 232_145
X6Y9.LOGIC.LOGIC.INV.TA2 233_145
X6Y9.LOGIC.LOGIC.INV.TB2 234_145
X6Y9.LOGIC.LOGIC.INV.BA2 235_145
X6Y9.LOGIC.LOGIC.INV.BB1 236_145
X6Y9.LOGIC.LOGIC.INV.BB2 237_145
X6Y9.LOGIC.LOGIC.ZINV.QCK 238_145
X6Y9.LOGIC.LOGIC.INV.TB1 239_145
X6Y9.LOGIC.LOGIC.INV.BA1 240_145
X6Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_144
X5Y9.LOGIC.LOGIC.INV.TA1 232_124
X5Y9.LOGIC.LOGIC.INV.TA2 233_124
X5Y9.LOGIC.LOGIC.INV.TB2 234_124
X5Y9.LOGIC.LOGIC.INV.BA2 235_124
X5Y9.LOGIC.LOGIC.INV.BB1 236_124
X5Y9.LOGIC.LOGIC.INV.BB2 237_124
X5Y9.LOGIC.LOGIC.ZINV.QCK 238_124
X5Y9.LOGIC.LOGIC.INV.TB1 239_124
X5Y9.LOGIC.LOGIC.INV.BA1 240_124
X5Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_123
X5Y8.LOGIC.LOGIC.INV.TA1 204_124
X5Y8.LOGIC.LOGIC.INV.TA2 205_124
X5Y8.LOGIC.LOGIC.INV.TB2 206_124
X5Y8.LOGIC.LOGIC.INV.BA2 207_124
X5Y8.LOGIC.LOGIC.INV.BB1 208_124
X5Y8.LOGIC.LOGIC.INV.BB2 209_124
X5Y8.LOGIC.LOGIC.ZINV.QCK 210_124
X5Y8.LOGIC.LOGIC.INV.TB1 211_124
X5Y8.LOGIC.LOGIC.INV.BA1 212_124
X5Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_123
X5Y7.LOGIC.LOGIC.INV.TA1 176_124
X5Y7.LOGIC.LOGIC.INV.TA2 177_124
X5Y7.LOGIC.LOGIC.INV.TB2 178_124
X5Y7.LOGIC.LOGIC.INV.BA2 179_124
X5Y7.LOGIC.LOGIC.INV.BB1 180_124
X5Y7.LOGIC.LOGIC.INV.BB2 181_124
X5Y7.LOGIC.LOGIC.ZINV.QCK 182_124
X5Y7.LOGIC.LOGIC.INV.TB1 183_124
X5Y7.LOGIC.LOGIC.INV.BA1 184_124
X5Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_123
X5Y6.LOGIC.LOGIC.INV.TA1 148_124
X5Y6.LOGIC.LOGIC.INV.TA2 149_124
X5Y6.LOGIC.LOGIC.INV.TB2 150_124
X5Y6.LOGIC.LOGIC.INV.BA2 151_124
X5Y6.LOGIC.LOGIC.INV.BB1 152_124
X5Y6.LOGIC.LOGIC.INV.BB2 153_124
X5Y6.LOGIC.LOGIC.ZINV.QCK 154_124
X5Y6.LOGIC.LOGIC.INV.TB1 155_124
X5Y6.LOGIC.LOGIC.INV.BA1 156_124
X5Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_123
X7Y6.LOGIC.LOGIC.INV.TA1 148_166
X7Y6.LOGIC.LOGIC.INV.TA2 149_166
X7Y6.LOGIC.LOGIC.INV.TB2 150_166
X7Y6.LOGIC.LOGIC.INV.BA2 151_166
X7Y6.LOGIC.LOGIC.INV.BB1 152_166
X7Y6.LOGIC.LOGIC.INV.BB2 153_166
X7Y6.LOGIC.LOGIC.ZINV.QCK 154_166
X7Y6.LOGIC.LOGIC.INV.TB1 155_166
X7Y6.LOGIC.LOGIC.INV.BA1 156_166
X7Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_165
X7Y7.LOGIC.LOGIC.INV.TA1 176_166
X7Y7.LOGIC.LOGIC.INV.TA2 177_166
X7Y7.LOGIC.LOGIC.INV.TB2 178_166
X7Y7.LOGIC.LOGIC.INV.BA2 179_166
X7Y7.LOGIC.LOGIC.INV.BB1 180_166
X7Y7.LOGIC.LOGIC.INV.BB2 181_166
X7Y7.LOGIC.LOGIC.ZINV.QCK 182_166
X7Y7.LOGIC.LOGIC.INV.TB1 183_166
X7Y7.LOGIC.LOGIC.INV.BA1 184_166
X7Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_165
X2Y3.LOGIC.LOGIC.INV.TA1 64_61
X2Y3.LOGIC.LOGIC.INV.TA2 65_61
X2Y3.LOGIC.LOGIC.INV.TB2 66_61
X2Y3.LOGIC.LOGIC.INV.BA2 67_61
X2Y3.LOGIC.LOGIC.INV.BB1 68_61
X2Y3.LOGIC.LOGIC.INV.BB2 69_61
X2Y3.LOGIC.LOGIC.ZINV.QCK 70_61
X2Y3.LOGIC.LOGIC.INV.TB1 71_61
X2Y3.LOGIC.LOGIC.INV.BA1 72_61
X2Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_60
X3Y4.LOGIC.LOGIC.INV.TA1 92_82
X3Y4.LOGIC.LOGIC.INV.TA2 93_82
X3Y4.LOGIC.LOGIC.INV.TB2 94_82
X3Y4.LOGIC.LOGIC.INV.BA2 95_82
X3Y4.LOGIC.LOGIC.INV.BB1 96_82
X3Y4.LOGIC.LOGIC.INV.BB2 97_82
X3Y4.LOGIC.LOGIC.ZINV.QCK 98_82
X3Y4.LOGIC.LOGIC.INV.TB1 99_82
X3Y4.LOGIC.LOGIC.INV.BA1 100_82
X3Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_81
X2Y4.LOGIC.LOGIC.INV.TA1 92_61
X2Y4.LOGIC.LOGIC.INV.TA2 93_61
X2Y4.LOGIC.LOGIC.INV.TB2 94_61
X2Y4.LOGIC.LOGIC.INV.BA2 95_61
X2Y4.LOGIC.LOGIC.INV.BB1 96_61
X2Y4.LOGIC.LOGIC.INV.BB2 97_61
X2Y4.LOGIC.LOGIC.ZINV.QCK 98_61
X2Y4.LOGIC.LOGIC.INV.TB1 99_61
X2Y4.LOGIC.LOGIC.INV.BA1 100_61
X2Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_60
X2Y2.LOGIC.LOGIC.INV.TA1 36_61
X2Y2.LOGIC.LOGIC.INV.TA2 37_61
X2Y2.LOGIC.LOGIC.INV.TB2 38_61
X2Y2.LOGIC.LOGIC.INV.BA2 39_61
X2Y2.LOGIC.LOGIC.INV.BB1 40_61
X2Y2.LOGIC.LOGIC.INV.BB2 41_61
X2Y2.LOGIC.LOGIC.ZINV.QCK 42_61
X2Y2.LOGIC.LOGIC.INV.TB1 43_61
X2Y2.LOGIC.LOGIC.INV.BA1 44_61
X2Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_60
X4Y3.LOGIC.LOGIC.INV.TA1 64_103
X4Y3.LOGIC.LOGIC.INV.TA2 65_103
X4Y3.LOGIC.LOGIC.INV.TB2 66_103
X4Y3.LOGIC.LOGIC.INV.BA2 67_103
X4Y3.LOGIC.LOGIC.INV.BB1 68_103
X4Y3.LOGIC.LOGIC.INV.BB2 69_103
X4Y3.LOGIC.LOGIC.ZINV.QCK 70_103
X4Y3.LOGIC.LOGIC.INV.TB1 71_103
X4Y3.LOGIC.LOGIC.INV.BA1 72_103
X4Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_102
X4Y2.LOGIC.LOGIC.INV.TA1 36_103
X4Y2.LOGIC.LOGIC.INV.TA2 37_103
X4Y2.LOGIC.LOGIC.INV.TB2 38_103
X4Y2.LOGIC.LOGIC.INV.BA2 39_103
X4Y2.LOGIC.LOGIC.INV.BB1 40_103
X4Y2.LOGIC.LOGIC.INV.BB2 41_103
X4Y2.LOGIC.LOGIC.ZINV.QCK 42_103
X4Y2.LOGIC.LOGIC.INV.TB1 43_103
X4Y2.LOGIC.LOGIC.INV.BA1 44_103
X4Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_102
X4Y4.LOGIC.LOGIC.INV.TA1 92_103
X4Y4.LOGIC.LOGIC.INV.TA2 93_103
X4Y4.LOGIC.LOGIC.INV.TB2 94_103
X4Y4.LOGIC.LOGIC.INV.BA2 95_103
X4Y4.LOGIC.LOGIC.INV.BB1 96_103
X4Y4.LOGIC.LOGIC.INV.BB2 97_103
X4Y4.LOGIC.LOGIC.ZINV.QCK 98_103
X4Y4.LOGIC.LOGIC.INV.TB1 99_103
X4Y4.LOGIC.LOGIC.INV.BA1 100_103
X4Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_102
X4Y5.LOGIC.LOGIC.INV.TA1 120_103
X4Y5.LOGIC.LOGIC.INV.TA2 121_103
X4Y5.LOGIC.LOGIC.INV.TB2 122_103
X4Y5.LOGIC.LOGIC.INV.BA2 123_103
X4Y5.LOGIC.LOGIC.INV.BB1 124_103
X4Y5.LOGIC.LOGIC.INV.BB2 125_103
X4Y5.LOGIC.LOGIC.ZINV.QCK 126_103
X4Y5.LOGIC.LOGIC.INV.TB1 127_103
X4Y5.LOGIC.LOGIC.INV.BA1 128_103
X4Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_102
X3Y5.LOGIC.LOGIC.INV.TA1 120_82
X3Y5.LOGIC.LOGIC.INV.TA2 121_82
X3Y5.LOGIC.LOGIC.INV.TB2 122_82
X3Y5.LOGIC.LOGIC.INV.BA2 123_82
X3Y5.LOGIC.LOGIC.INV.BB1 124_82
X3Y5.LOGIC.LOGIC.INV.BB2 125_82
X3Y5.LOGIC.LOGIC.ZINV.QCK 126_82
X3Y5.LOGIC.LOGIC.INV.TB1 127_82
X3Y5.LOGIC.LOGIC.INV.BA1 128_82
X3Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_81
X2Y5.LOGIC.LOGIC.INV.TA1 120_61
X2Y5.LOGIC.LOGIC.INV.TA2 121_61
X2Y5.LOGIC.LOGIC.INV.TB2 122_61
X2Y5.LOGIC.LOGIC.INV.BA2 123_61
X2Y5.LOGIC.LOGIC.INV.BB1 124_61
X2Y5.LOGIC.LOGIC.INV.BB2 125_61
X2Y5.LOGIC.LOGIC.ZINV.QCK 126_61
X2Y5.LOGIC.LOGIC.INV.TB1 127_61
X2Y5.LOGIC.LOGIC.INV.BA1 128_61
X2Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_60
X1Y5.LOGIC.LOGIC.INV.TA1 120_40
X1Y5.LOGIC.LOGIC.INV.TA2 121_40
X1Y5.LOGIC.LOGIC.INV.TB2 122_40
X1Y5.LOGIC.LOGIC.INV.BA2 123_40
X1Y5.LOGIC.LOGIC.INV.BB1 124_40
X1Y5.LOGIC.LOGIC.INV.BB2 125_40
X1Y5.LOGIC.LOGIC.ZINV.QCK 126_40
X1Y5.LOGIC.LOGIC.INV.TB1 127_40
X1Y5.LOGIC.LOGIC.INV.BA1 128_40
X1Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_39
X1Y4.LOGIC.LOGIC.INV.TA1 92_40
X1Y4.LOGIC.LOGIC.INV.TA2 93_40
X1Y4.LOGIC.LOGIC.INV.TB2 94_40
X1Y4.LOGIC.LOGIC.INV.BA2 95_40
X1Y4.LOGIC.LOGIC.INV.BB1 96_40
X1Y4.LOGIC.LOGIC.INV.BB2 97_40
X1Y4.LOGIC.LOGIC.ZINV.QCK 98_40
X1Y4.LOGIC.LOGIC.INV.TB1 99_40
X1Y4.LOGIC.LOGIC.INV.BA1 100_40
X1Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_39
X1Y3.LOGIC.LOGIC.INV.TA1 64_40
X1Y3.LOGIC.LOGIC.INV.TA2 65_40
X1Y3.LOGIC.LOGIC.INV.TB2 66_40
X1Y3.LOGIC.LOGIC.INV.BA2 67_40
X1Y3.LOGIC.LOGIC.INV.BB1 68_40
X1Y3.LOGIC.LOGIC.INV.BB2 69_40
X1Y3.LOGIC.LOGIC.ZINV.QCK 70_40
X1Y3.LOGIC.LOGIC.INV.TB1 71_40
X1Y3.LOGIC.LOGIC.INV.BA1 72_40
X1Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_39
X1Y2.LOGIC.LOGIC.INV.TA1 36_40
X1Y2.LOGIC.LOGIC.INV.TA2 37_40
X1Y2.LOGIC.LOGIC.INV.TB2 38_40
X1Y2.LOGIC.LOGIC.INV.BA2 39_40
X1Y2.LOGIC.LOGIC.INV.BB1 40_40
X1Y2.LOGIC.LOGIC.INV.BB2 41_40
X1Y2.LOGIC.LOGIC.ZINV.QCK 42_40
X1Y2.LOGIC.LOGIC.INV.TB1 43_40
X1Y2.LOGIC.LOGIC.INV.BA1 44_40
X1Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_39
X3Y2.LOGIC.LOGIC.INV.TA1 36_82
X3Y2.LOGIC.LOGIC.INV.TA2 37_82
X3Y2.LOGIC.LOGIC.INV.TB2 38_82
X3Y2.LOGIC.LOGIC.INV.BA2 39_82
X3Y2.LOGIC.LOGIC.INV.BB1 40_82
X3Y2.LOGIC.LOGIC.INV.BB2 41_82
X3Y2.LOGIC.LOGIC.ZINV.QCK 42_82
X3Y2.LOGIC.LOGIC.INV.TB1 43_82
X3Y2.LOGIC.LOGIC.INV.BA1 44_82
X3Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_81
X3Y3.LOGIC.LOGIC.INV.TA1 64_82
X3Y3.LOGIC.LOGIC.INV.TA2 65_82
X3Y3.LOGIC.LOGIC.INV.TB2 66_82
X3Y3.LOGIC.LOGIC.INV.BA2 67_82
X3Y3.LOGIC.LOGIC.INV.BB1 68_82
X3Y3.LOGIC.LOGIC.INV.BB2 69_82
X3Y3.LOGIC.LOGIC.ZINV.QCK 70_82
X3Y3.LOGIC.LOGIC.INV.TB1 71_82
X3Y3.LOGIC.LOGIC.INV.BA1 72_82
X3Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_81
X6Y3.LOGIC.LOGIC.INV.TA1 64_145
X6Y3.LOGIC.LOGIC.INV.TA2 65_145
X6Y3.LOGIC.LOGIC.INV.TB2 66_145
X6Y3.LOGIC.LOGIC.INV.BA2 67_145
X6Y3.LOGIC.LOGIC.INV.BB1 68_145
X6Y3.LOGIC.LOGIC.INV.BB2 69_145
X6Y3.LOGIC.LOGIC.ZINV.QCK 70_145
X6Y3.LOGIC.LOGIC.INV.TB1 71_145
X6Y3.LOGIC.LOGIC.INV.BA1 72_145
X6Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_144
X7Y4.LOGIC.LOGIC.INV.TA1 92_166
X7Y4.LOGIC.LOGIC.INV.TA2 93_166
X7Y4.LOGIC.LOGIC.INV.TB2 94_166
X7Y4.LOGIC.LOGIC.INV.BA2 95_166
X7Y4.LOGIC.LOGIC.INV.BB1 96_166
X7Y4.LOGIC.LOGIC.INV.BB2 97_166
X7Y4.LOGIC.LOGIC.ZINV.QCK 98_166
X7Y4.LOGIC.LOGIC.INV.TB1 99_166
X7Y4.LOGIC.LOGIC.INV.BA1 100_166
X7Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_165
X6Y4.LOGIC.LOGIC.INV.TA1 92_145
X6Y4.LOGIC.LOGIC.INV.TA2 93_145
X6Y4.LOGIC.LOGIC.INV.TB2 94_145
X6Y4.LOGIC.LOGIC.INV.BA2 95_145
X6Y4.LOGIC.LOGIC.INV.BB1 96_145
X6Y4.LOGIC.LOGIC.INV.BB2 97_145
X6Y4.LOGIC.LOGIC.ZINV.QCK 98_145
X6Y4.LOGIC.LOGIC.INV.TB1 99_145
X6Y4.LOGIC.LOGIC.INV.BA1 100_145
X6Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_144
X6Y2.LOGIC.LOGIC.INV.TA1 36_145
X6Y2.LOGIC.LOGIC.INV.TA2 37_145
X6Y2.LOGIC.LOGIC.INV.TB2 38_145
X6Y2.LOGIC.LOGIC.INV.BA2 39_145
X6Y2.LOGIC.LOGIC.INV.BB1 40_145
X6Y2.LOGIC.LOGIC.INV.BB2 41_145
X6Y2.LOGIC.LOGIC.ZINV.QCK 42_145
X6Y2.LOGIC.LOGIC.INV.TB1 43_145
X6Y2.LOGIC.LOGIC.INV.BA1 44_145
X6Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_144
X8Y3.LOGIC.LOGIC.INV.TA1 64_187
X8Y3.LOGIC.LOGIC.INV.TA2 65_187
X8Y3.LOGIC.LOGIC.INV.TB2 66_187
X8Y3.LOGIC.LOGIC.INV.BA2 67_187
X8Y3.LOGIC.LOGIC.INV.BB1 68_187
X8Y3.LOGIC.LOGIC.INV.BB2 69_187
X8Y3.LOGIC.LOGIC.ZINV.QCK 70_187
X8Y3.LOGIC.LOGIC.INV.TB1 71_187
X8Y3.LOGIC.LOGIC.INV.BA1 72_187
X8Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_186
X8Y2.LOGIC.LOGIC.INV.TA1 36_187
X8Y2.LOGIC.LOGIC.INV.TA2 37_187
X8Y2.LOGIC.LOGIC.INV.TB2 38_187
X8Y2.LOGIC.LOGIC.INV.BA2 39_187
X8Y2.LOGIC.LOGIC.INV.BB1 40_187
X8Y2.LOGIC.LOGIC.INV.BB2 41_187
X8Y2.LOGIC.LOGIC.ZINV.QCK 42_187
X8Y2.LOGIC.LOGIC.INV.TB1 43_187
X8Y2.LOGIC.LOGIC.INV.BA1 44_187
X8Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_186
X8Y4.LOGIC.LOGIC.INV.TA1 92_187
X8Y4.LOGIC.LOGIC.INV.TA2 93_187
X8Y4.LOGIC.LOGIC.INV.TB2 94_187
X8Y4.LOGIC.LOGIC.INV.BA2 95_187
X8Y4.LOGIC.LOGIC.INV.BB1 96_187
X8Y4.LOGIC.LOGIC.INV.BB2 97_187
X8Y4.LOGIC.LOGIC.ZINV.QCK 98_187
X8Y4.LOGIC.LOGIC.INV.TB1 99_187
X8Y4.LOGIC.LOGIC.INV.BA1 100_187
X8Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_186
X8Y5.LOGIC.LOGIC.INV.TA1 120_187
X8Y5.LOGIC.LOGIC.INV.TA2 121_187
X8Y5.LOGIC.LOGIC.INV.TB2 122_187
X8Y5.LOGIC.LOGIC.INV.BA2 123_187
X8Y5.LOGIC.LOGIC.INV.BB1 124_187
X8Y5.LOGIC.LOGIC.INV.BB2 125_187
X8Y5.LOGIC.LOGIC.ZINV.QCK 126_187
X8Y5.LOGIC.LOGIC.INV.TB1 127_187
X8Y5.LOGIC.LOGIC.INV.BA1 128_187
X8Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_186
X7Y5.LOGIC.LOGIC.INV.TA1 120_166
X7Y5.LOGIC.LOGIC.INV.TA2 121_166
X7Y5.LOGIC.LOGIC.INV.TB2 122_166
X7Y5.LOGIC.LOGIC.INV.BA2 123_166
X7Y5.LOGIC.LOGIC.INV.BB1 124_166
X7Y5.LOGIC.LOGIC.INV.BB2 125_166
X7Y5.LOGIC.LOGIC.ZINV.QCK 126_166
X7Y5.LOGIC.LOGIC.INV.TB1 127_166
X7Y5.LOGIC.LOGIC.INV.BA1 128_166
X7Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_165
X6Y5.LOGIC.LOGIC.INV.TA1 120_145
X6Y5.LOGIC.LOGIC.INV.TA2 121_145
X6Y5.LOGIC.LOGIC.INV.TB2 122_145
X6Y5.LOGIC.LOGIC.INV.BA2 123_145
X6Y5.LOGIC.LOGIC.INV.BB1 124_145
X6Y5.LOGIC.LOGIC.INV.BB2 125_145
X6Y5.LOGIC.LOGIC.ZINV.QCK 126_145
X6Y5.LOGIC.LOGIC.INV.TB1 127_145
X6Y5.LOGIC.LOGIC.INV.BA1 128_145
X6Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_144
X5Y5.LOGIC.LOGIC.INV.TA1 120_124
X5Y5.LOGIC.LOGIC.INV.TA2 121_124
X5Y5.LOGIC.LOGIC.INV.TB2 122_124
X5Y5.LOGIC.LOGIC.INV.BA2 123_124
X5Y5.LOGIC.LOGIC.INV.BB1 124_124
X5Y5.LOGIC.LOGIC.INV.BB2 125_124
X5Y5.LOGIC.LOGIC.ZINV.QCK 126_124
X5Y5.LOGIC.LOGIC.INV.TB1 127_124
X5Y5.LOGIC.LOGIC.INV.BA1 128_124
X5Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_123
X5Y4.LOGIC.LOGIC.INV.TA1 92_124
X5Y4.LOGIC.LOGIC.INV.TA2 93_124
X5Y4.LOGIC.LOGIC.INV.TB2 94_124
X5Y4.LOGIC.LOGIC.INV.BA2 95_124
X5Y4.LOGIC.LOGIC.INV.BB1 96_124
X5Y4.LOGIC.LOGIC.INV.BB2 97_124
X5Y4.LOGIC.LOGIC.ZINV.QCK 98_124
X5Y4.LOGIC.LOGIC.INV.TB1 99_124
X5Y4.LOGIC.LOGIC.INV.BA1 100_124
X5Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_123
X5Y3.LOGIC.LOGIC.INV.TA1 64_124
X5Y3.LOGIC.LOGIC.INV.TA2 65_124
X5Y3.LOGIC.LOGIC.INV.TB2 66_124
X5Y3.LOGIC.LOGIC.INV.BA2 67_124
X5Y3.LOGIC.LOGIC.INV.BB1 68_124
X5Y3.LOGIC.LOGIC.INV.BB2 69_124
X5Y3.LOGIC.LOGIC.ZINV.QCK 70_124
X5Y3.LOGIC.LOGIC.INV.TB1 71_124
X5Y3.LOGIC.LOGIC.INV.BA1 72_124
X5Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_123
X5Y2.LOGIC.LOGIC.INV.TA1 36_124
X5Y2.LOGIC.LOGIC.INV.TA2 37_124
X5Y2.LOGIC.LOGIC.INV.TB2 38_124
X5Y2.LOGIC.LOGIC.INV.BA2 39_124
X5Y2.LOGIC.LOGIC.INV.BB1 40_124
X5Y2.LOGIC.LOGIC.INV.BB2 41_124
X5Y2.LOGIC.LOGIC.ZINV.QCK 42_124
X5Y2.LOGIC.LOGIC.INV.TB1 43_124
X5Y2.LOGIC.LOGIC.INV.BA1 44_124
X5Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_123
X7Y2.LOGIC.LOGIC.INV.TA1 36_166
X7Y2.LOGIC.LOGIC.INV.TA2 37_166
X7Y2.LOGIC.LOGIC.INV.TB2 38_166
X7Y2.LOGIC.LOGIC.INV.BA2 39_166
X7Y2.LOGIC.LOGIC.INV.BB1 40_166
X7Y2.LOGIC.LOGIC.INV.BB2 41_166
X7Y2.LOGIC.LOGIC.ZINV.QCK 42_166
X7Y2.LOGIC.LOGIC.INV.TB1 43_166
X7Y2.LOGIC.LOGIC.INV.BA1 44_166
X7Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_165
X7Y3.LOGIC.LOGIC.INV.TA1 64_166
X7Y3.LOGIC.LOGIC.INV.TA2 65_166
X7Y3.LOGIC.LOGIC.INV.TB2 66_166
X7Y3.LOGIC.LOGIC.INV.BA2 67_166
X7Y3.LOGIC.LOGIC.INV.BB1 68_166
X7Y3.LOGIC.LOGIC.INV.BB2 69_166
X7Y3.LOGIC.LOGIC.ZINV.QCK 70_166
X7Y3.LOGIC.LOGIC.INV.TB1 71_166
X7Y3.LOGIC.LOGIC.INV.BA1 72_166
X7Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_165
X1Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_39
X1Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_39
X1Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_40
X1Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_40
X1Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_40
X1Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_40
X1Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_40
X1Y1.INTERFACE.BIDIR.INV.ESEL 12_40
X1Y1.INTERFACE.BIDIR.INV.OSEL 16_40
X1Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_40
X1Y1.INTERFACE.BIDIR.INV.WPD 20_40
X1Y1.INTERFACE.BIDIR.INV.DS 21_40
X2Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_60
X2Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_60
X2Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_61
X2Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_61
X2Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_61
X2Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_61
X2Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_61
X2Y1.INTERFACE.BIDIR.INV.ESEL 12_61
X2Y1.INTERFACE.BIDIR.INV.OSEL 16_61
X2Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_61
X2Y1.INTERFACE.BIDIR.INV.WPD 20_61
X2Y1.INTERFACE.BIDIR.INV.DS 21_61
X3Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_81
X3Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_81
X3Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_82
X3Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_82
X3Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_82
X3Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_82
X3Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_82
X3Y1.INTERFACE.BIDIR.INV.ESEL 12_82
X3Y1.INTERFACE.BIDIR.INV.OSEL 16_82
X3Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_82
X3Y1.INTERFACE.BIDIR.INV.WPD 20_82
X3Y1.INTERFACE.BIDIR.INV.DS 21_82
X4Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_102
X4Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_102
X4Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_103
X4Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_103
X4Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_103
X4Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_103
X4Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_103
X4Y1.INTERFACE.BIDIR.INV.ESEL 12_103
X4Y1.INTERFACE.BIDIR.INV.OSEL 16_103
X4Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_103
X4Y1.INTERFACE.BIDIR.INV.WPD 20_103
X4Y1.INTERFACE.BIDIR.INV.DS 21_103
X5Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_123
X5Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_123
X5Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_124
X5Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_124
X5Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_124
X5Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_124
X5Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_124
X5Y1.INTERFACE.BIDIR.INV.ESEL 12_124
X5Y1.INTERFACE.BIDIR.INV.OSEL 16_124
X5Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_124
X5Y1.INTERFACE.BIDIR.INV.WPD 20_124
X5Y1.INTERFACE.BIDIR.INV.DS 21_124
X6Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_144
X6Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_144
X6Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_145
X6Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_145
X6Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_145
X6Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_145
X6Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_145
X6Y1.INTERFACE.BIDIR.INV.ESEL 12_145
X6Y1.INTERFACE.BIDIR.INV.OSEL 16_145
X6Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_145
X6Y1.INTERFACE.BIDIR.INV.WPD 20_145
X6Y1.INTERFACE.BIDIR.INV.DS 21_145
X7Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_165
X7Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_165
X7Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_166
X7Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_166
X7Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_166
X7Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_166
X7Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_166
X7Y1.INTERFACE.BIDIR.INV.ESEL 12_166
X7Y1.INTERFACE.BIDIR.INV.OSEL 16_166
X7Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_166
X7Y1.INTERFACE.BIDIR.INV.WPD 20_166
X7Y1.INTERFACE.BIDIR.INV.DS 21_166
X8Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_186
X8Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_186
X8Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_187
X8Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_187
X8Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_187
X8Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_187
X8Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_187
X8Y1.INTERFACE.BIDIR.INV.ESEL 12_187
X8Y1.INTERFACE.BIDIR.INV.OSEL 16_187
X8Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_187
X8Y1.INTERFACE.BIDIR.INV.WPD 20_187
X8Y1.INTERFACE.BIDIR.INV.DS 21_187
X9Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_207
X9Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_207
X9Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_208
X9Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_208
X9Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_208
X9Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_208
X9Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_208
X9Y1.INTERFACE.BIDIR.INV.ESEL 12_208
X9Y1.INTERFACE.BIDIR.INV.OSEL 16_208
X9Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_208
X9Y1.INTERFACE.BIDIR.INV.WPD 20_208
X9Y1.INTERFACE.BIDIR.INV.DS 21_208
X10Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_228
X10Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_228
X10Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_229
X10Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_229
X10Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_229
X10Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_229
X10Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_229
X10Y1.INTERFACE.BIDIR.INV.ESEL 12_229
X10Y1.INTERFACE.BIDIR.INV.OSEL 16_229
X10Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_229
X10Y1.INTERFACE.BIDIR.INV.WPD 20_229
X10Y1.INTERFACE.BIDIR.INV.DS 21_229
X11Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_249
X11Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_249
X11Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_250
X11Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_250
X11Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_250
X11Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_250
X11Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_250
X11Y1.INTERFACE.BIDIR.INV.ESEL 12_250
X11Y1.INTERFACE.BIDIR.INV.OSEL 16_250
X11Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_250
X11Y1.INTERFACE.BIDIR.INV.WPD 20_250
X11Y1.INTERFACE.BIDIR.INV.DS 21_250
X12Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_270
X12Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_270
X12Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_271
X12Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_271
X12Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_271
X12Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_271
X12Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_271
X12Y1.INTERFACE.BIDIR.INV.ESEL 12_271
X12Y1.INTERFACE.BIDIR.INV.OSEL 16_271
X12Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_271
X12Y1.INTERFACE.BIDIR.INV.WPD 20_271
X12Y1.INTERFACE.BIDIR.INV.DS 21_271
X13Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_291
X13Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_291
X13Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_292
X13Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_292
X13Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_292
X13Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_292
X13Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_292
X13Y1.INTERFACE.BIDIR.INV.ESEL 12_292
X13Y1.INTERFACE.BIDIR.INV.OSEL 16_292
X13Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_292
X13Y1.INTERFACE.BIDIR.INV.WPD 20_292
X13Y1.INTERFACE.BIDIR.INV.DS 21_292
X14Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_312
X14Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_312
X14Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_313
X14Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_313
X14Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_313
X14Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_313
X14Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_313
X14Y1.INTERFACE.BIDIR.INV.ESEL 12_313
X14Y1.INTERFACE.BIDIR.INV.OSEL 16_313
X14Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_313
X14Y1.INTERFACE.BIDIR.INV.WPD 20_313
X14Y1.INTERFACE.BIDIR.INV.DS 21_313
X15Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_333
X15Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_333
X15Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_334
X15Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_334
X15Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_334
X15Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_334
X15Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_334
X15Y1.INTERFACE.BIDIR.INV.ESEL 12_334
X15Y1.INTERFACE.BIDIR.INV.OSEL 16_334
X15Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_334
X15Y1.INTERFACE.BIDIR.INV.WPD 20_334
X15Y1.INTERFACE.BIDIR.INV.DS 21_334
X16Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_354
X16Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_354
X16Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_355
X16Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_355
X16Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_355
X16Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_355
X16Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_355
X16Y1.INTERFACE.BIDIR.INV.ESEL 12_355
X16Y1.INTERFACE.BIDIR.INV.OSEL 16_355
X16Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_355
X16Y1.INTERFACE.BIDIR.INV.WPD 20_355
X16Y1.INTERFACE.BIDIR.INV.DS 21_355
X18Y15.LOGIC.LOGIC.INV.TA1 401_397
X18Y15.LOGIC.LOGIC.INV.TA2 402_397
X18Y15.LOGIC.LOGIC.INV.TB2 403_397
X18Y15.LOGIC.LOGIC.INV.BA2 404_397
X18Y15.LOGIC.LOGIC.INV.BB1 405_397
X18Y15.LOGIC.LOGIC.INV.BB2 406_397
X18Y15.LOGIC.LOGIC.ZINV.QCK 407_397
X18Y15.LOGIC.LOGIC.INV.TB1 408_397
X18Y15.LOGIC.LOGIC.INV.BA1 409_397
X18Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_396
X18Y14.LOGIC.LOGIC.INV.TA1 373_397
X18Y14.LOGIC.LOGIC.INV.TA2 374_397
X18Y14.LOGIC.LOGIC.INV.TB2 375_397
X18Y14.LOGIC.LOGIC.INV.BA2 376_397
X18Y14.LOGIC.LOGIC.INV.BB1 377_397
X18Y14.LOGIC.LOGIC.INV.BB2 378_397
X18Y14.LOGIC.LOGIC.ZINV.QCK 379_397
X18Y14.LOGIC.LOGIC.INV.TB1 380_397
X18Y14.LOGIC.LOGIC.INV.BA1 381_397
X18Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_396
X20Y15.LOGIC.LOGIC.INV.TA1 401_439
X20Y15.LOGIC.LOGIC.INV.TA2 402_439
X20Y15.LOGIC.LOGIC.INV.TB2 403_439
X20Y15.LOGIC.LOGIC.INV.BA2 404_439
X20Y15.LOGIC.LOGIC.INV.BB1 405_439
X20Y15.LOGIC.LOGIC.INV.BB2 406_439
X20Y15.LOGIC.LOGIC.ZINV.QCK 407_439
X20Y15.LOGIC.LOGIC.INV.TB1 408_439
X20Y15.LOGIC.LOGIC.INV.BA1 409_439
X20Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_438
X20Y14.LOGIC.LOGIC.INV.TA1 373_439
X20Y14.LOGIC.LOGIC.INV.TA2 374_439
X20Y14.LOGIC.LOGIC.INV.TB2 375_439
X20Y14.LOGIC.LOGIC.INV.BA2 376_439
X20Y14.LOGIC.LOGIC.INV.BB1 377_439
X20Y14.LOGIC.LOGIC.INV.BB2 378_439
X20Y14.LOGIC.LOGIC.ZINV.QCK 379_439
X20Y14.LOGIC.LOGIC.INV.TB1 380_439
X20Y14.LOGIC.LOGIC.INV.BA1 381_439
X20Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_438
X17Y15.LOGIC.LOGIC.INV.TA1 401_376
X17Y15.LOGIC.LOGIC.INV.TA2 402_376
X17Y15.LOGIC.LOGIC.INV.TB2 403_376
X17Y15.LOGIC.LOGIC.INV.BA2 404_376
X17Y15.LOGIC.LOGIC.INV.BB1 405_376
X17Y15.LOGIC.LOGIC.INV.BB2 406_376
X17Y15.LOGIC.LOGIC.ZINV.QCK 407_376
X17Y15.LOGIC.LOGIC.INV.TB1 408_376
X17Y15.LOGIC.LOGIC.INV.BA1 409_376
X17Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_375
X17Y14.LOGIC.LOGIC.INV.TA1 373_376
X17Y14.LOGIC.LOGIC.INV.TA2 374_376
X17Y14.LOGIC.LOGIC.INV.TB2 375_376
X17Y14.LOGIC.LOGIC.INV.BA2 376_376
X17Y14.LOGIC.LOGIC.INV.BB1 377_376
X17Y14.LOGIC.LOGIC.INV.BB2 378_376
X17Y14.LOGIC.LOGIC.ZINV.QCK 379_376
X17Y14.LOGIC.LOGIC.INV.TB1 380_376
X17Y14.LOGIC.LOGIC.INV.BA1 381_376
X17Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_375
X19Y14.LOGIC.LOGIC.INV.TA1 373_418
X19Y14.LOGIC.LOGIC.INV.TA2 374_418
X19Y14.LOGIC.LOGIC.INV.TB2 375_418
X19Y14.LOGIC.LOGIC.INV.BA2 376_418
X19Y14.LOGIC.LOGIC.INV.BB1 377_418
X19Y14.LOGIC.LOGIC.INV.BB2 378_418
X19Y14.LOGIC.LOGIC.ZINV.QCK 379_418
X19Y14.LOGIC.LOGIC.INV.TB1 380_418
X19Y14.LOGIC.LOGIC.INV.BA1 381_418
X19Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_417
X19Y15.LOGIC.LOGIC.INV.TA1 401_418
X19Y15.LOGIC.LOGIC.INV.TA2 402_418
X19Y15.LOGIC.LOGIC.INV.TB2 403_418
X19Y15.LOGIC.LOGIC.INV.BA2 404_418
X19Y15.LOGIC.LOGIC.INV.BB1 405_418
X19Y15.LOGIC.LOGIC.INV.BB2 406_418
X19Y15.LOGIC.LOGIC.ZINV.QCK 407_418
X19Y15.LOGIC.LOGIC.INV.TB1 408_418
X19Y15.LOGIC.LOGIC.INV.BA1 409_418
X19Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_417
X22Y15.LOGIC.LOGIC.INV.TA1 401_481
X22Y15.LOGIC.LOGIC.INV.TA2 402_481
X22Y15.LOGIC.LOGIC.INV.TB2 403_481
X22Y15.LOGIC.LOGIC.INV.BA2 404_481
X22Y15.LOGIC.LOGIC.INV.BB1 405_481
X22Y15.LOGIC.LOGIC.INV.BB2 406_481
X22Y15.LOGIC.LOGIC.ZINV.QCK 407_481
X22Y15.LOGIC.LOGIC.INV.TB1 408_481
X22Y15.LOGIC.LOGIC.INV.BA1 409_481
X22Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_480
X22Y14.LOGIC.LOGIC.INV.TA1 373_481
X22Y14.LOGIC.LOGIC.INV.TA2 374_481
X22Y14.LOGIC.LOGIC.INV.TB2 375_481
X22Y14.LOGIC.LOGIC.INV.BA2 376_481
X22Y14.LOGIC.LOGIC.INV.BB1 377_481
X22Y14.LOGIC.LOGIC.INV.BB2 378_481
X22Y14.LOGIC.LOGIC.ZINV.QCK 379_481
X22Y14.LOGIC.LOGIC.INV.TB1 380_481
X22Y14.LOGIC.LOGIC.INV.BA1 381_481
X22Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_480
X24Y15.LOGIC.LOGIC.INV.TA1 401_523
X24Y15.LOGIC.LOGIC.INV.TA2 402_523
X24Y15.LOGIC.LOGIC.INV.TB2 403_523
X24Y15.LOGIC.LOGIC.INV.BA2 404_523
X24Y15.LOGIC.LOGIC.INV.BB1 405_523
X24Y15.LOGIC.LOGIC.INV.BB2 406_523
X24Y15.LOGIC.LOGIC.ZINV.QCK 407_523
X24Y15.LOGIC.LOGIC.INV.TB1 408_523
X24Y15.LOGIC.LOGIC.INV.BA1 409_523
X24Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_522
X24Y14.LOGIC.LOGIC.INV.TA1 373_523
X24Y14.LOGIC.LOGIC.INV.TA2 374_523
X24Y14.LOGIC.LOGIC.INV.TB2 375_523
X24Y14.LOGIC.LOGIC.INV.BA2 376_523
X24Y14.LOGIC.LOGIC.INV.BB1 377_523
X24Y14.LOGIC.LOGIC.INV.BB2 378_523
X24Y14.LOGIC.LOGIC.ZINV.QCK 379_523
X24Y14.LOGIC.LOGIC.INV.TB1 380_523
X24Y14.LOGIC.LOGIC.INV.BA1 381_523
X24Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_522
X21Y15.LOGIC.LOGIC.INV.TA1 401_460
X21Y15.LOGIC.LOGIC.INV.TA2 402_460
X21Y15.LOGIC.LOGIC.INV.TB2 403_460
X21Y15.LOGIC.LOGIC.INV.BA2 404_460
X21Y15.LOGIC.LOGIC.INV.BB1 405_460
X21Y15.LOGIC.LOGIC.INV.BB2 406_460
X21Y15.LOGIC.LOGIC.ZINV.QCK 407_460
X21Y15.LOGIC.LOGIC.INV.TB1 408_460
X21Y15.LOGIC.LOGIC.INV.BA1 409_460
X21Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_459
X21Y14.LOGIC.LOGIC.INV.TA1 373_460
X21Y14.LOGIC.LOGIC.INV.TA2 374_460
X21Y14.LOGIC.LOGIC.INV.TB2 375_460
X21Y14.LOGIC.LOGIC.INV.BA2 376_460
X21Y14.LOGIC.LOGIC.INV.BB1 377_460
X21Y14.LOGIC.LOGIC.INV.BB2 378_460
X21Y14.LOGIC.LOGIC.ZINV.QCK 379_460
X21Y14.LOGIC.LOGIC.INV.TB1 380_460
X21Y14.LOGIC.LOGIC.INV.BA1 381_460
X21Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_459
X23Y14.LOGIC.LOGIC.INV.TA1 373_502
X23Y14.LOGIC.LOGIC.INV.TA2 374_502
X23Y14.LOGIC.LOGIC.INV.TB2 375_502
X23Y14.LOGIC.LOGIC.INV.BA2 376_502
X23Y14.LOGIC.LOGIC.INV.BB1 377_502
X23Y14.LOGIC.LOGIC.INV.BB2 378_502
X23Y14.LOGIC.LOGIC.ZINV.QCK 379_502
X23Y14.LOGIC.LOGIC.INV.TB1 380_502
X23Y14.LOGIC.LOGIC.INV.BA1 381_502
X23Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_501
X23Y15.LOGIC.LOGIC.INV.TA1 401_502
X23Y15.LOGIC.LOGIC.INV.TA2 402_502
X23Y15.LOGIC.LOGIC.INV.TB2 403_502
X23Y15.LOGIC.LOGIC.INV.BA2 404_502
X23Y15.LOGIC.LOGIC.INV.BB1 405_502
X23Y15.LOGIC.LOGIC.INV.BB2 406_502
X23Y15.LOGIC.LOGIC.ZINV.QCK 407_502
X23Y15.LOGIC.LOGIC.INV.TB1 408_502
X23Y15.LOGIC.LOGIC.INV.BA1 409_502
X23Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_501
X18Y11.LOGIC.LOGIC.INV.TA1 289_397
X18Y11.LOGIC.LOGIC.INV.TA2 290_397
X18Y11.LOGIC.LOGIC.INV.TB2 291_397
X18Y11.LOGIC.LOGIC.INV.BA2 292_397
X18Y11.LOGIC.LOGIC.INV.BB1 293_397
X18Y11.LOGIC.LOGIC.INV.BB2 294_397
X18Y11.LOGIC.LOGIC.ZINV.QCK 295_397
X18Y11.LOGIC.LOGIC.INV.TB1 296_397
X18Y11.LOGIC.LOGIC.INV.BA1 297_397
X18Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_396
X19Y12.LOGIC.LOGIC.INV.TA1 317_418
X19Y12.LOGIC.LOGIC.INV.TA2 318_418
X19Y12.LOGIC.LOGIC.INV.TB2 319_418
X19Y12.LOGIC.LOGIC.INV.BA2 320_418
X19Y12.LOGIC.LOGIC.INV.BB1 321_418
X19Y12.LOGIC.LOGIC.INV.BB2 322_418
X19Y12.LOGIC.LOGIC.ZINV.QCK 323_418
X19Y12.LOGIC.LOGIC.INV.TB1 324_418
X19Y12.LOGIC.LOGIC.INV.BA1 325_418
X19Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_417
X18Y12.LOGIC.LOGIC.INV.TA1 317_397
X18Y12.LOGIC.LOGIC.INV.TA2 318_397
X18Y12.LOGIC.LOGIC.INV.TB2 319_397
X18Y12.LOGIC.LOGIC.INV.BA2 320_397
X18Y12.LOGIC.LOGIC.INV.BB1 321_397
X18Y12.LOGIC.LOGIC.INV.BB2 322_397
X18Y12.LOGIC.LOGIC.ZINV.QCK 323_397
X18Y12.LOGIC.LOGIC.INV.TB1 324_397
X18Y12.LOGIC.LOGIC.INV.BA1 325_397
X18Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_396
X18Y10.LOGIC.LOGIC.INV.TA1 261_397
X18Y10.LOGIC.LOGIC.INV.TA2 262_397
X18Y10.LOGIC.LOGIC.INV.TB2 263_397
X18Y10.LOGIC.LOGIC.INV.BA2 264_397
X18Y10.LOGIC.LOGIC.INV.BB1 265_397
X18Y10.LOGIC.LOGIC.INV.BB2 266_397
X18Y10.LOGIC.LOGIC.ZINV.QCK 267_397
X18Y10.LOGIC.LOGIC.INV.TB1 268_397
X18Y10.LOGIC.LOGIC.INV.BA1 269_397
X18Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_396
X20Y11.LOGIC.LOGIC.INV.TA1 289_439
X20Y11.LOGIC.LOGIC.INV.TA2 290_439
X20Y11.LOGIC.LOGIC.INV.TB2 291_439
X20Y11.LOGIC.LOGIC.INV.BA2 292_439
X20Y11.LOGIC.LOGIC.INV.BB1 293_439
X20Y11.LOGIC.LOGIC.INV.BB2 294_439
X20Y11.LOGIC.LOGIC.ZINV.QCK 295_439
X20Y11.LOGIC.LOGIC.INV.TB1 296_439
X20Y11.LOGIC.LOGIC.INV.BA1 297_439
X20Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_438
X20Y10.LOGIC.LOGIC.INV.TA1 261_439
X20Y10.LOGIC.LOGIC.INV.TA2 262_439
X20Y10.LOGIC.LOGIC.INV.TB2 263_439
X20Y10.LOGIC.LOGIC.INV.BA2 264_439
X20Y10.LOGIC.LOGIC.INV.BB1 265_439
X20Y10.LOGIC.LOGIC.INV.BB2 266_439
X20Y10.LOGIC.LOGIC.ZINV.QCK 267_439
X20Y10.LOGIC.LOGIC.INV.TB1 268_439
X20Y10.LOGIC.LOGIC.INV.BA1 269_439
X20Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_438
X20Y12.LOGIC.LOGIC.INV.TA1 317_439
X20Y12.LOGIC.LOGIC.INV.TA2 318_439
X20Y12.LOGIC.LOGIC.INV.TB2 319_439
X20Y12.LOGIC.LOGIC.INV.BA2 320_439
X20Y12.LOGIC.LOGIC.INV.BB1 321_439
X20Y12.LOGIC.LOGIC.INV.BB2 322_439
X20Y12.LOGIC.LOGIC.ZINV.QCK 323_439
X20Y12.LOGIC.LOGIC.INV.TB1 324_439
X20Y12.LOGIC.LOGIC.INV.BA1 325_439
X20Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_438
X20Y13.LOGIC.LOGIC.INV.TA1 345_439
X20Y13.LOGIC.LOGIC.INV.TA2 346_439
X20Y13.LOGIC.LOGIC.INV.TB2 347_439
X20Y13.LOGIC.LOGIC.INV.BA2 348_439
X20Y13.LOGIC.LOGIC.INV.BB1 349_439
X20Y13.LOGIC.LOGIC.INV.BB2 350_439
X20Y13.LOGIC.LOGIC.ZINV.QCK 351_439
X20Y13.LOGIC.LOGIC.INV.TB1 352_439
X20Y13.LOGIC.LOGIC.INV.BA1 353_439
X20Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_438
X19Y13.LOGIC.LOGIC.INV.TA1 345_418
X19Y13.LOGIC.LOGIC.INV.TA2 346_418
X19Y13.LOGIC.LOGIC.INV.TB2 347_418
X19Y13.LOGIC.LOGIC.INV.BA2 348_418
X19Y13.LOGIC.LOGIC.INV.BB1 349_418
X19Y13.LOGIC.LOGIC.INV.BB2 350_418
X19Y13.LOGIC.LOGIC.ZINV.QCK 351_418
X19Y13.LOGIC.LOGIC.INV.TB1 352_418
X19Y13.LOGIC.LOGIC.INV.BA1 353_418
X19Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_417
X18Y13.LOGIC.LOGIC.INV.TA1 345_397
X18Y13.LOGIC.LOGIC.INV.TA2 346_397
X18Y13.LOGIC.LOGIC.INV.TB2 347_397
X18Y13.LOGIC.LOGIC.INV.BA2 348_397
X18Y13.LOGIC.LOGIC.INV.BB1 349_397
X18Y13.LOGIC.LOGIC.INV.BB2 350_397
X18Y13.LOGIC.LOGIC.ZINV.QCK 351_397
X18Y13.LOGIC.LOGIC.INV.TB1 352_397
X18Y13.LOGIC.LOGIC.INV.BA1 353_397
X18Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_396
X17Y13.LOGIC.LOGIC.INV.TA1 345_376
X17Y13.LOGIC.LOGIC.INV.TA2 346_376
X17Y13.LOGIC.LOGIC.INV.TB2 347_376
X17Y13.LOGIC.LOGIC.INV.BA2 348_376
X17Y13.LOGIC.LOGIC.INV.BB1 349_376
X17Y13.LOGIC.LOGIC.INV.BB2 350_376
X17Y13.LOGIC.LOGIC.ZINV.QCK 351_376
X17Y13.LOGIC.LOGIC.INV.TB1 352_376
X17Y13.LOGIC.LOGIC.INV.BA1 353_376
X17Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_375
X17Y12.LOGIC.LOGIC.INV.TA1 317_376
X17Y12.LOGIC.LOGIC.INV.TA2 318_376
X17Y12.LOGIC.LOGIC.INV.TB2 319_376
X17Y12.LOGIC.LOGIC.INV.BA2 320_376
X17Y12.LOGIC.LOGIC.INV.BB1 321_376
X17Y12.LOGIC.LOGIC.INV.BB2 322_376
X17Y12.LOGIC.LOGIC.ZINV.QCK 323_376
X17Y12.LOGIC.LOGIC.INV.TB1 324_376
X17Y12.LOGIC.LOGIC.INV.BA1 325_376
X17Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_375
X17Y11.LOGIC.LOGIC.INV.TA1 289_376
X17Y11.LOGIC.LOGIC.INV.TA2 290_376
X17Y11.LOGIC.LOGIC.INV.TB2 291_376
X17Y11.LOGIC.LOGIC.INV.BA2 292_376
X17Y11.LOGIC.LOGIC.INV.BB1 293_376
X17Y11.LOGIC.LOGIC.INV.BB2 294_376
X17Y11.LOGIC.LOGIC.ZINV.QCK 295_376
X17Y11.LOGIC.LOGIC.INV.TB1 296_376
X17Y11.LOGIC.LOGIC.INV.BA1 297_376
X17Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_375
X17Y10.LOGIC.LOGIC.INV.TA1 261_376
X17Y10.LOGIC.LOGIC.INV.TA2 262_376
X17Y10.LOGIC.LOGIC.INV.TB2 263_376
X17Y10.LOGIC.LOGIC.INV.BA2 264_376
X17Y10.LOGIC.LOGIC.INV.BB1 265_376
X17Y10.LOGIC.LOGIC.INV.BB2 266_376
X17Y10.LOGIC.LOGIC.ZINV.QCK 267_376
X17Y10.LOGIC.LOGIC.INV.TB1 268_376
X17Y10.LOGIC.LOGIC.INV.BA1 269_376
X17Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_375
X19Y10.LOGIC.LOGIC.INV.TA1 261_418
X19Y10.LOGIC.LOGIC.INV.TA2 262_418
X19Y10.LOGIC.LOGIC.INV.TB2 263_418
X19Y10.LOGIC.LOGIC.INV.BA2 264_418
X19Y10.LOGIC.LOGIC.INV.BB1 265_418
X19Y10.LOGIC.LOGIC.INV.BB2 266_418
X19Y10.LOGIC.LOGIC.ZINV.QCK 267_418
X19Y10.LOGIC.LOGIC.INV.TB1 268_418
X19Y10.LOGIC.LOGIC.INV.BA1 269_418
X19Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_417
X19Y11.LOGIC.LOGIC.INV.TA1 289_418
X19Y11.LOGIC.LOGIC.INV.TA2 290_418
X19Y11.LOGIC.LOGIC.INV.TB2 291_418
X19Y11.LOGIC.LOGIC.INV.BA2 292_418
X19Y11.LOGIC.LOGIC.INV.BB1 293_418
X19Y11.LOGIC.LOGIC.INV.BB2 294_418
X19Y11.LOGIC.LOGIC.ZINV.QCK 295_418
X19Y11.LOGIC.LOGIC.INV.TB1 296_418
X19Y11.LOGIC.LOGIC.INV.BA1 297_418
X19Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_417
X22Y11.LOGIC.LOGIC.INV.TA1 289_481
X22Y11.LOGIC.LOGIC.INV.TA2 290_481
X22Y11.LOGIC.LOGIC.INV.TB2 291_481
X22Y11.LOGIC.LOGIC.INV.BA2 292_481
X22Y11.LOGIC.LOGIC.INV.BB1 293_481
X22Y11.LOGIC.LOGIC.INV.BB2 294_481
X22Y11.LOGIC.LOGIC.ZINV.QCK 295_481
X22Y11.LOGIC.LOGIC.INV.TB1 296_481
X22Y11.LOGIC.LOGIC.INV.BA1 297_481
X22Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_480
X23Y12.LOGIC.LOGIC.INV.TA1 317_502
X23Y12.LOGIC.LOGIC.INV.TA2 318_502
X23Y12.LOGIC.LOGIC.INV.TB2 319_502
X23Y12.LOGIC.LOGIC.INV.BA2 320_502
X23Y12.LOGIC.LOGIC.INV.BB1 321_502
X23Y12.LOGIC.LOGIC.INV.BB2 322_502
X23Y12.LOGIC.LOGIC.ZINV.QCK 323_502
X23Y12.LOGIC.LOGIC.INV.TB1 324_502
X23Y12.LOGIC.LOGIC.INV.BA1 325_502
X23Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_501
X22Y12.LOGIC.LOGIC.INV.TA1 317_481
X22Y12.LOGIC.LOGIC.INV.TA2 318_481
X22Y12.LOGIC.LOGIC.INV.TB2 319_481
X22Y12.LOGIC.LOGIC.INV.BA2 320_481
X22Y12.LOGIC.LOGIC.INV.BB1 321_481
X22Y12.LOGIC.LOGIC.INV.BB2 322_481
X22Y12.LOGIC.LOGIC.ZINV.QCK 323_481
X22Y12.LOGIC.LOGIC.INV.TB1 324_481
X22Y12.LOGIC.LOGIC.INV.BA1 325_481
X22Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_480
X22Y10.LOGIC.LOGIC.INV.TA1 261_481
X22Y10.LOGIC.LOGIC.INV.TA2 262_481
X22Y10.LOGIC.LOGIC.INV.TB2 263_481
X22Y10.LOGIC.LOGIC.INV.BA2 264_481
X22Y10.LOGIC.LOGIC.INV.BB1 265_481
X22Y10.LOGIC.LOGIC.INV.BB2 266_481
X22Y10.LOGIC.LOGIC.ZINV.QCK 267_481
X22Y10.LOGIC.LOGIC.INV.TB1 268_481
X22Y10.LOGIC.LOGIC.INV.BA1 269_481
X22Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_480
X24Y11.LOGIC.LOGIC.INV.TA1 289_523
X24Y11.LOGIC.LOGIC.INV.TA2 290_523
X24Y11.LOGIC.LOGIC.INV.TB2 291_523
X24Y11.LOGIC.LOGIC.INV.BA2 292_523
X24Y11.LOGIC.LOGIC.INV.BB1 293_523
X24Y11.LOGIC.LOGIC.INV.BB2 294_523
X24Y11.LOGIC.LOGIC.ZINV.QCK 295_523
X24Y11.LOGIC.LOGIC.INV.TB1 296_523
X24Y11.LOGIC.LOGIC.INV.BA1 297_523
X24Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_522
X24Y10.LOGIC.LOGIC.INV.TA1 261_523
X24Y10.LOGIC.LOGIC.INV.TA2 262_523
X24Y10.LOGIC.LOGIC.INV.TB2 263_523
X24Y10.LOGIC.LOGIC.INV.BA2 264_523
X24Y10.LOGIC.LOGIC.INV.BB1 265_523
X24Y10.LOGIC.LOGIC.INV.BB2 266_523
X24Y10.LOGIC.LOGIC.ZINV.QCK 267_523
X24Y10.LOGIC.LOGIC.INV.TB1 268_523
X24Y10.LOGIC.LOGIC.INV.BA1 269_523
X24Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_522
X24Y12.LOGIC.LOGIC.INV.TA1 317_523
X24Y12.LOGIC.LOGIC.INV.TA2 318_523
X24Y12.LOGIC.LOGIC.INV.TB2 319_523
X24Y12.LOGIC.LOGIC.INV.BA2 320_523
X24Y12.LOGIC.LOGIC.INV.BB1 321_523
X24Y12.LOGIC.LOGIC.INV.BB2 322_523
X24Y12.LOGIC.LOGIC.ZINV.QCK 323_523
X24Y12.LOGIC.LOGIC.INV.TB1 324_523
X24Y12.LOGIC.LOGIC.INV.BA1 325_523
X24Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_522
X24Y13.LOGIC.LOGIC.INV.TA1 345_523
X24Y13.LOGIC.LOGIC.INV.TA2 346_523
X24Y13.LOGIC.LOGIC.INV.TB2 347_523
X24Y13.LOGIC.LOGIC.INV.BA2 348_523
X24Y13.LOGIC.LOGIC.INV.BB1 349_523
X24Y13.LOGIC.LOGIC.INV.BB2 350_523
X24Y13.LOGIC.LOGIC.ZINV.QCK 351_523
X24Y13.LOGIC.LOGIC.INV.TB1 352_523
X24Y13.LOGIC.LOGIC.INV.BA1 353_523
X24Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_522
X23Y13.LOGIC.LOGIC.INV.TA1 345_502
X23Y13.LOGIC.LOGIC.INV.TA2 346_502
X23Y13.LOGIC.LOGIC.INV.TB2 347_502
X23Y13.LOGIC.LOGIC.INV.BA2 348_502
X23Y13.LOGIC.LOGIC.INV.BB1 349_502
X23Y13.LOGIC.LOGIC.INV.BB2 350_502
X23Y13.LOGIC.LOGIC.ZINV.QCK 351_502
X23Y13.LOGIC.LOGIC.INV.TB1 352_502
X23Y13.LOGIC.LOGIC.INV.BA1 353_502
X23Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_501
X22Y13.LOGIC.LOGIC.INV.TA1 345_481
X22Y13.LOGIC.LOGIC.INV.TA2 346_481
X22Y13.LOGIC.LOGIC.INV.TB2 347_481
X22Y13.LOGIC.LOGIC.INV.BA2 348_481
X22Y13.LOGIC.LOGIC.INV.BB1 349_481
X22Y13.LOGIC.LOGIC.INV.BB2 350_481
X22Y13.LOGIC.LOGIC.ZINV.QCK 351_481
X22Y13.LOGIC.LOGIC.INV.TB1 352_481
X22Y13.LOGIC.LOGIC.INV.BA1 353_481
X22Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_480
X21Y13.LOGIC.LOGIC.INV.TA1 345_460
X21Y13.LOGIC.LOGIC.INV.TA2 346_460
X21Y13.LOGIC.LOGIC.INV.TB2 347_460
X21Y13.LOGIC.LOGIC.INV.BA2 348_460
X21Y13.LOGIC.LOGIC.INV.BB1 349_460
X21Y13.LOGIC.LOGIC.INV.BB2 350_460
X21Y13.LOGIC.LOGIC.ZINV.QCK 351_460
X21Y13.LOGIC.LOGIC.INV.TB1 352_460
X21Y13.LOGIC.LOGIC.INV.BA1 353_460
X21Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_459
X21Y12.LOGIC.LOGIC.INV.TA1 317_460
X21Y12.LOGIC.LOGIC.INV.TA2 318_460
X21Y12.LOGIC.LOGIC.INV.TB2 319_460
X21Y12.LOGIC.LOGIC.INV.BA2 320_460
X21Y12.LOGIC.LOGIC.INV.BB1 321_460
X21Y12.LOGIC.LOGIC.INV.BB2 322_460
X21Y12.LOGIC.LOGIC.ZINV.QCK 323_460
X21Y12.LOGIC.LOGIC.INV.TB1 324_460
X21Y12.LOGIC.LOGIC.INV.BA1 325_460
X21Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_459
X21Y11.LOGIC.LOGIC.INV.TA1 289_460
X21Y11.LOGIC.LOGIC.INV.TA2 290_460
X21Y11.LOGIC.LOGIC.INV.TB2 291_460
X21Y11.LOGIC.LOGIC.INV.BA2 292_460
X21Y11.LOGIC.LOGIC.INV.BB1 293_460
X21Y11.LOGIC.LOGIC.INV.BB2 294_460
X21Y11.LOGIC.LOGIC.ZINV.QCK 295_460
X21Y11.LOGIC.LOGIC.INV.TB1 296_460
X21Y11.LOGIC.LOGIC.INV.BA1 297_460
X21Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_459
X21Y10.LOGIC.LOGIC.INV.TA1 261_460
X21Y10.LOGIC.LOGIC.INV.TA2 262_460
X21Y10.LOGIC.LOGIC.INV.TB2 263_460
X21Y10.LOGIC.LOGIC.INV.BA2 264_460
X21Y10.LOGIC.LOGIC.INV.BB1 265_460
X21Y10.LOGIC.LOGIC.INV.BB2 266_460
X21Y10.LOGIC.LOGIC.ZINV.QCK 267_460
X21Y10.LOGIC.LOGIC.INV.TB1 268_460
X21Y10.LOGIC.LOGIC.INV.BA1 269_460
X21Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_459
X23Y10.LOGIC.LOGIC.INV.TA1 261_502
X23Y10.LOGIC.LOGIC.INV.TA2 262_502
X23Y10.LOGIC.LOGIC.INV.TB2 263_502
X23Y10.LOGIC.LOGIC.INV.BA2 264_502
X23Y10.LOGIC.LOGIC.INV.BB1 265_502
X23Y10.LOGIC.LOGIC.INV.BB2 266_502
X23Y10.LOGIC.LOGIC.ZINV.QCK 267_502
X23Y10.LOGIC.LOGIC.INV.TB1 268_502
X23Y10.LOGIC.LOGIC.INV.BA1 269_502
X23Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_501
X23Y11.LOGIC.LOGIC.INV.TA1 289_502
X23Y11.LOGIC.LOGIC.INV.TA2 290_502
X23Y11.LOGIC.LOGIC.INV.TB2 291_502
X23Y11.LOGIC.LOGIC.INV.BA2 292_502
X23Y11.LOGIC.LOGIC.INV.BB1 293_502
X23Y11.LOGIC.LOGIC.INV.BB2 294_502
X23Y11.LOGIC.LOGIC.ZINV.QCK 295_502
X23Y11.LOGIC.LOGIC.INV.TB1 296_502
X23Y11.LOGIC.LOGIC.INV.BA1 297_502
X23Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_501
X26Y15.LOGIC.LOGIC.INV.TA1 401_565
X26Y15.LOGIC.LOGIC.INV.TA2 402_565
X26Y15.LOGIC.LOGIC.INV.TB2 403_565
X26Y15.LOGIC.LOGIC.INV.BA2 404_565
X26Y15.LOGIC.LOGIC.INV.BB1 405_565
X26Y15.LOGIC.LOGIC.INV.BB2 406_565
X26Y15.LOGIC.LOGIC.ZINV.QCK 407_565
X26Y15.LOGIC.LOGIC.INV.TB1 408_565
X26Y15.LOGIC.LOGIC.INV.BA1 409_565
X26Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_564
X26Y14.LOGIC.LOGIC.INV.TA1 373_565
X26Y14.LOGIC.LOGIC.INV.TA2 374_565
X26Y14.LOGIC.LOGIC.INV.TB2 375_565
X26Y14.LOGIC.LOGIC.INV.BA2 376_565
X26Y14.LOGIC.LOGIC.INV.BB1 377_565
X26Y14.LOGIC.LOGIC.INV.BB2 378_565
X26Y14.LOGIC.LOGIC.ZINV.QCK 379_565
X26Y14.LOGIC.LOGIC.INV.TB1 380_565
X26Y14.LOGIC.LOGIC.INV.BA1 381_565
X26Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_564
X28Y15.LOGIC.LOGIC.INV.TA1 401_607
X28Y15.LOGIC.LOGIC.INV.TA2 402_607
X28Y15.LOGIC.LOGIC.INV.TB2 403_607
X28Y15.LOGIC.LOGIC.INV.BA2 404_607
X28Y15.LOGIC.LOGIC.INV.BB1 405_607
X28Y15.LOGIC.LOGIC.INV.BB2 406_607
X28Y15.LOGIC.LOGIC.ZINV.QCK 407_607
X28Y15.LOGIC.LOGIC.INV.TB1 408_607
X28Y15.LOGIC.LOGIC.INV.BA1 409_607
X28Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_606
X28Y14.LOGIC.LOGIC.INV.TA1 373_607
X28Y14.LOGIC.LOGIC.INV.TA2 374_607
X28Y14.LOGIC.LOGIC.INV.TB2 375_607
X28Y14.LOGIC.LOGIC.INV.BA2 376_607
X28Y14.LOGIC.LOGIC.INV.BB1 377_607
X28Y14.LOGIC.LOGIC.INV.BB2 378_607
X28Y14.LOGIC.LOGIC.ZINV.QCK 379_607
X28Y14.LOGIC.LOGIC.INV.TB1 380_607
X28Y14.LOGIC.LOGIC.INV.BA1 381_607
X28Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_606
X25Y15.LOGIC.LOGIC.INV.TA1 401_544
X25Y15.LOGIC.LOGIC.INV.TA2 402_544
X25Y15.LOGIC.LOGIC.INV.TB2 403_544
X25Y15.LOGIC.LOGIC.INV.BA2 404_544
X25Y15.LOGIC.LOGIC.INV.BB1 405_544
X25Y15.LOGIC.LOGIC.INV.BB2 406_544
X25Y15.LOGIC.LOGIC.ZINV.QCK 407_544
X25Y15.LOGIC.LOGIC.INV.TB1 408_544
X25Y15.LOGIC.LOGIC.INV.BA1 409_544
X25Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_543
X25Y14.LOGIC.LOGIC.INV.TA1 373_544
X25Y14.LOGIC.LOGIC.INV.TA2 374_544
X25Y14.LOGIC.LOGIC.INV.TB2 375_544
X25Y14.LOGIC.LOGIC.INV.BA2 376_544
X25Y14.LOGIC.LOGIC.INV.BB1 377_544
X25Y14.LOGIC.LOGIC.INV.BB2 378_544
X25Y14.LOGIC.LOGIC.ZINV.QCK 379_544
X25Y14.LOGIC.LOGIC.INV.TB1 380_544
X25Y14.LOGIC.LOGIC.INV.BA1 381_544
X25Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_543
X27Y14.LOGIC.LOGIC.INV.TA1 373_586
X27Y14.LOGIC.LOGIC.INV.TA2 374_586
X27Y14.LOGIC.LOGIC.INV.TB2 375_586
X27Y14.LOGIC.LOGIC.INV.BA2 376_586
X27Y14.LOGIC.LOGIC.INV.BB1 377_586
X27Y14.LOGIC.LOGIC.INV.BB2 378_586
X27Y14.LOGIC.LOGIC.ZINV.QCK 379_586
X27Y14.LOGIC.LOGIC.INV.TB1 380_586
X27Y14.LOGIC.LOGIC.INV.BA1 381_586
X27Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_585
X27Y15.LOGIC.LOGIC.INV.TA1 401_586
X27Y15.LOGIC.LOGIC.INV.TA2 402_586
X27Y15.LOGIC.LOGIC.INV.TB2 403_586
X27Y15.LOGIC.LOGIC.INV.BA2 404_586
X27Y15.LOGIC.LOGIC.INV.BB1 405_586
X27Y15.LOGIC.LOGIC.INV.BB2 406_586
X27Y15.LOGIC.LOGIC.ZINV.QCK 407_586
X27Y15.LOGIC.LOGIC.INV.TB1 408_586
X27Y15.LOGIC.LOGIC.INV.BA1 409_586
X27Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_585
X30Y15.LOGIC.LOGIC.INV.TA1 401_649
X30Y15.LOGIC.LOGIC.INV.TA2 402_649
X30Y15.LOGIC.LOGIC.INV.TB2 403_649
X30Y15.LOGIC.LOGIC.INV.BA2 404_649
X30Y15.LOGIC.LOGIC.INV.BB1 405_649
X30Y15.LOGIC.LOGIC.INV.BB2 406_649
X30Y15.LOGIC.LOGIC.ZINV.QCK 407_649
X30Y15.LOGIC.LOGIC.INV.TB1 408_649
X30Y15.LOGIC.LOGIC.INV.BA1 409_649
X30Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_648
X30Y14.LOGIC.LOGIC.INV.TA1 373_649
X30Y14.LOGIC.LOGIC.INV.TA2 374_649
X30Y14.LOGIC.LOGIC.INV.TB2 375_649
X30Y14.LOGIC.LOGIC.INV.BA2 376_649
X30Y14.LOGIC.LOGIC.INV.BB1 377_649
X30Y14.LOGIC.LOGIC.INV.BB2 378_649
X30Y14.LOGIC.LOGIC.ZINV.QCK 379_649
X30Y14.LOGIC.LOGIC.INV.TB1 380_649
X30Y14.LOGIC.LOGIC.INV.BA1 381_649
X30Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_648
X32Y15.LOGIC.LOGIC.INV.TA1 401_691
X32Y15.LOGIC.LOGIC.INV.TA2 402_691
X32Y15.LOGIC.LOGIC.INV.TB2 403_691
X32Y15.LOGIC.LOGIC.INV.BA2 404_691
X32Y15.LOGIC.LOGIC.INV.BB1 405_691
X32Y15.LOGIC.LOGIC.INV.BB2 406_691
X32Y15.LOGIC.LOGIC.ZINV.QCK 407_691
X32Y15.LOGIC.LOGIC.INV.TB1 408_691
X32Y15.LOGIC.LOGIC.INV.BA1 409_691
X32Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_690
X32Y14.LOGIC.LOGIC.INV.TA1 373_691
X32Y14.LOGIC.LOGIC.INV.TA2 374_691
X32Y14.LOGIC.LOGIC.INV.TB2 375_691
X32Y14.LOGIC.LOGIC.INV.BA2 376_691
X32Y14.LOGIC.LOGIC.INV.BB1 377_691
X32Y14.LOGIC.LOGIC.INV.BB2 378_691
X32Y14.LOGIC.LOGIC.ZINV.QCK 379_691
X32Y14.LOGIC.LOGIC.INV.TB1 380_691
X32Y14.LOGIC.LOGIC.INV.BA1 381_691
X32Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_690
X29Y15.LOGIC.LOGIC.INV.TA1 401_628
X29Y15.LOGIC.LOGIC.INV.TA2 402_628
X29Y15.LOGIC.LOGIC.INV.TB2 403_628
X29Y15.LOGIC.LOGIC.INV.BA2 404_628
X29Y15.LOGIC.LOGIC.INV.BB1 405_628
X29Y15.LOGIC.LOGIC.INV.BB2 406_628
X29Y15.LOGIC.LOGIC.ZINV.QCK 407_628
X29Y15.LOGIC.LOGIC.INV.TB1 408_628
X29Y15.LOGIC.LOGIC.INV.BA1 409_628
X29Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_627
X29Y14.LOGIC.LOGIC.INV.TA1 373_628
X29Y14.LOGIC.LOGIC.INV.TA2 374_628
X29Y14.LOGIC.LOGIC.INV.TB2 375_628
X29Y14.LOGIC.LOGIC.INV.BA2 376_628
X29Y14.LOGIC.LOGIC.INV.BB1 377_628
X29Y14.LOGIC.LOGIC.INV.BB2 378_628
X29Y14.LOGIC.LOGIC.ZINV.QCK 379_628
X29Y14.LOGIC.LOGIC.INV.TB1 380_628
X29Y14.LOGIC.LOGIC.INV.BA1 381_628
X29Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_627
X31Y14.LOGIC.LOGIC.INV.TA1 373_670
X31Y14.LOGIC.LOGIC.INV.TA2 374_670
X31Y14.LOGIC.LOGIC.INV.TB2 375_670
X31Y14.LOGIC.LOGIC.INV.BA2 376_670
X31Y14.LOGIC.LOGIC.INV.BB1 377_670
X31Y14.LOGIC.LOGIC.INV.BB2 378_670
X31Y14.LOGIC.LOGIC.ZINV.QCK 379_670
X31Y14.LOGIC.LOGIC.INV.TB1 380_670
X31Y14.LOGIC.LOGIC.INV.BA1 381_670
X31Y14.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 369_669
X31Y15.LOGIC.LOGIC.INV.TA1 401_670
X31Y15.LOGIC.LOGIC.INV.TA2 402_670
X31Y15.LOGIC.LOGIC.INV.TB2 403_670
X31Y15.LOGIC.LOGIC.INV.BA2 404_670
X31Y15.LOGIC.LOGIC.INV.BB1 405_670
X31Y15.LOGIC.LOGIC.INV.BB2 406_670
X31Y15.LOGIC.LOGIC.ZINV.QCK 407_670
X31Y15.LOGIC.LOGIC.INV.TB1 408_670
X31Y15.LOGIC.LOGIC.INV.BA1 409_670
X31Y15.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 397_669
X26Y11.LOGIC.LOGIC.INV.TA1 289_565
X26Y11.LOGIC.LOGIC.INV.TA2 290_565
X26Y11.LOGIC.LOGIC.INV.TB2 291_565
X26Y11.LOGIC.LOGIC.INV.BA2 292_565
X26Y11.LOGIC.LOGIC.INV.BB1 293_565
X26Y11.LOGIC.LOGIC.INV.BB2 294_565
X26Y11.LOGIC.LOGIC.ZINV.QCK 295_565
X26Y11.LOGIC.LOGIC.INV.TB1 296_565
X26Y11.LOGIC.LOGIC.INV.BA1 297_565
X26Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_564
X27Y12.LOGIC.LOGIC.INV.TA1 317_586
X27Y12.LOGIC.LOGIC.INV.TA2 318_586
X27Y12.LOGIC.LOGIC.INV.TB2 319_586
X27Y12.LOGIC.LOGIC.INV.BA2 320_586
X27Y12.LOGIC.LOGIC.INV.BB1 321_586
X27Y12.LOGIC.LOGIC.INV.BB2 322_586
X27Y12.LOGIC.LOGIC.ZINV.QCK 323_586
X27Y12.LOGIC.LOGIC.INV.TB1 324_586
X27Y12.LOGIC.LOGIC.INV.BA1 325_586
X27Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_585
X26Y12.LOGIC.LOGIC.INV.TA1 317_565
X26Y12.LOGIC.LOGIC.INV.TA2 318_565
X26Y12.LOGIC.LOGIC.INV.TB2 319_565
X26Y12.LOGIC.LOGIC.INV.BA2 320_565
X26Y12.LOGIC.LOGIC.INV.BB1 321_565
X26Y12.LOGIC.LOGIC.INV.BB2 322_565
X26Y12.LOGIC.LOGIC.ZINV.QCK 323_565
X26Y12.LOGIC.LOGIC.INV.TB1 324_565
X26Y12.LOGIC.LOGIC.INV.BA1 325_565
X26Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_564
X26Y10.LOGIC.LOGIC.INV.TA1 261_565
X26Y10.LOGIC.LOGIC.INV.TA2 262_565
X26Y10.LOGIC.LOGIC.INV.TB2 263_565
X26Y10.LOGIC.LOGIC.INV.BA2 264_565
X26Y10.LOGIC.LOGIC.INV.BB1 265_565
X26Y10.LOGIC.LOGIC.INV.BB2 266_565
X26Y10.LOGIC.LOGIC.ZINV.QCK 267_565
X26Y10.LOGIC.LOGIC.INV.TB1 268_565
X26Y10.LOGIC.LOGIC.INV.BA1 269_565
X26Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_564
X28Y11.LOGIC.LOGIC.INV.TA1 289_607
X28Y11.LOGIC.LOGIC.INV.TA2 290_607
X28Y11.LOGIC.LOGIC.INV.TB2 291_607
X28Y11.LOGIC.LOGIC.INV.BA2 292_607
X28Y11.LOGIC.LOGIC.INV.BB1 293_607
X28Y11.LOGIC.LOGIC.INV.BB2 294_607
X28Y11.LOGIC.LOGIC.ZINV.QCK 295_607
X28Y11.LOGIC.LOGIC.INV.TB1 296_607
X28Y11.LOGIC.LOGIC.INV.BA1 297_607
X28Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_606
X28Y10.LOGIC.LOGIC.INV.TA1 261_607
X28Y10.LOGIC.LOGIC.INV.TA2 262_607
X28Y10.LOGIC.LOGIC.INV.TB2 263_607
X28Y10.LOGIC.LOGIC.INV.BA2 264_607
X28Y10.LOGIC.LOGIC.INV.BB1 265_607
X28Y10.LOGIC.LOGIC.INV.BB2 266_607
X28Y10.LOGIC.LOGIC.ZINV.QCK 267_607
X28Y10.LOGIC.LOGIC.INV.TB1 268_607
X28Y10.LOGIC.LOGIC.INV.BA1 269_607
X28Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_606
X28Y12.LOGIC.LOGIC.INV.TA1 317_607
X28Y12.LOGIC.LOGIC.INV.TA2 318_607
X28Y12.LOGIC.LOGIC.INV.TB2 319_607
X28Y12.LOGIC.LOGIC.INV.BA2 320_607
X28Y12.LOGIC.LOGIC.INV.BB1 321_607
X28Y12.LOGIC.LOGIC.INV.BB2 322_607
X28Y12.LOGIC.LOGIC.ZINV.QCK 323_607
X28Y12.LOGIC.LOGIC.INV.TB1 324_607
X28Y12.LOGIC.LOGIC.INV.BA1 325_607
X28Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_606
X28Y13.LOGIC.LOGIC.INV.TA1 345_607
X28Y13.LOGIC.LOGIC.INV.TA2 346_607
X28Y13.LOGIC.LOGIC.INV.TB2 347_607
X28Y13.LOGIC.LOGIC.INV.BA2 348_607
X28Y13.LOGIC.LOGIC.INV.BB1 349_607
X28Y13.LOGIC.LOGIC.INV.BB2 350_607
X28Y13.LOGIC.LOGIC.ZINV.QCK 351_607
X28Y13.LOGIC.LOGIC.INV.TB1 352_607
X28Y13.LOGIC.LOGIC.INV.BA1 353_607
X28Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_606
X27Y13.LOGIC.LOGIC.INV.TA1 345_586
X27Y13.LOGIC.LOGIC.INV.TA2 346_586
X27Y13.LOGIC.LOGIC.INV.TB2 347_586
X27Y13.LOGIC.LOGIC.INV.BA2 348_586
X27Y13.LOGIC.LOGIC.INV.BB1 349_586
X27Y13.LOGIC.LOGIC.INV.BB2 350_586
X27Y13.LOGIC.LOGIC.ZINV.QCK 351_586
X27Y13.LOGIC.LOGIC.INV.TB1 352_586
X27Y13.LOGIC.LOGIC.INV.BA1 353_586
X27Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_585
X26Y13.LOGIC.LOGIC.INV.TA1 345_565
X26Y13.LOGIC.LOGIC.INV.TA2 346_565
X26Y13.LOGIC.LOGIC.INV.TB2 347_565
X26Y13.LOGIC.LOGIC.INV.BA2 348_565
X26Y13.LOGIC.LOGIC.INV.BB1 349_565
X26Y13.LOGIC.LOGIC.INV.BB2 350_565
X26Y13.LOGIC.LOGIC.ZINV.QCK 351_565
X26Y13.LOGIC.LOGIC.INV.TB1 352_565
X26Y13.LOGIC.LOGIC.INV.BA1 353_565
X26Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_564
X25Y13.LOGIC.LOGIC.INV.TA1 345_544
X25Y13.LOGIC.LOGIC.INV.TA2 346_544
X25Y13.LOGIC.LOGIC.INV.TB2 347_544
X25Y13.LOGIC.LOGIC.INV.BA2 348_544
X25Y13.LOGIC.LOGIC.INV.BB1 349_544
X25Y13.LOGIC.LOGIC.INV.BB2 350_544
X25Y13.LOGIC.LOGIC.ZINV.QCK 351_544
X25Y13.LOGIC.LOGIC.INV.TB1 352_544
X25Y13.LOGIC.LOGIC.INV.BA1 353_544
X25Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_543
X25Y12.LOGIC.LOGIC.INV.TA1 317_544
X25Y12.LOGIC.LOGIC.INV.TA2 318_544
X25Y12.LOGIC.LOGIC.INV.TB2 319_544
X25Y12.LOGIC.LOGIC.INV.BA2 320_544
X25Y12.LOGIC.LOGIC.INV.BB1 321_544
X25Y12.LOGIC.LOGIC.INV.BB2 322_544
X25Y12.LOGIC.LOGIC.ZINV.QCK 323_544
X25Y12.LOGIC.LOGIC.INV.TB1 324_544
X25Y12.LOGIC.LOGIC.INV.BA1 325_544
X25Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_543
X25Y11.LOGIC.LOGIC.INV.TA1 289_544
X25Y11.LOGIC.LOGIC.INV.TA2 290_544
X25Y11.LOGIC.LOGIC.INV.TB2 291_544
X25Y11.LOGIC.LOGIC.INV.BA2 292_544
X25Y11.LOGIC.LOGIC.INV.BB1 293_544
X25Y11.LOGIC.LOGIC.INV.BB2 294_544
X25Y11.LOGIC.LOGIC.ZINV.QCK 295_544
X25Y11.LOGIC.LOGIC.INV.TB1 296_544
X25Y11.LOGIC.LOGIC.INV.BA1 297_544
X25Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_543
X25Y10.LOGIC.LOGIC.INV.TA1 261_544
X25Y10.LOGIC.LOGIC.INV.TA2 262_544
X25Y10.LOGIC.LOGIC.INV.TB2 263_544
X25Y10.LOGIC.LOGIC.INV.BA2 264_544
X25Y10.LOGIC.LOGIC.INV.BB1 265_544
X25Y10.LOGIC.LOGIC.INV.BB2 266_544
X25Y10.LOGIC.LOGIC.ZINV.QCK 267_544
X25Y10.LOGIC.LOGIC.INV.TB1 268_544
X25Y10.LOGIC.LOGIC.INV.BA1 269_544
X25Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_543
X27Y10.LOGIC.LOGIC.INV.TA1 261_586
X27Y10.LOGIC.LOGIC.INV.TA2 262_586
X27Y10.LOGIC.LOGIC.INV.TB2 263_586
X27Y10.LOGIC.LOGIC.INV.BA2 264_586
X27Y10.LOGIC.LOGIC.INV.BB1 265_586
X27Y10.LOGIC.LOGIC.INV.BB2 266_586
X27Y10.LOGIC.LOGIC.ZINV.QCK 267_586
X27Y10.LOGIC.LOGIC.INV.TB1 268_586
X27Y10.LOGIC.LOGIC.INV.BA1 269_586
X27Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_585
X27Y11.LOGIC.LOGIC.INV.TA1 289_586
X27Y11.LOGIC.LOGIC.INV.TA2 290_586
X27Y11.LOGIC.LOGIC.INV.TB2 291_586
X27Y11.LOGIC.LOGIC.INV.BA2 292_586
X27Y11.LOGIC.LOGIC.INV.BB1 293_586
X27Y11.LOGIC.LOGIC.INV.BB2 294_586
X27Y11.LOGIC.LOGIC.ZINV.QCK 295_586
X27Y11.LOGIC.LOGIC.INV.TB1 296_586
X27Y11.LOGIC.LOGIC.INV.BA1 297_586
X27Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_585
X30Y11.LOGIC.LOGIC.INV.TA1 289_649
X30Y11.LOGIC.LOGIC.INV.TA2 290_649
X30Y11.LOGIC.LOGIC.INV.TB2 291_649
X30Y11.LOGIC.LOGIC.INV.BA2 292_649
X30Y11.LOGIC.LOGIC.INV.BB1 293_649
X30Y11.LOGIC.LOGIC.INV.BB2 294_649
X30Y11.LOGIC.LOGIC.ZINV.QCK 295_649
X30Y11.LOGIC.LOGIC.INV.TB1 296_649
X30Y11.LOGIC.LOGIC.INV.BA1 297_649
X30Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_648
X31Y12.LOGIC.LOGIC.INV.TA1 317_670
X31Y12.LOGIC.LOGIC.INV.TA2 318_670
X31Y12.LOGIC.LOGIC.INV.TB2 319_670
X31Y12.LOGIC.LOGIC.INV.BA2 320_670
X31Y12.LOGIC.LOGIC.INV.BB1 321_670
X31Y12.LOGIC.LOGIC.INV.BB2 322_670
X31Y12.LOGIC.LOGIC.ZINV.QCK 323_670
X31Y12.LOGIC.LOGIC.INV.TB1 324_670
X31Y12.LOGIC.LOGIC.INV.BA1 325_670
X31Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_669
X30Y12.LOGIC.LOGIC.INV.TA1 317_649
X30Y12.LOGIC.LOGIC.INV.TA2 318_649
X30Y12.LOGIC.LOGIC.INV.TB2 319_649
X30Y12.LOGIC.LOGIC.INV.BA2 320_649
X30Y12.LOGIC.LOGIC.INV.BB1 321_649
X30Y12.LOGIC.LOGIC.INV.BB2 322_649
X30Y12.LOGIC.LOGIC.ZINV.QCK 323_649
X30Y12.LOGIC.LOGIC.INV.TB1 324_649
X30Y12.LOGIC.LOGIC.INV.BA1 325_649
X30Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_648
X30Y10.LOGIC.LOGIC.INV.TA1 261_649
X30Y10.LOGIC.LOGIC.INV.TA2 262_649
X30Y10.LOGIC.LOGIC.INV.TB2 263_649
X30Y10.LOGIC.LOGIC.INV.BA2 264_649
X30Y10.LOGIC.LOGIC.INV.BB1 265_649
X30Y10.LOGIC.LOGIC.INV.BB2 266_649
X30Y10.LOGIC.LOGIC.ZINV.QCK 267_649
X30Y10.LOGIC.LOGIC.INV.TB1 268_649
X30Y10.LOGIC.LOGIC.INV.BA1 269_649
X30Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_648
X32Y11.LOGIC.LOGIC.INV.TA1 289_691
X32Y11.LOGIC.LOGIC.INV.TA2 290_691
X32Y11.LOGIC.LOGIC.INV.TB2 291_691
X32Y11.LOGIC.LOGIC.INV.BA2 292_691
X32Y11.LOGIC.LOGIC.INV.BB1 293_691
X32Y11.LOGIC.LOGIC.INV.BB2 294_691
X32Y11.LOGIC.LOGIC.ZINV.QCK 295_691
X32Y11.LOGIC.LOGIC.INV.TB1 296_691
X32Y11.LOGIC.LOGIC.INV.BA1 297_691
X32Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_690
X32Y10.LOGIC.LOGIC.INV.TA1 261_691
X32Y10.LOGIC.LOGIC.INV.TA2 262_691
X32Y10.LOGIC.LOGIC.INV.TB2 263_691
X32Y10.LOGIC.LOGIC.INV.BA2 264_691
X32Y10.LOGIC.LOGIC.INV.BB1 265_691
X32Y10.LOGIC.LOGIC.INV.BB2 266_691
X32Y10.LOGIC.LOGIC.ZINV.QCK 267_691
X32Y10.LOGIC.LOGIC.INV.TB1 268_691
X32Y10.LOGIC.LOGIC.INV.BA1 269_691
X32Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_690
X32Y12.LOGIC.LOGIC.INV.TA1 317_691
X32Y12.LOGIC.LOGIC.INV.TA2 318_691
X32Y12.LOGIC.LOGIC.INV.TB2 319_691
X32Y12.LOGIC.LOGIC.INV.BA2 320_691
X32Y12.LOGIC.LOGIC.INV.BB1 321_691
X32Y12.LOGIC.LOGIC.INV.BB2 322_691
X32Y12.LOGIC.LOGIC.ZINV.QCK 323_691
X32Y12.LOGIC.LOGIC.INV.TB1 324_691
X32Y12.LOGIC.LOGIC.INV.BA1 325_691
X32Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_690
X32Y13.LOGIC.LOGIC.INV.TA1 345_691
X32Y13.LOGIC.LOGIC.INV.TA2 346_691
X32Y13.LOGIC.LOGIC.INV.TB2 347_691
X32Y13.LOGIC.LOGIC.INV.BA2 348_691
X32Y13.LOGIC.LOGIC.INV.BB1 349_691
X32Y13.LOGIC.LOGIC.INV.BB2 350_691
X32Y13.LOGIC.LOGIC.ZINV.QCK 351_691
X32Y13.LOGIC.LOGIC.INV.TB1 352_691
X32Y13.LOGIC.LOGIC.INV.BA1 353_691
X32Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_690
X31Y13.LOGIC.LOGIC.INV.TA1 345_670
X31Y13.LOGIC.LOGIC.INV.TA2 346_670
X31Y13.LOGIC.LOGIC.INV.TB2 347_670
X31Y13.LOGIC.LOGIC.INV.BA2 348_670
X31Y13.LOGIC.LOGIC.INV.BB1 349_670
X31Y13.LOGIC.LOGIC.INV.BB2 350_670
X31Y13.LOGIC.LOGIC.ZINV.QCK 351_670
X31Y13.LOGIC.LOGIC.INV.TB1 352_670
X31Y13.LOGIC.LOGIC.INV.BA1 353_670
X31Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_669
X30Y13.LOGIC.LOGIC.INV.TA1 345_649
X30Y13.LOGIC.LOGIC.INV.TA2 346_649
X30Y13.LOGIC.LOGIC.INV.TB2 347_649
X30Y13.LOGIC.LOGIC.INV.BA2 348_649
X30Y13.LOGIC.LOGIC.INV.BB1 349_649
X30Y13.LOGIC.LOGIC.INV.BB2 350_649
X30Y13.LOGIC.LOGIC.ZINV.QCK 351_649
X30Y13.LOGIC.LOGIC.INV.TB1 352_649
X30Y13.LOGIC.LOGIC.INV.BA1 353_649
X30Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_648
X29Y13.LOGIC.LOGIC.INV.TA1 345_628
X29Y13.LOGIC.LOGIC.INV.TA2 346_628
X29Y13.LOGIC.LOGIC.INV.TB2 347_628
X29Y13.LOGIC.LOGIC.INV.BA2 348_628
X29Y13.LOGIC.LOGIC.INV.BB1 349_628
X29Y13.LOGIC.LOGIC.INV.BB2 350_628
X29Y13.LOGIC.LOGIC.ZINV.QCK 351_628
X29Y13.LOGIC.LOGIC.INV.TB1 352_628
X29Y13.LOGIC.LOGIC.INV.BA1 353_628
X29Y13.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 341_627
X29Y12.LOGIC.LOGIC.INV.TA1 317_628
X29Y12.LOGIC.LOGIC.INV.TA2 318_628
X29Y12.LOGIC.LOGIC.INV.TB2 319_628
X29Y12.LOGIC.LOGIC.INV.BA2 320_628
X29Y12.LOGIC.LOGIC.INV.BB1 321_628
X29Y12.LOGIC.LOGIC.INV.BB2 322_628
X29Y12.LOGIC.LOGIC.ZINV.QCK 323_628
X29Y12.LOGIC.LOGIC.INV.TB1 324_628
X29Y12.LOGIC.LOGIC.INV.BA1 325_628
X29Y12.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 313_627
X29Y11.LOGIC.LOGIC.INV.TA1 289_628
X29Y11.LOGIC.LOGIC.INV.TA2 290_628
X29Y11.LOGIC.LOGIC.INV.TB2 291_628
X29Y11.LOGIC.LOGIC.INV.BA2 292_628
X29Y11.LOGIC.LOGIC.INV.BB1 293_628
X29Y11.LOGIC.LOGIC.INV.BB2 294_628
X29Y11.LOGIC.LOGIC.ZINV.QCK 295_628
X29Y11.LOGIC.LOGIC.INV.TB1 296_628
X29Y11.LOGIC.LOGIC.INV.BA1 297_628
X29Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_627
X29Y10.LOGIC.LOGIC.INV.TA1 261_628
X29Y10.LOGIC.LOGIC.INV.TA2 262_628
X29Y10.LOGIC.LOGIC.INV.TB2 263_628
X29Y10.LOGIC.LOGIC.INV.BA2 264_628
X29Y10.LOGIC.LOGIC.INV.BB1 265_628
X29Y10.LOGIC.LOGIC.INV.BB2 266_628
X29Y10.LOGIC.LOGIC.ZINV.QCK 267_628
X29Y10.LOGIC.LOGIC.INV.TB1 268_628
X29Y10.LOGIC.LOGIC.INV.BA1 269_628
X29Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_627
X31Y10.LOGIC.LOGIC.INV.TA1 261_670
X31Y10.LOGIC.LOGIC.INV.TA2 262_670
X31Y10.LOGIC.LOGIC.INV.TB2 263_670
X31Y10.LOGIC.LOGIC.INV.BA2 264_670
X31Y10.LOGIC.LOGIC.INV.BB1 265_670
X31Y10.LOGIC.LOGIC.INV.BB2 266_670
X31Y10.LOGIC.LOGIC.ZINV.QCK 267_670
X31Y10.LOGIC.LOGIC.INV.TB1 268_670
X31Y10.LOGIC.LOGIC.INV.BA1 269_670
X31Y10.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 257_669
X31Y11.LOGIC.LOGIC.INV.TA1 289_670
X31Y11.LOGIC.LOGIC.INV.TA2 290_670
X31Y11.LOGIC.LOGIC.INV.TB2 291_670
X31Y11.LOGIC.LOGIC.INV.BA2 292_670
X31Y11.LOGIC.LOGIC.INV.BB1 293_670
X31Y11.LOGIC.LOGIC.INV.BB2 294_670
X31Y11.LOGIC.LOGIC.ZINV.QCK 295_670
X31Y11.LOGIC.LOGIC.INV.TB1 296_670
X31Y11.LOGIC.LOGIC.INV.BA1 297_670
X31Y11.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 285_669
X26Y7.LOGIC.LOGIC.INV.TA1 176_565
X26Y7.LOGIC.LOGIC.INV.TA2 177_565
X26Y7.LOGIC.LOGIC.INV.TB2 178_565
X26Y7.LOGIC.LOGIC.INV.BA2 179_565
X26Y7.LOGIC.LOGIC.INV.BB1 180_565
X26Y7.LOGIC.LOGIC.INV.BB2 181_565
X26Y7.LOGIC.LOGIC.ZINV.QCK 182_565
X26Y7.LOGIC.LOGIC.INV.TB1 183_565
X26Y7.LOGIC.LOGIC.INV.BA1 184_565
X26Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_564
X27Y8.LOGIC.LOGIC.INV.TA1 204_586
X27Y8.LOGIC.LOGIC.INV.TA2 205_586
X27Y8.LOGIC.LOGIC.INV.TB2 206_586
X27Y8.LOGIC.LOGIC.INV.BA2 207_586
X27Y8.LOGIC.LOGIC.INV.BB1 208_586
X27Y8.LOGIC.LOGIC.INV.BB2 209_586
X27Y8.LOGIC.LOGIC.ZINV.QCK 210_586
X27Y8.LOGIC.LOGIC.INV.TB1 211_586
X27Y8.LOGIC.LOGIC.INV.BA1 212_586
X27Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_585
X26Y8.LOGIC.LOGIC.INV.TA1 204_565
X26Y8.LOGIC.LOGIC.INV.TA2 205_565
X26Y8.LOGIC.LOGIC.INV.TB2 206_565
X26Y8.LOGIC.LOGIC.INV.BA2 207_565
X26Y8.LOGIC.LOGIC.INV.BB1 208_565
X26Y8.LOGIC.LOGIC.INV.BB2 209_565
X26Y8.LOGIC.LOGIC.ZINV.QCK 210_565
X26Y8.LOGIC.LOGIC.INV.TB1 211_565
X26Y8.LOGIC.LOGIC.INV.BA1 212_565
X26Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_564
X26Y6.LOGIC.LOGIC.INV.TA1 148_565
X26Y6.LOGIC.LOGIC.INV.TA2 149_565
X26Y6.LOGIC.LOGIC.INV.TB2 150_565
X26Y6.LOGIC.LOGIC.INV.BA2 151_565
X26Y6.LOGIC.LOGIC.INV.BB1 152_565
X26Y6.LOGIC.LOGIC.INV.BB2 153_565
X26Y6.LOGIC.LOGIC.ZINV.QCK 154_565
X26Y6.LOGIC.LOGIC.INV.TB1 155_565
X26Y6.LOGIC.LOGIC.INV.BA1 156_565
X26Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_564
X28Y7.LOGIC.LOGIC.INV.TA1 176_607
X28Y7.LOGIC.LOGIC.INV.TA2 177_607
X28Y7.LOGIC.LOGIC.INV.TB2 178_607
X28Y7.LOGIC.LOGIC.INV.BA2 179_607
X28Y7.LOGIC.LOGIC.INV.BB1 180_607
X28Y7.LOGIC.LOGIC.INV.BB2 181_607
X28Y7.LOGIC.LOGIC.ZINV.QCK 182_607
X28Y7.LOGIC.LOGIC.INV.TB1 183_607
X28Y7.LOGIC.LOGIC.INV.BA1 184_607
X28Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_606
X28Y6.LOGIC.LOGIC.INV.TA1 148_607
X28Y6.LOGIC.LOGIC.INV.TA2 149_607
X28Y6.LOGIC.LOGIC.INV.TB2 150_607
X28Y6.LOGIC.LOGIC.INV.BA2 151_607
X28Y6.LOGIC.LOGIC.INV.BB1 152_607
X28Y6.LOGIC.LOGIC.INV.BB2 153_607
X28Y6.LOGIC.LOGIC.ZINV.QCK 154_607
X28Y6.LOGIC.LOGIC.INV.TB1 155_607
X28Y6.LOGIC.LOGIC.INV.BA1 156_607
X28Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_606
X28Y8.LOGIC.LOGIC.INV.TA1 204_607
X28Y8.LOGIC.LOGIC.INV.TA2 205_607
X28Y8.LOGIC.LOGIC.INV.TB2 206_607
X28Y8.LOGIC.LOGIC.INV.BA2 207_607
X28Y8.LOGIC.LOGIC.INV.BB1 208_607
X28Y8.LOGIC.LOGIC.INV.BB2 209_607
X28Y8.LOGIC.LOGIC.ZINV.QCK 210_607
X28Y8.LOGIC.LOGIC.INV.TB1 211_607
X28Y8.LOGIC.LOGIC.INV.BA1 212_607
X28Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_606
X28Y9.LOGIC.LOGIC.INV.TA1 232_607
X28Y9.LOGIC.LOGIC.INV.TA2 233_607
X28Y9.LOGIC.LOGIC.INV.TB2 234_607
X28Y9.LOGIC.LOGIC.INV.BA2 235_607
X28Y9.LOGIC.LOGIC.INV.BB1 236_607
X28Y9.LOGIC.LOGIC.INV.BB2 237_607
X28Y9.LOGIC.LOGIC.ZINV.QCK 238_607
X28Y9.LOGIC.LOGIC.INV.TB1 239_607
X28Y9.LOGIC.LOGIC.INV.BA1 240_607
X28Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_606
X27Y9.LOGIC.LOGIC.INV.TA1 232_586
X27Y9.LOGIC.LOGIC.INV.TA2 233_586
X27Y9.LOGIC.LOGIC.INV.TB2 234_586
X27Y9.LOGIC.LOGIC.INV.BA2 235_586
X27Y9.LOGIC.LOGIC.INV.BB1 236_586
X27Y9.LOGIC.LOGIC.INV.BB2 237_586
X27Y9.LOGIC.LOGIC.ZINV.QCK 238_586
X27Y9.LOGIC.LOGIC.INV.TB1 239_586
X27Y9.LOGIC.LOGIC.INV.BA1 240_586
X27Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_585
X26Y9.LOGIC.LOGIC.INV.TA1 232_565
X26Y9.LOGIC.LOGIC.INV.TA2 233_565
X26Y9.LOGIC.LOGIC.INV.TB2 234_565
X26Y9.LOGIC.LOGIC.INV.BA2 235_565
X26Y9.LOGIC.LOGIC.INV.BB1 236_565
X26Y9.LOGIC.LOGIC.INV.BB2 237_565
X26Y9.LOGIC.LOGIC.ZINV.QCK 238_565
X26Y9.LOGIC.LOGIC.INV.TB1 239_565
X26Y9.LOGIC.LOGIC.INV.BA1 240_565
X26Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_564
X25Y9.LOGIC.LOGIC.INV.TA1 232_544
X25Y9.LOGIC.LOGIC.INV.TA2 233_544
X25Y9.LOGIC.LOGIC.INV.TB2 234_544
X25Y9.LOGIC.LOGIC.INV.BA2 235_544
X25Y9.LOGIC.LOGIC.INV.BB1 236_544
X25Y9.LOGIC.LOGIC.INV.BB2 237_544
X25Y9.LOGIC.LOGIC.ZINV.QCK 238_544
X25Y9.LOGIC.LOGIC.INV.TB1 239_544
X25Y9.LOGIC.LOGIC.INV.BA1 240_544
X25Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_543
X25Y8.LOGIC.LOGIC.INV.TA1 204_544
X25Y8.LOGIC.LOGIC.INV.TA2 205_544
X25Y8.LOGIC.LOGIC.INV.TB2 206_544
X25Y8.LOGIC.LOGIC.INV.BA2 207_544
X25Y8.LOGIC.LOGIC.INV.BB1 208_544
X25Y8.LOGIC.LOGIC.INV.BB2 209_544
X25Y8.LOGIC.LOGIC.ZINV.QCK 210_544
X25Y8.LOGIC.LOGIC.INV.TB1 211_544
X25Y8.LOGIC.LOGIC.INV.BA1 212_544
X25Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_543
X25Y7.LOGIC.LOGIC.INV.TA1 176_544
X25Y7.LOGIC.LOGIC.INV.TA2 177_544
X25Y7.LOGIC.LOGIC.INV.TB2 178_544
X25Y7.LOGIC.LOGIC.INV.BA2 179_544
X25Y7.LOGIC.LOGIC.INV.BB1 180_544
X25Y7.LOGIC.LOGIC.INV.BB2 181_544
X25Y7.LOGIC.LOGIC.ZINV.QCK 182_544
X25Y7.LOGIC.LOGIC.INV.TB1 183_544
X25Y7.LOGIC.LOGIC.INV.BA1 184_544
X25Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_543
X25Y6.LOGIC.LOGIC.INV.TA1 148_544
X25Y6.LOGIC.LOGIC.INV.TA2 149_544
X25Y6.LOGIC.LOGIC.INV.TB2 150_544
X25Y6.LOGIC.LOGIC.INV.BA2 151_544
X25Y6.LOGIC.LOGIC.INV.BB1 152_544
X25Y6.LOGIC.LOGIC.INV.BB2 153_544
X25Y6.LOGIC.LOGIC.ZINV.QCK 154_544
X25Y6.LOGIC.LOGIC.INV.TB1 155_544
X25Y6.LOGIC.LOGIC.INV.BA1 156_544
X25Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_543
X27Y6.LOGIC.LOGIC.INV.TA1 148_586
X27Y6.LOGIC.LOGIC.INV.TA2 149_586
X27Y6.LOGIC.LOGIC.INV.TB2 150_586
X27Y6.LOGIC.LOGIC.INV.BA2 151_586
X27Y6.LOGIC.LOGIC.INV.BB1 152_586
X27Y6.LOGIC.LOGIC.INV.BB2 153_586
X27Y6.LOGIC.LOGIC.ZINV.QCK 154_586
X27Y6.LOGIC.LOGIC.INV.TB1 155_586
X27Y6.LOGIC.LOGIC.INV.BA1 156_586
X27Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_585
X27Y7.LOGIC.LOGIC.INV.TA1 176_586
X27Y7.LOGIC.LOGIC.INV.TA2 177_586
X27Y7.LOGIC.LOGIC.INV.TB2 178_586
X27Y7.LOGIC.LOGIC.INV.BA2 179_586
X27Y7.LOGIC.LOGIC.INV.BB1 180_586
X27Y7.LOGIC.LOGIC.INV.BB2 181_586
X27Y7.LOGIC.LOGIC.ZINV.QCK 182_586
X27Y7.LOGIC.LOGIC.INV.TB1 183_586
X27Y7.LOGIC.LOGIC.INV.BA1 184_586
X27Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_585
X30Y7.LOGIC.LOGIC.INV.TA1 176_649
X30Y7.LOGIC.LOGIC.INV.TA2 177_649
X30Y7.LOGIC.LOGIC.INV.TB2 178_649
X30Y7.LOGIC.LOGIC.INV.BA2 179_649
X30Y7.LOGIC.LOGIC.INV.BB1 180_649
X30Y7.LOGIC.LOGIC.INV.BB2 181_649
X30Y7.LOGIC.LOGIC.ZINV.QCK 182_649
X30Y7.LOGIC.LOGIC.INV.TB1 183_649
X30Y7.LOGIC.LOGIC.INV.BA1 184_649
X30Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_648
X31Y8.LOGIC.LOGIC.INV.TA1 204_670
X31Y8.LOGIC.LOGIC.INV.TA2 205_670
X31Y8.LOGIC.LOGIC.INV.TB2 206_670
X31Y8.LOGIC.LOGIC.INV.BA2 207_670
X31Y8.LOGIC.LOGIC.INV.BB1 208_670
X31Y8.LOGIC.LOGIC.INV.BB2 209_670
X31Y8.LOGIC.LOGIC.ZINV.QCK 210_670
X31Y8.LOGIC.LOGIC.INV.TB1 211_670
X31Y8.LOGIC.LOGIC.INV.BA1 212_670
X31Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_669
X30Y8.LOGIC.LOGIC.INV.TA1 204_649
X30Y8.LOGIC.LOGIC.INV.TA2 205_649
X30Y8.LOGIC.LOGIC.INV.TB2 206_649
X30Y8.LOGIC.LOGIC.INV.BA2 207_649
X30Y8.LOGIC.LOGIC.INV.BB1 208_649
X30Y8.LOGIC.LOGIC.INV.BB2 209_649
X30Y8.LOGIC.LOGIC.ZINV.QCK 210_649
X30Y8.LOGIC.LOGIC.INV.TB1 211_649
X30Y8.LOGIC.LOGIC.INV.BA1 212_649
X30Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_648
X30Y6.LOGIC.LOGIC.INV.TA1 148_649
X30Y6.LOGIC.LOGIC.INV.TA2 149_649
X30Y6.LOGIC.LOGIC.INV.TB2 150_649
X30Y6.LOGIC.LOGIC.INV.BA2 151_649
X30Y6.LOGIC.LOGIC.INV.BB1 152_649
X30Y6.LOGIC.LOGIC.INV.BB2 153_649
X30Y6.LOGIC.LOGIC.ZINV.QCK 154_649
X30Y6.LOGIC.LOGIC.INV.TB1 155_649
X30Y6.LOGIC.LOGIC.INV.BA1 156_649
X30Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_648
X32Y7.LOGIC.LOGIC.INV.TA1 176_691
X32Y7.LOGIC.LOGIC.INV.TA2 177_691
X32Y7.LOGIC.LOGIC.INV.TB2 178_691
X32Y7.LOGIC.LOGIC.INV.BA2 179_691
X32Y7.LOGIC.LOGIC.INV.BB1 180_691
X32Y7.LOGIC.LOGIC.INV.BB2 181_691
X32Y7.LOGIC.LOGIC.ZINV.QCK 182_691
X32Y7.LOGIC.LOGIC.INV.TB1 183_691
X32Y7.LOGIC.LOGIC.INV.BA1 184_691
X32Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_690
X32Y6.LOGIC.LOGIC.INV.TA1 148_691
X32Y6.LOGIC.LOGIC.INV.TA2 149_691
X32Y6.LOGIC.LOGIC.INV.TB2 150_691
X32Y6.LOGIC.LOGIC.INV.BA2 151_691
X32Y6.LOGIC.LOGIC.INV.BB1 152_691
X32Y6.LOGIC.LOGIC.INV.BB2 153_691
X32Y6.LOGIC.LOGIC.ZINV.QCK 154_691
X32Y6.LOGIC.LOGIC.INV.TB1 155_691
X32Y6.LOGIC.LOGIC.INV.BA1 156_691
X32Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_690
X32Y8.LOGIC.LOGIC.INV.TA1 204_691
X32Y8.LOGIC.LOGIC.INV.TA2 205_691
X32Y8.LOGIC.LOGIC.INV.TB2 206_691
X32Y8.LOGIC.LOGIC.INV.BA2 207_691
X32Y8.LOGIC.LOGIC.INV.BB1 208_691
X32Y8.LOGIC.LOGIC.INV.BB2 209_691
X32Y8.LOGIC.LOGIC.ZINV.QCK 210_691
X32Y8.LOGIC.LOGIC.INV.TB1 211_691
X32Y8.LOGIC.LOGIC.INV.BA1 212_691
X32Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_690
X32Y9.LOGIC.LOGIC.INV.TA1 232_691
X32Y9.LOGIC.LOGIC.INV.TA2 233_691
X32Y9.LOGIC.LOGIC.INV.TB2 234_691
X32Y9.LOGIC.LOGIC.INV.BA2 235_691
X32Y9.LOGIC.LOGIC.INV.BB1 236_691
X32Y9.LOGIC.LOGIC.INV.BB2 237_691
X32Y9.LOGIC.LOGIC.ZINV.QCK 238_691
X32Y9.LOGIC.LOGIC.INV.TB1 239_691
X32Y9.LOGIC.LOGIC.INV.BA1 240_691
X32Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_690
X31Y9.LOGIC.LOGIC.INV.TA1 232_670
X31Y9.LOGIC.LOGIC.INV.TA2 233_670
X31Y9.LOGIC.LOGIC.INV.TB2 234_670
X31Y9.LOGIC.LOGIC.INV.BA2 235_670
X31Y9.LOGIC.LOGIC.INV.BB1 236_670
X31Y9.LOGIC.LOGIC.INV.BB2 237_670
X31Y9.LOGIC.LOGIC.ZINV.QCK 238_670
X31Y9.LOGIC.LOGIC.INV.TB1 239_670
X31Y9.LOGIC.LOGIC.INV.BA1 240_670
X31Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_669
X30Y9.LOGIC.LOGIC.INV.TA1 232_649
X30Y9.LOGIC.LOGIC.INV.TA2 233_649
X30Y9.LOGIC.LOGIC.INV.TB2 234_649
X30Y9.LOGIC.LOGIC.INV.BA2 235_649
X30Y9.LOGIC.LOGIC.INV.BB1 236_649
X30Y9.LOGIC.LOGIC.INV.BB2 237_649
X30Y9.LOGIC.LOGIC.ZINV.QCK 238_649
X30Y9.LOGIC.LOGIC.INV.TB1 239_649
X30Y9.LOGIC.LOGIC.INV.BA1 240_649
X30Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_648
X29Y9.LOGIC.LOGIC.INV.TA1 232_628
X29Y9.LOGIC.LOGIC.INV.TA2 233_628
X29Y9.LOGIC.LOGIC.INV.TB2 234_628
X29Y9.LOGIC.LOGIC.INV.BA2 235_628
X29Y9.LOGIC.LOGIC.INV.BB1 236_628
X29Y9.LOGIC.LOGIC.INV.BB2 237_628
X29Y9.LOGIC.LOGIC.ZINV.QCK 238_628
X29Y9.LOGIC.LOGIC.INV.TB1 239_628
X29Y9.LOGIC.LOGIC.INV.BA1 240_628
X29Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_627
X29Y8.LOGIC.LOGIC.INV.TA1 204_628
X29Y8.LOGIC.LOGIC.INV.TA2 205_628
X29Y8.LOGIC.LOGIC.INV.TB2 206_628
X29Y8.LOGIC.LOGIC.INV.BA2 207_628
X29Y8.LOGIC.LOGIC.INV.BB1 208_628
X29Y8.LOGIC.LOGIC.INV.BB2 209_628
X29Y8.LOGIC.LOGIC.ZINV.QCK 210_628
X29Y8.LOGIC.LOGIC.INV.TB1 211_628
X29Y8.LOGIC.LOGIC.INV.BA1 212_628
X29Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_627
X29Y7.LOGIC.LOGIC.INV.TA1 176_628
X29Y7.LOGIC.LOGIC.INV.TA2 177_628
X29Y7.LOGIC.LOGIC.INV.TB2 178_628
X29Y7.LOGIC.LOGIC.INV.BA2 179_628
X29Y7.LOGIC.LOGIC.INV.BB1 180_628
X29Y7.LOGIC.LOGIC.INV.BB2 181_628
X29Y7.LOGIC.LOGIC.ZINV.QCK 182_628
X29Y7.LOGIC.LOGIC.INV.TB1 183_628
X29Y7.LOGIC.LOGIC.INV.BA1 184_628
X29Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_627
X29Y6.LOGIC.LOGIC.INV.TA1 148_628
X29Y6.LOGIC.LOGIC.INV.TA2 149_628
X29Y6.LOGIC.LOGIC.INV.TB2 150_628
X29Y6.LOGIC.LOGIC.INV.BA2 151_628
X29Y6.LOGIC.LOGIC.INV.BB1 152_628
X29Y6.LOGIC.LOGIC.INV.BB2 153_628
X29Y6.LOGIC.LOGIC.ZINV.QCK 154_628
X29Y6.LOGIC.LOGIC.INV.TB1 155_628
X29Y6.LOGIC.LOGIC.INV.BA1 156_628
X29Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_627
X31Y6.LOGIC.LOGIC.INV.TA1 148_670
X31Y6.LOGIC.LOGIC.INV.TA2 149_670
X31Y6.LOGIC.LOGIC.INV.TB2 150_670
X31Y6.LOGIC.LOGIC.INV.BA2 151_670
X31Y6.LOGIC.LOGIC.INV.BB1 152_670
X31Y6.LOGIC.LOGIC.INV.BB2 153_670
X31Y6.LOGIC.LOGIC.ZINV.QCK 154_670
X31Y6.LOGIC.LOGIC.INV.TB1 155_670
X31Y6.LOGIC.LOGIC.INV.BA1 156_670
X31Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_669
X31Y7.LOGIC.LOGIC.INV.TA1 176_670
X31Y7.LOGIC.LOGIC.INV.TA2 177_670
X31Y7.LOGIC.LOGIC.INV.TB2 178_670
X31Y7.LOGIC.LOGIC.INV.BA2 179_670
X31Y7.LOGIC.LOGIC.INV.BB1 180_670
X31Y7.LOGIC.LOGIC.INV.BB2 181_670
X31Y7.LOGIC.LOGIC.ZINV.QCK 182_670
X31Y7.LOGIC.LOGIC.INV.TB1 183_670
X31Y7.LOGIC.LOGIC.INV.BA1 184_670
X31Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_669
X26Y3.LOGIC.LOGIC.INV.TA1 64_565
X26Y3.LOGIC.LOGIC.INV.TA2 65_565
X26Y3.LOGIC.LOGIC.INV.TB2 66_565
X26Y3.LOGIC.LOGIC.INV.BA2 67_565
X26Y3.LOGIC.LOGIC.INV.BB1 68_565
X26Y3.LOGIC.LOGIC.INV.BB2 69_565
X26Y3.LOGIC.LOGIC.ZINV.QCK 70_565
X26Y3.LOGIC.LOGIC.INV.TB1 71_565
X26Y3.LOGIC.LOGIC.INV.BA1 72_565
X26Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_564
X27Y4.LOGIC.LOGIC.INV.TA1 92_586
X27Y4.LOGIC.LOGIC.INV.TA2 93_586
X27Y4.LOGIC.LOGIC.INV.TB2 94_586
X27Y4.LOGIC.LOGIC.INV.BA2 95_586
X27Y4.LOGIC.LOGIC.INV.BB1 96_586
X27Y4.LOGIC.LOGIC.INV.BB2 97_586
X27Y4.LOGIC.LOGIC.ZINV.QCK 98_586
X27Y4.LOGIC.LOGIC.INV.TB1 99_586
X27Y4.LOGIC.LOGIC.INV.BA1 100_586
X27Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_585
X26Y4.LOGIC.LOGIC.INV.TA1 92_565
X26Y4.LOGIC.LOGIC.INV.TA2 93_565
X26Y4.LOGIC.LOGIC.INV.TB2 94_565
X26Y4.LOGIC.LOGIC.INV.BA2 95_565
X26Y4.LOGIC.LOGIC.INV.BB1 96_565
X26Y4.LOGIC.LOGIC.INV.BB2 97_565
X26Y4.LOGIC.LOGIC.ZINV.QCK 98_565
X26Y4.LOGIC.LOGIC.INV.TB1 99_565
X26Y4.LOGIC.LOGIC.INV.BA1 100_565
X26Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_564
X26Y2.LOGIC.LOGIC.INV.TA1 36_565
X26Y2.LOGIC.LOGIC.INV.TA2 37_565
X26Y2.LOGIC.LOGIC.INV.TB2 38_565
X26Y2.LOGIC.LOGIC.INV.BA2 39_565
X26Y2.LOGIC.LOGIC.INV.BB1 40_565
X26Y2.LOGIC.LOGIC.INV.BB2 41_565
X26Y2.LOGIC.LOGIC.ZINV.QCK 42_565
X26Y2.LOGIC.LOGIC.INV.TB1 43_565
X26Y2.LOGIC.LOGIC.INV.BA1 44_565
X26Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_564
X28Y3.LOGIC.LOGIC.INV.TA1 64_607
X28Y3.LOGIC.LOGIC.INV.TA2 65_607
X28Y3.LOGIC.LOGIC.INV.TB2 66_607
X28Y3.LOGIC.LOGIC.INV.BA2 67_607
X28Y3.LOGIC.LOGIC.INV.BB1 68_607
X28Y3.LOGIC.LOGIC.INV.BB2 69_607
X28Y3.LOGIC.LOGIC.ZINV.QCK 70_607
X28Y3.LOGIC.LOGIC.INV.TB1 71_607
X28Y3.LOGIC.LOGIC.INV.BA1 72_607
X28Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_606
X28Y2.LOGIC.LOGIC.INV.TA1 36_607
X28Y2.LOGIC.LOGIC.INV.TA2 37_607
X28Y2.LOGIC.LOGIC.INV.TB2 38_607
X28Y2.LOGIC.LOGIC.INV.BA2 39_607
X28Y2.LOGIC.LOGIC.INV.BB1 40_607
X28Y2.LOGIC.LOGIC.INV.BB2 41_607
X28Y2.LOGIC.LOGIC.ZINV.QCK 42_607
X28Y2.LOGIC.LOGIC.INV.TB1 43_607
X28Y2.LOGIC.LOGIC.INV.BA1 44_607
X28Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_606
X28Y4.LOGIC.LOGIC.INV.TA1 92_607
X28Y4.LOGIC.LOGIC.INV.TA2 93_607
X28Y4.LOGIC.LOGIC.INV.TB2 94_607
X28Y4.LOGIC.LOGIC.INV.BA2 95_607
X28Y4.LOGIC.LOGIC.INV.BB1 96_607
X28Y4.LOGIC.LOGIC.INV.BB2 97_607
X28Y4.LOGIC.LOGIC.ZINV.QCK 98_607
X28Y4.LOGIC.LOGIC.INV.TB1 99_607
X28Y4.LOGIC.LOGIC.INV.BA1 100_607
X28Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_606
X28Y5.LOGIC.LOGIC.INV.TA1 120_607
X28Y5.LOGIC.LOGIC.INV.TA2 121_607
X28Y5.LOGIC.LOGIC.INV.TB2 122_607
X28Y5.LOGIC.LOGIC.INV.BA2 123_607
X28Y5.LOGIC.LOGIC.INV.BB1 124_607
X28Y5.LOGIC.LOGIC.INV.BB2 125_607
X28Y5.LOGIC.LOGIC.ZINV.QCK 126_607
X28Y5.LOGIC.LOGIC.INV.TB1 127_607
X28Y5.LOGIC.LOGIC.INV.BA1 128_607
X28Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_606
X27Y5.LOGIC.LOGIC.INV.TA1 120_586
X27Y5.LOGIC.LOGIC.INV.TA2 121_586
X27Y5.LOGIC.LOGIC.INV.TB2 122_586
X27Y5.LOGIC.LOGIC.INV.BA2 123_586
X27Y5.LOGIC.LOGIC.INV.BB1 124_586
X27Y5.LOGIC.LOGIC.INV.BB2 125_586
X27Y5.LOGIC.LOGIC.ZINV.QCK 126_586
X27Y5.LOGIC.LOGIC.INV.TB1 127_586
X27Y5.LOGIC.LOGIC.INV.BA1 128_586
X27Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_585
X26Y5.LOGIC.LOGIC.INV.TA1 120_565
X26Y5.LOGIC.LOGIC.INV.TA2 121_565
X26Y5.LOGIC.LOGIC.INV.TB2 122_565
X26Y5.LOGIC.LOGIC.INV.BA2 123_565
X26Y5.LOGIC.LOGIC.INV.BB1 124_565
X26Y5.LOGIC.LOGIC.INV.BB2 125_565
X26Y5.LOGIC.LOGIC.ZINV.QCK 126_565
X26Y5.LOGIC.LOGIC.INV.TB1 127_565
X26Y5.LOGIC.LOGIC.INV.BA1 128_565
X26Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_564
X25Y5.LOGIC.LOGIC.INV.TA1 120_544
X25Y5.LOGIC.LOGIC.INV.TA2 121_544
X25Y5.LOGIC.LOGIC.INV.TB2 122_544
X25Y5.LOGIC.LOGIC.INV.BA2 123_544
X25Y5.LOGIC.LOGIC.INV.BB1 124_544
X25Y5.LOGIC.LOGIC.INV.BB2 125_544
X25Y5.LOGIC.LOGIC.ZINV.QCK 126_544
X25Y5.LOGIC.LOGIC.INV.TB1 127_544
X25Y5.LOGIC.LOGIC.INV.BA1 128_544
X25Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_543
X25Y4.LOGIC.LOGIC.INV.TA1 92_544
X25Y4.LOGIC.LOGIC.INV.TA2 93_544
X25Y4.LOGIC.LOGIC.INV.TB2 94_544
X25Y4.LOGIC.LOGIC.INV.BA2 95_544
X25Y4.LOGIC.LOGIC.INV.BB1 96_544
X25Y4.LOGIC.LOGIC.INV.BB2 97_544
X25Y4.LOGIC.LOGIC.ZINV.QCK 98_544
X25Y4.LOGIC.LOGIC.INV.TB1 99_544
X25Y4.LOGIC.LOGIC.INV.BA1 100_544
X25Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_543
X25Y3.LOGIC.LOGIC.INV.TA1 64_544
X25Y3.LOGIC.LOGIC.INV.TA2 65_544
X25Y3.LOGIC.LOGIC.INV.TB2 66_544
X25Y3.LOGIC.LOGIC.INV.BA2 67_544
X25Y3.LOGIC.LOGIC.INV.BB1 68_544
X25Y3.LOGIC.LOGIC.INV.BB2 69_544
X25Y3.LOGIC.LOGIC.ZINV.QCK 70_544
X25Y3.LOGIC.LOGIC.INV.TB1 71_544
X25Y3.LOGIC.LOGIC.INV.BA1 72_544
X25Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_543
X25Y2.LOGIC.LOGIC.INV.TA1 36_544
X25Y2.LOGIC.LOGIC.INV.TA2 37_544
X25Y2.LOGIC.LOGIC.INV.TB2 38_544
X25Y2.LOGIC.LOGIC.INV.BA2 39_544
X25Y2.LOGIC.LOGIC.INV.BB1 40_544
X25Y2.LOGIC.LOGIC.INV.BB2 41_544
X25Y2.LOGIC.LOGIC.ZINV.QCK 42_544
X25Y2.LOGIC.LOGIC.INV.TB1 43_544
X25Y2.LOGIC.LOGIC.INV.BA1 44_544
X25Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_543
X27Y2.LOGIC.LOGIC.INV.TA1 36_586
X27Y2.LOGIC.LOGIC.INV.TA2 37_586
X27Y2.LOGIC.LOGIC.INV.TB2 38_586
X27Y2.LOGIC.LOGIC.INV.BA2 39_586
X27Y2.LOGIC.LOGIC.INV.BB1 40_586
X27Y2.LOGIC.LOGIC.INV.BB2 41_586
X27Y2.LOGIC.LOGIC.ZINV.QCK 42_586
X27Y2.LOGIC.LOGIC.INV.TB1 43_586
X27Y2.LOGIC.LOGIC.INV.BA1 44_586
X27Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_585
X27Y3.LOGIC.LOGIC.INV.TA1 64_586
X27Y3.LOGIC.LOGIC.INV.TA2 65_586
X27Y3.LOGIC.LOGIC.INV.TB2 66_586
X27Y3.LOGIC.LOGIC.INV.BA2 67_586
X27Y3.LOGIC.LOGIC.INV.BB1 68_586
X27Y3.LOGIC.LOGIC.INV.BB2 69_586
X27Y3.LOGIC.LOGIC.ZINV.QCK 70_586
X27Y3.LOGIC.LOGIC.INV.TB1 71_586
X27Y3.LOGIC.LOGIC.INV.BA1 72_586
X27Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_585
X30Y3.LOGIC.LOGIC.INV.TA1 64_649
X30Y3.LOGIC.LOGIC.INV.TA2 65_649
X30Y3.LOGIC.LOGIC.INV.TB2 66_649
X30Y3.LOGIC.LOGIC.INV.BA2 67_649
X30Y3.LOGIC.LOGIC.INV.BB1 68_649
X30Y3.LOGIC.LOGIC.INV.BB2 69_649
X30Y3.LOGIC.LOGIC.ZINV.QCK 70_649
X30Y3.LOGIC.LOGIC.INV.TB1 71_649
X30Y3.LOGIC.LOGIC.INV.BA1 72_649
X30Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_648
X31Y4.LOGIC.LOGIC.INV.TA1 92_670
X31Y4.LOGIC.LOGIC.INV.TA2 93_670
X31Y4.LOGIC.LOGIC.INV.TB2 94_670
X31Y4.LOGIC.LOGIC.INV.BA2 95_670
X31Y4.LOGIC.LOGIC.INV.BB1 96_670
X31Y4.LOGIC.LOGIC.INV.BB2 97_670
X31Y4.LOGIC.LOGIC.ZINV.QCK 98_670
X31Y4.LOGIC.LOGIC.INV.TB1 99_670
X31Y4.LOGIC.LOGIC.INV.BA1 100_670
X31Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_669
X30Y4.LOGIC.LOGIC.INV.TA1 92_649
X30Y4.LOGIC.LOGIC.INV.TA2 93_649
X30Y4.LOGIC.LOGIC.INV.TB2 94_649
X30Y4.LOGIC.LOGIC.INV.BA2 95_649
X30Y4.LOGIC.LOGIC.INV.BB1 96_649
X30Y4.LOGIC.LOGIC.INV.BB2 97_649
X30Y4.LOGIC.LOGIC.ZINV.QCK 98_649
X30Y4.LOGIC.LOGIC.INV.TB1 99_649
X30Y4.LOGIC.LOGIC.INV.BA1 100_649
X30Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_648
X30Y2.LOGIC.LOGIC.INV.TA1 36_649
X30Y2.LOGIC.LOGIC.INV.TA2 37_649
X30Y2.LOGIC.LOGIC.INV.TB2 38_649
X30Y2.LOGIC.LOGIC.INV.BA2 39_649
X30Y2.LOGIC.LOGIC.INV.BB1 40_649
X30Y2.LOGIC.LOGIC.INV.BB2 41_649
X30Y2.LOGIC.LOGIC.ZINV.QCK 42_649
X30Y2.LOGIC.LOGIC.INV.TB1 43_649
X30Y2.LOGIC.LOGIC.INV.BA1 44_649
X30Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_648
X32Y3.LOGIC.LOGIC.INV.TA1 64_691
X32Y3.LOGIC.LOGIC.INV.TA2 65_691
X32Y3.LOGIC.LOGIC.INV.TB2 66_691
X32Y3.LOGIC.LOGIC.INV.BA2 67_691
X32Y3.LOGIC.LOGIC.INV.BB1 68_691
X32Y3.LOGIC.LOGIC.INV.BB2 69_691
X32Y3.LOGIC.LOGIC.ZINV.QCK 70_691
X32Y3.LOGIC.LOGIC.INV.TB1 71_691
X32Y3.LOGIC.LOGIC.INV.BA1 72_691
X32Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_690
X32Y2.LOGIC.LOGIC.INV.TA1 36_691
X32Y2.LOGIC.LOGIC.INV.TA2 37_691
X32Y2.LOGIC.LOGIC.INV.TB2 38_691
X32Y2.LOGIC.LOGIC.INV.BA2 39_691
X32Y2.LOGIC.LOGIC.INV.BB1 40_691
X32Y2.LOGIC.LOGIC.INV.BB2 41_691
X32Y2.LOGIC.LOGIC.ZINV.QCK 42_691
X32Y2.LOGIC.LOGIC.INV.TB1 43_691
X32Y2.LOGIC.LOGIC.INV.BA1 44_691
X32Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_690
X32Y4.LOGIC.LOGIC.INV.TA1 92_691
X32Y4.LOGIC.LOGIC.INV.TA2 93_691
X32Y4.LOGIC.LOGIC.INV.TB2 94_691
X32Y4.LOGIC.LOGIC.INV.BA2 95_691
X32Y4.LOGIC.LOGIC.INV.BB1 96_691
X32Y4.LOGIC.LOGIC.INV.BB2 97_691
X32Y4.LOGIC.LOGIC.ZINV.QCK 98_691
X32Y4.LOGIC.LOGIC.INV.TB1 99_691
X32Y4.LOGIC.LOGIC.INV.BA1 100_691
X32Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_690
X32Y5.LOGIC.LOGIC.INV.TA1 120_691
X32Y5.LOGIC.LOGIC.INV.TA2 121_691
X32Y5.LOGIC.LOGIC.INV.TB2 122_691
X32Y5.LOGIC.LOGIC.INV.BA2 123_691
X32Y5.LOGIC.LOGIC.INV.BB1 124_691
X32Y5.LOGIC.LOGIC.INV.BB2 125_691
X32Y5.LOGIC.LOGIC.ZINV.QCK 126_691
X32Y5.LOGIC.LOGIC.INV.TB1 127_691
X32Y5.LOGIC.LOGIC.INV.BA1 128_691
X32Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_690
X31Y5.LOGIC.LOGIC.INV.TA1 120_670
X31Y5.LOGIC.LOGIC.INV.TA2 121_670
X31Y5.LOGIC.LOGIC.INV.TB2 122_670
X31Y5.LOGIC.LOGIC.INV.BA2 123_670
X31Y5.LOGIC.LOGIC.INV.BB1 124_670
X31Y5.LOGIC.LOGIC.INV.BB2 125_670
X31Y5.LOGIC.LOGIC.ZINV.QCK 126_670
X31Y5.LOGIC.LOGIC.INV.TB1 127_670
X31Y5.LOGIC.LOGIC.INV.BA1 128_670
X31Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_669
X30Y5.LOGIC.LOGIC.INV.TA1 120_649
X30Y5.LOGIC.LOGIC.INV.TA2 121_649
X30Y5.LOGIC.LOGIC.INV.TB2 122_649
X30Y5.LOGIC.LOGIC.INV.BA2 123_649
X30Y5.LOGIC.LOGIC.INV.BB1 124_649
X30Y5.LOGIC.LOGIC.INV.BB2 125_649
X30Y5.LOGIC.LOGIC.ZINV.QCK 126_649
X30Y5.LOGIC.LOGIC.INV.TB1 127_649
X30Y5.LOGIC.LOGIC.INV.BA1 128_649
X30Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_648
X29Y5.LOGIC.LOGIC.INV.TA1 120_628
X29Y5.LOGIC.LOGIC.INV.TA2 121_628
X29Y5.LOGIC.LOGIC.INV.TB2 122_628
X29Y5.LOGIC.LOGIC.INV.BA2 123_628
X29Y5.LOGIC.LOGIC.INV.BB1 124_628
X29Y5.LOGIC.LOGIC.INV.BB2 125_628
X29Y5.LOGIC.LOGIC.ZINV.QCK 126_628
X29Y5.LOGIC.LOGIC.INV.TB1 127_628
X29Y5.LOGIC.LOGIC.INV.BA1 128_628
X29Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_627
X29Y4.LOGIC.LOGIC.INV.TA1 92_628
X29Y4.LOGIC.LOGIC.INV.TA2 93_628
X29Y4.LOGIC.LOGIC.INV.TB2 94_628
X29Y4.LOGIC.LOGIC.INV.BA2 95_628
X29Y4.LOGIC.LOGIC.INV.BB1 96_628
X29Y4.LOGIC.LOGIC.INV.BB2 97_628
X29Y4.LOGIC.LOGIC.ZINV.QCK 98_628
X29Y4.LOGIC.LOGIC.INV.TB1 99_628
X29Y4.LOGIC.LOGIC.INV.BA1 100_628
X29Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_627
X29Y3.LOGIC.LOGIC.INV.TA1 64_628
X29Y3.LOGIC.LOGIC.INV.TA2 65_628
X29Y3.LOGIC.LOGIC.INV.TB2 66_628
X29Y3.LOGIC.LOGIC.INV.BA2 67_628
X29Y3.LOGIC.LOGIC.INV.BB1 68_628
X29Y3.LOGIC.LOGIC.INV.BB2 69_628
X29Y3.LOGIC.LOGIC.ZINV.QCK 70_628
X29Y3.LOGIC.LOGIC.INV.TB1 71_628
X29Y3.LOGIC.LOGIC.INV.BA1 72_628
X29Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_627
X29Y2.LOGIC.LOGIC.INV.TA1 36_628
X29Y2.LOGIC.LOGIC.INV.TA2 37_628
X29Y2.LOGIC.LOGIC.INV.TB2 38_628
X29Y2.LOGIC.LOGIC.INV.BA2 39_628
X29Y2.LOGIC.LOGIC.INV.BB1 40_628
X29Y2.LOGIC.LOGIC.INV.BB2 41_628
X29Y2.LOGIC.LOGIC.ZINV.QCK 42_628
X29Y2.LOGIC.LOGIC.INV.TB1 43_628
X29Y2.LOGIC.LOGIC.INV.BA1 44_628
X29Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_627
X31Y2.LOGIC.LOGIC.INV.TA1 36_670
X31Y2.LOGIC.LOGIC.INV.TA2 37_670
X31Y2.LOGIC.LOGIC.INV.TB2 38_670
X31Y2.LOGIC.LOGIC.INV.BA2 39_670
X31Y2.LOGIC.LOGIC.INV.BB1 40_670
X31Y2.LOGIC.LOGIC.INV.BB2 41_670
X31Y2.LOGIC.LOGIC.ZINV.QCK 42_670
X31Y2.LOGIC.LOGIC.INV.TB1 43_670
X31Y2.LOGIC.LOGIC.INV.BA1 44_670
X31Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_669
X31Y3.LOGIC.LOGIC.INV.TA1 64_670
X31Y3.LOGIC.LOGIC.INV.TA2 65_670
X31Y3.LOGIC.LOGIC.INV.TB2 66_670
X31Y3.LOGIC.LOGIC.INV.BA2 67_670
X31Y3.LOGIC.LOGIC.INV.BB1 68_670
X31Y3.LOGIC.LOGIC.INV.BB2 69_670
X31Y3.LOGIC.LOGIC.ZINV.QCK 70_670
X31Y3.LOGIC.LOGIC.INV.TB1 71_670
X31Y3.LOGIC.LOGIC.INV.BA1 72_670
X31Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_669
X18Y7.LOGIC.LOGIC.INV.TA1 176_397
X18Y7.LOGIC.LOGIC.INV.TA2 177_397
X18Y7.LOGIC.LOGIC.INV.TB2 178_397
X18Y7.LOGIC.LOGIC.INV.BA2 179_397
X18Y7.LOGIC.LOGIC.INV.BB1 180_397
X18Y7.LOGIC.LOGIC.INV.BB2 181_397
X18Y7.LOGIC.LOGIC.ZINV.QCK 182_397
X18Y7.LOGIC.LOGIC.INV.TB1 183_397
X18Y7.LOGIC.LOGIC.INV.BA1 184_397
X18Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_396
X19Y8.LOGIC.LOGIC.INV.TA1 204_418
X19Y8.LOGIC.LOGIC.INV.TA2 205_418
X19Y8.LOGIC.LOGIC.INV.TB2 206_418
X19Y8.LOGIC.LOGIC.INV.BA2 207_418
X19Y8.LOGIC.LOGIC.INV.BB1 208_418
X19Y8.LOGIC.LOGIC.INV.BB2 209_418
X19Y8.LOGIC.LOGIC.ZINV.QCK 210_418
X19Y8.LOGIC.LOGIC.INV.TB1 211_418
X19Y8.LOGIC.LOGIC.INV.BA1 212_418
X19Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_417
X18Y8.LOGIC.LOGIC.INV.TA1 204_397
X18Y8.LOGIC.LOGIC.INV.TA2 205_397
X18Y8.LOGIC.LOGIC.INV.TB2 206_397
X18Y8.LOGIC.LOGIC.INV.BA2 207_397
X18Y8.LOGIC.LOGIC.INV.BB1 208_397
X18Y8.LOGIC.LOGIC.INV.BB2 209_397
X18Y8.LOGIC.LOGIC.ZINV.QCK 210_397
X18Y8.LOGIC.LOGIC.INV.TB1 211_397
X18Y8.LOGIC.LOGIC.INV.BA1 212_397
X18Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_396
X18Y6.LOGIC.LOGIC.INV.TA1 148_397
X18Y6.LOGIC.LOGIC.INV.TA2 149_397
X18Y6.LOGIC.LOGIC.INV.TB2 150_397
X18Y6.LOGIC.LOGIC.INV.BA2 151_397
X18Y6.LOGIC.LOGIC.INV.BB1 152_397
X18Y6.LOGIC.LOGIC.INV.BB2 153_397
X18Y6.LOGIC.LOGIC.ZINV.QCK 154_397
X18Y6.LOGIC.LOGIC.INV.TB1 155_397
X18Y6.LOGIC.LOGIC.INV.BA1 156_397
X18Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_396
X20Y7.LOGIC.LOGIC.INV.TA1 176_439
X20Y7.LOGIC.LOGIC.INV.TA2 177_439
X20Y7.LOGIC.LOGIC.INV.TB2 178_439
X20Y7.LOGIC.LOGIC.INV.BA2 179_439
X20Y7.LOGIC.LOGIC.INV.BB1 180_439
X20Y7.LOGIC.LOGIC.INV.BB2 181_439
X20Y7.LOGIC.LOGIC.ZINV.QCK 182_439
X20Y7.LOGIC.LOGIC.INV.TB1 183_439
X20Y7.LOGIC.LOGIC.INV.BA1 184_439
X20Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_438
X20Y6.LOGIC.LOGIC.INV.TA1 148_439
X20Y6.LOGIC.LOGIC.INV.TA2 149_439
X20Y6.LOGIC.LOGIC.INV.TB2 150_439
X20Y6.LOGIC.LOGIC.INV.BA2 151_439
X20Y6.LOGIC.LOGIC.INV.BB1 152_439
X20Y6.LOGIC.LOGIC.INV.BB2 153_439
X20Y6.LOGIC.LOGIC.ZINV.QCK 154_439
X20Y6.LOGIC.LOGIC.INV.TB1 155_439
X20Y6.LOGIC.LOGIC.INV.BA1 156_439
X20Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_438
X20Y8.LOGIC.LOGIC.INV.TA1 204_439
X20Y8.LOGIC.LOGIC.INV.TA2 205_439
X20Y8.LOGIC.LOGIC.INV.TB2 206_439
X20Y8.LOGIC.LOGIC.INV.BA2 207_439
X20Y8.LOGIC.LOGIC.INV.BB1 208_439
X20Y8.LOGIC.LOGIC.INV.BB2 209_439
X20Y8.LOGIC.LOGIC.ZINV.QCK 210_439
X20Y8.LOGIC.LOGIC.INV.TB1 211_439
X20Y8.LOGIC.LOGIC.INV.BA1 212_439
X20Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_438
X20Y9.LOGIC.LOGIC.INV.TA1 232_439
X20Y9.LOGIC.LOGIC.INV.TA2 233_439
X20Y9.LOGIC.LOGIC.INV.TB2 234_439
X20Y9.LOGIC.LOGIC.INV.BA2 235_439
X20Y9.LOGIC.LOGIC.INV.BB1 236_439
X20Y9.LOGIC.LOGIC.INV.BB2 237_439
X20Y9.LOGIC.LOGIC.ZINV.QCK 238_439
X20Y9.LOGIC.LOGIC.INV.TB1 239_439
X20Y9.LOGIC.LOGIC.INV.BA1 240_439
X20Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_438
X19Y9.LOGIC.LOGIC.INV.TA1 232_418
X19Y9.LOGIC.LOGIC.INV.TA2 233_418
X19Y9.LOGIC.LOGIC.INV.TB2 234_418
X19Y9.LOGIC.LOGIC.INV.BA2 235_418
X19Y9.LOGIC.LOGIC.INV.BB1 236_418
X19Y9.LOGIC.LOGIC.INV.BB2 237_418
X19Y9.LOGIC.LOGIC.ZINV.QCK 238_418
X19Y9.LOGIC.LOGIC.INV.TB1 239_418
X19Y9.LOGIC.LOGIC.INV.BA1 240_418
X19Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_417
X18Y9.LOGIC.LOGIC.INV.TA1 232_397
X18Y9.LOGIC.LOGIC.INV.TA2 233_397
X18Y9.LOGIC.LOGIC.INV.TB2 234_397
X18Y9.LOGIC.LOGIC.INV.BA2 235_397
X18Y9.LOGIC.LOGIC.INV.BB1 236_397
X18Y9.LOGIC.LOGIC.INV.BB2 237_397
X18Y9.LOGIC.LOGIC.ZINV.QCK 238_397
X18Y9.LOGIC.LOGIC.INV.TB1 239_397
X18Y9.LOGIC.LOGIC.INV.BA1 240_397
X18Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_396
X17Y9.LOGIC.LOGIC.INV.TA1 232_376
X17Y9.LOGIC.LOGIC.INV.TA2 233_376
X17Y9.LOGIC.LOGIC.INV.TB2 234_376
X17Y9.LOGIC.LOGIC.INV.BA2 235_376
X17Y9.LOGIC.LOGIC.INV.BB1 236_376
X17Y9.LOGIC.LOGIC.INV.BB2 237_376
X17Y9.LOGIC.LOGIC.ZINV.QCK 238_376
X17Y9.LOGIC.LOGIC.INV.TB1 239_376
X17Y9.LOGIC.LOGIC.INV.BA1 240_376
X17Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_375
X17Y8.LOGIC.LOGIC.INV.TA1 204_376
X17Y8.LOGIC.LOGIC.INV.TA2 205_376
X17Y8.LOGIC.LOGIC.INV.TB2 206_376
X17Y8.LOGIC.LOGIC.INV.BA2 207_376
X17Y8.LOGIC.LOGIC.INV.BB1 208_376
X17Y8.LOGIC.LOGIC.INV.BB2 209_376
X17Y8.LOGIC.LOGIC.ZINV.QCK 210_376
X17Y8.LOGIC.LOGIC.INV.TB1 211_376
X17Y8.LOGIC.LOGIC.INV.BA1 212_376
X17Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_375
X17Y7.LOGIC.LOGIC.INV.TA1 176_376
X17Y7.LOGIC.LOGIC.INV.TA2 177_376
X17Y7.LOGIC.LOGIC.INV.TB2 178_376
X17Y7.LOGIC.LOGIC.INV.BA2 179_376
X17Y7.LOGIC.LOGIC.INV.BB1 180_376
X17Y7.LOGIC.LOGIC.INV.BB2 181_376
X17Y7.LOGIC.LOGIC.ZINV.QCK 182_376
X17Y7.LOGIC.LOGIC.INV.TB1 183_376
X17Y7.LOGIC.LOGIC.INV.BA1 184_376
X17Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_375
X17Y6.LOGIC.LOGIC.INV.TA1 148_376
X17Y6.LOGIC.LOGIC.INV.TA2 149_376
X17Y6.LOGIC.LOGIC.INV.TB2 150_376
X17Y6.LOGIC.LOGIC.INV.BA2 151_376
X17Y6.LOGIC.LOGIC.INV.BB1 152_376
X17Y6.LOGIC.LOGIC.INV.BB2 153_376
X17Y6.LOGIC.LOGIC.ZINV.QCK 154_376
X17Y6.LOGIC.LOGIC.INV.TB1 155_376
X17Y6.LOGIC.LOGIC.INV.BA1 156_376
X17Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_375
X19Y6.LOGIC.LOGIC.INV.TA1 148_418
X19Y6.LOGIC.LOGIC.INV.TA2 149_418
X19Y6.LOGIC.LOGIC.INV.TB2 150_418
X19Y6.LOGIC.LOGIC.INV.BA2 151_418
X19Y6.LOGIC.LOGIC.INV.BB1 152_418
X19Y6.LOGIC.LOGIC.INV.BB2 153_418
X19Y6.LOGIC.LOGIC.ZINV.QCK 154_418
X19Y6.LOGIC.LOGIC.INV.TB1 155_418
X19Y6.LOGIC.LOGIC.INV.BA1 156_418
X19Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_417
X19Y7.LOGIC.LOGIC.INV.TA1 176_418
X19Y7.LOGIC.LOGIC.INV.TA2 177_418
X19Y7.LOGIC.LOGIC.INV.TB2 178_418
X19Y7.LOGIC.LOGIC.INV.BA2 179_418
X19Y7.LOGIC.LOGIC.INV.BB1 180_418
X19Y7.LOGIC.LOGIC.INV.BB2 181_418
X19Y7.LOGIC.LOGIC.ZINV.QCK 182_418
X19Y7.LOGIC.LOGIC.INV.TB1 183_418
X19Y7.LOGIC.LOGIC.INV.BA1 184_418
X19Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_417
X22Y7.LOGIC.LOGIC.INV.TA1 176_481
X22Y7.LOGIC.LOGIC.INV.TA2 177_481
X22Y7.LOGIC.LOGIC.INV.TB2 178_481
X22Y7.LOGIC.LOGIC.INV.BA2 179_481
X22Y7.LOGIC.LOGIC.INV.BB1 180_481
X22Y7.LOGIC.LOGIC.INV.BB2 181_481
X22Y7.LOGIC.LOGIC.ZINV.QCK 182_481
X22Y7.LOGIC.LOGIC.INV.TB1 183_481
X22Y7.LOGIC.LOGIC.INV.BA1 184_481
X22Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_480
X23Y8.LOGIC.LOGIC.INV.TA1 204_502
X23Y8.LOGIC.LOGIC.INV.TA2 205_502
X23Y8.LOGIC.LOGIC.INV.TB2 206_502
X23Y8.LOGIC.LOGIC.INV.BA2 207_502
X23Y8.LOGIC.LOGIC.INV.BB1 208_502
X23Y8.LOGIC.LOGIC.INV.BB2 209_502
X23Y8.LOGIC.LOGIC.ZINV.QCK 210_502
X23Y8.LOGIC.LOGIC.INV.TB1 211_502
X23Y8.LOGIC.LOGIC.INV.BA1 212_502
X23Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_501
X22Y8.LOGIC.LOGIC.INV.TA1 204_481
X22Y8.LOGIC.LOGIC.INV.TA2 205_481
X22Y8.LOGIC.LOGIC.INV.TB2 206_481
X22Y8.LOGIC.LOGIC.INV.BA2 207_481
X22Y8.LOGIC.LOGIC.INV.BB1 208_481
X22Y8.LOGIC.LOGIC.INV.BB2 209_481
X22Y8.LOGIC.LOGIC.ZINV.QCK 210_481
X22Y8.LOGIC.LOGIC.INV.TB1 211_481
X22Y8.LOGIC.LOGIC.INV.BA1 212_481
X22Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_480
X22Y6.LOGIC.LOGIC.INV.TA1 148_481
X22Y6.LOGIC.LOGIC.INV.TA2 149_481
X22Y6.LOGIC.LOGIC.INV.TB2 150_481
X22Y6.LOGIC.LOGIC.INV.BA2 151_481
X22Y6.LOGIC.LOGIC.INV.BB1 152_481
X22Y6.LOGIC.LOGIC.INV.BB2 153_481
X22Y6.LOGIC.LOGIC.ZINV.QCK 154_481
X22Y6.LOGIC.LOGIC.INV.TB1 155_481
X22Y6.LOGIC.LOGIC.INV.BA1 156_481
X22Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_480
X24Y7.LOGIC.LOGIC.INV.TA1 176_523
X24Y7.LOGIC.LOGIC.INV.TA2 177_523
X24Y7.LOGIC.LOGIC.INV.TB2 178_523
X24Y7.LOGIC.LOGIC.INV.BA2 179_523
X24Y7.LOGIC.LOGIC.INV.BB1 180_523
X24Y7.LOGIC.LOGIC.INV.BB2 181_523
X24Y7.LOGIC.LOGIC.ZINV.QCK 182_523
X24Y7.LOGIC.LOGIC.INV.TB1 183_523
X24Y7.LOGIC.LOGIC.INV.BA1 184_523
X24Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_522
X24Y6.LOGIC.LOGIC.INV.TA1 148_523
X24Y6.LOGIC.LOGIC.INV.TA2 149_523
X24Y6.LOGIC.LOGIC.INV.TB2 150_523
X24Y6.LOGIC.LOGIC.INV.BA2 151_523
X24Y6.LOGIC.LOGIC.INV.BB1 152_523
X24Y6.LOGIC.LOGIC.INV.BB2 153_523
X24Y6.LOGIC.LOGIC.ZINV.QCK 154_523
X24Y6.LOGIC.LOGIC.INV.TB1 155_523
X24Y6.LOGIC.LOGIC.INV.BA1 156_523
X24Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_522
X24Y8.QMUX.QMUX.IQTFC_Z_0_ 205_522
X24Y8.QMUX.QMUX.IQTFC_Z_1_ 206_522
X24Y8.QMUX.QMUX.IQTFC_Z_2_ 206_523
X24Y8.QMUX.QMUX.IQTFC_Z_3_ 207_523
X24Y8.QMUX.QMUX.I_invblock.I_J0.ZINV.IS0 200_523
X24Y8.QMUX.QMUX.I_invblock.I_J1.ZINV.IS1 201_523
X24Y8.QMUX.QMUX.I_invblock.I_J2.ZINV.IS0 202_523
X24Y8.QMUX.QMUX.I_invblock.I_J3.ZINV.IS0 203_523
X24Y8.QMUX.QMUX.I_invblock.I_J4.ZINV.IS1 204_523
X24Y9.LOGIC.LOGIC.INV.TA1 232_523
X24Y9.LOGIC.LOGIC.INV.TA2 233_523
X24Y9.LOGIC.LOGIC.INV.TB2 234_523
X24Y9.LOGIC.LOGIC.INV.BA2 235_523
X24Y9.LOGIC.LOGIC.INV.BB1 236_523
X24Y9.LOGIC.LOGIC.INV.BB2 237_523
X24Y9.LOGIC.LOGIC.ZINV.QCK 238_523
X24Y9.LOGIC.LOGIC.INV.TB1 239_523
X24Y9.LOGIC.LOGIC.INV.BA1 240_523
X24Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_522
X23Y9.LOGIC.LOGIC.INV.TA1 232_502
X23Y9.LOGIC.LOGIC.INV.TA2 233_502
X23Y9.LOGIC.LOGIC.INV.TB2 234_502
X23Y9.LOGIC.LOGIC.INV.BA2 235_502
X23Y9.LOGIC.LOGIC.INV.BB1 236_502
X23Y9.LOGIC.LOGIC.INV.BB2 237_502
X23Y9.LOGIC.LOGIC.ZINV.QCK 238_502
X23Y9.LOGIC.LOGIC.INV.TB1 239_502
X23Y9.LOGIC.LOGIC.INV.BA1 240_502
X23Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_501
X22Y9.LOGIC.LOGIC.INV.TA1 232_481
X22Y9.LOGIC.LOGIC.INV.TA2 233_481
X22Y9.LOGIC.LOGIC.INV.TB2 234_481
X22Y9.LOGIC.LOGIC.INV.BA2 235_481
X22Y9.LOGIC.LOGIC.INV.BB1 236_481
X22Y9.LOGIC.LOGIC.INV.BB2 237_481
X22Y9.LOGIC.LOGIC.ZINV.QCK 238_481
X22Y9.LOGIC.LOGIC.INV.TB1 239_481
X22Y9.LOGIC.LOGIC.INV.BA1 240_481
X22Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_480
X21Y9.LOGIC.LOGIC.INV.TA1 232_460
X21Y9.LOGIC.LOGIC.INV.TA2 233_460
X21Y9.LOGIC.LOGIC.INV.TB2 234_460
X21Y9.LOGIC.LOGIC.INV.BA2 235_460
X21Y9.LOGIC.LOGIC.INV.BB1 236_460
X21Y9.LOGIC.LOGIC.INV.BB2 237_460
X21Y9.LOGIC.LOGIC.ZINV.QCK 238_460
X21Y9.LOGIC.LOGIC.INV.TB1 239_460
X21Y9.LOGIC.LOGIC.INV.BA1 240_460
X21Y9.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 228_459
X21Y8.LOGIC.LOGIC.INV.TA1 204_460
X21Y8.LOGIC.LOGIC.INV.TA2 205_460
X21Y8.LOGIC.LOGIC.INV.TB2 206_460
X21Y8.LOGIC.LOGIC.INV.BA2 207_460
X21Y8.LOGIC.LOGIC.INV.BB1 208_460
X21Y8.LOGIC.LOGIC.INV.BB2 209_460
X21Y8.LOGIC.LOGIC.ZINV.QCK 210_460
X21Y8.LOGIC.LOGIC.INV.TB1 211_460
X21Y8.LOGIC.LOGIC.INV.BA1 212_460
X21Y8.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 200_459
X21Y7.LOGIC.LOGIC.INV.TA1 176_460
X21Y7.LOGIC.LOGIC.INV.TA2 177_460
X21Y7.LOGIC.LOGIC.INV.TB2 178_460
X21Y7.LOGIC.LOGIC.INV.BA2 179_460
X21Y7.LOGIC.LOGIC.INV.BB1 180_460
X21Y7.LOGIC.LOGIC.INV.BB2 181_460
X21Y7.LOGIC.LOGIC.ZINV.QCK 182_460
X21Y7.LOGIC.LOGIC.INV.TB1 183_460
X21Y7.LOGIC.LOGIC.INV.BA1 184_460
X21Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_459
X21Y6.LOGIC.LOGIC.INV.TA1 148_460
X21Y6.LOGIC.LOGIC.INV.TA2 149_460
X21Y6.LOGIC.LOGIC.INV.TB2 150_460
X21Y6.LOGIC.LOGIC.INV.BA2 151_460
X21Y6.LOGIC.LOGIC.INV.BB1 152_460
X21Y6.LOGIC.LOGIC.INV.BB2 153_460
X21Y6.LOGIC.LOGIC.ZINV.QCK 154_460
X21Y6.LOGIC.LOGIC.INV.TB1 155_460
X21Y6.LOGIC.LOGIC.INV.BA1 156_460
X21Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_459
X23Y6.LOGIC.LOGIC.INV.TA1 148_502
X23Y6.LOGIC.LOGIC.INV.TA2 149_502
X23Y6.LOGIC.LOGIC.INV.TB2 150_502
X23Y6.LOGIC.LOGIC.INV.BA2 151_502
X23Y6.LOGIC.LOGIC.INV.BB1 152_502
X23Y6.LOGIC.LOGIC.INV.BB2 153_502
X23Y6.LOGIC.LOGIC.ZINV.QCK 154_502
X23Y6.LOGIC.LOGIC.INV.TB1 155_502
X23Y6.LOGIC.LOGIC.INV.BA1 156_502
X23Y6.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 144_501
X23Y7.LOGIC.LOGIC.INV.TA1 176_502
X23Y7.LOGIC.LOGIC.INV.TA2 177_502
X23Y7.LOGIC.LOGIC.INV.TB2 178_502
X23Y7.LOGIC.LOGIC.INV.BA2 179_502
X23Y7.LOGIC.LOGIC.INV.BB1 180_502
X23Y7.LOGIC.LOGIC.INV.BB2 181_502
X23Y7.LOGIC.LOGIC.ZINV.QCK 182_502
X23Y7.LOGIC.LOGIC.INV.TB1 183_502
X23Y7.LOGIC.LOGIC.INV.BA1 184_502
X23Y7.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 172_501
X18Y3.LOGIC.LOGIC.INV.TA1 64_397
X18Y3.LOGIC.LOGIC.INV.TA2 65_397
X18Y3.LOGIC.LOGIC.INV.TB2 66_397
X18Y3.LOGIC.LOGIC.INV.BA2 67_397
X18Y3.LOGIC.LOGIC.INV.BB1 68_397
X18Y3.LOGIC.LOGIC.INV.BB2 69_397
X18Y3.LOGIC.LOGIC.ZINV.QCK 70_397
X18Y3.LOGIC.LOGIC.INV.TB1 71_397
X18Y3.LOGIC.LOGIC.INV.BA1 72_397
X18Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_396
X19Y4.LOGIC.LOGIC.INV.TA1 92_418
X19Y4.LOGIC.LOGIC.INV.TA2 93_418
X19Y4.LOGIC.LOGIC.INV.TB2 94_418
X19Y4.LOGIC.LOGIC.INV.BA2 95_418
X19Y4.LOGIC.LOGIC.INV.BB1 96_418
X19Y4.LOGIC.LOGIC.INV.BB2 97_418
X19Y4.LOGIC.LOGIC.ZINV.QCK 98_418
X19Y4.LOGIC.LOGIC.INV.TB1 99_418
X19Y4.LOGIC.LOGIC.INV.BA1 100_418
X19Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_417
X18Y4.LOGIC.LOGIC.INV.TA1 92_397
X18Y4.LOGIC.LOGIC.INV.TA2 93_397
X18Y4.LOGIC.LOGIC.INV.TB2 94_397
X18Y4.LOGIC.LOGIC.INV.BA2 95_397
X18Y4.LOGIC.LOGIC.INV.BB1 96_397
X18Y4.LOGIC.LOGIC.INV.BB2 97_397
X18Y4.LOGIC.LOGIC.ZINV.QCK 98_397
X18Y4.LOGIC.LOGIC.INV.TB1 99_397
X18Y4.LOGIC.LOGIC.INV.BA1 100_397
X18Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_396
X18Y2.LOGIC.LOGIC.INV.TA1 36_397
X18Y2.LOGIC.LOGIC.INV.TA2 37_397
X18Y2.LOGIC.LOGIC.INV.TB2 38_397
X18Y2.LOGIC.LOGIC.INV.BA2 39_397
X18Y2.LOGIC.LOGIC.INV.BB1 40_397
X18Y2.LOGIC.LOGIC.INV.BB2 41_397
X18Y2.LOGIC.LOGIC.ZINV.QCK 42_397
X18Y2.LOGIC.LOGIC.INV.TB1 43_397
X18Y2.LOGIC.LOGIC.INV.BA1 44_397
X18Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_396
X20Y3.LOGIC.LOGIC.INV.TA1 64_439
X20Y3.LOGIC.LOGIC.INV.TA2 65_439
X20Y3.LOGIC.LOGIC.INV.TB2 66_439
X20Y3.LOGIC.LOGIC.INV.BA2 67_439
X20Y3.LOGIC.LOGIC.INV.BB1 68_439
X20Y3.LOGIC.LOGIC.INV.BB2 69_439
X20Y3.LOGIC.LOGIC.ZINV.QCK 70_439
X20Y3.LOGIC.LOGIC.INV.TB1 71_439
X20Y3.LOGIC.LOGIC.INV.BA1 72_439
X20Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_438
X20Y2.LOGIC.LOGIC.INV.TA1 36_439
X20Y2.LOGIC.LOGIC.INV.TA2 37_439
X20Y2.LOGIC.LOGIC.INV.TB2 38_439
X20Y2.LOGIC.LOGIC.INV.BA2 39_439
X20Y2.LOGIC.LOGIC.INV.BB1 40_439
X20Y2.LOGIC.LOGIC.INV.BB2 41_439
X20Y2.LOGIC.LOGIC.ZINV.QCK 42_439
X20Y2.LOGIC.LOGIC.INV.TB1 43_439
X20Y2.LOGIC.LOGIC.INV.BA1 44_439
X20Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_438
X20Y4.LOGIC.LOGIC.INV.TA1 92_439
X20Y4.LOGIC.LOGIC.INV.TA2 93_439
X20Y4.LOGIC.LOGIC.INV.TB2 94_439
X20Y4.LOGIC.LOGIC.INV.BA2 95_439
X20Y4.LOGIC.LOGIC.INV.BB1 96_439
X20Y4.LOGIC.LOGIC.INV.BB2 97_439
X20Y4.LOGIC.LOGIC.ZINV.QCK 98_439
X20Y4.LOGIC.LOGIC.INV.TB1 99_439
X20Y4.LOGIC.LOGIC.INV.BA1 100_439
X20Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_438
X20Y5.LOGIC.LOGIC.INV.TA1 120_439
X20Y5.LOGIC.LOGIC.INV.TA2 121_439
X20Y5.LOGIC.LOGIC.INV.TB2 122_439
X20Y5.LOGIC.LOGIC.INV.BA2 123_439
X20Y5.LOGIC.LOGIC.INV.BB1 124_439
X20Y5.LOGIC.LOGIC.INV.BB2 125_439
X20Y5.LOGIC.LOGIC.ZINV.QCK 126_439
X20Y5.LOGIC.LOGIC.INV.TB1 127_439
X20Y5.LOGIC.LOGIC.INV.BA1 128_439
X20Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_438
X19Y5.LOGIC.LOGIC.INV.TA1 120_418
X19Y5.LOGIC.LOGIC.INV.TA2 121_418
X19Y5.LOGIC.LOGIC.INV.TB2 122_418
X19Y5.LOGIC.LOGIC.INV.BA2 123_418
X19Y5.LOGIC.LOGIC.INV.BB1 124_418
X19Y5.LOGIC.LOGIC.INV.BB2 125_418
X19Y5.LOGIC.LOGIC.ZINV.QCK 126_418
X19Y5.LOGIC.LOGIC.INV.TB1 127_418
X19Y5.LOGIC.LOGIC.INV.BA1 128_418
X19Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_417
X18Y5.LOGIC.LOGIC.INV.TA1 120_397
X18Y5.LOGIC.LOGIC.INV.TA2 121_397
X18Y5.LOGIC.LOGIC.INV.TB2 122_397
X18Y5.LOGIC.LOGIC.INV.BA2 123_397
X18Y5.LOGIC.LOGIC.INV.BB1 124_397
X18Y5.LOGIC.LOGIC.INV.BB2 125_397
X18Y5.LOGIC.LOGIC.ZINV.QCK 126_397
X18Y5.LOGIC.LOGIC.INV.TB1 127_397
X18Y5.LOGIC.LOGIC.INV.BA1 128_397
X18Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_396
X17Y5.LOGIC.LOGIC.INV.TA1 120_376
X17Y5.LOGIC.LOGIC.INV.TA2 121_376
X17Y5.LOGIC.LOGIC.INV.TB2 122_376
X17Y5.LOGIC.LOGIC.INV.BA2 123_376
X17Y5.LOGIC.LOGIC.INV.BB1 124_376
X17Y5.LOGIC.LOGIC.INV.BB2 125_376
X17Y5.LOGIC.LOGIC.ZINV.QCK 126_376
X17Y5.LOGIC.LOGIC.INV.TB1 127_376
X17Y5.LOGIC.LOGIC.INV.BA1 128_376
X17Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_375
X17Y4.LOGIC.LOGIC.INV.TA1 92_376
X17Y4.LOGIC.LOGIC.INV.TA2 93_376
X17Y4.LOGIC.LOGIC.INV.TB2 94_376
X17Y4.LOGIC.LOGIC.INV.BA2 95_376
X17Y4.LOGIC.LOGIC.INV.BB1 96_376
X17Y4.LOGIC.LOGIC.INV.BB2 97_376
X17Y4.LOGIC.LOGIC.ZINV.QCK 98_376
X17Y4.LOGIC.LOGIC.INV.TB1 99_376
X17Y4.LOGIC.LOGIC.INV.BA1 100_376
X17Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_375
X17Y3.LOGIC.LOGIC.INV.TA1 64_376
X17Y3.LOGIC.LOGIC.INV.TA2 65_376
X17Y3.LOGIC.LOGIC.INV.TB2 66_376
X17Y3.LOGIC.LOGIC.INV.BA2 67_376
X17Y3.LOGIC.LOGIC.INV.BB1 68_376
X17Y3.LOGIC.LOGIC.INV.BB2 69_376
X17Y3.LOGIC.LOGIC.ZINV.QCK 70_376
X17Y3.LOGIC.LOGIC.INV.TB1 71_376
X17Y3.LOGIC.LOGIC.INV.BA1 72_376
X17Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_375
X17Y2.LOGIC.LOGIC.INV.TA1 36_376
X17Y2.LOGIC.LOGIC.INV.TA2 37_376
X17Y2.LOGIC.LOGIC.INV.TB2 38_376
X17Y2.LOGIC.LOGIC.INV.BA2 39_376
X17Y2.LOGIC.LOGIC.INV.BB1 40_376
X17Y2.LOGIC.LOGIC.INV.BB2 41_376
X17Y2.LOGIC.LOGIC.ZINV.QCK 42_376
X17Y2.LOGIC.LOGIC.INV.TB1 43_376
X17Y2.LOGIC.LOGIC.INV.BA1 44_376
X17Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_375
X19Y2.LOGIC.LOGIC.INV.TA1 36_418
X19Y2.LOGIC.LOGIC.INV.TA2 37_418
X19Y2.LOGIC.LOGIC.INV.TB2 38_418
X19Y2.LOGIC.LOGIC.INV.BA2 39_418
X19Y2.LOGIC.LOGIC.INV.BB1 40_418
X19Y2.LOGIC.LOGIC.INV.BB2 41_418
X19Y2.LOGIC.LOGIC.ZINV.QCK 42_418
X19Y2.LOGIC.LOGIC.INV.TB1 43_418
X19Y2.LOGIC.LOGIC.INV.BA1 44_418
X19Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_417
X19Y3.LOGIC.LOGIC.INV.TA1 64_418
X19Y3.LOGIC.LOGIC.INV.TA2 65_418
X19Y3.LOGIC.LOGIC.INV.TB2 66_418
X19Y3.LOGIC.LOGIC.INV.BA2 67_418
X19Y3.LOGIC.LOGIC.INV.BB1 68_418
X19Y3.LOGIC.LOGIC.INV.BB2 69_418
X19Y3.LOGIC.LOGIC.ZINV.QCK 70_418
X19Y3.LOGIC.LOGIC.INV.TB1 71_418
X19Y3.LOGIC.LOGIC.INV.BA1 72_418
X19Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_417
X22Y3.LOGIC.LOGIC.INV.TA1 64_481
X22Y3.LOGIC.LOGIC.INV.TA2 65_481
X22Y3.LOGIC.LOGIC.INV.TB2 66_481
X22Y3.LOGIC.LOGIC.INV.BA2 67_481
X22Y3.LOGIC.LOGIC.INV.BB1 68_481
X22Y3.LOGIC.LOGIC.INV.BB2 69_481
X22Y3.LOGIC.LOGIC.ZINV.QCK 70_481
X22Y3.LOGIC.LOGIC.INV.TB1 71_481
X22Y3.LOGIC.LOGIC.INV.BA1 72_481
X22Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_480
X23Y4.LOGIC.LOGIC.INV.TA1 92_502
X23Y4.LOGIC.LOGIC.INV.TA2 93_502
X23Y4.LOGIC.LOGIC.INV.TB2 94_502
X23Y4.LOGIC.LOGIC.INV.BA2 95_502
X23Y4.LOGIC.LOGIC.INV.BB1 96_502
X23Y4.LOGIC.LOGIC.INV.BB2 97_502
X23Y4.LOGIC.LOGIC.ZINV.QCK 98_502
X23Y4.LOGIC.LOGIC.INV.TB1 99_502
X23Y4.LOGIC.LOGIC.INV.BA1 100_502
X23Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_501
X22Y4.LOGIC.LOGIC.INV.TA1 92_481
X22Y4.LOGIC.LOGIC.INV.TA2 93_481
X22Y4.LOGIC.LOGIC.INV.TB2 94_481
X22Y4.LOGIC.LOGIC.INV.BA2 95_481
X22Y4.LOGIC.LOGIC.INV.BB1 96_481
X22Y4.LOGIC.LOGIC.INV.BB2 97_481
X22Y4.LOGIC.LOGIC.ZINV.QCK 98_481
X22Y4.LOGIC.LOGIC.INV.TB1 99_481
X22Y4.LOGIC.LOGIC.INV.BA1 100_481
X22Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_480
X22Y2.LOGIC.LOGIC.INV.TA1 36_481
X22Y2.LOGIC.LOGIC.INV.TA2 37_481
X22Y2.LOGIC.LOGIC.INV.TB2 38_481
X22Y2.LOGIC.LOGIC.INV.BA2 39_481
X22Y2.LOGIC.LOGIC.INV.BB1 40_481
X22Y2.LOGIC.LOGIC.INV.BB2 41_481
X22Y2.LOGIC.LOGIC.ZINV.QCK 42_481
X22Y2.LOGIC.LOGIC.INV.TB1 43_481
X22Y2.LOGIC.LOGIC.INV.BA1 44_481
X22Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_480
X24Y3.LOGIC.LOGIC.INV.TA1 64_523
X24Y3.LOGIC.LOGIC.INV.TA2 65_523
X24Y3.LOGIC.LOGIC.INV.TB2 66_523
X24Y3.LOGIC.LOGIC.INV.BA2 67_523
X24Y3.LOGIC.LOGIC.INV.BB1 68_523
X24Y3.LOGIC.LOGIC.INV.BB2 69_523
X24Y3.LOGIC.LOGIC.ZINV.QCK 70_523
X24Y3.LOGIC.LOGIC.INV.TB1 71_523
X24Y3.LOGIC.LOGIC.INV.BA1 72_523
X24Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_522
X24Y2.LOGIC.LOGIC.INV.TA1 36_523
X24Y2.LOGIC.LOGIC.INV.TA2 37_523
X24Y2.LOGIC.LOGIC.INV.TB2 38_523
X24Y2.LOGIC.LOGIC.INV.BA2 39_523
X24Y2.LOGIC.LOGIC.INV.BB1 40_523
X24Y2.LOGIC.LOGIC.INV.BB2 41_523
X24Y2.LOGIC.LOGIC.ZINV.QCK 42_523
X24Y2.LOGIC.LOGIC.INV.TB1 43_523
X24Y2.LOGIC.LOGIC.INV.BA1 44_523
X24Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_522
X24Y4.LOGIC.LOGIC.INV.TA1 92_523
X24Y4.LOGIC.LOGIC.INV.TA2 93_523
X24Y4.LOGIC.LOGIC.INV.TB2 94_523
X24Y4.LOGIC.LOGIC.INV.BA2 95_523
X24Y4.LOGIC.LOGIC.INV.BB1 96_523
X24Y4.LOGIC.LOGIC.INV.BB2 97_523
X24Y4.LOGIC.LOGIC.ZINV.QCK 98_523
X24Y4.LOGIC.LOGIC.INV.TB1 99_523
X24Y4.LOGIC.LOGIC.INV.BA1 100_523
X24Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_522
X24Y5.LOGIC.LOGIC.INV.TA1 120_523
X24Y5.LOGIC.LOGIC.INV.TA2 121_523
X24Y5.LOGIC.LOGIC.INV.TB2 122_523
X24Y5.LOGIC.LOGIC.INV.BA2 123_523
X24Y5.LOGIC.LOGIC.INV.BB1 124_523
X24Y5.LOGIC.LOGIC.INV.BB2 125_523
X24Y5.LOGIC.LOGIC.ZINV.QCK 126_523
X24Y5.LOGIC.LOGIC.INV.TB1 127_523
X24Y5.LOGIC.LOGIC.INV.BA1 128_523
X24Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_522
X23Y5.LOGIC.LOGIC.INV.TA1 120_502
X23Y5.LOGIC.LOGIC.INV.TA2 121_502
X23Y5.LOGIC.LOGIC.INV.TB2 122_502
X23Y5.LOGIC.LOGIC.INV.BA2 123_502
X23Y5.LOGIC.LOGIC.INV.BB1 124_502
X23Y5.LOGIC.LOGIC.INV.BB2 125_502
X23Y5.LOGIC.LOGIC.ZINV.QCK 126_502
X23Y5.LOGIC.LOGIC.INV.TB1 127_502
X23Y5.LOGIC.LOGIC.INV.BA1 128_502
X23Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_501
X22Y5.LOGIC.LOGIC.INV.TA1 120_481
X22Y5.LOGIC.LOGIC.INV.TA2 121_481
X22Y5.LOGIC.LOGIC.INV.TB2 122_481
X22Y5.LOGIC.LOGIC.INV.BA2 123_481
X22Y5.LOGIC.LOGIC.INV.BB1 124_481
X22Y5.LOGIC.LOGIC.INV.BB2 125_481
X22Y5.LOGIC.LOGIC.ZINV.QCK 126_481
X22Y5.LOGIC.LOGIC.INV.TB1 127_481
X22Y5.LOGIC.LOGIC.INV.BA1 128_481
X22Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_480
X21Y5.LOGIC.LOGIC.INV.TA1 120_460
X21Y5.LOGIC.LOGIC.INV.TA2 121_460
X21Y5.LOGIC.LOGIC.INV.TB2 122_460
X21Y5.LOGIC.LOGIC.INV.BA2 123_460
X21Y5.LOGIC.LOGIC.INV.BB1 124_460
X21Y5.LOGIC.LOGIC.INV.BB2 125_460
X21Y5.LOGIC.LOGIC.ZINV.QCK 126_460
X21Y5.LOGIC.LOGIC.INV.TB1 127_460
X21Y5.LOGIC.LOGIC.INV.BA1 128_460
X21Y5.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 116_459
X21Y4.LOGIC.LOGIC.INV.TA1 92_460
X21Y4.LOGIC.LOGIC.INV.TA2 93_460
X21Y4.LOGIC.LOGIC.INV.TB2 94_460
X21Y4.LOGIC.LOGIC.INV.BA2 95_460
X21Y4.LOGIC.LOGIC.INV.BB1 96_460
X21Y4.LOGIC.LOGIC.INV.BB2 97_460
X21Y4.LOGIC.LOGIC.ZINV.QCK 98_460
X21Y4.LOGIC.LOGIC.INV.TB1 99_460
X21Y4.LOGIC.LOGIC.INV.BA1 100_460
X21Y4.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 88_459
X21Y3.LOGIC.LOGIC.INV.TA1 64_460
X21Y3.LOGIC.LOGIC.INV.TA2 65_460
X21Y3.LOGIC.LOGIC.INV.TB2 66_460
X21Y3.LOGIC.LOGIC.INV.BA2 67_460
X21Y3.LOGIC.LOGIC.INV.BB1 68_460
X21Y3.LOGIC.LOGIC.INV.BB2 69_460
X21Y3.LOGIC.LOGIC.ZINV.QCK 70_460
X21Y3.LOGIC.LOGIC.INV.TB1 71_460
X21Y3.LOGIC.LOGIC.INV.BA1 72_460
X21Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_459
X21Y2.LOGIC.LOGIC.INV.TA1 36_460
X21Y2.LOGIC.LOGIC.INV.TA2 37_460
X21Y2.LOGIC.LOGIC.INV.TB2 38_460
X21Y2.LOGIC.LOGIC.INV.BA2 39_460
X21Y2.LOGIC.LOGIC.INV.BB1 40_460
X21Y2.LOGIC.LOGIC.INV.BB2 41_460
X21Y2.LOGIC.LOGIC.ZINV.QCK 42_460
X21Y2.LOGIC.LOGIC.INV.TB1 43_460
X21Y2.LOGIC.LOGIC.INV.BA1 44_460
X21Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_459
X23Y2.LOGIC.LOGIC.INV.TA1 36_502
X23Y2.LOGIC.LOGIC.INV.TA2 37_502
X23Y2.LOGIC.LOGIC.INV.TB2 38_502
X23Y2.LOGIC.LOGIC.INV.BA2 39_502
X23Y2.LOGIC.LOGIC.INV.BB1 40_502
X23Y2.LOGIC.LOGIC.INV.BB2 41_502
X23Y2.LOGIC.LOGIC.ZINV.QCK 42_502
X23Y2.LOGIC.LOGIC.INV.TB1 43_502
X23Y2.LOGIC.LOGIC.INV.BA1 44_502
X23Y2.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 32_501
X23Y3.LOGIC.LOGIC.INV.TA1 64_502
X23Y3.LOGIC.LOGIC.INV.TA2 65_502
X23Y3.LOGIC.LOGIC.INV.TB2 66_502
X23Y3.LOGIC.LOGIC.INV.BA2 67_502
X23Y3.LOGIC.LOGIC.INV.BB1 68_502
X23Y3.LOGIC.LOGIC.INV.BB2 69_502
X23Y3.LOGIC.LOGIC.ZINV.QCK 70_502
X23Y3.LOGIC.LOGIC.INV.TB1 71_502
X23Y3.LOGIC.LOGIC.INV.BA1 72_502
X23Y3.LOGIC.LOGIC.Ipwr_gates.J_pwr_st 60_501
X33Y9.INTERFACE.INTERFACE.IQTFC_Z_0_ 233_711
X33Y9.INTERFACE.INTERFACE.IQTFC_Z_1_ 234_711
X33Y9.INTERFACE.INTERFACE.IQTFC_Z_2_ 234_712
X33Y9.INTERFACE.INTERFACE.IQTFC_Z_3_ 235_712
X33Y9.INTERFACE.ASSP.INV.ASSPInvPortAlias 247_712
X33Y9.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 228_712
X33Y9.INTERFACE.RAM.INV.RMEB__TEST1B 230_712
X33Y9.INTERFACE.BIDIR.INV.ESEL 236_712
X33Y9.INTERFACE.BIDIR.INV.OSEL 240_712
X33Y9.INTERFACE.BIDIR.INV.FIXHOLD 241_712
X33Y9.INTERFACE.BIDIR.INV.WPD 244_712
X33Y9.INTERFACE.BIDIR.INV.DS 245_712
X33Y8.INTERFACE.INTERFACE.IQTFC_Z_0_ 205_711
X33Y8.INTERFACE.INTERFACE.IQTFC_Z_1_ 206_711
X33Y8.INTERFACE.INTERFACE.IQTFC_Z_2_ 206_712
X33Y8.INTERFACE.INTERFACE.IQTFC_Z_3_ 207_712
X33Y8.INTERFACE.ASSP.INV.ASSPInvPortAlias 219_712
X33Y8.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 200_712
X33Y8.INTERFACE.RAM.INV.RMEB__TEST1B 202_712
X33Y8.INTERFACE.BIDIR.INV.ESEL 208_712
X33Y8.INTERFACE.BIDIR.INV.OSEL 212_712
X33Y8.INTERFACE.BIDIR.INV.FIXHOLD 213_712
X33Y8.INTERFACE.BIDIR.INV.WPD 216_712
X33Y8.INTERFACE.BIDIR.INV.DS 217_712
X33Y7.INTERFACE.INTERFACE.IQTFC_Z_0_ 177_711
X33Y7.INTERFACE.INTERFACE.IQTFC_Z_1_ 178_711
X33Y7.INTERFACE.INTERFACE.IQTFC_Z_2_ 178_712
X33Y7.INTERFACE.INTERFACE.IQTFC_Z_3_ 179_712
X33Y7.INTERFACE.ASSP.INV.ASSPInvPortAlias 191_712
X33Y7.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 172_712
X33Y7.INTERFACE.RAM.INV.RMEB__TEST1B 174_712
X33Y7.INTERFACE.BIDIR.INV.ESEL 180_712
X33Y7.INTERFACE.BIDIR.INV.OSEL 184_712
X33Y7.INTERFACE.BIDIR.INV.FIXHOLD 185_712
X33Y7.INTERFACE.BIDIR.INV.WPD 188_712
X33Y7.INTERFACE.BIDIR.INV.DS 189_712
X33Y6.INTERFACE.INTERFACE.IQTFC_Z_0_ 149_711
X33Y6.INTERFACE.INTERFACE.IQTFC_Z_1_ 150_711
X33Y6.INTERFACE.INTERFACE.IQTFC_Z_2_ 150_712
X33Y6.INTERFACE.INTERFACE.IQTFC_Z_3_ 151_712
X33Y6.INTERFACE.ASSP.INV.ASSPInvPortAlias 163_712
X33Y6.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 144_712
X33Y6.INTERFACE.RAM.INV.RMEB__TEST1B 146_712
X33Y6.INTERFACE.BIDIR.INV.ESEL 152_712
X33Y6.INTERFACE.BIDIR.INV.OSEL 156_712
X33Y6.INTERFACE.BIDIR.INV.FIXHOLD 157_712
X33Y6.INTERFACE.BIDIR.INV.WPD 160_712
X33Y6.INTERFACE.BIDIR.INV.DS 161_712
X33Y13.INTERFACE.INTERFACE.IQTFC_Z_0_ 346_711
X33Y13.INTERFACE.INTERFACE.IQTFC_Z_1_ 347_711
X33Y13.INTERFACE.INTERFACE.IQTFC_Z_2_ 347_712
X33Y13.INTERFACE.INTERFACE.IQTFC_Z_3_ 348_712
X33Y13.INTERFACE.ASSP.INV.ASSPInvPortAlias 360_712
X33Y13.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 341_712
X33Y13.INTERFACE.RAM.INV.RMEB__TEST1B 343_712
X33Y13.INTERFACE.BIDIR.INV.ESEL 349_712
X33Y13.INTERFACE.BIDIR.INV.OSEL 353_712
X33Y13.INTERFACE.BIDIR.INV.FIXHOLD 354_712
X33Y13.INTERFACE.BIDIR.INV.WPD 357_712
X33Y13.INTERFACE.BIDIR.INV.DS 358_712
X33Y12.INTERFACE.INTERFACE.IQTFC_Z_0_ 318_711
X33Y12.INTERFACE.INTERFACE.IQTFC_Z_1_ 319_711
X33Y12.INTERFACE.INTERFACE.IQTFC_Z_2_ 319_712
X33Y12.INTERFACE.INTERFACE.IQTFC_Z_3_ 320_712
X33Y12.INTERFACE.ASSP.INV.ASSPInvPortAlias 332_712
X33Y12.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 313_712
X33Y12.INTERFACE.RAM.INV.RMEB__TEST1B 315_712
X33Y12.INTERFACE.BIDIR.INV.ESEL 321_712
X33Y12.INTERFACE.BIDIR.INV.OSEL 325_712
X33Y12.INTERFACE.BIDIR.INV.FIXHOLD 326_712
X33Y12.INTERFACE.BIDIR.INV.WPD 329_712
X33Y12.INTERFACE.BIDIR.INV.DS 330_712
X33Y11.INTERFACE.INTERFACE.IQTFC_Z_0_ 290_711
X33Y11.INTERFACE.INTERFACE.IQTFC_Z_1_ 291_711
X33Y11.INTERFACE.INTERFACE.IQTFC_Z_2_ 291_712
X33Y11.INTERFACE.INTERFACE.IQTFC_Z_3_ 292_712
X33Y11.INTERFACE.ASSP.INV.ASSPInvPortAlias 304_712
X33Y11.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 285_712
X33Y11.INTERFACE.RAM.INV.RMEB__TEST1B 287_712
X33Y11.INTERFACE.BIDIR.INV.ESEL 293_712
X33Y11.INTERFACE.BIDIR.INV.OSEL 297_712
X33Y11.INTERFACE.BIDIR.INV.FIXHOLD 298_712
X33Y11.INTERFACE.BIDIR.INV.WPD 301_712
X33Y11.INTERFACE.BIDIR.INV.DS 302_712
X33Y10.INTERFACE.INTERFACE.IQTFC_Z_0_ 262_711
X33Y10.INTERFACE.INTERFACE.IQTFC_Z_1_ 263_711
X33Y10.INTERFACE.INTERFACE.IQTFC_Z_2_ 263_712
X33Y10.INTERFACE.INTERFACE.IQTFC_Z_3_ 264_712
X33Y10.INTERFACE.ASSP.INV.ASSPInvPortAlias 276_712
X33Y10.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 257_712
X33Y10.INTERFACE.RAM.INV.RMEB__TEST1B 259_712
X33Y10.INTERFACE.BIDIR.INV.ESEL 265_712
X33Y10.INTERFACE.BIDIR.INV.OSEL 269_712
X33Y10.INTERFACE.BIDIR.INV.FIXHOLD 270_712
X33Y10.INTERFACE.BIDIR.INV.WPD 273_712
X33Y10.INTERFACE.BIDIR.INV.DS 274_712
X33Y15.INTERFACE.INTERFACE.IQTFC_Z_0_ 402_711
X33Y15.INTERFACE.INTERFACE.IQTFC_Z_1_ 403_711
X33Y15.INTERFACE.INTERFACE.IQTFC_Z_2_ 403_712
X33Y15.INTERFACE.INTERFACE.IQTFC_Z_3_ 404_712
X33Y15.INTERFACE.ASSP.INV.ASSPInvPortAlias 416_712
X33Y15.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 397_712
X33Y15.INTERFACE.RAM.INV.RMEB__TEST1B 399_712
X33Y15.INTERFACE.BIDIR.INV.ESEL 405_712
X33Y15.INTERFACE.BIDIR.INV.OSEL 409_712
X33Y15.INTERFACE.BIDIR.INV.FIXHOLD 410_712
X33Y15.INTERFACE.BIDIR.INV.WPD 413_712
X33Y15.INTERFACE.BIDIR.INV.DS 414_712
X33Y14.INTERFACE.INTERFACE.IQTFC_Z_0_ 374_711
X33Y14.INTERFACE.INTERFACE.IQTFC_Z_1_ 375_711
X33Y14.INTERFACE.INTERFACE.IQTFC_Z_2_ 375_712
X33Y14.INTERFACE.INTERFACE.IQTFC_Z_3_ 376_712
X33Y14.INTERFACE.ASSP.INV.ASSPInvPortAlias 388_712
X33Y14.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 369_712
X33Y14.INTERFACE.RAM.INV.RMEB__TEST1B 371_712
X33Y14.INTERFACE.BIDIR.INV.ESEL 377_712
X33Y14.INTERFACE.BIDIR.INV.OSEL 381_712
X33Y14.INTERFACE.BIDIR.INV.FIXHOLD 382_712
X33Y14.INTERFACE.BIDIR.INV.WPD 385_712
X33Y14.INTERFACE.BIDIR.INV.DS 386_712
X33Y5.INTERFACE.INTERFACE.IQTFC_Z_0_ 121_711
X33Y5.INTERFACE.INTERFACE.IQTFC_Z_1_ 122_711
X33Y5.INTERFACE.INTERFACE.IQTFC_Z_2_ 122_712
X33Y5.INTERFACE.INTERFACE.IQTFC_Z_3_ 123_712
X33Y5.INTERFACE.ASSP.INV.ASSPInvPortAlias 135_712
X33Y5.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 116_712
X33Y5.INTERFACE.RAM.INV.RMEB__TEST1B 118_712
X33Y5.INTERFACE.BIDIR.INV.ESEL 124_712
X33Y5.INTERFACE.BIDIR.INV.OSEL 128_712
X33Y5.INTERFACE.BIDIR.INV.FIXHOLD 129_712
X33Y5.INTERFACE.BIDIR.INV.WPD 132_712
X33Y5.INTERFACE.BIDIR.INV.DS 133_712
X33Y4.INTERFACE.INTERFACE.IQTFC_Z_0_ 93_711
X33Y4.INTERFACE.INTERFACE.IQTFC_Z_1_ 94_711
X33Y4.INTERFACE.INTERFACE.IQTFC_Z_2_ 94_712
X33Y4.INTERFACE.INTERFACE.IQTFC_Z_3_ 95_712
X33Y4.INTERFACE.ASSP.INV.ASSPInvPortAlias 107_712
X33Y4.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 88_712
X33Y4.INTERFACE.RAM.INV.RMEB__TEST1B 90_712
X33Y4.INTERFACE.BIDIR.INV.ESEL 96_712
X33Y4.INTERFACE.BIDIR.INV.OSEL 100_712
X33Y4.INTERFACE.BIDIR.INV.FIXHOLD 101_712
X33Y4.INTERFACE.BIDIR.INV.WPD 104_712
X33Y4.INTERFACE.BIDIR.INV.DS 105_712
X33Y3.INTERFACE.INTERFACE.IQTFC_Z_0_ 65_711
X33Y3.INTERFACE.INTERFACE.IQTFC_Z_1_ 66_711
X33Y3.INTERFACE.INTERFACE.IQTFC_Z_2_ 66_712
X33Y3.INTERFACE.INTERFACE.IQTFC_Z_3_ 67_712
X33Y3.INTERFACE.ASSP.INV.ASSPInvPortAlias 79_712
X33Y3.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 60_712
X33Y3.INTERFACE.RAM.INV.RMEB__TEST1B 62_712
X33Y3.INTERFACE.BIDIR.INV.ESEL 68_712
X33Y3.INTERFACE.BIDIR.INV.OSEL 72_712
X33Y3.INTERFACE.BIDIR.INV.FIXHOLD 73_712
X33Y3.INTERFACE.BIDIR.INV.WPD 76_712
X33Y3.INTERFACE.BIDIR.INV.DS 77_712
X33Y2.INTERFACE.INTERFACE.IQTFC_Z_0_ 37_711
X33Y2.INTERFACE.INTERFACE.IQTFC_Z_1_ 38_711
X33Y2.INTERFACE.INTERFACE.IQTFC_Z_2_ 38_712
X33Y2.INTERFACE.INTERFACE.IQTFC_Z_3_ 39_712
X33Y2.INTERFACE.ASSP.INV.ASSPInvPortAlias 51_712
X33Y2.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 32_712
X33Y2.INTERFACE.RAM.INV.RMEB__TEST1B 34_712
X33Y2.INTERFACE.BIDIR.INV.ESEL 40_712
X33Y2.INTERFACE.BIDIR.INV.OSEL 44_712
X33Y2.INTERFACE.BIDIR.INV.FIXHOLD 45_712
X33Y2.INTERFACE.BIDIR.INV.WPD 48_712
X33Y2.INTERFACE.BIDIR.INV.DS 49_712
X17Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_375
X17Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_375
X17Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_376
X17Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_376
X17Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_376
X17Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_376
X17Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_376
X17Y1.INTERFACE.BIDIR.INV.ESEL 12_376
X17Y1.INTERFACE.BIDIR.INV.OSEL 16_376
X17Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_376
X17Y1.INTERFACE.BIDIR.INV.WPD 20_376
X17Y1.INTERFACE.BIDIR.INV.DS 21_376
X18Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_396
X18Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_396
X18Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_397
X18Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_397
X18Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_397
X18Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_397
X18Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_397
X18Y1.INTERFACE.BIDIR.INV.ESEL 12_397
X18Y1.INTERFACE.BIDIR.INV.OSEL 16_397
X18Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_397
X18Y1.INTERFACE.BIDIR.INV.WPD 20_397
X18Y1.INTERFACE.BIDIR.INV.DS 21_397
X19Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_417
X19Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_417
X19Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_418
X19Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_418
X19Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_418
X19Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_418
X19Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_418
X19Y1.INTERFACE.BIDIR.INV.ESEL 12_418
X19Y1.INTERFACE.BIDIR.INV.OSEL 16_418
X19Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_418
X19Y1.INTERFACE.BIDIR.INV.WPD 20_418
X19Y1.INTERFACE.BIDIR.INV.DS 21_418
X20Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_438
X20Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_438
X20Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_439
X20Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_439
X20Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_439
X20Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_439
X20Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_439
X20Y1.INTERFACE.BIDIR.INV.ESEL 12_439
X20Y1.INTERFACE.BIDIR.INV.OSEL 16_439
X20Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_439
X20Y1.INTERFACE.BIDIR.INV.WPD 20_439
X20Y1.INTERFACE.BIDIR.INV.DS 21_439
X21Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_459
X21Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_459
X21Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_460
X21Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_460
X21Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_460
X21Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_460
X21Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_460
X21Y1.INTERFACE.BIDIR.INV.ESEL 12_460
X21Y1.INTERFACE.BIDIR.INV.OSEL 16_460
X21Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_460
X21Y1.INTERFACE.BIDIR.INV.WPD 20_460
X21Y1.INTERFACE.BIDIR.INV.DS 21_460
X22Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_480
X22Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_480
X22Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_481
X22Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_481
X22Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_481
X22Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_481
X22Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_481
X22Y1.INTERFACE.BIDIR.INV.ESEL 12_481
X22Y1.INTERFACE.BIDIR.INV.OSEL 16_481
X22Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_481
X22Y1.INTERFACE.BIDIR.INV.WPD 20_481
X22Y1.INTERFACE.BIDIR.INV.DS 21_481
X23Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_501
X23Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_501
X23Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_502
X23Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_502
X23Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_502
X23Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_502
X23Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_502
X23Y1.INTERFACE.BIDIR.INV.ESEL 12_502
X23Y1.INTERFACE.BIDIR.INV.OSEL 16_502
X23Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_502
X23Y1.INTERFACE.BIDIR.INV.WPD 20_502
X23Y1.INTERFACE.BIDIR.INV.DS 21_502
X24Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_522
X24Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_522
X24Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_523
X24Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_523
X24Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_523
X24Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_523
X24Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_523
X24Y1.INTERFACE.BIDIR.INV.ESEL 12_523
X24Y1.INTERFACE.BIDIR.INV.OSEL 16_523
X24Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_523
X24Y1.INTERFACE.BIDIR.INV.WPD 20_523
X24Y1.INTERFACE.BIDIR.INV.DS 21_523
X25Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_543
X25Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_543
X25Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_544
X25Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_544
X25Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_544
X25Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_544
X25Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_544
X25Y1.INTERFACE.BIDIR.INV.ESEL 12_544
X25Y1.INTERFACE.BIDIR.INV.OSEL 16_544
X25Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_544
X25Y1.INTERFACE.BIDIR.INV.WPD 20_544
X25Y1.INTERFACE.BIDIR.INV.DS 21_544
X26Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_564
X26Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_564
X26Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_565
X26Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_565
X26Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_565
X26Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_565
X26Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_565
X26Y1.INTERFACE.BIDIR.INV.ESEL 12_565
X26Y1.INTERFACE.BIDIR.INV.OSEL 16_565
X26Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_565
X26Y1.INTERFACE.BIDIR.INV.WPD 20_565
X26Y1.INTERFACE.BIDIR.INV.DS 21_565
X27Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_585
X27Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_585
X27Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_586
X27Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_586
X27Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_586
X27Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_586
X27Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_586
X27Y1.INTERFACE.BIDIR.INV.ESEL 12_586
X27Y1.INTERFACE.BIDIR.INV.OSEL 16_586
X27Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_586
X27Y1.INTERFACE.BIDIR.INV.WPD 20_586
X27Y1.INTERFACE.BIDIR.INV.DS 21_586
X28Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_606
X28Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_606
X28Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_607
X28Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_607
X28Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_607
X28Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_607
X28Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_607
X28Y1.INTERFACE.BIDIR.INV.ESEL 12_607
X28Y1.INTERFACE.BIDIR.INV.OSEL 16_607
X28Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_607
X28Y1.INTERFACE.BIDIR.INV.WPD 20_607
X28Y1.INTERFACE.BIDIR.INV.DS 21_607
X29Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_627
X29Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_627
X29Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_628
X29Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_628
X29Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_628
X29Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_628
X29Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_628
X29Y1.INTERFACE.BIDIR.INV.ESEL 12_628
X29Y1.INTERFACE.BIDIR.INV.OSEL 16_628
X29Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_628
X29Y1.INTERFACE.BIDIR.INV.WPD 20_628
X29Y1.INTERFACE.BIDIR.INV.DS 21_628
X30Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_648
X30Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_648
X30Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_649
X30Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_649
X30Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_649
X30Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_649
X30Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_649
X30Y1.INTERFACE.BIDIR.INV.ESEL 12_649
X30Y1.INTERFACE.BIDIR.INV.OSEL 16_649
X30Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_649
X30Y1.INTERFACE.BIDIR.INV.WPD 20_649
X30Y1.INTERFACE.BIDIR.INV.DS 21_649
X31Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_669
X31Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_669
X31Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_670
X31Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_670
X31Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_670
X31Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_670
X31Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_670
X31Y1.INTERFACE.BIDIR.INV.ESEL 12_670
X31Y1.INTERFACE.BIDIR.INV.OSEL 16_670
X31Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_670
X31Y1.INTERFACE.BIDIR.INV.WPD 20_670
X31Y1.INTERFACE.BIDIR.INV.DS 21_670
X32Y1.INTERFACE.INTERFACE.IQTFC_Z_0_ 9_690
X32Y1.INTERFACE.INTERFACE.IQTFC_Z_1_ 10_690
X32Y1.INTERFACE.INTERFACE.IQTFC_Z_2_ 10_691
X32Y1.INTERFACE.INTERFACE.IQTFC_Z_3_ 11_691
X32Y1.INTERFACE.ASSP.INV.ASSPInvPortAlias 23_691
X32Y1.INTERFACE.RAM.INV.CLK1_0__CLK2_0__ASYNC_FLUSH_0__TEST1A__CLK1_1__CLK2_1__ASYNC_FLUSH_1__RMEA 4_691
X32Y1.INTERFACE.RAM.INV.RMEB__TEST1B 6_691
X32Y1.INTERFACE.BIDIR.INV.ESEL 12_691
X32Y1.INTERFACE.BIDIR.INV.OSEL 16_691
X32Y1.INTERFACE.BIDIR.INV.FIXHOLD 17_691
X32Y1.INTERFACE.BIDIR.INV.WPD 20_691
X32Y1.INTERFACE.BIDIR.INV.DS 21_691
