

================================================================
== Vivado HLS Report for 'lenet'
================================================================
* Date:           Sat Aug  1 10:34:28 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.623|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+-------------------+-----+-----+-----+-----+---------+
        |                    |                   |  Latency  |  Interval | Pipeline|
        |      Instance      |       Module      | min | max | min | max |   Type  |
        +--------------------+-------------------+-----+-----+-----+-----+---------+
        |SMM_1u_500u_50u_U0  |SMM_1u_500u_50u_s  |    ?|    ?|    ?|    ?|   none  |
        |FC_1u_800u_500u_U0  |FC_1u_800u_500u_s  |    ?|    ?|    ?|    ?|   none  |
        |SCIG_U0             |SCIG               |    ?|    ?|    ?|    ?|   none  |
        |FC_1u_500u_10u_U0   |FC_1u_500u_10u_s   |    ?|    ?|    ?|    ?|   none  |
        |pool_2u_20u_24u_U0  |pool_2u_20u_24u_s  |    ?|    ?|    ?|    ?|   none  |
        |pool_2u_50u_8u_U0   |pool_2u_50u_8u_s   |    ?|    ?|    ?|    ?|   none  |
        |SMM_1u_25u_20u_U0   |SMM_1u_25u_20u_s   |    ?|    ?|    ?|    ?|   none  |
        |SCIG_1_U0           |SCIG_1             |    ?|    ?|    ?|    ?|   none  |
        |AXI_DMA_MASTER_U0   |AXI_DMA_MASTER     |    ?|    ?|    ?|    ?|   none  |
        |AXI_DMA_SLAVE_U0    |AXI_DMA_SLAVE      |    ?|    ?|    ?|    ?|   none  |
        +--------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |       14|      -|     374|    445|
|Instance         |      226|    206|   15280|  26546|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      240|    206|   15654|  26991|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       85|     93|      14|     50|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+-------------------+---------+-------+------+------+
    |      Instance      |       Module      | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------+-------------------+---------+-------+------+------+
    |AXI_DMA_MASTER_U0   |AXI_DMA_MASTER     |        0|     18|   584|   657|
    |AXI_DMA_SLAVE_U0    |AXI_DMA_SLAVE      |        0|     18|   508|   485|
    |FC_1u_500u_10u_U0   |FC_1u_500u_10u_s   |       10|     29|  2159|  2732|
    |FC_1u_800u_500u_U0  |FC_1u_800u_500u_s  |      200|     34|  2223|  3671|
    |SCIG_U0             |SCIG               |        8|     11|  1063|  3739|
    |SCIG_1_U0           |SCIG_1             |        8|     11|   800|  1330|
    |SMM_1u_25u_20u_U0   |SMM_1u_25u_20u_s   |        0|     19|  1866|  2600|
    |SMM_1u_500u_50u_U0  |SMM_1u_500u_50u_s  |        0|     36|  3125|  7132|
    |pool_2u_20u_24u_U0  |pool_2u_20u_24u_s  |        0|     15|  1468|  2094|
    |pool_2u_50u_8u_U0   |pool_2u_50u_8u_s   |        0|     15|  1484|  2106|
    +--------------------+-------------------+---------+-------+------+------+
    |Total               |                   |      226|    206| 15280| 26546|
    +--------------------+-------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+------+-----+---------+
    |connect_0_V_V_U  |        2|  52|  51|    50|   32|     1600|
    |connect_1_V_V_U  |        2|  52|  51|    50|   32|     1600|
    |connect_2_V_V_U  |        0|   5|  44|     2|   32|       64|
    |connect_3_V_V_U  |        2|  52|  51|    50|   32|     1600|
    |connect_4_V_V_U  |        2|  52|  51|    50|   32|     1600|
    |connect_5_V_V_U  |        0|   5|  44|     2|   32|       64|
    |connect_6_V_V_U  |        2|  52|  51|    50|   32|     1600|
    |connect_7_V_V_U  |        2|  52|  51|    50|   32|     1600|
    |connect_8_V_V_U  |        2|  52|  51|    50|   32|     1600|
    +-----------------+---------+----+----+------+-----+---------+
    |Total            |       14| 374| 445|   354|  288|    11328|
    +-----------------+---------+----+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+--------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|   Protocol   |    Source Object    |    C Type    |
+-------------------+-----+-----+--------------+---------------------+--------------+
|in_stream_TDATA    |  in |   32|     axis     |  in_stream_V_data_V |    pointer   |
|in_stream_TLAST    |  in |    1|     axis     |   in_stream_V_last  |    pointer   |
|in_stream_TVALID   |  in |    1|     axis     |   in_stream_V_last  |    pointer   |
|in_stream_TREADY   | out |    1|     axis     |   in_stream_V_last  |    pointer   |
|out_stream_TDATA   | out |   32|     axis     | out_stream_V_data_V |    pointer   |
|out_stream_TLAST   | out |    1|     axis     |  out_stream_V_last  |    pointer   |
|out_stream_TVALID  | out |    1|     axis     |  out_stream_V_last  |    pointer   |
|out_stream_TREADY  |  in |    1|     axis     |  out_stream_V_last  |    pointer   |
|ap_clk             |  in |    1| ap_ctrl_none |        lenet        | return value |
|ap_rst_n           |  in |    1| ap_ctrl_none |        lenet        | return value |
+-------------------+-----+-----+--------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%connect_0_V_V = alloca i32, align 4" [LeNet_wrapper/LeNet_wrapper.cpp:14]   --->   Operation 23 'alloca' 'connect_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%connect_1_V_V = alloca i32, align 4" [LeNet_wrapper/LeNet_wrapper.cpp:14]   --->   Operation 24 'alloca' 'connect_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%connect_2_V_V = alloca i32, align 4" [LeNet_wrapper/LeNet_wrapper.cpp:14]   --->   Operation 25 'alloca' 'connect_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%connect_3_V_V = alloca i32, align 4" [LeNet_wrapper/LeNet_wrapper.cpp:14]   --->   Operation 26 'alloca' 'connect_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%connect_4_V_V = alloca i32, align 4" [LeNet_wrapper/LeNet_wrapper.cpp:14]   --->   Operation 27 'alloca' 'connect_4_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%connect_5_V_V = alloca i32, align 4" [LeNet_wrapper/LeNet_wrapper.cpp:14]   --->   Operation 28 'alloca' 'connect_5_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%connect_6_V_V = alloca i32, align 4" [LeNet_wrapper/LeNet_wrapper.cpp:14]   --->   Operation 29 'alloca' 'connect_6_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%connect_7_V_V = alloca i32, align 4" [LeNet_wrapper/LeNet_wrapper.cpp:14]   --->   Operation 30 'alloca' 'connect_7_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%connect_8_V_V = alloca i32, align 4" [LeNet_wrapper/LeNet_wrapper.cpp:14]   --->   Operation 31 'alloca' 'connect_8_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @AXI_DMA_SLAVE(i32* %in_stream_V_data_V, i1* %in_stream_V_last, i32* %connect_0_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:25]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @AXI_DMA_SLAVE(i32* %in_stream_V_data_V, i1* %in_stream_V_last, i32* %connect_0_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:25]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @SCIG.1(i32* %connect_0_V_V, i32* %connect_1_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:30]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @SCIG.1(i32* %connect_0_V_V, i32* %connect_1_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:30]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [2/2] (0.00ns)   --->   "call fastcc void @"SMM<1u, 25u, 20u>"(i32* %connect_1_V_V, i32* %connect_2_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:33]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @"SMM<1u, 25u, 20u>"(i32* %connect_1_V_V, i32* %connect_2_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:33]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @"pool<2u, 20u, 24u>"(i32* %connect_2_V_V, i32* %connect_3_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:36]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @"pool<2u, 20u, 24u>"(i32* %connect_2_V_V, i32* %connect_3_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:36]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @SCIG(i32* %connect_3_V_V, i32* %connect_4_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:40]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @SCIG(i32* %connect_3_V_V, i32* %connect_4_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:40]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 42 [2/2] (0.00ns)   --->   "call fastcc void @"SMM<1u, 500u, 50u>"(i32* %connect_4_V_V, i32* %connect_5_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:41]   --->   Operation 42 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 43 [1/2] (0.00ns)   --->   "call fastcc void @"SMM<1u, 500u, 50u>"(i32* %connect_4_V_V, i32* %connect_5_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:41]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 44 [2/2] (0.00ns)   --->   "call fastcc void @"pool<2u, 50u, 8u>"(i32* %connect_5_V_V, i32* %connect_6_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:42]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 45 [1/2] (0.00ns)   --->   "call fastcc void @"pool<2u, 50u, 8u>"(i32* %connect_5_V_V, i32* %connect_6_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:42]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 46 [2/2] (0.00ns)   --->   "call fastcc void @"FC<1u, 800u, 500u>"(i32* %connect_6_V_V, i32* %connect_7_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:45]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @"FC<1u, 800u, 500u>"(i32* %connect_6_V_V, i32* %connect_7_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:45]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 48 [2/2] (0.00ns)   --->   "call fastcc void @"FC<1u, 500u, 10u>"(i32* %connect_7_V_V, i32* %connect_8_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:46]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 49 [1/2] (0.00ns)   --->   "call fastcc void @"FC<1u, 500u, 10u>"(i32* %connect_7_V_V, i32* %connect_8_V_V)" [LeNet_wrapper/LeNet_wrapper.cpp:46]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 50 [2/2] (0.00ns)   --->   "call fastcc void @AXI_DMA_MASTER(i32* %connect_8_V_V, i32* %out_stream_V_data_V, i1* %out_stream_V_last)" [LeNet_wrapper/LeNet_wrapper.cpp:48]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @AXI_DMA_MASTER(i32* %connect_8_V_V, i32* %out_stream_V_data_V, i1* %out_stream_V_last)" [LeNet_wrapper/LeNet_wrapper.cpp:48]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/LeNet_wrapper.cpp:7]   --->   Operation 52 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V_data_V), !map !77"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last), !map !83"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_V_data_V), !map !87"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last), !map !91"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @lenet_str) nounwind"   --->   Operation 57 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 58 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_0_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str104, [1 x i8]* @p_str104, i32 50, i32 50, i32* %connect_0_V_V, i32* %connect_0_V_V)"   --->   Operation 58 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str105, i32 0, i32 0, [1 x i8]* @p_str106, [1 x i8]* @p_str107, [1 x i8]* @p_str108, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str109, [1 x i8]* @p_str110)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 60 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_1_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str111, [1 x i8]* @p_str111, i32 50, i32 50, i32* %connect_1_V_V, i32* %connect_1_V_V)"   --->   Operation 60 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str112, i32 0, i32 0, [1 x i8]* @p_str113, [1 x i8]* @p_str114, [1 x i8]* @p_str115, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str116, [1 x i8]* @p_str117)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 62 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_2_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str118, [1 x i8]* @p_str118, i32 2, i32 2, i32* %connect_2_V_V, i32* %connect_2_V_V)"   --->   Operation 62 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_3_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str125, [1 x i8]* @p_str125, i32 50, i32 50, i32* %connect_3_V_V, i32* %connect_3_V_V)"   --->   Operation 64 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_4_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str132, [1 x i8]* @p_str132, i32 50, i32 50, i32* %connect_4_V_V, i32* %connect_4_V_V)"   --->   Operation 66 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_5_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str139, [1 x i8]* @p_str139, i32 2, i32 2, i32* %connect_5_V_V, i32* %connect_5_V_V)"   --->   Operation 68 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 70 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_6_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str146, [1 x i8]* @p_str146, i32 50, i32 50, i32* %connect_6_V_V, i32* %connect_6_V_V)"   --->   Operation 70 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 72 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_7_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str153, [1 x i8]* @p_str153, i32 50, i32 50, i32* %connect_7_V_V, i32* %connect_7_V_V)"   --->   Operation 72 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str154, i32 0, i32 0, [1 x i8]* @p_str155, [1 x i8]* @p_str156, [1 x i8]* @p_str157, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str158, [1 x i8]* @p_str159)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 74 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @connect_8_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str160, [1 x i8]* @p_str160, i32 50, i32 50, i32* %connect_8_V_V, i32* %connect_8_V_V)"   --->   Operation 74 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %connect_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [1 x i8]* @p_str166)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_data_V, i1* %in_stream_V_last, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/LeNet_wrapper.cpp:8]   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_data_V, i1* %out_stream_V_last, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/LeNet_wrapper.cpp:9]   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/LeNet_wrapper.cpp:10]   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 79 [1/1] (0.00ns)   --->   "ret void" [LeNet_wrapper/LeNet_wrapper.cpp:50]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_COL_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_ROW_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ OFMDim_current_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ A_ROW_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_V_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_2_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ IFMCH_curr_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ IFMDim_curr_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_COL]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_ROW]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ OFMDim_current]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ A_ROW]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ A_V_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_3_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ IFMCH_curr]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ IFMDim_curr]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_COL_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_ROW_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ OFMDim_current_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ A_ROW_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ A_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_1_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_1_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_COL_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_ROW_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ OFMDim_current_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ A_ROW_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ A_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_196]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_199]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_297]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_2100]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_398]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_3101]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ A_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ B_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
connect_0_V_V (alloca              ) [ 00111111111111111111111]
connect_1_V_V (alloca              ) [ 00111111111111111111111]
connect_2_V_V (alloca              ) [ 00111111111111111111111]
connect_3_V_V (alloca              ) [ 00111111111111111111111]
connect_4_V_V (alloca              ) [ 00111111111111111111111]
connect_5_V_V (alloca              ) [ 00111111111111111111111]
connect_6_V_V (alloca              ) [ 00111111111111111111111]
connect_7_V_V (alloca              ) [ 00111111111111111111111]
connect_8_V_V (alloca              ) [ 00111111111111111111111]
StgValue_33   (call                ) [ 00000000000000000000000]
StgValue_35   (call                ) [ 00000000000000000000000]
StgValue_37   (call                ) [ 00000000000000000000000]
StgValue_39   (call                ) [ 00000000000000000000000]
StgValue_41   (call                ) [ 00000000000000000000000]
StgValue_43   (call                ) [ 00000000000000000000000]
StgValue_45   (call                ) [ 00000000000000000000000]
StgValue_47   (call                ) [ 00000000000000000000000]
StgValue_49   (call                ) [ 00000000000000000000000]
StgValue_51   (call                ) [ 00000000000000000000000]
StgValue_52   (specdataflowpipeline) [ 00000000000000000000000]
StgValue_53   (specbitsmap         ) [ 00000000000000000000000]
StgValue_54   (specbitsmap         ) [ 00000000000000000000000]
StgValue_55   (specbitsmap         ) [ 00000000000000000000000]
StgValue_56   (specbitsmap         ) [ 00000000000000000000000]
StgValue_57   (spectopmodule       ) [ 00000000000000000000000]
empty         (specchannel         ) [ 00000000000000000000000]
StgValue_59   (specinterface       ) [ 00000000000000000000000]
empty_26      (specchannel         ) [ 00000000000000000000000]
StgValue_61   (specinterface       ) [ 00000000000000000000000]
empty_27      (specchannel         ) [ 00000000000000000000000]
StgValue_63   (specinterface       ) [ 00000000000000000000000]
empty_28      (specchannel         ) [ 00000000000000000000000]
StgValue_65   (specinterface       ) [ 00000000000000000000000]
empty_29      (specchannel         ) [ 00000000000000000000000]
StgValue_67   (specinterface       ) [ 00000000000000000000000]
empty_30      (specchannel         ) [ 00000000000000000000000]
StgValue_69   (specinterface       ) [ 00000000000000000000000]
empty_31      (specchannel         ) [ 00000000000000000000000]
StgValue_71   (specinterface       ) [ 00000000000000000000000]
empty_32      (specchannel         ) [ 00000000000000000000000]
StgValue_73   (specinterface       ) [ 00000000000000000000000]
empty_33      (specchannel         ) [ 00000000000000000000000]
StgValue_75   (specinterface       ) [ 00000000000000000000000]
StgValue_76   (specinterface       ) [ 00000000000000000000000]
StgValue_77   (specinterface       ) [ 00000000000000000000000]
StgValue_78   (specinterface       ) [ 00000000000000000000000]
StgValue_79   (ret                 ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_V_last">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_COL_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_ROW_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="OFMDim_current_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_ROW_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_ROW_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_V_2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_V_2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_V_2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_V_2_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_V_2_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_V_2_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_V_2_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="B_V_2_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="B_V_2_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="B_V_2_9">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="B_V_2_10">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="B_V_2_11">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="B_V_2_12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="B_V_2_13">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="B_V_2_14">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="B_V_2_15">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="B_V_2_16">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="B_V_2_17">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_17"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="B_V_2_18">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_18"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="B_V_2_19">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_19"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="B_V_2_20">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_20"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="B_V_2_21">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_21"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="B_V_2_22">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_22"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="B_V_2_23">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_23"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="B_V_2_24">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2_24"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="A_V_2_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="A_V_2_1">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="A_V_2_2">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="A_V_2_3">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="A_V_2_4">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="A_V_2_5">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="A_V_2_6">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="A_V_2_7">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="A_V_2_8">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="A_V_2_9">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="A_V_2_10">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="A_V_2_11">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="A_V_2_12">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="A_V_2_13">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="A_V_2_14">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="A_V_2_15">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="A_V_2_16">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="A_V_2_17">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_17"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="A_V_2_18">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_18"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="A_V_2_19">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_19"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="A_V_2_20">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_20"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="A_V_2_21">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_21"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="A_V_2_22">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_22"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="A_V_2_23">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_23"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="A_V_2_24">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_2_24"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="IFMCH_curr_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="IFMDim_curr_1">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMDim_curr_1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="B_COL">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="B_ROW">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="OFMDim_current">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="A_ROW">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_ROW"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="A_V_3_0">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="B_V_3_0">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="A_V_3_1">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="B_V_3_1">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="A_V_3_2">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="B_V_3_2">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="A_V_3_3">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="B_V_3_3">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="A_V_3_4">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="B_V_3_4">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="A_V_3_5">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="B_V_3_5">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="A_V_3_6">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="B_V_3_6">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="A_V_3_7">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="B_V_3_7">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="A_V_3_8">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="B_V_3_8">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="A_V_3_9">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="B_V_3_9">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="A_V_3_10">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="B_V_3_10">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="A_V_3_11">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="B_V_3_11">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="A_V_3_12">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="B_V_3_12">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="A_V_3_13">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="B_V_3_13">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="A_V_3_14">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="B_V_3_14">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="A_V_3_15">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="B_V_3_15">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="A_V_3_16">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="B_V_3_16">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="A_V_3_17">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_17"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="B_V_3_17">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_17"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="A_V_3_18">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_18"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="B_V_3_18">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_18"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="A_V_3_19">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_19"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="B_V_3_19">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_19"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="A_V_3_20">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_20"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="B_V_3_20">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_20"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="A_V_3_21">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_21"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="B_V_3_21">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_21"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="A_V_3_22">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_22"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="B_V_3_22">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_22"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="A_V_3_23">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_23"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="B_V_3_23">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_23"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="A_V_3_24">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_3_24"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="B_V_3_24">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3_24"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="IFMCH_curr">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr"/></StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="IFMDim_curr">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMDim_curr"/></StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="B_COL_2">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL_2"/></StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="B_ROW_2">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW_2"/></StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="OFMDim_current_2">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current_2"/></StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="A_ROW_2">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_ROW_2"/></StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="A_V_1_0">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="B_V_1_0">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="A_V_1_1">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="B_V_1_1">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="A_V_1_2">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="B_V_1_2">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="A_V_1_3">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="B_V_1_3">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="A_V_1_4">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="B_V_1_4">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="A_V_1_5">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="B_V_1_5">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="A_V_1_6">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="B_V_1_6">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="A_V_1_7">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="B_V_1_7">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="A_V_1_8">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="B_V_1_8">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="276" class="1000" name="A_V_1_9">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="278" class="1000" name="B_V_1_9">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="280" class="1000" name="A_V_1_10">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="282" class="1000" name="B_V_1_10">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="284" class="1000" name="A_V_1_11">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="286" class="1000" name="B_V_1_11">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="288" class="1000" name="A_V_1_12">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="290" class="1000" name="B_V_1_12">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="292" class="1000" name="A_V_1_13">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="294" class="1000" name="B_V_1_13">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="296" class="1000" name="A_V_1_14">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="298" class="1000" name="B_V_1_14">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="300" class="1000" name="A_V_1_15">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="302" class="1000" name="B_V_1_15">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="304" class="1000" name="A_V_1_16">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="306" class="1000" name="B_V_1_16">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="308" class="1000" name="A_V_1_17">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_17"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="310" class="1000" name="B_V_1_17">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_17"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="312" class="1000" name="A_V_1_18">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_18"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="314" class="1000" name="B_V_1_18">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_18"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="316" class="1000" name="A_V_1_19">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_19"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="318" class="1000" name="B_V_1_19">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_19"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="320" class="1000" name="A_V_1_20">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_20"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="322" class="1000" name="B_V_1_20">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_20"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="324" class="1000" name="A_V_1_21">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_21"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="326" class="1000" name="B_V_1_21">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_21"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="328" class="1000" name="A_V_1_22">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_22"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="330" class="1000" name="B_V_1_22">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_22"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="332" class="1000" name="A_V_1_23">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_23"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="334" class="1000" name="B_V_1_23">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_23"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="336" class="1000" name="A_V_1_24">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_1_24"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="338" class="1000" name="B_V_1_24">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_1_24"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="340" class="1000" name="B_COL_3">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL_3"/></StgValue>
</bind>
</comp>

<comp id="342" class="1000" name="B_ROW_3">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW_3"/></StgValue>
</bind>
</comp>

<comp id="344" class="1000" name="OFMDim_current_3">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current_3"/></StgValue>
</bind>
</comp>

<comp id="346" class="1000" name="A_ROW_3">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_ROW_3"/></StgValue>
</bind>
</comp>

<comp id="348" class="1000" name="A_V_0">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="350" class="1000" name="B_V_0">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="352" class="1000" name="A_V_196">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_196"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="354" class="1000" name="B_V_199">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_199"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="356" class="1000" name="A_V_297">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_297"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="358" class="1000" name="B_V_2100">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_2100"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="360" class="1000" name="A_V_398">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_398"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="362" class="1000" name="B_V_3101">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_3101"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="364" class="1000" name="A_V_4">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="366" class="1000" name="B_V_4">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="368" class="1000" name="A_V_5">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="370" class="1000" name="B_V_5">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="372" class="1000" name="A_V_6">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="374" class="1000" name="B_V_6">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="376" class="1000" name="A_V_7">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="378" class="1000" name="B_V_7">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="380" class="1000" name="A_V_8">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="382" class="1000" name="B_V_8">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="384" class="1000" name="A_V_9">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="386" class="1000" name="B_V_9">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_DMA_SLAVE"/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SCIG.1"/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM<1u, 25u, 20u>"/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool<2u, 20u, 24u>"/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SCIG"/></StgValue>
</bind>
</comp>

<comp id="400" class="1001" name="const_400">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM<1u, 500u, 50u>"/></StgValue>
</bind>
</comp>

<comp id="402" class="1001" name="const_402">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool<2u, 50u, 8u>"/></StgValue>
</bind>
</comp>

<comp id="404" class="1001" name="const_404">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC<1u, 800u, 500u>"/></StgValue>
</bind>
</comp>

<comp id="406" class="1001" name="const_406">
<pin_list>
<pin id="407" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FC<1u, 500u, 10u>"/></StgValue>
</bind>
</comp>

<comp id="408" class="1001" name="const_408">
<pin_list>
<pin id="409" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_DMA_MASTER"/></StgValue>
</bind>
</comp>

<comp id="410" class="1001" name="const_410">
<pin_list>
<pin id="411" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="412" class="1001" name="const_412">
<pin_list>
<pin id="413" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="414" class="1001" name="const_414">
<pin_list>
<pin id="415" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="416" class="1001" name="const_416">
<pin_list>
<pin id="417" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="418" class="1001" name="const_418">
<pin_list>
<pin id="419" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="420" class="1001" name="const_420">
<pin_list>
<pin id="421" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="422" class="1001" name="const_422">
<pin_list>
<pin id="423" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenet_str"/></StgValue>
</bind>
</comp>

<comp id="424" class="1001" name="const_424">
<pin_list>
<pin id="425" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="426" class="1001" name="const_426">
<pin_list>
<pin id="427" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_0_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="428" class="1001" name="const_428">
<pin_list>
<pin id="429" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="430" class="1001" name="const_430">
<pin_list>
<pin id="431" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="432" class="1001" name="const_432">
<pin_list>
<pin id="433" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="434" class="1001" name="const_434">
<pin_list>
<pin id="435" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="436" class="1001" name="const_436">
<pin_list>
<pin id="437" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="438" class="1001" name="const_438">
<pin_list>
<pin id="439" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str105"/></StgValue>
</bind>
</comp>

<comp id="440" class="1001" name="const_440">
<pin_list>
<pin id="441" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="442" class="1001" name="const_442">
<pin_list>
<pin id="443" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str107"/></StgValue>
</bind>
</comp>

<comp id="444" class="1001" name="const_444">
<pin_list>
<pin id="445" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="446" class="1001" name="const_446">
<pin_list>
<pin id="447" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="448" class="1001" name="const_448">
<pin_list>
<pin id="449" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="450" class="1001" name="const_450">
<pin_list>
<pin id="451" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="452" class="1001" name="const_452">
<pin_list>
<pin id="453" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="454" class="1001" name="const_454">
<pin_list>
<pin id="455" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_1_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="456" class="1001" name="const_456">
<pin_list>
<pin id="457" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="458" class="1001" name="const_458">
<pin_list>
<pin id="459" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="460" class="1001" name="const_460">
<pin_list>
<pin id="461" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str113"/></StgValue>
</bind>
</comp>

<comp id="462" class="1001" name="const_462">
<pin_list>
<pin id="463" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str114"/></StgValue>
</bind>
</comp>

<comp id="464" class="1001" name="const_464">
<pin_list>
<pin id="465" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="466" class="1001" name="const_466">
<pin_list>
<pin id="467" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="468" class="1001" name="const_468">
<pin_list>
<pin id="469" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="470" class="1001" name="const_470">
<pin_list>
<pin id="471" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_2_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="472" class="1001" name="const_472">
<pin_list>
<pin id="473" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="474" class="1001" name="const_474">
<pin_list>
<pin id="475" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="476" class="1001" name="const_476">
<pin_list>
<pin id="477" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="478" class="1001" name="const_478">
<pin_list>
<pin id="479" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="480" class="1001" name="const_480">
<pin_list>
<pin id="481" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="482" class="1001" name="const_482">
<pin_list>
<pin id="483" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str123"/></StgValue>
</bind>
</comp>

<comp id="484" class="1001" name="const_484">
<pin_list>
<pin id="485" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str124"/></StgValue>
</bind>
</comp>

<comp id="486" class="1001" name="const_486">
<pin_list>
<pin id="487" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_3_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="488" class="1001" name="const_488">
<pin_list>
<pin id="489" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="490" class="1001" name="const_490">
<pin_list>
<pin id="491" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="492" class="1001" name="const_492">
<pin_list>
<pin id="493" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str127"/></StgValue>
</bind>
</comp>

<comp id="494" class="1001" name="const_494">
<pin_list>
<pin id="495" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="496" class="1001" name="const_496">
<pin_list>
<pin id="497" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="498" class="1001" name="const_498">
<pin_list>
<pin id="499" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="500" class="1001" name="const_500">
<pin_list>
<pin id="501" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="502" class="1001" name="const_502">
<pin_list>
<pin id="503" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_4_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="504" class="1001" name="const_504">
<pin_list>
<pin id="505" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str132"/></StgValue>
</bind>
</comp>

<comp id="506" class="1001" name="const_506">
<pin_list>
<pin id="507" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str133"/></StgValue>
</bind>
</comp>

<comp id="508" class="1001" name="const_508">
<pin_list>
<pin id="509" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str134"/></StgValue>
</bind>
</comp>

<comp id="510" class="1001" name="const_510">
<pin_list>
<pin id="511" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="512" class="1001" name="const_512">
<pin_list>
<pin id="513" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str136"/></StgValue>
</bind>
</comp>

<comp id="514" class="1001" name="const_514">
<pin_list>
<pin id="515" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="516" class="1001" name="const_516">
<pin_list>
<pin id="517" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str138"/></StgValue>
</bind>
</comp>

<comp id="518" class="1001" name="const_518">
<pin_list>
<pin id="519" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_5_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="520" class="1001" name="const_520">
<pin_list>
<pin id="521" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str139"/></StgValue>
</bind>
</comp>

<comp id="522" class="1001" name="const_522">
<pin_list>
<pin id="523" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str140"/></StgValue>
</bind>
</comp>

<comp id="524" class="1001" name="const_524">
<pin_list>
<pin id="525" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str141"/></StgValue>
</bind>
</comp>

<comp id="526" class="1001" name="const_526">
<pin_list>
<pin id="527" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str142"/></StgValue>
</bind>
</comp>

<comp id="528" class="1001" name="const_528">
<pin_list>
<pin id="529" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str143"/></StgValue>
</bind>
</comp>

<comp id="530" class="1001" name="const_530">
<pin_list>
<pin id="531" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str144"/></StgValue>
</bind>
</comp>

<comp id="532" class="1001" name="const_532">
<pin_list>
<pin id="533" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str145"/></StgValue>
</bind>
</comp>

<comp id="534" class="1001" name="const_534">
<pin_list>
<pin id="535" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_6_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="536" class="1001" name="const_536">
<pin_list>
<pin id="537" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str146"/></StgValue>
</bind>
</comp>

<comp id="538" class="1001" name="const_538">
<pin_list>
<pin id="539" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str147"/></StgValue>
</bind>
</comp>

<comp id="540" class="1001" name="const_540">
<pin_list>
<pin id="541" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="542" class="1001" name="const_542">
<pin_list>
<pin id="543" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str149"/></StgValue>
</bind>
</comp>

<comp id="544" class="1001" name="const_544">
<pin_list>
<pin id="545" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str150"/></StgValue>
</bind>
</comp>

<comp id="546" class="1001" name="const_546">
<pin_list>
<pin id="547" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str151"/></StgValue>
</bind>
</comp>

<comp id="548" class="1001" name="const_548">
<pin_list>
<pin id="549" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str152"/></StgValue>
</bind>
</comp>

<comp id="550" class="1001" name="const_550">
<pin_list>
<pin id="551" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_7_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="552" class="1001" name="const_552">
<pin_list>
<pin id="553" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="554" class="1001" name="const_554">
<pin_list>
<pin id="555" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="556" class="1001" name="const_556">
<pin_list>
<pin id="557" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="558" class="1001" name="const_558">
<pin_list>
<pin id="559" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="560" class="1001" name="const_560">
<pin_list>
<pin id="561" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="562" class="1001" name="const_562">
<pin_list>
<pin id="563" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="564" class="1001" name="const_564">
<pin_list>
<pin id="565" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="566" class="1001" name="const_566">
<pin_list>
<pin id="567" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="connect_8_OC_V_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="568" class="1001" name="const_568">
<pin_list>
<pin id="569" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str160"/></StgValue>
</bind>
</comp>

<comp id="570" class="1001" name="const_570">
<pin_list>
<pin id="571" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="572" class="1001" name="const_572">
<pin_list>
<pin id="573" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="574" class="1001" name="const_574">
<pin_list>
<pin id="575" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="576" class="1001" name="const_576">
<pin_list>
<pin id="577" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="578" class="1001" name="const_578">
<pin_list>
<pin id="579" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="580" class="1001" name="const_580">
<pin_list>
<pin id="581" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="582" class="1001" name="const_582">
<pin_list>
<pin id="583" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="584" class="1001" name="const_584">
<pin_list>
<pin id="585" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="586" class="1001" name="const_586">
<pin_list>
<pin id="587" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="588" class="1004" name="connect_0_V_V_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_0_V_V/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="connect_1_V_V_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_1_V_V/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="connect_2_V_V_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_2_V_V/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="connect_3_V_V_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_3_V_V/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="connect_4_V_V_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_4_V_V/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="connect_5_V_V_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_5_V_V/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="connect_6_V_V_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_6_V_V/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="connect_7_V_V_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_7_V_V/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="connect_8_V_V_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="connect_8_V_V/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="grp_SMM_1u_500u_50u_s_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="0" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="11"/>
<pin id="627" dir="0" index="2" bw="32" slack="11"/>
<pin id="628" dir="0" index="3" bw="32" slack="0"/>
<pin id="629" dir="0" index="4" bw="32" slack="0"/>
<pin id="630" dir="0" index="5" bw="32" slack="0"/>
<pin id="631" dir="0" index="6" bw="32" slack="0"/>
<pin id="632" dir="0" index="7" bw="8" slack="0"/>
<pin id="633" dir="0" index="8" bw="8" slack="0"/>
<pin id="634" dir="0" index="9" bw="8" slack="0"/>
<pin id="635" dir="0" index="10" bw="8" slack="0"/>
<pin id="636" dir="0" index="11" bw="8" slack="0"/>
<pin id="637" dir="0" index="12" bw="8" slack="0"/>
<pin id="638" dir="0" index="13" bw="8" slack="0"/>
<pin id="639" dir="0" index="14" bw="8" slack="0"/>
<pin id="640" dir="0" index="15" bw="8" slack="0"/>
<pin id="641" dir="0" index="16" bw="8" slack="0"/>
<pin id="642" dir="0" index="17" bw="8" slack="0"/>
<pin id="643" dir="0" index="18" bw="8" slack="0"/>
<pin id="644" dir="0" index="19" bw="8" slack="0"/>
<pin id="645" dir="0" index="20" bw="8" slack="0"/>
<pin id="646" dir="0" index="21" bw="8" slack="0"/>
<pin id="647" dir="0" index="22" bw="8" slack="0"/>
<pin id="648" dir="0" index="23" bw="8" slack="0"/>
<pin id="649" dir="0" index="24" bw="8" slack="0"/>
<pin id="650" dir="0" index="25" bw="8" slack="0"/>
<pin id="651" dir="0" index="26" bw="8" slack="0"/>
<pin id="652" dir="0" index="27" bw="8" slack="0"/>
<pin id="653" dir="0" index="28" bw="8" slack="0"/>
<pin id="654" dir="0" index="29" bw="8" slack="0"/>
<pin id="655" dir="0" index="30" bw="8" slack="0"/>
<pin id="656" dir="0" index="31" bw="8" slack="0"/>
<pin id="657" dir="0" index="32" bw="8" slack="0"/>
<pin id="658" dir="0" index="33" bw="8" slack="0"/>
<pin id="659" dir="0" index="34" bw="8" slack="0"/>
<pin id="660" dir="0" index="35" bw="8" slack="0"/>
<pin id="661" dir="0" index="36" bw="8" slack="0"/>
<pin id="662" dir="0" index="37" bw="8" slack="0"/>
<pin id="663" dir="0" index="38" bw="8" slack="0"/>
<pin id="664" dir="0" index="39" bw="8" slack="0"/>
<pin id="665" dir="0" index="40" bw="8" slack="0"/>
<pin id="666" dir="0" index="41" bw="8" slack="0"/>
<pin id="667" dir="0" index="42" bw="8" slack="0"/>
<pin id="668" dir="0" index="43" bw="8" slack="0"/>
<pin id="669" dir="0" index="44" bw="8" slack="0"/>
<pin id="670" dir="0" index="45" bw="8" slack="0"/>
<pin id="671" dir="0" index="46" bw="8" slack="0"/>
<pin id="672" dir="0" index="47" bw="8" slack="0"/>
<pin id="673" dir="0" index="48" bw="8" slack="0"/>
<pin id="674" dir="0" index="49" bw="8" slack="0"/>
<pin id="675" dir="0" index="50" bw="8" slack="0"/>
<pin id="676" dir="0" index="51" bw="8" slack="0"/>
<pin id="677" dir="0" index="52" bw="8" slack="0"/>
<pin id="678" dir="0" index="53" bw="8" slack="0"/>
<pin id="679" dir="0" index="54" bw="8" slack="0"/>
<pin id="680" dir="0" index="55" bw="8" slack="0"/>
<pin id="681" dir="0" index="56" bw="8" slack="0"/>
<pin id="682" dir="1" index="57" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_42/12 "/>
</bind>
</comp>

<comp id="738" class="1004" name="grp_FC_1u_800u_500u_s_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="0" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="15"/>
<pin id="741" dir="0" index="2" bw="32" slack="15"/>
<pin id="742" dir="0" index="3" bw="32" slack="0"/>
<pin id="743" dir="0" index="4" bw="32" slack="0"/>
<pin id="744" dir="0" index="5" bw="32" slack="0"/>
<pin id="745" dir="0" index="6" bw="32" slack="0"/>
<pin id="746" dir="0" index="7" bw="8" slack="0"/>
<pin id="747" dir="0" index="8" bw="8" slack="0"/>
<pin id="748" dir="0" index="9" bw="8" slack="0"/>
<pin id="749" dir="0" index="10" bw="8" slack="0"/>
<pin id="750" dir="0" index="11" bw="8" slack="0"/>
<pin id="751" dir="0" index="12" bw="8" slack="0"/>
<pin id="752" dir="0" index="13" bw="8" slack="0"/>
<pin id="753" dir="0" index="14" bw="8" slack="0"/>
<pin id="754" dir="0" index="15" bw="8" slack="0"/>
<pin id="755" dir="0" index="16" bw="8" slack="0"/>
<pin id="756" dir="0" index="17" bw="8" slack="0"/>
<pin id="757" dir="0" index="18" bw="8" slack="0"/>
<pin id="758" dir="0" index="19" bw="8" slack="0"/>
<pin id="759" dir="0" index="20" bw="8" slack="0"/>
<pin id="760" dir="0" index="21" bw="8" slack="0"/>
<pin id="761" dir="0" index="22" bw="8" slack="0"/>
<pin id="762" dir="0" index="23" bw="8" slack="0"/>
<pin id="763" dir="0" index="24" bw="8" slack="0"/>
<pin id="764" dir="0" index="25" bw="8" slack="0"/>
<pin id="765" dir="0" index="26" bw="8" slack="0"/>
<pin id="766" dir="0" index="27" bw="8" slack="0"/>
<pin id="767" dir="0" index="28" bw="8" slack="0"/>
<pin id="768" dir="0" index="29" bw="8" slack="0"/>
<pin id="769" dir="0" index="30" bw="8" slack="0"/>
<pin id="770" dir="0" index="31" bw="8" slack="0"/>
<pin id="771" dir="0" index="32" bw="8" slack="0"/>
<pin id="772" dir="0" index="33" bw="8" slack="0"/>
<pin id="773" dir="0" index="34" bw="8" slack="0"/>
<pin id="774" dir="0" index="35" bw="8" slack="0"/>
<pin id="775" dir="0" index="36" bw="8" slack="0"/>
<pin id="776" dir="0" index="37" bw="8" slack="0"/>
<pin id="777" dir="0" index="38" bw="8" slack="0"/>
<pin id="778" dir="0" index="39" bw="8" slack="0"/>
<pin id="779" dir="0" index="40" bw="8" slack="0"/>
<pin id="780" dir="0" index="41" bw="8" slack="0"/>
<pin id="781" dir="0" index="42" bw="8" slack="0"/>
<pin id="782" dir="0" index="43" bw="8" slack="0"/>
<pin id="783" dir="0" index="44" bw="8" slack="0"/>
<pin id="784" dir="0" index="45" bw="8" slack="0"/>
<pin id="785" dir="0" index="46" bw="8" slack="0"/>
<pin id="786" dir="0" index="47" bw="8" slack="0"/>
<pin id="787" dir="0" index="48" bw="8" slack="0"/>
<pin id="788" dir="0" index="49" bw="8" slack="0"/>
<pin id="789" dir="0" index="50" bw="8" slack="0"/>
<pin id="790" dir="0" index="51" bw="8" slack="0"/>
<pin id="791" dir="0" index="52" bw="8" slack="0"/>
<pin id="792" dir="0" index="53" bw="8" slack="0"/>
<pin id="793" dir="0" index="54" bw="8" slack="0"/>
<pin id="794" dir="0" index="55" bw="8" slack="0"/>
<pin id="795" dir="0" index="56" bw="8" slack="0"/>
<pin id="796" dir="1" index="57" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_46/16 "/>
</bind>
</comp>

<comp id="852" class="1004" name="grp_SCIG_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="0" slack="0"/>
<pin id="854" dir="0" index="1" bw="32" slack="9"/>
<pin id="855" dir="0" index="2" bw="32" slack="9"/>
<pin id="856" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/10 "/>
</bind>
</comp>

<comp id="858" class="1004" name="grp_FC_1u_500u_10u_s_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="0" slack="0"/>
<pin id="860" dir="0" index="1" bw="32" slack="17"/>
<pin id="861" dir="0" index="2" bw="32" slack="17"/>
<pin id="862" dir="0" index="3" bw="32" slack="0"/>
<pin id="863" dir="0" index="4" bw="32" slack="0"/>
<pin id="864" dir="0" index="5" bw="32" slack="0"/>
<pin id="865" dir="0" index="6" bw="32" slack="0"/>
<pin id="866" dir="0" index="7" bw="8" slack="0"/>
<pin id="867" dir="0" index="8" bw="8" slack="0"/>
<pin id="868" dir="0" index="9" bw="8" slack="0"/>
<pin id="869" dir="0" index="10" bw="8" slack="0"/>
<pin id="870" dir="0" index="11" bw="8" slack="0"/>
<pin id="871" dir="0" index="12" bw="8" slack="0"/>
<pin id="872" dir="0" index="13" bw="8" slack="0"/>
<pin id="873" dir="0" index="14" bw="8" slack="0"/>
<pin id="874" dir="0" index="15" bw="8" slack="0"/>
<pin id="875" dir="0" index="16" bw="8" slack="0"/>
<pin id="876" dir="0" index="17" bw="8" slack="0"/>
<pin id="877" dir="0" index="18" bw="8" slack="0"/>
<pin id="878" dir="0" index="19" bw="8" slack="0"/>
<pin id="879" dir="0" index="20" bw="8" slack="0"/>
<pin id="880" dir="0" index="21" bw="8" slack="0"/>
<pin id="881" dir="0" index="22" bw="8" slack="0"/>
<pin id="882" dir="0" index="23" bw="8" slack="0"/>
<pin id="883" dir="0" index="24" bw="8" slack="0"/>
<pin id="884" dir="0" index="25" bw="8" slack="0"/>
<pin id="885" dir="0" index="26" bw="8" slack="0"/>
<pin id="886" dir="1" index="27" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_48/18 "/>
</bind>
</comp>

<comp id="912" class="1004" name="grp_pool_2u_20u_24u_s_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="0" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="7"/>
<pin id="915" dir="0" index="2" bw="32" slack="7"/>
<pin id="916" dir="0" index="3" bw="32" slack="0"/>
<pin id="917" dir="0" index="4" bw="32" slack="0"/>
<pin id="918" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_38/8 "/>
</bind>
</comp>

<comp id="922" class="1004" name="grp_pool_2u_50u_8u_s_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="0" slack="0"/>
<pin id="924" dir="0" index="1" bw="32" slack="13"/>
<pin id="925" dir="0" index="2" bw="32" slack="13"/>
<pin id="926" dir="0" index="3" bw="32" slack="0"/>
<pin id="927" dir="0" index="4" bw="32" slack="0"/>
<pin id="928" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_44/14 "/>
</bind>
</comp>

<comp id="932" class="1004" name="grp_SMM_1u_25u_20u_s_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="0" slack="0"/>
<pin id="934" dir="0" index="1" bw="32" slack="5"/>
<pin id="935" dir="0" index="2" bw="32" slack="5"/>
<pin id="936" dir="0" index="3" bw="32" slack="0"/>
<pin id="937" dir="0" index="4" bw="32" slack="0"/>
<pin id="938" dir="0" index="5" bw="32" slack="0"/>
<pin id="939" dir="0" index="6" bw="32" slack="0"/>
<pin id="940" dir="0" index="7" bw="8" slack="0"/>
<pin id="941" dir="0" index="8" bw="8" slack="0"/>
<pin id="942" dir="0" index="9" bw="8" slack="0"/>
<pin id="943" dir="0" index="10" bw="8" slack="0"/>
<pin id="944" dir="0" index="11" bw="8" slack="0"/>
<pin id="945" dir="0" index="12" bw="8" slack="0"/>
<pin id="946" dir="0" index="13" bw="8" slack="0"/>
<pin id="947" dir="0" index="14" bw="8" slack="0"/>
<pin id="948" dir="0" index="15" bw="8" slack="0"/>
<pin id="949" dir="0" index="16" bw="8" slack="0"/>
<pin id="950" dir="0" index="17" bw="8" slack="0"/>
<pin id="951" dir="0" index="18" bw="8" slack="0"/>
<pin id="952" dir="0" index="19" bw="8" slack="0"/>
<pin id="953" dir="0" index="20" bw="8" slack="0"/>
<pin id="954" dir="0" index="21" bw="8" slack="0"/>
<pin id="955" dir="0" index="22" bw="8" slack="0"/>
<pin id="956" dir="0" index="23" bw="8" slack="0"/>
<pin id="957" dir="0" index="24" bw="8" slack="0"/>
<pin id="958" dir="0" index="25" bw="8" slack="0"/>
<pin id="959" dir="0" index="26" bw="8" slack="0"/>
<pin id="960" dir="0" index="27" bw="8" slack="0"/>
<pin id="961" dir="0" index="28" bw="8" slack="0"/>
<pin id="962" dir="0" index="29" bw="8" slack="0"/>
<pin id="963" dir="0" index="30" bw="8" slack="0"/>
<pin id="964" dir="0" index="31" bw="8" slack="0"/>
<pin id="965" dir="0" index="32" bw="8" slack="0"/>
<pin id="966" dir="0" index="33" bw="8" slack="0"/>
<pin id="967" dir="0" index="34" bw="8" slack="0"/>
<pin id="968" dir="0" index="35" bw="8" slack="0"/>
<pin id="969" dir="0" index="36" bw="8" slack="0"/>
<pin id="970" dir="0" index="37" bw="8" slack="0"/>
<pin id="971" dir="0" index="38" bw="8" slack="0"/>
<pin id="972" dir="0" index="39" bw="8" slack="0"/>
<pin id="973" dir="0" index="40" bw="8" slack="0"/>
<pin id="974" dir="0" index="41" bw="8" slack="0"/>
<pin id="975" dir="0" index="42" bw="8" slack="0"/>
<pin id="976" dir="0" index="43" bw="8" slack="0"/>
<pin id="977" dir="0" index="44" bw="8" slack="0"/>
<pin id="978" dir="0" index="45" bw="8" slack="0"/>
<pin id="979" dir="0" index="46" bw="8" slack="0"/>
<pin id="980" dir="0" index="47" bw="8" slack="0"/>
<pin id="981" dir="0" index="48" bw="8" slack="0"/>
<pin id="982" dir="0" index="49" bw="8" slack="0"/>
<pin id="983" dir="0" index="50" bw="8" slack="0"/>
<pin id="984" dir="0" index="51" bw="8" slack="0"/>
<pin id="985" dir="0" index="52" bw="8" slack="0"/>
<pin id="986" dir="0" index="53" bw="8" slack="0"/>
<pin id="987" dir="0" index="54" bw="8" slack="0"/>
<pin id="988" dir="0" index="55" bw="8" slack="0"/>
<pin id="989" dir="0" index="56" bw="8" slack="0"/>
<pin id="990" dir="1" index="57" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_36/6 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="grp_SCIG_1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="0" slack="0"/>
<pin id="1048" dir="0" index="1" bw="32" slack="3"/>
<pin id="1049" dir="0" index="2" bw="32" slack="3"/>
<pin id="1050" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/4 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="grp_AXI_DMA_MASTER_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="0" slack="0"/>
<pin id="1054" dir="0" index="1" bw="32" slack="19"/>
<pin id="1055" dir="0" index="2" bw="32" slack="0"/>
<pin id="1056" dir="0" index="3" bw="1" slack="0"/>
<pin id="1057" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_50/20 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="grp_AXI_DMA_SLAVE_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="0" slack="0"/>
<pin id="1063" dir="0" index="1" bw="32" slack="0"/>
<pin id="1064" dir="0" index="2" bw="1" slack="0"/>
<pin id="1065" dir="0" index="3" bw="32" slack="1"/>
<pin id="1066" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/2 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="connect_0_V_V_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="connect_0_V_V "/>
</bind>
</comp>

<comp id="1076" class="1005" name="connect_1_V_V_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="32" slack="3"/>
<pin id="1078" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="connect_1_V_V "/>
</bind>
</comp>

<comp id="1082" class="1005" name="connect_2_V_V_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="32" slack="5"/>
<pin id="1084" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="connect_2_V_V "/>
</bind>
</comp>

<comp id="1088" class="1005" name="connect_3_V_V_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="32" slack="7"/>
<pin id="1090" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="connect_3_V_V "/>
</bind>
</comp>

<comp id="1094" class="1005" name="connect_4_V_V_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="9"/>
<pin id="1096" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="connect_4_V_V "/>
</bind>
</comp>

<comp id="1100" class="1005" name="connect_5_V_V_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="11"/>
<pin id="1102" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="connect_5_V_V "/>
</bind>
</comp>

<comp id="1106" class="1005" name="connect_6_V_V_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="13"/>
<pin id="1108" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="connect_6_V_V "/>
</bind>
</comp>

<comp id="1112" class="1005" name="connect_7_V_V_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="15"/>
<pin id="1114" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="connect_7_V_V "/>
</bind>
</comp>

<comp id="1118" class="1005" name="connect_8_V_V_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="32" slack="17"/>
<pin id="1120" dir="1" index="1" bw="32" slack="17"/>
</pin_list>
<bind>
<opset="connect_8_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="591"><net_src comp="388" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="388" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="388" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="388" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="388" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="388" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="388" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="388" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="388" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="683"><net_src comp="400" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="684"><net_src comp="120" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="685"><net_src comp="122" pin="0"/><net_sink comp="624" pin=4"/></net>

<net id="686"><net_src comp="124" pin="0"/><net_sink comp="624" pin=5"/></net>

<net id="687"><net_src comp="126" pin="0"/><net_sink comp="624" pin=6"/></net>

<net id="688"><net_src comp="128" pin="0"/><net_sink comp="624" pin=7"/></net>

<net id="689"><net_src comp="130" pin="0"/><net_sink comp="624" pin=8"/></net>

<net id="690"><net_src comp="132" pin="0"/><net_sink comp="624" pin=9"/></net>

<net id="691"><net_src comp="134" pin="0"/><net_sink comp="624" pin=10"/></net>

<net id="692"><net_src comp="136" pin="0"/><net_sink comp="624" pin=11"/></net>

<net id="693"><net_src comp="138" pin="0"/><net_sink comp="624" pin=12"/></net>

<net id="694"><net_src comp="140" pin="0"/><net_sink comp="624" pin=13"/></net>

<net id="695"><net_src comp="142" pin="0"/><net_sink comp="624" pin=14"/></net>

<net id="696"><net_src comp="144" pin="0"/><net_sink comp="624" pin=15"/></net>

<net id="697"><net_src comp="146" pin="0"/><net_sink comp="624" pin=16"/></net>

<net id="698"><net_src comp="148" pin="0"/><net_sink comp="624" pin=17"/></net>

<net id="699"><net_src comp="150" pin="0"/><net_sink comp="624" pin=18"/></net>

<net id="700"><net_src comp="152" pin="0"/><net_sink comp="624" pin=19"/></net>

<net id="701"><net_src comp="154" pin="0"/><net_sink comp="624" pin=20"/></net>

<net id="702"><net_src comp="156" pin="0"/><net_sink comp="624" pin=21"/></net>

<net id="703"><net_src comp="158" pin="0"/><net_sink comp="624" pin=22"/></net>

<net id="704"><net_src comp="160" pin="0"/><net_sink comp="624" pin=23"/></net>

<net id="705"><net_src comp="162" pin="0"/><net_sink comp="624" pin=24"/></net>

<net id="706"><net_src comp="164" pin="0"/><net_sink comp="624" pin=25"/></net>

<net id="707"><net_src comp="166" pin="0"/><net_sink comp="624" pin=26"/></net>

<net id="708"><net_src comp="168" pin="0"/><net_sink comp="624" pin=27"/></net>

<net id="709"><net_src comp="170" pin="0"/><net_sink comp="624" pin=28"/></net>

<net id="710"><net_src comp="172" pin="0"/><net_sink comp="624" pin=29"/></net>

<net id="711"><net_src comp="174" pin="0"/><net_sink comp="624" pin=30"/></net>

<net id="712"><net_src comp="176" pin="0"/><net_sink comp="624" pin=31"/></net>

<net id="713"><net_src comp="178" pin="0"/><net_sink comp="624" pin=32"/></net>

<net id="714"><net_src comp="180" pin="0"/><net_sink comp="624" pin=33"/></net>

<net id="715"><net_src comp="182" pin="0"/><net_sink comp="624" pin=34"/></net>

<net id="716"><net_src comp="184" pin="0"/><net_sink comp="624" pin=35"/></net>

<net id="717"><net_src comp="186" pin="0"/><net_sink comp="624" pin=36"/></net>

<net id="718"><net_src comp="188" pin="0"/><net_sink comp="624" pin=37"/></net>

<net id="719"><net_src comp="190" pin="0"/><net_sink comp="624" pin=38"/></net>

<net id="720"><net_src comp="192" pin="0"/><net_sink comp="624" pin=39"/></net>

<net id="721"><net_src comp="194" pin="0"/><net_sink comp="624" pin=40"/></net>

<net id="722"><net_src comp="196" pin="0"/><net_sink comp="624" pin=41"/></net>

<net id="723"><net_src comp="198" pin="0"/><net_sink comp="624" pin=42"/></net>

<net id="724"><net_src comp="200" pin="0"/><net_sink comp="624" pin=43"/></net>

<net id="725"><net_src comp="202" pin="0"/><net_sink comp="624" pin=44"/></net>

<net id="726"><net_src comp="204" pin="0"/><net_sink comp="624" pin=45"/></net>

<net id="727"><net_src comp="206" pin="0"/><net_sink comp="624" pin=46"/></net>

<net id="728"><net_src comp="208" pin="0"/><net_sink comp="624" pin=47"/></net>

<net id="729"><net_src comp="210" pin="0"/><net_sink comp="624" pin=48"/></net>

<net id="730"><net_src comp="212" pin="0"/><net_sink comp="624" pin=49"/></net>

<net id="731"><net_src comp="214" pin="0"/><net_sink comp="624" pin=50"/></net>

<net id="732"><net_src comp="216" pin="0"/><net_sink comp="624" pin=51"/></net>

<net id="733"><net_src comp="218" pin="0"/><net_sink comp="624" pin=52"/></net>

<net id="734"><net_src comp="220" pin="0"/><net_sink comp="624" pin=53"/></net>

<net id="735"><net_src comp="222" pin="0"/><net_sink comp="624" pin=54"/></net>

<net id="736"><net_src comp="224" pin="0"/><net_sink comp="624" pin=55"/></net>

<net id="737"><net_src comp="226" pin="0"/><net_sink comp="624" pin=56"/></net>

<net id="797"><net_src comp="404" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="798"><net_src comp="232" pin="0"/><net_sink comp="738" pin=3"/></net>

<net id="799"><net_src comp="234" pin="0"/><net_sink comp="738" pin=4"/></net>

<net id="800"><net_src comp="236" pin="0"/><net_sink comp="738" pin=5"/></net>

<net id="801"><net_src comp="238" pin="0"/><net_sink comp="738" pin=6"/></net>

<net id="802"><net_src comp="240" pin="0"/><net_sink comp="738" pin=7"/></net>

<net id="803"><net_src comp="242" pin="0"/><net_sink comp="738" pin=8"/></net>

<net id="804"><net_src comp="244" pin="0"/><net_sink comp="738" pin=9"/></net>

<net id="805"><net_src comp="246" pin="0"/><net_sink comp="738" pin=10"/></net>

<net id="806"><net_src comp="248" pin="0"/><net_sink comp="738" pin=11"/></net>

<net id="807"><net_src comp="250" pin="0"/><net_sink comp="738" pin=12"/></net>

<net id="808"><net_src comp="252" pin="0"/><net_sink comp="738" pin=13"/></net>

<net id="809"><net_src comp="254" pin="0"/><net_sink comp="738" pin=14"/></net>

<net id="810"><net_src comp="256" pin="0"/><net_sink comp="738" pin=15"/></net>

<net id="811"><net_src comp="258" pin="0"/><net_sink comp="738" pin=16"/></net>

<net id="812"><net_src comp="260" pin="0"/><net_sink comp="738" pin=17"/></net>

<net id="813"><net_src comp="262" pin="0"/><net_sink comp="738" pin=18"/></net>

<net id="814"><net_src comp="264" pin="0"/><net_sink comp="738" pin=19"/></net>

<net id="815"><net_src comp="266" pin="0"/><net_sink comp="738" pin=20"/></net>

<net id="816"><net_src comp="268" pin="0"/><net_sink comp="738" pin=21"/></net>

<net id="817"><net_src comp="270" pin="0"/><net_sink comp="738" pin=22"/></net>

<net id="818"><net_src comp="272" pin="0"/><net_sink comp="738" pin=23"/></net>

<net id="819"><net_src comp="274" pin="0"/><net_sink comp="738" pin=24"/></net>

<net id="820"><net_src comp="276" pin="0"/><net_sink comp="738" pin=25"/></net>

<net id="821"><net_src comp="278" pin="0"/><net_sink comp="738" pin=26"/></net>

<net id="822"><net_src comp="280" pin="0"/><net_sink comp="738" pin=27"/></net>

<net id="823"><net_src comp="282" pin="0"/><net_sink comp="738" pin=28"/></net>

<net id="824"><net_src comp="284" pin="0"/><net_sink comp="738" pin=29"/></net>

<net id="825"><net_src comp="286" pin="0"/><net_sink comp="738" pin=30"/></net>

<net id="826"><net_src comp="288" pin="0"/><net_sink comp="738" pin=31"/></net>

<net id="827"><net_src comp="290" pin="0"/><net_sink comp="738" pin=32"/></net>

<net id="828"><net_src comp="292" pin="0"/><net_sink comp="738" pin=33"/></net>

<net id="829"><net_src comp="294" pin="0"/><net_sink comp="738" pin=34"/></net>

<net id="830"><net_src comp="296" pin="0"/><net_sink comp="738" pin=35"/></net>

<net id="831"><net_src comp="298" pin="0"/><net_sink comp="738" pin=36"/></net>

<net id="832"><net_src comp="300" pin="0"/><net_sink comp="738" pin=37"/></net>

<net id="833"><net_src comp="302" pin="0"/><net_sink comp="738" pin=38"/></net>

<net id="834"><net_src comp="304" pin="0"/><net_sink comp="738" pin=39"/></net>

<net id="835"><net_src comp="306" pin="0"/><net_sink comp="738" pin=40"/></net>

<net id="836"><net_src comp="308" pin="0"/><net_sink comp="738" pin=41"/></net>

<net id="837"><net_src comp="310" pin="0"/><net_sink comp="738" pin=42"/></net>

<net id="838"><net_src comp="312" pin="0"/><net_sink comp="738" pin=43"/></net>

<net id="839"><net_src comp="314" pin="0"/><net_sink comp="738" pin=44"/></net>

<net id="840"><net_src comp="316" pin="0"/><net_sink comp="738" pin=45"/></net>

<net id="841"><net_src comp="318" pin="0"/><net_sink comp="738" pin=46"/></net>

<net id="842"><net_src comp="320" pin="0"/><net_sink comp="738" pin=47"/></net>

<net id="843"><net_src comp="322" pin="0"/><net_sink comp="738" pin=48"/></net>

<net id="844"><net_src comp="324" pin="0"/><net_sink comp="738" pin=49"/></net>

<net id="845"><net_src comp="326" pin="0"/><net_sink comp="738" pin=50"/></net>

<net id="846"><net_src comp="328" pin="0"/><net_sink comp="738" pin=51"/></net>

<net id="847"><net_src comp="330" pin="0"/><net_sink comp="738" pin=52"/></net>

<net id="848"><net_src comp="332" pin="0"/><net_sink comp="738" pin=53"/></net>

<net id="849"><net_src comp="334" pin="0"/><net_sink comp="738" pin=54"/></net>

<net id="850"><net_src comp="336" pin="0"/><net_sink comp="738" pin=55"/></net>

<net id="851"><net_src comp="338" pin="0"/><net_sink comp="738" pin=56"/></net>

<net id="857"><net_src comp="398" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="887"><net_src comp="406" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="888"><net_src comp="340" pin="0"/><net_sink comp="858" pin=3"/></net>

<net id="889"><net_src comp="342" pin="0"/><net_sink comp="858" pin=4"/></net>

<net id="890"><net_src comp="344" pin="0"/><net_sink comp="858" pin=5"/></net>

<net id="891"><net_src comp="346" pin="0"/><net_sink comp="858" pin=6"/></net>

<net id="892"><net_src comp="348" pin="0"/><net_sink comp="858" pin=7"/></net>

<net id="893"><net_src comp="350" pin="0"/><net_sink comp="858" pin=8"/></net>

<net id="894"><net_src comp="352" pin="0"/><net_sink comp="858" pin=9"/></net>

<net id="895"><net_src comp="354" pin="0"/><net_sink comp="858" pin=10"/></net>

<net id="896"><net_src comp="356" pin="0"/><net_sink comp="858" pin=11"/></net>

<net id="897"><net_src comp="358" pin="0"/><net_sink comp="858" pin=12"/></net>

<net id="898"><net_src comp="360" pin="0"/><net_sink comp="858" pin=13"/></net>

<net id="899"><net_src comp="362" pin="0"/><net_sink comp="858" pin=14"/></net>

<net id="900"><net_src comp="364" pin="0"/><net_sink comp="858" pin=15"/></net>

<net id="901"><net_src comp="366" pin="0"/><net_sink comp="858" pin=16"/></net>

<net id="902"><net_src comp="368" pin="0"/><net_sink comp="858" pin=17"/></net>

<net id="903"><net_src comp="370" pin="0"/><net_sink comp="858" pin=18"/></net>

<net id="904"><net_src comp="372" pin="0"/><net_sink comp="858" pin=19"/></net>

<net id="905"><net_src comp="374" pin="0"/><net_sink comp="858" pin=20"/></net>

<net id="906"><net_src comp="376" pin="0"/><net_sink comp="858" pin=21"/></net>

<net id="907"><net_src comp="378" pin="0"/><net_sink comp="858" pin=22"/></net>

<net id="908"><net_src comp="380" pin="0"/><net_sink comp="858" pin=23"/></net>

<net id="909"><net_src comp="382" pin="0"/><net_sink comp="858" pin=24"/></net>

<net id="910"><net_src comp="384" pin="0"/><net_sink comp="858" pin=25"/></net>

<net id="911"><net_src comp="386" pin="0"/><net_sink comp="858" pin=26"/></net>

<net id="919"><net_src comp="396" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="920"><net_src comp="116" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="921"><net_src comp="118" pin="0"/><net_sink comp="912" pin=4"/></net>

<net id="929"><net_src comp="402" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="930"><net_src comp="228" pin="0"/><net_sink comp="922" pin=3"/></net>

<net id="931"><net_src comp="230" pin="0"/><net_sink comp="922" pin=4"/></net>

<net id="991"><net_src comp="394" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="992"><net_src comp="8" pin="0"/><net_sink comp="932" pin=3"/></net>

<net id="993"><net_src comp="10" pin="0"/><net_sink comp="932" pin=4"/></net>

<net id="994"><net_src comp="12" pin="0"/><net_sink comp="932" pin=5"/></net>

<net id="995"><net_src comp="14" pin="0"/><net_sink comp="932" pin=6"/></net>

<net id="996"><net_src comp="16" pin="0"/><net_sink comp="932" pin=7"/></net>

<net id="997"><net_src comp="18" pin="0"/><net_sink comp="932" pin=8"/></net>

<net id="998"><net_src comp="20" pin="0"/><net_sink comp="932" pin=9"/></net>

<net id="999"><net_src comp="22" pin="0"/><net_sink comp="932" pin=10"/></net>

<net id="1000"><net_src comp="24" pin="0"/><net_sink comp="932" pin=11"/></net>

<net id="1001"><net_src comp="26" pin="0"/><net_sink comp="932" pin=12"/></net>

<net id="1002"><net_src comp="28" pin="0"/><net_sink comp="932" pin=13"/></net>

<net id="1003"><net_src comp="30" pin="0"/><net_sink comp="932" pin=14"/></net>

<net id="1004"><net_src comp="32" pin="0"/><net_sink comp="932" pin=15"/></net>

<net id="1005"><net_src comp="34" pin="0"/><net_sink comp="932" pin=16"/></net>

<net id="1006"><net_src comp="36" pin="0"/><net_sink comp="932" pin=17"/></net>

<net id="1007"><net_src comp="38" pin="0"/><net_sink comp="932" pin=18"/></net>

<net id="1008"><net_src comp="40" pin="0"/><net_sink comp="932" pin=19"/></net>

<net id="1009"><net_src comp="42" pin="0"/><net_sink comp="932" pin=20"/></net>

<net id="1010"><net_src comp="44" pin="0"/><net_sink comp="932" pin=21"/></net>

<net id="1011"><net_src comp="46" pin="0"/><net_sink comp="932" pin=22"/></net>

<net id="1012"><net_src comp="48" pin="0"/><net_sink comp="932" pin=23"/></net>

<net id="1013"><net_src comp="50" pin="0"/><net_sink comp="932" pin=24"/></net>

<net id="1014"><net_src comp="52" pin="0"/><net_sink comp="932" pin=25"/></net>

<net id="1015"><net_src comp="54" pin="0"/><net_sink comp="932" pin=26"/></net>

<net id="1016"><net_src comp="56" pin="0"/><net_sink comp="932" pin=27"/></net>

<net id="1017"><net_src comp="58" pin="0"/><net_sink comp="932" pin=28"/></net>

<net id="1018"><net_src comp="60" pin="0"/><net_sink comp="932" pin=29"/></net>

<net id="1019"><net_src comp="62" pin="0"/><net_sink comp="932" pin=30"/></net>

<net id="1020"><net_src comp="64" pin="0"/><net_sink comp="932" pin=31"/></net>

<net id="1021"><net_src comp="66" pin="0"/><net_sink comp="932" pin=32"/></net>

<net id="1022"><net_src comp="68" pin="0"/><net_sink comp="932" pin=33"/></net>

<net id="1023"><net_src comp="70" pin="0"/><net_sink comp="932" pin=34"/></net>

<net id="1024"><net_src comp="72" pin="0"/><net_sink comp="932" pin=35"/></net>

<net id="1025"><net_src comp="74" pin="0"/><net_sink comp="932" pin=36"/></net>

<net id="1026"><net_src comp="76" pin="0"/><net_sink comp="932" pin=37"/></net>

<net id="1027"><net_src comp="78" pin="0"/><net_sink comp="932" pin=38"/></net>

<net id="1028"><net_src comp="80" pin="0"/><net_sink comp="932" pin=39"/></net>

<net id="1029"><net_src comp="82" pin="0"/><net_sink comp="932" pin=40"/></net>

<net id="1030"><net_src comp="84" pin="0"/><net_sink comp="932" pin=41"/></net>

<net id="1031"><net_src comp="86" pin="0"/><net_sink comp="932" pin=42"/></net>

<net id="1032"><net_src comp="88" pin="0"/><net_sink comp="932" pin=43"/></net>

<net id="1033"><net_src comp="90" pin="0"/><net_sink comp="932" pin=44"/></net>

<net id="1034"><net_src comp="92" pin="0"/><net_sink comp="932" pin=45"/></net>

<net id="1035"><net_src comp="94" pin="0"/><net_sink comp="932" pin=46"/></net>

<net id="1036"><net_src comp="96" pin="0"/><net_sink comp="932" pin=47"/></net>

<net id="1037"><net_src comp="98" pin="0"/><net_sink comp="932" pin=48"/></net>

<net id="1038"><net_src comp="100" pin="0"/><net_sink comp="932" pin=49"/></net>

<net id="1039"><net_src comp="102" pin="0"/><net_sink comp="932" pin=50"/></net>

<net id="1040"><net_src comp="104" pin="0"/><net_sink comp="932" pin=51"/></net>

<net id="1041"><net_src comp="106" pin="0"/><net_sink comp="932" pin=52"/></net>

<net id="1042"><net_src comp="108" pin="0"/><net_sink comp="932" pin=53"/></net>

<net id="1043"><net_src comp="110" pin="0"/><net_sink comp="932" pin=54"/></net>

<net id="1044"><net_src comp="112" pin="0"/><net_sink comp="932" pin=55"/></net>

<net id="1045"><net_src comp="114" pin="0"/><net_sink comp="932" pin=56"/></net>

<net id="1051"><net_src comp="392" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1058"><net_src comp="408" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="4" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1060"><net_src comp="6" pin="0"/><net_sink comp="1052" pin=3"/></net>

<net id="1067"><net_src comp="390" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1068"><net_src comp="0" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1069"><net_src comp="2" pin="0"/><net_sink comp="1061" pin=2"/></net>

<net id="1073"><net_src comp="588" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="1061" pin=3"/></net>

<net id="1075"><net_src comp="1070" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1079"><net_src comp="592" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="1046" pin=2"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1085"><net_src comp="596" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="932" pin=2"/></net>

<net id="1087"><net_src comp="1082" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="1091"><net_src comp="600" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="912" pin=2"/></net>

<net id="1093"><net_src comp="1088" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1097"><net_src comp="604" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="852" pin=2"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1103"><net_src comp="608" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1109"><net_src comp="612" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="922" pin=2"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1115"><net_src comp="616" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1121"><net_src comp="620" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="858" pin=2"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="1052" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {20 21 }
	Port: out_stream_V_last | {20 21 }
	Port: B_COL_1 | {6 7 }
	Port: B_ROW_1 | {6 7 }
	Port: OFMDim_current_1 | {6 7 }
	Port: A_ROW_1 | {6 7 }
	Port: B_V_2_0 | {6 7 }
	Port: B_V_2_1 | {6 7 }
	Port: B_V_2_2 | {6 7 }
	Port: B_V_2_3 | {6 7 }
	Port: B_V_2_4 | {6 7 }
	Port: B_V_2_5 | {6 7 }
	Port: B_V_2_6 | {6 7 }
	Port: B_V_2_7 | {6 7 }
	Port: B_V_2_8 | {6 7 }
	Port: B_V_2_9 | {6 7 }
	Port: B_V_2_10 | {6 7 }
	Port: B_V_2_11 | {6 7 }
	Port: B_V_2_12 | {6 7 }
	Port: B_V_2_13 | {6 7 }
	Port: B_V_2_14 | {6 7 }
	Port: B_V_2_15 | {6 7 }
	Port: B_V_2_16 | {6 7 }
	Port: B_V_2_17 | {6 7 }
	Port: B_V_2_18 | {6 7 }
	Port: B_V_2_19 | {6 7 }
	Port: B_V_2_20 | {6 7 }
	Port: B_V_2_21 | {6 7 }
	Port: B_V_2_22 | {6 7 }
	Port: B_V_2_23 | {6 7 }
	Port: B_V_2_24 | {6 7 }
	Port: A_V_2_0 | {6 7 }
	Port: A_V_2_1 | {6 7 }
	Port: A_V_2_2 | {6 7 }
	Port: A_V_2_3 | {6 7 }
	Port: A_V_2_4 | {6 7 }
	Port: A_V_2_5 | {6 7 }
	Port: A_V_2_6 | {6 7 }
	Port: A_V_2_7 | {6 7 }
	Port: A_V_2_8 | {6 7 }
	Port: A_V_2_9 | {6 7 }
	Port: A_V_2_10 | {6 7 }
	Port: A_V_2_11 | {6 7 }
	Port: A_V_2_12 | {6 7 }
	Port: A_V_2_13 | {6 7 }
	Port: A_V_2_14 | {6 7 }
	Port: A_V_2_15 | {6 7 }
	Port: A_V_2_16 | {6 7 }
	Port: A_V_2_17 | {6 7 }
	Port: A_V_2_18 | {6 7 }
	Port: A_V_2_19 | {6 7 }
	Port: A_V_2_20 | {6 7 }
	Port: A_V_2_21 | {6 7 }
	Port: A_V_2_22 | {6 7 }
	Port: A_V_2_23 | {6 7 }
	Port: A_V_2_24 | {6 7 }
	Port: IFMCH_curr_1 | {8 9 }
	Port: IFMDim_curr_1 | {8 9 }
	Port: B_COL | {12 13 }
	Port: B_ROW | {12 13 }
	Port: OFMDim_current | {12 13 }
	Port: A_ROW | {12 13 }
	Port: A_V_3_0 | {12 13 }
	Port: B_V_3_0 | {12 13 }
	Port: A_V_3_1 | {12 13 }
	Port: B_V_3_1 | {12 13 }
	Port: A_V_3_2 | {12 13 }
	Port: B_V_3_2 | {12 13 }
	Port: A_V_3_3 | {12 13 }
	Port: B_V_3_3 | {12 13 }
	Port: A_V_3_4 | {12 13 }
	Port: B_V_3_4 | {12 13 }
	Port: A_V_3_5 | {12 13 }
	Port: B_V_3_5 | {12 13 }
	Port: A_V_3_6 | {12 13 }
	Port: B_V_3_6 | {12 13 }
	Port: A_V_3_7 | {12 13 }
	Port: B_V_3_7 | {12 13 }
	Port: A_V_3_8 | {12 13 }
	Port: B_V_3_8 | {12 13 }
	Port: A_V_3_9 | {12 13 }
	Port: B_V_3_9 | {12 13 }
	Port: A_V_3_10 | {12 13 }
	Port: B_V_3_10 | {12 13 }
	Port: A_V_3_11 | {12 13 }
	Port: B_V_3_11 | {12 13 }
	Port: A_V_3_12 | {12 13 }
	Port: B_V_3_12 | {12 13 }
	Port: A_V_3_13 | {12 13 }
	Port: B_V_3_13 | {12 13 }
	Port: A_V_3_14 | {12 13 }
	Port: B_V_3_14 | {12 13 }
	Port: A_V_3_15 | {12 13 }
	Port: B_V_3_15 | {12 13 }
	Port: A_V_3_16 | {12 13 }
	Port: B_V_3_16 | {12 13 }
	Port: A_V_3_17 | {12 13 }
	Port: B_V_3_17 | {12 13 }
	Port: A_V_3_18 | {12 13 }
	Port: B_V_3_18 | {12 13 }
	Port: A_V_3_19 | {12 13 }
	Port: B_V_3_19 | {12 13 }
	Port: A_V_3_20 | {12 13 }
	Port: B_V_3_20 | {12 13 }
	Port: A_V_3_21 | {12 13 }
	Port: B_V_3_21 | {12 13 }
	Port: A_V_3_22 | {12 13 }
	Port: B_V_3_22 | {12 13 }
	Port: A_V_3_23 | {12 13 }
	Port: B_V_3_23 | {12 13 }
	Port: A_V_3_24 | {12 13 }
	Port: B_V_3_24 | {12 13 }
	Port: IFMCH_curr | {14 15 }
	Port: IFMDim_curr | {14 15 }
	Port: B_COL_2 | {16 17 }
	Port: B_ROW_2 | {16 17 }
	Port: OFMDim_current_2 | {16 17 }
	Port: A_ROW_2 | {16 17 }
	Port: A_V_1_0 | {16 17 }
	Port: B_V_1_0 | {16 17 }
	Port: A_V_1_1 | {16 17 }
	Port: B_V_1_1 | {16 17 }
	Port: A_V_1_2 | {16 17 }
	Port: B_V_1_2 | {16 17 }
	Port: A_V_1_3 | {16 17 }
	Port: B_V_1_3 | {16 17 }
	Port: A_V_1_4 | {16 17 }
	Port: B_V_1_4 | {16 17 }
	Port: A_V_1_5 | {16 17 }
	Port: B_V_1_5 | {16 17 }
	Port: A_V_1_6 | {16 17 }
	Port: B_V_1_6 | {16 17 }
	Port: A_V_1_7 | {16 17 }
	Port: B_V_1_7 | {16 17 }
	Port: A_V_1_8 | {16 17 }
	Port: B_V_1_8 | {16 17 }
	Port: A_V_1_9 | {16 17 }
	Port: B_V_1_9 | {16 17 }
	Port: A_V_1_10 | {16 17 }
	Port: B_V_1_10 | {16 17 }
	Port: A_V_1_11 | {16 17 }
	Port: B_V_1_11 | {16 17 }
	Port: A_V_1_12 | {16 17 }
	Port: B_V_1_12 | {16 17 }
	Port: A_V_1_13 | {16 17 }
	Port: B_V_1_13 | {16 17 }
	Port: A_V_1_14 | {16 17 }
	Port: B_V_1_14 | {16 17 }
	Port: A_V_1_15 | {16 17 }
	Port: B_V_1_15 | {16 17 }
	Port: A_V_1_16 | {16 17 }
	Port: B_V_1_16 | {16 17 }
	Port: A_V_1_17 | {16 17 }
	Port: B_V_1_17 | {16 17 }
	Port: A_V_1_18 | {16 17 }
	Port: B_V_1_18 | {16 17 }
	Port: A_V_1_19 | {16 17 }
	Port: B_V_1_19 | {16 17 }
	Port: A_V_1_20 | {16 17 }
	Port: B_V_1_20 | {16 17 }
	Port: A_V_1_21 | {16 17 }
	Port: B_V_1_21 | {16 17 }
	Port: A_V_1_22 | {16 17 }
	Port: B_V_1_22 | {16 17 }
	Port: A_V_1_23 | {16 17 }
	Port: B_V_1_23 | {16 17 }
	Port: A_V_1_24 | {16 17 }
	Port: B_V_1_24 | {16 17 }
	Port: B_COL_3 | {18 19 }
	Port: B_ROW_3 | {18 19 }
	Port: OFMDim_current_3 | {18 19 }
	Port: A_ROW_3 | {18 19 }
	Port: A_V_0 | {18 19 }
	Port: B_V_0 | {18 19 }
	Port: A_V_196 | {18 19 }
	Port: B_V_199 | {18 19 }
	Port: A_V_297 | {18 19 }
	Port: B_V_2100 | {18 19 }
	Port: A_V_398 | {18 19 }
	Port: B_V_3101 | {18 19 }
	Port: A_V_4 | {18 19 }
	Port: B_V_4 | {18 19 }
	Port: A_V_5 | {18 19 }
	Port: B_V_5 | {18 19 }
	Port: A_V_6 | {18 19 }
	Port: B_V_6 | {18 19 }
	Port: A_V_7 | {18 19 }
	Port: B_V_7 | {18 19 }
	Port: A_V_8 | {18 19 }
	Port: B_V_8 | {18 19 }
	Port: A_V_9 | {18 19 }
	Port: B_V_9 | {18 19 }
 - Input state : 
	Port: lenet : in_stream_V_data_V | {2 3 }
	Port: lenet : in_stream_V_last | {2 3 }
	Port: lenet : B_COL_1 | {6 7 }
	Port: lenet : B_ROW_1 | {6 7 }
	Port: lenet : OFMDim_current_1 | {6 7 }
	Port: lenet : A_ROW_1 | {6 7 }
	Port: lenet : B_V_2_0 | {6 7 }
	Port: lenet : B_V_2_1 | {6 7 }
	Port: lenet : B_V_2_2 | {6 7 }
	Port: lenet : B_V_2_3 | {6 7 }
	Port: lenet : B_V_2_4 | {6 7 }
	Port: lenet : B_V_2_5 | {6 7 }
	Port: lenet : B_V_2_6 | {6 7 }
	Port: lenet : B_V_2_7 | {6 7 }
	Port: lenet : B_V_2_8 | {6 7 }
	Port: lenet : B_V_2_9 | {6 7 }
	Port: lenet : B_V_2_10 | {6 7 }
	Port: lenet : B_V_2_11 | {6 7 }
	Port: lenet : B_V_2_12 | {6 7 }
	Port: lenet : B_V_2_13 | {6 7 }
	Port: lenet : B_V_2_14 | {6 7 }
	Port: lenet : B_V_2_15 | {6 7 }
	Port: lenet : B_V_2_16 | {6 7 }
	Port: lenet : B_V_2_17 | {6 7 }
	Port: lenet : B_V_2_18 | {6 7 }
	Port: lenet : B_V_2_19 | {6 7 }
	Port: lenet : B_V_2_20 | {6 7 }
	Port: lenet : B_V_2_21 | {6 7 }
	Port: lenet : B_V_2_22 | {6 7 }
	Port: lenet : B_V_2_23 | {6 7 }
	Port: lenet : B_V_2_24 | {6 7 }
	Port: lenet : A_V_2_0 | {6 7 }
	Port: lenet : A_V_2_1 | {6 7 }
	Port: lenet : A_V_2_2 | {6 7 }
	Port: lenet : A_V_2_3 | {6 7 }
	Port: lenet : A_V_2_4 | {6 7 }
	Port: lenet : A_V_2_5 | {6 7 }
	Port: lenet : A_V_2_6 | {6 7 }
	Port: lenet : A_V_2_7 | {6 7 }
	Port: lenet : A_V_2_8 | {6 7 }
	Port: lenet : A_V_2_9 | {6 7 }
	Port: lenet : A_V_2_10 | {6 7 }
	Port: lenet : A_V_2_11 | {6 7 }
	Port: lenet : A_V_2_12 | {6 7 }
	Port: lenet : A_V_2_13 | {6 7 }
	Port: lenet : A_V_2_14 | {6 7 }
	Port: lenet : A_V_2_15 | {6 7 }
	Port: lenet : A_V_2_16 | {6 7 }
	Port: lenet : A_V_2_17 | {6 7 }
	Port: lenet : A_V_2_18 | {6 7 }
	Port: lenet : A_V_2_19 | {6 7 }
	Port: lenet : A_V_2_20 | {6 7 }
	Port: lenet : A_V_2_21 | {6 7 }
	Port: lenet : A_V_2_22 | {6 7 }
	Port: lenet : A_V_2_23 | {6 7 }
	Port: lenet : A_V_2_24 | {6 7 }
	Port: lenet : IFMCH_curr_1 | {8 9 }
	Port: lenet : IFMDim_curr_1 | {8 9 }
	Port: lenet : B_COL | {12 13 }
	Port: lenet : B_ROW | {12 13 }
	Port: lenet : OFMDim_current | {12 13 }
	Port: lenet : A_ROW | {12 13 }
	Port: lenet : A_V_3_0 | {12 13 }
	Port: lenet : B_V_3_0 | {12 13 }
	Port: lenet : A_V_3_1 | {12 13 }
	Port: lenet : B_V_3_1 | {12 13 }
	Port: lenet : A_V_3_2 | {12 13 }
	Port: lenet : B_V_3_2 | {12 13 }
	Port: lenet : A_V_3_3 | {12 13 }
	Port: lenet : B_V_3_3 | {12 13 }
	Port: lenet : A_V_3_4 | {12 13 }
	Port: lenet : B_V_3_4 | {12 13 }
	Port: lenet : A_V_3_5 | {12 13 }
	Port: lenet : B_V_3_5 | {12 13 }
	Port: lenet : A_V_3_6 | {12 13 }
	Port: lenet : B_V_3_6 | {12 13 }
	Port: lenet : A_V_3_7 | {12 13 }
	Port: lenet : B_V_3_7 | {12 13 }
	Port: lenet : A_V_3_8 | {12 13 }
	Port: lenet : B_V_3_8 | {12 13 }
	Port: lenet : A_V_3_9 | {12 13 }
	Port: lenet : B_V_3_9 | {12 13 }
	Port: lenet : A_V_3_10 | {12 13 }
	Port: lenet : B_V_3_10 | {12 13 }
	Port: lenet : A_V_3_11 | {12 13 }
	Port: lenet : B_V_3_11 | {12 13 }
	Port: lenet : A_V_3_12 | {12 13 }
	Port: lenet : B_V_3_12 | {12 13 }
	Port: lenet : A_V_3_13 | {12 13 }
	Port: lenet : B_V_3_13 | {12 13 }
	Port: lenet : A_V_3_14 | {12 13 }
	Port: lenet : B_V_3_14 | {12 13 }
	Port: lenet : A_V_3_15 | {12 13 }
	Port: lenet : B_V_3_15 | {12 13 }
	Port: lenet : A_V_3_16 | {12 13 }
	Port: lenet : B_V_3_16 | {12 13 }
	Port: lenet : A_V_3_17 | {12 13 }
	Port: lenet : B_V_3_17 | {12 13 }
	Port: lenet : A_V_3_18 | {12 13 }
	Port: lenet : B_V_3_18 | {12 13 }
	Port: lenet : A_V_3_19 | {12 13 }
	Port: lenet : B_V_3_19 | {12 13 }
	Port: lenet : A_V_3_20 | {12 13 }
	Port: lenet : B_V_3_20 | {12 13 }
	Port: lenet : A_V_3_21 | {12 13 }
	Port: lenet : B_V_3_21 | {12 13 }
	Port: lenet : A_V_3_22 | {12 13 }
	Port: lenet : B_V_3_22 | {12 13 }
	Port: lenet : A_V_3_23 | {12 13 }
	Port: lenet : B_V_3_23 | {12 13 }
	Port: lenet : A_V_3_24 | {12 13 }
	Port: lenet : B_V_3_24 | {12 13 }
	Port: lenet : IFMCH_curr | {14 15 }
	Port: lenet : IFMDim_curr | {14 15 }
	Port: lenet : B_COL_2 | {16 17 }
	Port: lenet : B_ROW_2 | {16 17 }
	Port: lenet : OFMDim_current_2 | {16 17 }
	Port: lenet : A_ROW_2 | {16 17 }
	Port: lenet : A_V_1_0 | {16 17 }
	Port: lenet : B_V_1_0 | {16 17 }
	Port: lenet : A_V_1_1 | {16 17 }
	Port: lenet : B_V_1_1 | {16 17 }
	Port: lenet : A_V_1_2 | {16 17 }
	Port: lenet : B_V_1_2 | {16 17 }
	Port: lenet : A_V_1_3 | {16 17 }
	Port: lenet : B_V_1_3 | {16 17 }
	Port: lenet : A_V_1_4 | {16 17 }
	Port: lenet : B_V_1_4 | {16 17 }
	Port: lenet : A_V_1_5 | {16 17 }
	Port: lenet : B_V_1_5 | {16 17 }
	Port: lenet : A_V_1_6 | {16 17 }
	Port: lenet : B_V_1_6 | {16 17 }
	Port: lenet : A_V_1_7 | {16 17 }
	Port: lenet : B_V_1_7 | {16 17 }
	Port: lenet : A_V_1_8 | {16 17 }
	Port: lenet : B_V_1_8 | {16 17 }
	Port: lenet : A_V_1_9 | {16 17 }
	Port: lenet : B_V_1_9 | {16 17 }
	Port: lenet : A_V_1_10 | {16 17 }
	Port: lenet : B_V_1_10 | {16 17 }
	Port: lenet : A_V_1_11 | {16 17 }
	Port: lenet : B_V_1_11 | {16 17 }
	Port: lenet : A_V_1_12 | {16 17 }
	Port: lenet : B_V_1_12 | {16 17 }
	Port: lenet : A_V_1_13 | {16 17 }
	Port: lenet : B_V_1_13 | {16 17 }
	Port: lenet : A_V_1_14 | {16 17 }
	Port: lenet : B_V_1_14 | {16 17 }
	Port: lenet : A_V_1_15 | {16 17 }
	Port: lenet : B_V_1_15 | {16 17 }
	Port: lenet : A_V_1_16 | {16 17 }
	Port: lenet : B_V_1_16 | {16 17 }
	Port: lenet : A_V_1_17 | {16 17 }
	Port: lenet : B_V_1_17 | {16 17 }
	Port: lenet : A_V_1_18 | {16 17 }
	Port: lenet : B_V_1_18 | {16 17 }
	Port: lenet : A_V_1_19 | {16 17 }
	Port: lenet : B_V_1_19 | {16 17 }
	Port: lenet : A_V_1_20 | {16 17 }
	Port: lenet : B_V_1_20 | {16 17 }
	Port: lenet : A_V_1_21 | {16 17 }
	Port: lenet : B_V_1_21 | {16 17 }
	Port: lenet : A_V_1_22 | {16 17 }
	Port: lenet : B_V_1_22 | {16 17 }
	Port: lenet : A_V_1_23 | {16 17 }
	Port: lenet : B_V_1_23 | {16 17 }
	Port: lenet : A_V_1_24 | {16 17 }
	Port: lenet : B_V_1_24 | {16 17 }
	Port: lenet : B_COL_3 | {18 19 }
	Port: lenet : B_ROW_3 | {18 19 }
	Port: lenet : OFMDim_current_3 | {18 19 }
	Port: lenet : A_ROW_3 | {18 19 }
	Port: lenet : A_V_0 | {18 19 }
	Port: lenet : B_V_0 | {18 19 }
	Port: lenet : A_V_196 | {18 19 }
	Port: lenet : B_V_199 | {18 19 }
	Port: lenet : A_V_297 | {18 19 }
	Port: lenet : B_V_2100 | {18 19 }
	Port: lenet : A_V_398 | {18 19 }
	Port: lenet : B_V_3101 | {18 19 }
	Port: lenet : A_V_4 | {18 19 }
	Port: lenet : B_V_4 | {18 19 }
	Port: lenet : A_V_5 | {18 19 }
	Port: lenet : B_V_5 | {18 19 }
	Port: lenet : A_V_6 | {18 19 }
	Port: lenet : B_V_6 | {18 19 }
	Port: lenet : A_V_7 | {18 19 }
	Port: lenet : B_V_7 | {18 19 }
	Port: lenet : A_V_8 | {18 19 }
	Port: lenet : B_V_8 | {18 19 }
	Port: lenet : A_V_9 | {18 19 }
	Port: lenet : B_V_9 | {18 19 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          | grp_SMM_1u_500u_50u_s_fu_624 |    0    |    36   | 286.578 |   2365  |   3260  |
|          | grp_FC_1u_800u_500u_s_fu_738 |    0    |    34   | 281.271 |   2120  |   2909  |
|          |        grp_SCIG_fu_852       |    8    |    11   | 16.4705 |   1418  |   3008  |
|          |  grp_FC_1u_500u_10u_s_fu_858 |    0    |    29   | 118.523 |   1811  |   2045  |
|   call   | grp_pool_2u_20u_24u_s_fu_912 |    0    |    15   | 13.5654 |   1501  |   1563  |
|          |  grp_pool_2u_50u_8u_s_fu_922 |    0    |    15   | 14.0328 |   1506  |   1481  |
|          |  grp_SMM_1u_25u_20u_s_fu_932 |    0    |    19   | 139.751 |   977   |   1627  |
|          |      grp_SCIG_1_fu_1046      |    8    |    11   |  5.307  |   842   |   1002  |
|          |  grp_AXI_DMA_MASTER_fu_1052  |    0    |    18   | 3.79145 |   581   |   419   |
|          |   grp_AXI_DMA_SLAVE_fu_1061  |    0    |    18   |  1.769  |   483   |   261   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   Total  |                              |    16   |   206   | 881.059 |  13604  |  17575  |
|----------|------------------------------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|  A_V_0 |    -   |   16   |    7   |
| A_V_196|    -   |   16   |    7   |
| A_V_1_0|    -   |   16   |    4   |
| A_V_1_1|    -   |   16   |    4   |
|A_V_1_10|    -   |   16   |    4   |
|A_V_1_11|    -   |   16   |    4   |
|A_V_1_12|    -   |   16   |    4   |
|A_V_1_13|    -   |   16   |    4   |
|A_V_1_14|    -   |   16   |    4   |
|A_V_1_15|    -   |   16   |    4   |
|A_V_1_16|    -   |   16   |    4   |
|A_V_1_17|    -   |   16   |    4   |
|A_V_1_18|    -   |   16   |    4   |
|A_V_1_19|    -   |   16   |    4   |
| A_V_1_2|    -   |   16   |    4   |
|A_V_1_20|    -   |   16   |    4   |
|A_V_1_21|    -   |   16   |    4   |
|A_V_1_22|    -   |   16   |    4   |
|A_V_1_23|    -   |   16   |    4   |
|A_V_1_24|    -   |   16   |    4   |
| A_V_1_3|    -   |   16   |    4   |
| A_V_1_4|    -   |   16   |    4   |
| A_V_1_5|    -   |   16   |    4   |
| A_V_1_6|    -   |   16   |    4   |
| A_V_1_7|    -   |   16   |    4   |
| A_V_1_8|    -   |   16   |    4   |
| A_V_1_9|    -   |   16   |    4   |
| A_V_297|    -   |   16   |    7   |
| A_V_2_0|    -   |   16   |    1   |
| A_V_2_1|    -   |   16   |    1   |
|A_V_2_10|    -   |   16   |    1   |
|A_V_2_11|    -   |   16   |    1   |
|A_V_2_12|    -   |   16   |    1   |
|A_V_2_13|    -   |   16   |    1   |
|A_V_2_14|    -   |   16   |    1   |
|A_V_2_15|    -   |   16   |    1   |
|A_V_2_16|    -   |   16   |    1   |
|A_V_2_17|    -   |   16   |    1   |
|A_V_2_18|    -   |   16   |    1   |
|A_V_2_19|    -   |   16   |    1   |
| A_V_2_2|    -   |   16   |    1   |
|A_V_2_20|    -   |   16   |    1   |
|A_V_2_21|    -   |   16   |    1   |
|A_V_2_22|    -   |   16   |    1   |
|A_V_2_23|    -   |   16   |    1   |
|A_V_2_24|    -   |   16   |    1   |
| A_V_2_3|    -   |   16   |    1   |
| A_V_2_4|    -   |   16   |    1   |
| A_V_2_5|    -   |   16   |    1   |
| A_V_2_6|    -   |   16   |    1   |
| A_V_2_7|    -   |   16   |    1   |
| A_V_2_8|    -   |   16   |    1   |
| A_V_2_9|    -   |   16   |    1   |
| A_V_398|    -   |   16   |    7   |
| A_V_3_0|    -   |   16   |    3   |
| A_V_3_1|    -   |   16   |    3   |
|A_V_3_10|    -   |   16   |    3   |
|A_V_3_11|    -   |   16   |    3   |
|A_V_3_12|    -   |   16   |    3   |
|A_V_3_13|    -   |   16   |    3   |
|A_V_3_14|    -   |   16   |    3   |
|A_V_3_15|    -   |   16   |    3   |
|A_V_3_16|    -   |   16   |    3   |
|A_V_3_17|    -   |   16   |    3   |
|A_V_3_18|    -   |   16   |    3   |
|A_V_3_19|    -   |   16   |    3   |
| A_V_3_2|    -   |   16   |    3   |
|A_V_3_20|    -   |   16   |    3   |
|A_V_3_21|    -   |   16   |    3   |
|A_V_3_22|    -   |   16   |    3   |
|A_V_3_23|    -   |   16   |    3   |
|A_V_3_24|    -   |   16   |    3   |
| A_V_3_3|    -   |   16   |    3   |
| A_V_3_4|    -   |   16   |    3   |
| A_V_3_5|    -   |   16   |    3   |
| A_V_3_6|    -   |   16   |    3   |
| A_V_3_7|    -   |   16   |    3   |
| A_V_3_8|    -   |   16   |    3   |
| A_V_3_9|    -   |   16   |    3   |
|  A_V_4 |    -   |   16   |    7   |
|  A_V_5 |    -   |   16   |    7   |
|  A_V_6 |    -   |   16   |    7   |
|  A_V_7 |    -   |   16   |    7   |
|  A_V_8 |    -   |   16   |    7   |
|  A_V_9 |    -   |   16   |    7   |
|  B_V_0 |    1   |    0   |    0   |
| B_V_199|    1   |    0   |    0   |
| B_V_1_0|    8   |    0   |    0   |
| B_V_1_1|    8   |    0   |    0   |
|B_V_1_10|    8   |    0   |    0   |
|B_V_1_11|    8   |    0   |    0   |
|B_V_1_12|    8   |    0   |    0   |
|B_V_1_13|    8   |    0   |    0   |
|B_V_1_14|    8   |    0   |    0   |
|B_V_1_15|    8   |    0   |    0   |
|B_V_1_16|    8   |    0   |    0   |
|B_V_1_17|    8   |    0   |    0   |
|B_V_1_18|    8   |    0   |    0   |
|B_V_1_19|    8   |    0   |    0   |
| B_V_1_2|    8   |    0   |    0   |
|B_V_1_20|    8   |    0   |    0   |
|B_V_1_21|    8   |    0   |    0   |
|B_V_1_22|    8   |    0   |    0   |
|B_V_1_23|    8   |    0   |    0   |
|B_V_1_24|    8   |    0   |    0   |
| B_V_1_3|    8   |    0   |    0   |
| B_V_1_4|    8   |    0   |    0   |
| B_V_1_5|    8   |    0   |    0   |
| B_V_1_6|    8   |    0   |    0   |
| B_V_1_7|    8   |    0   |    0   |
| B_V_1_8|    8   |    0   |    0   |
| B_V_1_9|    8   |    0   |    0   |
|B_V_2100|    1   |    0   |    0   |
| B_V_2_0|    -   |   16   |    3   |
| B_V_2_1|    -   |   16   |    3   |
|B_V_2_10|    -   |   16   |    3   |
|B_V_2_11|    -   |   16   |    3   |
|B_V_2_12|    -   |   16   |    3   |
|B_V_2_13|    -   |   16   |    3   |
|B_V_2_14|    -   |   16   |    3   |
|B_V_2_15|    -   |   16   |    3   |
|B_V_2_16|    -   |   16   |    3   |
|B_V_2_17|    -   |   16   |    3   |
|B_V_2_18|    -   |   16   |    3   |
|B_V_2_19|    -   |   16   |    3   |
| B_V_2_2|    -   |   16   |    3   |
|B_V_2_20|    -   |   16   |    3   |
|B_V_2_21|    -   |   16   |    3   |
|B_V_2_22|    -   |   16   |    3   |
|B_V_2_23|    -   |   16   |    3   |
|B_V_2_24|    -   |   16   |    3   |
| B_V_2_3|    -   |   16   |    3   |
| B_V_2_4|    -   |   16   |    3   |
| B_V_2_5|    -   |   16   |    3   |
| B_V_2_6|    -   |   16   |    3   |
| B_V_2_7|    -   |   16   |    3   |
| B_V_2_8|    -   |   16   |    3   |
| B_V_2_9|    -   |   16   |    3   |
|B_V_3101|    1   |    0   |    0   |
| B_V_3_0|    -   |   16   |   125  |
| B_V_3_1|    -   |   16   |   125  |
|B_V_3_10|    -   |   16   |   125  |
|B_V_3_11|    -   |   16   |   125  |
|B_V_3_12|    -   |   16   |   125  |
|B_V_3_13|    -   |   16   |   125  |
|B_V_3_14|    -   |   16   |   125  |
|B_V_3_15|    -   |   16   |   125  |
|B_V_3_16|    -   |   16   |   125  |
|B_V_3_17|    -   |   16   |   125  |
|B_V_3_18|    -   |   16   |   125  |
|B_V_3_19|    -   |   16   |   125  |
| B_V_3_2|    -   |   16   |   125  |
|B_V_3_20|    -   |   16   |   125  |
|B_V_3_21|    -   |   16   |   125  |
|B_V_3_22|    -   |   16   |   125  |
|B_V_3_23|    -   |   16   |   125  |
|B_V_3_24|    -   |   16   |   125  |
| B_V_3_3|    -   |   16   |   125  |
| B_V_3_4|    -   |   16   |   125  |
| B_V_3_5|    -   |   16   |   125  |
| B_V_3_6|    -   |   16   |   125  |
| B_V_3_7|    -   |   16   |   125  |
| B_V_3_8|    -   |   16   |   125  |
| B_V_3_9|    -   |   16   |   125  |
|  B_V_4 |    1   |    0   |    0   |
|  B_V_5 |    1   |    0   |    0   |
|  B_V_6 |    1   |    0   |    0   |
|  B_V_7 |    1   |    0   |    0   |
|  B_V_8 |    1   |    0   |    0   |
|  B_V_9 |    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |   210  |  2160  |  3470  |
+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|connect_0_V_V_reg_1070|   32   |
|connect_1_V_V_reg_1076|   32   |
|connect_2_V_V_reg_1082|   32   |
|connect_3_V_V_reg_1088|   32   |
|connect_4_V_V_reg_1094|   32   |
|connect_5_V_V_reg_1100|   32   |
|connect_6_V_V_reg_1106|   32   |
|connect_7_V_V_reg_1112|   32   |
|connect_8_V_V_reg_1118|   32   |
+----------------------+--------+
|         Total        |   288  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   16   |   206  |   881  |  13604 |  17575 |
|   Memory  |   210  |    -   |    -   |  2160  |  3470  |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   288  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   226  |   206  |   881  |  16052 |  21045 |
+-----------+--------+--------+--------+--------+--------+
