/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_14z = celloutsig_0_5z | ~(celloutsig_0_4z);
  assign celloutsig_1_4z = celloutsig_1_0z | ~(in_data[163]);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(in_data[55]);
  assign celloutsig_1_19z = in_data[98] | celloutsig_1_16z;
  assign celloutsig_1_0z = in_data[177] | in_data[190];
  assign celloutsig_1_16z = celloutsig_1_8z[1] | celloutsig_1_9z[2];
  reg [11:0] _07_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 12'h000;
    else _07_ <= { in_data[17], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z };
  assign out_data[43:32] = _07_;
  assign celloutsig_0_0z = in_data[56:47] && in_data[35:26];
  assign celloutsig_0_4z = in_data[50:47] && { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_10z = { in_data[79:76], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z } && { celloutsig_0_8z[4:3], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_5z = { celloutsig_1_2z[5:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z } && { in_data[144:123], celloutsig_1_0z };
  assign celloutsig_1_11z = in_data[174:159] && { in_data[167:159], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_1z = ! in_data[119:104];
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } || { in_data[7:6], celloutsig_0_6z };
  assign celloutsig_0_5z = ~^ { in_data[44:32], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z, out_data[43:32], out_data[43:32], celloutsig_0_5z, out_data[43:32] };
  assign celloutsig_1_3z = ~^ { celloutsig_1_2z[2:0], celloutsig_1_1z };
  assign celloutsig_1_17z = ~^ { in_data[128], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_16z };
  assign celloutsig_0_8z = { in_data[77:76], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } - { in_data[86:84], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[113:107] - in_data[139:133];
  assign celloutsig_1_7z = { in_data[139:126], celloutsig_1_0z } - in_data[157:143];
  assign celloutsig_1_8z = { celloutsig_1_7z[5], celloutsig_1_3z, celloutsig_1_4z } - { in_data[189:188], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_7z[6:5], celloutsig_1_5z } - { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z };
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z };
endmodule
