Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan 11 20:24:43 2022
| Host         : c5b1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5_bd_wrapper_timing_summary_routed.rpt -pb lab5_bd_wrapper_timing_summary_routed.pb -rpx lab5_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_bd_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.622        0.000                      0                 2914        0.054        0.000                      0                 2914        4.020        0.000                       0                  1353  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
clk_fpga_0                      {0.000 5.000}      10.000          100.000         
lab5_bd_i/gen_fun_top_0/U0/clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            2.622        0.000                      0                 2596        0.054        0.000                      0                 2596        4.020        0.000                       0                  1189  
lab5_bd_i/gen_fun_top_0/U0/clk        6.085        0.000                      0                  318        0.122        0.000                      0                  318        4.020        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.642ns (9.527%)  route 6.097ns (90.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.675     2.969    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.013     5.500    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X4Y47          LUT1 (Prop_lut1_I0_O)        0.124     5.624 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=216, routed)         4.083     9.708    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_R)       -0.524    12.330    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[24]
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.642ns (9.527%)  route 6.097ns (90.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.675     2.969    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.013     5.500    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X4Y47          LUT1 (Prop_lut1_I0_O)        0.124     5.624 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=216, routed)         4.083     9.708    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_R)       -0.524    12.330    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.642ns (9.527%)  route 6.097ns (90.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.675     2.969    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.013     5.500    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X4Y47          LUT1 (Prop_lut1_I0_O)        0.124     5.624 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=216, routed)         4.083     9.708    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_R)       -0.524    12.330    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[26]
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.642ns (9.527%)  route 6.097ns (90.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.675     2.969    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.013     5.500    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X4Y47          LUT1 (Prop_lut1_I0_O)        0.124     5.624 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=216, routed)         4.083     9.708    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_R)       -0.524    12.330    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.642ns (9.527%)  route 6.097ns (90.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.675     2.969    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.013     5.500    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X4Y47          LUT1 (Prop_lut1_I0_O)        0.124     5.624 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=216, routed)         4.083     9.708    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_R)       -0.524    12.330    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[28]
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.642ns (9.527%)  route 6.097ns (90.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.675     2.969    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.013     5.500    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X4Y47          LUT1 (Prop_lut1_I0_O)        0.124     5.624 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=216, routed)         4.083     9.708    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_R)       -0.524    12.330    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[29]
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.642ns (9.527%)  route 6.097ns (90.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.675     2.969    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.013     5.500    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X4Y47          LUT1 (Prop_lut1_I0_O)        0.124     5.624 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=216, routed)         4.083     9.708    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[30]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_R)       -0.524    12.330    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[30]
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.642ns (9.527%)  route 6.097ns (90.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.675     2.969    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.013     5.500    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X4Y47          LUT1 (Prop_lut1_I0_O)        0.124     5.624 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=216, routed)         4.083     9.708    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[31]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_R)       -0.524    12.330    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[31]
  -------------------------------------------------------------------
                         required time                         12.330    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.642ns (9.665%)  route 6.000ns (90.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.675     2.969    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.013     5.500    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X4Y47          LUT1 (Prop_lut1_I0_O)        0.124     5.624 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=216, routed)         3.987     9.611    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X33Y98         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.480    12.659    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y98         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y98         FDRE (Setup_fdre_C_R)       -0.429    12.305    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1_reg[16]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.642ns (9.665%)  route 6.000ns (90.335%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.675     2.969    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.518     3.487 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.013     5.500    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/s00_axi_aresetn
    SLICE_X4Y47          LUT1 (Prop_lut1_I0_O)        0.124     5.624 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/axi_awready_i_1/O
                         net (fo=216, routed)         3.987     9.611    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X33Y98         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.480    12.659    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y98         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y98         FDRE (Setup_fdre_C_R)       -0.429    12.305    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         12.305    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  2.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.525%)  route 0.130ns (36.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.659     0.995    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q
                         net (fo=1, routed)           0.130     1.253    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg1[31]
    SLICE_X30Y99         LUT6 (Prop_lut6_I0_O)        0.098     1.351 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.351    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X30Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.845     1.211    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     1.297    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.785%)  route 0.147ns (41.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.659     0.995    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[24]/Q
                         net (fo=1, routed)           0.147     1.306    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2[24]
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.351 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.351    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X30Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.845     1.211    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120     1.296    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.584     0.919    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aclk
    SLICE_X8Y23          FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164     1.084 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/data_reg[5]/Q
                         net (fo=1, routed)           0.107     1.190    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1_0[5]
    RAMB36_X0Y4          RAMB36E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.892     1.258    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/s00_axi_aclk
    RAMB36_X0Y4          RAMB36E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.283     0.975    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.130    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.857%)  route 0.319ns (63.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.576     0.912    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y94         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[1]/Q
                         net (fo=6, routed)           0.319     1.371    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[1]
    SLICE_X31Y102        LUT5 (Prop_lut5_I4_O)        0.045     1.416 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.416    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[1]
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.931     1.297    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.092     1.354    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.772%)  route 0.166ns (44.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.641     0.977    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X34Y100        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/Q
                         net (fo=3, routed)           0.166     1.307    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_rvalid[2]
    SLICE_X34Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.352 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1/O
                         net (fo=1, routed)           0.000     1.352    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.826     1.192    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X34Y99         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 lab5_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.744%)  route 0.197ns (51.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.639     0.975    lab5_bd_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X37Y101        FDRE                                         r  lab5_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  lab5_bd_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.197     1.313    lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[2]
    SLICE_X37Y99         LUT3 (Prop_lut3_I0_O)        0.046     1.359 r  lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.359    lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.825     1.191    lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.107     1.263    lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.630%)  route 0.266ns (65.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.596     0.932    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.266     1.339    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[29]
    SLICE_X26Y51         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.844     1.210    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X26Y51         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.059     1.239    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.558     0.894    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.052     1.087    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[6]
    SLICE_X32Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.132 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=2, routed)           0.000     1.132    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X32Y93         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.825     1.191    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y93         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.121     1.028    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.226ns (41.085%)  route 0.324ns (58.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.577     0.913    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 f  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=10, routed)          0.324     1.365    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[39]
    SLICE_X31Y102        LUT6 (Prop_lut6_I5_O)        0.098     1.463 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.463    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[2]
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.931     1.297    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y102        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.092     1.354    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.558     0.894    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y93         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.056     1.091    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[7]
    SLICE_X32Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.136 r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=2, routed)           0.000     1.136    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X32Y93         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.825     1.191    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y93         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.120     1.027    lab5_bd_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6     lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4     lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6     lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4     lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X38Y100   lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y99    lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y100   lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y99    lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y98    lab5_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y78    lab5_bd_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y96    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y101   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y101   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y103   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y98    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y98    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y98    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y91    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y91    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y101   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y101   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lab5_bd_i/gen_fun_top_0/U0/clk
  To Clock:  lab5_bd_i/gen_fun_top_0/U0/clk

Setup :            0  Failing Endpoints,  Worst Slack        6.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 1.963ns (49.966%)  route 1.966ns (50.034%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.755     1.755    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X8Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     2.233 f  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/Q
                         net (fo=2, routed)           0.838     3.071    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_int[2]
    SLICE_X6Y42          LUT1 (Prop_lut1_I0_O)        0.295     3.366 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.366    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.899 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.899    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.016    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.255 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__1/O[2]
                         net (fo=1, routed)           1.128     5.383    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp[11]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.301     5.684 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[11]_i_1/O
                         net (fo=1, routed)           0.000     5.684    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[11]
    SLICE_X7Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.658    11.658    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X7Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/C
                         clock pessimism              0.115    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.031    11.769    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]
  -------------------------------------------------------------------
                         required time                         11.769    
                         arrival time                          -5.684    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 2.052ns (55.590%)  route 1.639ns (44.410%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.755     1.755    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X8Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     2.233 f  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/Q
                         net (fo=2, routed)           0.838     3.071    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_int[2]
    SLICE_X6Y42          LUT1 (Prop_lut1_I0_O)        0.295     3.366 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.366    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.899 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.899    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.016    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.339 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.801     5.140    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp[10]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.306     5.446 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[10]_i_1/O
                         net (fo=1, routed)           0.000     5.446    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[10]
    SLICE_X7Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.658    11.658    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X7Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[10]/C
                         clock pessimism              0.115    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.029    11.767    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[10]
  -------------------------------------------------------------------
                         required time                         11.767    
                         arrival time                          -5.446    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 1.937ns (54.035%)  route 1.648ns (45.965%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.755     1.755    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X8Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     2.233 f  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/Q
                         net (fo=2, routed)           0.838     3.071    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_int[2]
    SLICE_X6Y42          LUT1 (Prop_lut1_I0_O)        0.295     3.366 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.366    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.899 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.899    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.016 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.016    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.235 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.810     5.045    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp[9]
    SLICE_X7Y45          LUT6 (Prop_lut6_I0_O)        0.295     5.340 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[9]_i_1/O
                         net (fo=1, routed)           0.000     5.340    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[9]
    SLICE_X7Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.658    11.658    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X7Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[9]/C
                         clock pessimism              0.115    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X7Y45          FDRE (Setup_fdre_C_D)        0.031    11.769    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.769    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 1.935ns (54.152%)  route 1.638ns (45.848%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.755     1.755    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X8Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     2.233 f  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/Q
                         net (fo=2, routed)           0.838     3.071    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_int[2]
    SLICE_X6Y42          LUT1 (Prop_lut1_I0_O)        0.295     3.366 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.366    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.899 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.899    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.222 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.800     5.022    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp[6]
    SLICE_X7Y44          LUT6 (Prop_lut6_I0_O)        0.306     5.328 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[6]_i_1/O
                         net (fo=1, routed)           0.000     5.328    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[6]
    SLICE_X7Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.658    11.658    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X7Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[6]/C
                         clock pessimism              0.115    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)        0.031    11.769    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[6]
  -------------------------------------------------------------------
                         required time                         11.769    
                         arrival time                          -5.328    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.846ns (52.807%)  route 1.650ns (47.193%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.755     1.755    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X8Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     2.233 f  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/Q
                         net (fo=2, routed)           0.838     3.071    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_int[2]
    SLICE_X6Y42          LUT1 (Prop_lut1_I0_O)        0.295     3.366 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.366    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.899 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.899    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.138 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.812     4.950    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp[7]
    SLICE_X7Y44          LUT6 (Prop_lut6_I0_O)        0.301     5.251 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[7]_i_1/O
                         net (fo=1, routed)           0.000     5.251    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[7]
    SLICE_X7Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.658    11.658    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X7Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[7]/C
                         clock pessimism              0.115    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)        0.031    11.769    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.769    
                         arrival time                          -5.251    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.718ns (24.939%)  route 2.161ns (75.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X1Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.419     2.257 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.888     3.145    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.299     3.444 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.273     4.717    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X5Y38          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.655    11.655    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y38          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/C
                         clock pessimism              0.115    11.770    
                         clock uncertainty           -0.035    11.735    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    11.306    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.718ns (24.939%)  route 2.161ns (75.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X1Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.419     2.257 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.888     3.145    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.299     3.444 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.273     4.717    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X5Y38          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.655    11.655    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y38          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/C
                         clock pessimism              0.115    11.770    
                         clock uncertainty           -0.035    11.735    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    11.306    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.718ns (24.939%)  route 2.161ns (75.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X1Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.419     2.257 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.888     3.145    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.299     3.444 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.273     4.717    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X5Y38          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.655    11.655    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y38          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/C
                         clock pessimism              0.115    11.770    
                         clock uncertainty           -0.035    11.735    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    11.306    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.718ns (24.939%)  route 2.161ns (75.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X1Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.419     2.257 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.888     3.145    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.299     3.444 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.273     4.717    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X5Y38          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.655    11.655    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y38          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/C
                         clock pessimism              0.115    11.770    
                         clock uncertainty           -0.035    11.735    
    SLICE_X5Y38          FDRE (Setup_fdre_C_R)       -0.429    11.306    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.591ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.880ns  (logic 0.718ns (24.931%)  route 2.162ns (75.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.658ns = ( 11.658 - 10.000 ) 
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.838     1.838    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X1Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.419     2.257 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.888     3.145    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.299     3.444 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.274     4.718    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X7Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        1.658    11.658    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X7Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[5]/C
                         clock pessimism              0.115    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X7Y44          FDRE (Setup_fdre_C_R)       -0.429    11.309    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[5]
  -------------------------------------------------------------------
                         required time                         11.309    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  6.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/enable_sinc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/enable_sinc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.626     0.626    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X7Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/enable_sinc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     0.767 r  lab5_bd_i/gen_fun_top_0/U0/enable_sinc_reg[0]/Q
                         net (fo=1, routed)           0.056     0.822    lab5_bd_i/gen_fun_top_0/U0/enable_sinc[0]
    SLICE_X7Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/enable_sinc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.895     0.895    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X7Y47          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/enable_sinc_reg[1]/C
                         clock pessimism             -0.269     0.626    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.075     0.701    lab5_bd_i/gen_fun_top_0/U0/enable_sinc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.990%)  route 0.209ns (56.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.594     0.594    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y39          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/Q
                         net (fo=1, routed)           0.209     0.966    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[6]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.928%)  route 0.209ns (56.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.594     0.594    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y39          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/Q
                         net (fo=1, routed)           0.209     0.967    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[8]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/da_control_unit/temp1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.625     0.625    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X7Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[10]/Q
                         net (fo=1, routed)           0.087     0.853    lab5_bd_i/gen_fun_top_0/U0/da_control_unit/Q[10]
    SLICE_X6Y45          LUT3 (Prop_lut3_I0_O)        0.045     0.898 r  lab5_bd_i/gen_fun_top_0/U0/da_control_unit/temp1[10]_i_1/O
                         net (fo=1, routed)           0.000     0.898    lab5_bd_i/gen_fun_top_0/U0/da_control_unit/p_1_in[10]
    SLICE_X6Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/da_control_unit/temp1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.894     0.894    lab5_bd_i/gen_fun_top_0/U0/da_control_unit/clk
    SLICE_X6Y45          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/da_control_unit/temp1_reg[10]/C
                         clock pessimism             -0.256     0.638    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.120     0.758    lab5_bd_i/gen_fun_top_0/U0/da_control_unit/temp1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.875%)  route 0.210ns (62.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.128     0.723 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/Q
                         net (fo=1, routed)           0.210     0.933    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[5]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129     0.783    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.588%)  route 0.168ns (54.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X9Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.168     0.904    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/first_q[1]
    SLICE_X10Y41         SRL16E                                       r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.864     0.864    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X10Y41         SRL16E                                       r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
                         clock pessimism             -0.233     0.631    
    SLICE_X10Y41         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.748    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X9Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.054     0.790    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/sin_RAM_dir_op[5]
    SLICE_X8Y41          LUT2 (Prop_lut2_I1_O)        0.045     0.835 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/opt_has_pipe.first_q[7]_i_4/O
                         net (fo=1, routed)           0.000     0.835    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/asyn_SINE_pre[4]
    SLICE_X8Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.901 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.901    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/D[5]
    SLICE_X8Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.864     0.864    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X8Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.256     0.608    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.134     0.742    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.623%)  route 0.266ns (65.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/Q
                         net (fo=1, routed)           0.266     1.002    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[4]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.256ns (82.024%)  route 0.056ns (17.976%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/aclk
    SLICE_X9Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.056     0.792    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/sin_RAM_dir_op[8]
    SLICE_X8Y42          LUT2 (Prop_lut2_I1_O)        0.045     0.837 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/opt_has_pipe.first_q[11]_i_4/O
                         net (fo=1, routed)           0.000     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/asyn_SINE_pre[7]
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.907 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/D[8]
    SLICE_X8Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.864     0.864    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X8Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.256     0.608    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.134     0.742    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.148ns (41.533%)  route 0.208ns (58.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.594     0.594    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X8Y39          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.148     0.742 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/Q
                         net (fo=1, routed)           0.208     0.950    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[3]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1353, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129     0.783    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lab5_bd_i/gen_fun_top_0/U0/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab5_bd_i/gen_fun_top_0/U0/clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y40   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y46   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/down_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y42   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y40   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y40   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y41  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y41  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y46   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/down_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y40   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y40   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y41  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y41  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y38   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y38   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y38   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y38   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y35   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[1]/C



