

================================================================
== Vitis HLS Report for 'recvFrame_logic_1'
================================================================
* Date:           Thu Dec 15 12:14:20 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_recvFrame_logic_1_Pipeline_1_fu_642                 |recvFrame_logic_1_Pipeline_1                 |       94|       94|  0.940 us|  0.940 us|   94|   94|       no|
        |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2_fu_648  |recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1_fu_658  |recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1  |       12|       42|  0.120 us|  0.420 us|   12|   42|       no|
        |grp_write_ddr_1_fu_668                                  |write_ddr_1                                  |      138|      247|  1.380 us|  2.470 us|  138|  247|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    616|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|    1244|   2151|    0|
|Memory           |        0|    -|      16|     12|    0|
|Multiplexer      |        -|    -|       -|    732|    -|
|Register         |        -|    -|     447|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1707|   3511|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |grp_recvFrame_logic_1_Pipeline_1_fu_642                 |recvFrame_logic_1_Pipeline_1                 |        0|   0|    9|    37|    0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1_fu_658  |recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1  |        0|   0|  159|   327|    0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2_fu_648  |recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2  |        0|   0|  243|   433|    0|
    |grp_write_ddr_1_fu_668                                  |write_ddr_1                                  |        0|   1|  833|  1354|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |Total                                                   |                                             |        0|   1| 1244|  2151|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |can_frame_U  |recvFrame_logic_1_can_frame_RAM_AUTO_1R1W  |        0|  16|  12|    0|    92|    8|     1|          736|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                                           |        0|  16|  12|    0|    92|    8|     1|          736|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add156_fu_1337_p2                 |         +|   0|  0|  15|          15|          14|
    |add_ln192_1_fu_736_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln192_2_fu_702_p2             |         +|   0|  0|  15|          15|          15|
    |add_ln192_fu_708_p2               |         +|   0|  0|  15|          15|          14|
    |add_ln215_1_fu_789_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln215_fu_762_p2               |         +|   0|  0|  15|          15|          14|
    |add_ln238_fu_1326_p2              |         +|   0|  0|   7|           7|           4|
    |add_ln247_1_fu_1416_p2            |         +|   0|  0|   7|           5|           1|
    |add_ln247_fu_1348_p2              |         +|   0|  0|   6|           6|           2|
    |add_ln283_fu_1368_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln341_fu_1385_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln344_fu_1398_p2              |         +|   0|  0|  32|          32|           8|
    |id_can_fu_894_p2                  |         +|   0|  0|   7|           5|           4|
    |and_ln28_fu_1048_p2               |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op209_call_state15   |       and|   0|  0|   1|           1|           1|
    |icmp_ln261_fu_1342_p2             |      icmp|   0|  0|   3|           7|           1|
    |icmp_ln28_fu_1043_p2              |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_10_fu_1196_p2           |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_11_fu_1202_p2           |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_12_fu_1208_p2           |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_13_fu_1214_p2           |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_14_fu_1220_p2           |      icmp|   0|  0|  12|          32|          30|
    |icmp_ln32_1_fu_1072_p2            |      icmp|   0|  0|  12|          32|          30|
    |icmp_ln32_2_fu_1078_p2            |      icmp|   0|  0|  12|          32|          30|
    |icmp_ln32_3_fu_1110_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_4_fu_1116_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_5_fu_1144_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_6_fu_1150_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_7_fu_1178_p2            |      icmp|   0|  0|  12|          32|          33|
    |icmp_ln32_8_fu_1184_p2            |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_9_fu_1190_p2            |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_fu_1062_p2              |      icmp|   0|  0|  12|          32|          29|
    |ap_block_state15_on_subcall_done  |        or|   0|  0|   1|           1|           1|
    |empty_76_fu_1305_p2               |        or|   0|  0|   1|           1|           1|
    |m_axi_clu_addr_WDATA              |        or|   0|  0|  32|          32|           8|
    |or_ln32_1_fu_1130_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_2_fu_1164_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_3_fu_1236_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_4_fu_1259_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_5_fu_1282_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_fu_1092_p2                |        or|   0|  0|   1|           1|           1|
    |FrameID_1_fu_963_p3               |    select|   0|  0|  29|           1|          29|
    |NofBytes_fu_1309_p3               |    select|   0|  0|   7|           1|           7|
    |empty_fu_1298_p3                  |    select|   0|  0|   8|           1|           8|
    |select_ln200_fu_958_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln28_fu_1054_p3            |    select|   0|  0|  33|           1|          33|
    |select_ln32_10_fu_1275_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln32_11_fu_1286_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln32_1_fu_1098_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln32_2_fu_1122_p3          |    select|   0|  0|   4|           1|           3|
    |select_ln32_3_fu_1136_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln32_4_fu_1156_p3          |    select|   0|  0|   3|           1|           2|
    |select_ln32_5_fu_1170_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln32_6_fu_1229_p3          |    select|   0|  0|   5|           1|           4|
    |select_ln32_7_fu_1240_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln32_8_fu_1252_p3          |    select|   0|  0|   6|           1|           5|
    |select_ln32_9_fu_1263_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln32_fu_1084_p3            |    select|   0|  0|   3|           1|           2|
    |xor_ln28_fu_1038_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 616|         822|         785|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  145|         32|    1|         32|
    |can_frame_address0       |   61|         15|    7|        105|
    |can_frame_address1       |   53|         13|    7|         91|
    |can_frame_ce0            |   25|          6|    1|          6|
    |can_frame_ce1            |   17|          4|    1|          4|
    |can_frame_d0             |   57|         14|    8|        112|
    |can_frame_d1             |   53|         13|    8|        104|
    |can_frame_we0            |   21|          5|    1|          5|
    |can_frame_we1            |   17|          4|    1|          4|
    |clu_addr_blk_n_AR        |    9|          2|    1|          2|
    |clu_addr_blk_n_AW        |    9|          2|    1|          2|
    |clu_addr_blk_n_B         |    9|          2|    1|          2|
    |clu_addr_blk_n_R         |    9|          2|    1|          2|
    |clu_addr_blk_n_W         |    9|          2|    1|          2|
    |m_axi_clu_addr_ARADDR    |   25|          6|   32|        192|
    |m_axi_clu_addr_ARBURST   |   13|          3|    2|          6|
    |m_axi_clu_addr_ARCACHE   |   13|          3|    4|         12|
    |m_axi_clu_addr_ARID      |   13|          3|    1|          3|
    |m_axi_clu_addr_ARLEN     |   17|          4|   32|        128|
    |m_axi_clu_addr_ARLOCK    |   13|          3|    2|          6|
    |m_axi_clu_addr_ARPROT    |   13|          3|    3|          9|
    |m_axi_clu_addr_ARQOS     |   13|          3|    4|         12|
    |m_axi_clu_addr_ARREGION  |   13|          3|    4|         12|
    |m_axi_clu_addr_ARSIZE    |   13|          3|    3|          9|
    |m_axi_clu_addr_ARUSER    |   13|          3|    1|          3|
    |m_axi_clu_addr_ARVALID   |   17|          4|    1|          4|
    |m_axi_clu_addr_RREADY    |   17|          4|    1|          4|
    |m_axi_ps_ddr_ARVALID     |    9|          2|    1|          2|
    |m_axi_ps_ddr_AWVALID     |    9|          2|    1|          2|
    |m_axi_ps_ddr_BREADY      |    9|          2|    1|          2|
    |m_axi_ps_ddr_RREADY      |    9|          2|    1|          2|
    |m_axi_ps_ddr_WVALID      |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  732|        171|  135|        883|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |NofBytes_reg_1618                                                    |   7|   0|    7|          0|
    |add156_reg_1623                                                      |  12|   0|   15|          3|
    |add_ln192_2_reg_1447                                                 |  12|   0|   15|          3|
    |add_ln247_1_reg_1643                                                 |   5|   0|    5|          0|
    |ap_CS_fsm                                                            |  31|   0|   31|          0|
    |clu_addr_addr_6_read_reg_1655                                        |  32|   0|   32|          0|
    |clu_addr_addr_6_reg_1648                                             |  32|   0|   32|          0|
    |counter_can_2                                                        |  32|   0|   32|          0|
    |frameDLC_reg_1553                                                    |  32|   0|   32|          0|
    |grp_recvFrame_logic_1_Pipeline_1_fu_642_ap_start_reg                 |   1|   0|    1|          0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_247_1_fu_658_ap_start_reg  |   1|   0|    1|          0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_261_2_fu_648_ap_start_reg  |   1|   0|    1|          0|
    |grp_write_ddr_1_fu_668_ap_start_reg                                  |   1|   0|    1|          0|
    |icmp_ln261_reg_1629                                                  |   1|   0|    1|          0|
    |icmp_ln32_10_reg_1585                                                |   1|   0|    1|          0|
    |icmp_ln32_11_reg_1591                                                |   1|   0|    1|          0|
    |icmp_ln32_12_reg_1596                                                |   1|   0|    1|          0|
    |icmp_ln32_13_reg_1602                                                |   1|   0|    1|          0|
    |icmp_ln32_14_reg_1607                                                |   1|   0|    1|          0|
    |icmp_ln32_7_reg_1569                                                 |   1|   0|    1|          0|
    |icmp_ln32_8_reg_1574                                                 |   1|   0|    1|          0|
    |icmp_ln32_9_reg_1580                                                 |   1|   0|    1|          0|
    |internal_can_counter                                                 |  32|   0|   32|          0|
    |select_ln32_5_reg_1564                                               |   3|   0|    3|          0|
    |tmp_2_reg_1510                                                       |   1|   0|    1|          0|
    |tmp_3_reg_1523                                                       |   1|   0|    1|          0|
    |tmp_4_reg_1533                                                       |   5|   0|    5|          0|
    |tmp_7_reg_1559                                                       |   1|   0|    1|          0|
    |trunc_ln188_reg_1505                                                 |   1|   0|    1|          0|
    |trunc_ln192_1_reg_1453                                               |  30|   0|   30|          0|
    |trunc_ln200_2_reg_1517                                               |  11|   0|   11|          0|
    |trunc_ln203_2_reg_1528                                               |  18|   0|   18|          0|
    |trunc_ln210_reg_1548                                                 |   8|   0|    8|          0|
    |trunc_ln215_1_reg_1464                                               |  30|   0|   30|          0|
    |trunc_ln234_reg_1494                                                 |   8|   0|    8|          0|
    |trunc_ln23_reg_1543                                                  |   8|   0|    8|          0|
    |trunc_ln26_reg_1469                                                  |   8|   0|    8|          0|
    |trunc_ln28_reg_1474                                                  |   8|   0|    8|          0|
    |trunc_ln29_reg_1479                                                  |   8|   0|    8|          0|
    |trunc_ln30_reg_1484                                                  |   8|   0|    8|          0|
    |trunc_ln31_reg_1489                                                  |   8|   0|    8|          0|
    |trunc_ln32_reg_1633                                                  |   4|   0|    4|          0|
    |trunc_ln33_reg_1638                                                  |  30|   0|   30|          0|
    |trunc_ln_reg_1538                                                    |   8|   0|    8|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 447|   0|  453|          6|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|m_axi_clu_addr_AWVALID   |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWREADY   |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWADDR    |  out|   32|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWID      |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWLEN     |  out|   32|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWSIZE    |  out|    3|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWBURST   |  out|    2|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWLOCK    |  out|    2|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWCACHE   |  out|    4|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWPROT    |  out|    3|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWQOS     |  out|    4|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWREGION  |  out|    4|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_AWUSER    |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_WVALID    |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_WREADY    |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_WDATA     |  out|   32|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_WSTRB     |  out|    4|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_WLAST     |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_WID       |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_WUSER     |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARVALID   |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARREADY   |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARADDR    |  out|   32|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARID      |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARLEN     |  out|   32|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARSIZE    |  out|    3|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARBURST   |  out|    2|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARLOCK    |  out|    2|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARCACHE   |  out|    4|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARPROT    |  out|    3|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARQOS     |  out|    4|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARREGION  |  out|    4|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_ARUSER    |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RVALID    |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RREADY    |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RDATA     |   in|   32|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RLAST     |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RID       |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RFIFONUM  |   in|    9|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RUSER     |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_RRESP     |   in|    2|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_BVALID    |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_BREADY    |  out|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_BRESP     |   in|    2|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_BID       |   in|    1|       m_axi|           clu_addr|       pointer|
|m_axi_clu_addr_BUSER     |   in|    1|       m_axi|           clu_addr|       pointer|
|canbase                  |   in|   32|     ap_none|            canbase|        scalar|
|m_axi_ps_ddr_AWVALID     |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY     |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR      |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWID        |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN       |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST     |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK      |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE     |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS       |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION    |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA       |  out|    8|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WID         |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID     |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY     |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR      |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARID        |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN       |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST     |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK      |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE     |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS       |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION    |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA       |   in|    8|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST       |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RID         |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM    |   in|   11|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER       |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP       |   in|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP       |   in|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BID         |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER       |   in|    1|       m_axi|             ps_ddr|       pointer|
|ddr                      |   in|   32|     ap_none|                ddr|        scalar|
|readIndex                |   in|    8|     ap_none|          readIndex|        scalar|
|EN                       |   in|    4|     ap_none|                 EN|        scalar|
|timestamp                |   in|   64|     ap_none|          timestamp|        scalar|
|can_0_received           |  out|   32|      ap_vld|     can_0_received|       pointer|
|can_0_received_ap_vld    |  out|    1|      ap_vld|     can_0_received|       pointer|
|can_1_received           |  out|   32|      ap_vld|     can_1_received|       pointer|
|can_1_received_ap_vld    |  out|    1|      ap_vld|     can_1_received|       pointer|
|can_2_received           |  out|   32|      ap_vld|     can_2_received|       pointer|
|can_2_received_ap_vld    |  out|    1|      ap_vld|     can_2_received|       pointer|
|can_3_received           |  out|   32|      ap_vld|     can_3_received|       pointer|
|can_3_received_ap_vld    |  out|    1|      ap_vld|     can_3_received|       pointer|
|can_4_received           |  out|   32|      ap_vld|     can_4_received|       pointer|
|can_4_received_ap_vld    |  out|    1|      ap_vld|     can_4_received|       pointer|
|can_5_received           |  out|   32|      ap_vld|     can_5_received|       pointer|
|can_5_received_ap_vld    |  out|    1|      ap_vld|     can_5_received|       pointer|
|can_6_received           |  out|   32|      ap_vld|     can_6_received|       pointer|
|can_6_received_ap_vld    |  out|    1|      ap_vld|     can_6_received|       pointer|
|can_7_received           |  out|   32|      ap_vld|     can_7_received|       pointer|
|can_7_received_ap_vld    |  out|    1|      ap_vld|     can_7_received|       pointer|
|can_8_received           |  out|   32|      ap_vld|     can_8_received|       pointer|
|can_8_received_ap_vld    |  out|    1|      ap_vld|     can_8_received|       pointer|
|can_9_received           |  out|   32|      ap_vld|     can_9_received|       pointer|
|can_9_received_ap_vld    |  out|    1|      ap_vld|     can_9_received|       pointer|
|can_10_received          |  out|   32|      ap_vld|    can_10_received|       pointer|
|can_10_received_ap_vld   |  out|    1|      ap_vld|    can_10_received|       pointer|
|can_11_received          |  out|   32|      ap_vld|    can_11_received|       pointer|
|can_11_received_ap_vld   |  out|    1|      ap_vld|    can_11_received|       pointer|
|received_can             |  out|   32|      ap_vld|       received_can|       pointer|
|received_can_ap_vld      |  out|    1|      ap_vld|       received_can|       pointer|
+-------------------------+-----+-----+------------+-------------------+--------------+

