
*** Running vivado
    with args -log TOP_LEVEL.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_LEVEL.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source TOP_LEVEL.tcl -notrace
Command: synth_design -top TOP_LEVEL -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.309 ; gain = 97.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_LEVEL' [D:/num/num.srcs/sources_1/new/TOP_LEVEL.vhd:25]
INFO: [Synth 8-3491] module 'controlation' declared at 'D:/num/num.srcs/sources_1/new/controlation.vhd:4' bound to instance 'C1' of component 'controlation' [D:/num/num.srcs/sources_1/new/TOP_LEVEL.vhd:63]
INFO: [Synth 8-638] synthesizing module 'controlation' [D:/num/num.srcs/sources_1/new/controlation.vhd:16]
INFO: [Synth 8-3491] module 'control' declared at 'D:/num/num.srcs/sources_1/new/control.vhd:4' bound to instance 'a1' of component 'control' [D:/num/num.srcs/sources_1/new/controlation.vhd:80]
INFO: [Synth 8-638] synthesizing module 'control' [D:/num/num.srcs/sources_1/new/control.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'control' (1#1) [D:/num/num.srcs/sources_1/new/control.vhd:19]
INFO: [Synth 8-3491] module 'H_1hz' declared at 'D:/num/num.srcs/sources_1/new/H_1hz.vhd:5' bound to instance 'a2' of component 'H_1hz' [D:/num/num.srcs/sources_1/new/controlation.vhd:94]
INFO: [Synth 8-638] synthesizing module 'H_1hz' [D:/num/num.srcs/sources_1/new/H_1hz.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'H_1hz' (2#1) [D:/num/num.srcs/sources_1/new/H_1hz.vhd:11]
INFO: [Synth 8-3491] module 'init' declared at 'D:/num/num.srcs/sources_1/new/init.vhd:4' bound to instance 'a3' of component 'init' [D:/num/num.srcs/sources_1/new/controlation.vhd:98]
INFO: [Synth 8-638] synthesizing module 'init' [D:/num/num.srcs/sources_1/new/init.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/num/num.srcs/sources_1/new/init.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'init' (3#1) [D:/num/num.srcs/sources_1/new/init.vhd:13]
INFO: [Synth 8-3491] module 'write' declared at 'D:/num/num.srcs/sources_1/new/write.vhd:4' bound to instance 'a4' of component 'write' [D:/num/num.srcs/sources_1/new/controlation.vhd:106]
INFO: [Synth 8-638] synthesizing module 'write' [D:/num/num.srcs/sources_1/new/write.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'write' (4#1) [D:/num/num.srcs/sources_1/new/write.vhd:13]
INFO: [Synth 8-3491] module 'read' declared at 'D:/num/num.srcs/sources_1/new/read.vhd:4' bound to instance 'a5' of component 'read' [D:/num/num.srcs/sources_1/new/controlation.vhd:114]
INFO: [Synth 8-638] synthesizing module 'read' [D:/num/num.srcs/sources_1/new/read.vhd:14]
WARNING: [Synth 8-614] signal 'mot' is read in the process but is not in the sensitivity list [D:/num/num.srcs/sources_1/new/read.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'read' (5#1) [D:/num/num.srcs/sources_1/new/read.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'controlation' (6#1) [D:/num/num.srcs/sources_1/new/controlation.vhd:16]
INFO: [Synth 8-3491] module 'converteur' declared at 'D:/num/num.srcs/sources_1/new/converteur.vhd:6' bound to instance 'C2' of component 'converteur' [D:/num/num.srcs/sources_1/new/TOP_LEVEL.vhd:74]
INFO: [Synth 8-638] synthesizing module 'converteur' [D:/num/num.srcs/sources_1/new/converteur.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'converteur' (7#1) [D:/num/num.srcs/sources_1/new/converteur.vhd:13]
INFO: [Synth 8-3491] module 'display' declared at 'D:/num/num.srcs/sources_1/new/display.vhd:5' bound to instance 'C3' of component 'display' [D:/num/num.srcs/sources_1/new/TOP_LEVEL.vhd:79]
INFO: [Synth 8-638] synthesizing module 'display' [D:/num/num.srcs/sources_1/new/display.vhd:21]
INFO: [Synth 8-3491] module 'mod_display' declared at 'D:/num/num.srcs/sources_1/new/mod_display.vhd:5' bound to instance 'C1' of component 'mod_display' [D:/num/num.srcs/sources_1/new/display.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mod_display' [D:/num/num.srcs/sources_1/new/mod_display.vhd:26]
INFO: [Synth 8-3491] module 'display7seg' declared at 'D:/num/num.srcs/sources_1/new/diplay7seg.vhd:3' bound to instance 'C1' of component 'display7seg' [D:/num/num.srcs/sources_1/new/mod_display.vhd:66]
INFO: [Synth 8-638] synthesizing module 'display7seg' [D:/num/num.srcs/sources_1/new/diplay7seg.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'display7seg' (8#1) [D:/num/num.srcs/sources_1/new/diplay7seg.vhd:18]
INFO: [Synth 8-3491] module 'AN' declared at 'D:/num/num.srcs/sources_1/new/AN.vhd:5' bound to instance 'C2' of component 'AN' [D:/num/num.srcs/sources_1/new/mod_display.vhd:78]
INFO: [Synth 8-638] synthesizing module 'AN' [D:/num/num.srcs/sources_1/new/AN.vhd:12]
INFO: [Synth 8-3491] module 'cnt_AN' declared at 'D:/num/num.srcs/sources_1/new/cnt_AN.vhd:5' bound to instance 'inst1' of component 'cnt_AN' [D:/num/num.srcs/sources_1/new/AN.vhd:30]
INFO: [Synth 8-638] synthesizing module 'cnt_AN' [D:/num/num.srcs/sources_1/new/cnt_AN.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'cnt_AN' (9#1) [D:/num/num.srcs/sources_1/new/cnt_AN.vhd:13]
INFO: [Synth 8-3491] module 'h1k' declared at 'D:/num/num.srcs/sources_1/new/h1k.vhd:5' bound to instance 'inst2' of component 'h1k' [D:/num/num.srcs/sources_1/new/AN.vhd:35]
INFO: [Synth 8-638] synthesizing module 'h1k' [D:/num/num.srcs/sources_1/new/h1k.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'h1k' (10#1) [D:/num/num.srcs/sources_1/new/h1k.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'AN' (11#1) [D:/num/num.srcs/sources_1/new/AN.vhd:12]
INFO: [Synth 8-3491] module 'sel' declared at 'D:/num/num.srcs/sources_1/new/sel.vhd:4' bound to instance 'C3' of component 'sel' [D:/num/num.srcs/sources_1/new/mod_display.vhd:83]
INFO: [Synth 8-638] synthesizing module 'sel' [D:/num/num.srcs/sources_1/new/sel.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sel' (12#1) [D:/num/num.srcs/sources_1/new/sel.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mod_display' (13#1) [D:/num/num.srcs/sources_1/new/mod_display.vhd:26]
INFO: [Synth 8-3491] module 'separator' declared at 'D:/num/num.srcs/sources_1/new/separator.vhd:5' bound to instance 'C2' of component 'separator' [D:/num/num.srcs/sources_1/new/display.vhd:87]
INFO: [Synth 8-638] synthesizing module 'separator' [D:/num/num.srcs/sources_1/new/separator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'separator' (14#1) [D:/num/num.srcs/sources_1/new/separator.vhd:14]
INFO: [Synth 8-3491] module 'bcd' declared at 'D:/num/num.srcs/sources_1/new/bcd.vhd:5' bound to instance 'C3' of component 'bcd' [D:/num/num.srcs/sources_1/new/display.vhd:94]
INFO: [Synth 8-638] synthesizing module 'bcd' [D:/num/num.srcs/sources_1/new/bcd.vhd:14]
WARNING: [Synth 8-6014] Unused sequential element bcd_reg was removed.  [D:/num/num.srcs/sources_1/new/bcd.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'bcd' (15#1) [D:/num/num.srcs/sources_1/new/bcd.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'display' (16#1) [D:/num/num.srcs/sources_1/new/display.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'TOP_LEVEL' (17#1) [D:/num/num.srcs/sources_1/new/TOP_LEVEL.vhd:25]
WARNING: [Synth 8-3331] design bcd has unconnected port value[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 463.688 ; gain = 151.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 463.688 ; gain = 151.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 463.688 ; gain = 151.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/num/num.srcs/constrs_1/new/TIPTOP.xdc]
Finished Parsing XDC File [D:/num/num.srcs/constrs_1/new/TIPTOP.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/num/num.srcs/constrs_1/new/TIPTOP.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_LEVEL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_LEVEL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 822.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 822.348 ; gain = 510.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 822.348 ; gain = 510.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 822.348 ; gain = 510.309
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'etatp_reg' in module 'control'
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'etatp_reg' in module 'init'
INFO: [Synth 8-5544] ROM "wire_tx0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'etatp_reg' in module 'write'
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'etatp_reg' in module 'read'
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "etatp" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element X_reg was removed.  [D:/num/num.srcs/sources_1/new/converteur.vhd:22]
INFO: [Synth 8-802] inferred FSM for state register 'etat_reg' in module 'cnt_AN'
INFO: [Synth 8-5546] ROM "etat" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [D:/num/num.srcs/sources_1/new/bcd.vhd:24]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                           000001 |                              000
                skip_rom |                           000010 |                              001
                 convert |                           000100 |                              010
                ask_read |                           001000 |                              011
                    read |                           010000 |                              100
                   ready |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etatp_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                   check |                               10 |                               10
                   ready |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etatp_reg' using encoding 'sequential' in module 'init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                            00001 |                              000
                 recover |                            00010 |                              001
               pull_down |                            00100 |                              010
                     one |                            01000 |                              011
                   ready |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etatp_reg' using encoding 'one-hot' in module 'write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
                 recover |                              001 |                              001
               pull_down |                              010 |                              010
                    us10 |                              011 |                              011
                    read |                              100 |                              100
                   wait8 |                              101 |                              110
                   ready |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etatp_reg' using encoding 'sequential' in module 'read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                         11111110
                 iSTATE0 |                              001 |                         11111101
                 iSTATE1 |                              010 |                         11111011
                 iSTATE2 |                              011 |                         11110111
                 iSTATE3 |                              100 |                         11101111
                 iSTATE4 |                              101 |                         11011111
                 iSTATE5 |                              110 |                         10111111
                 iSTATE6 |                              111 |                         01111111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'etat_reg' using encoding 'sequential' in module 'cnt_AN'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 822.348 ; gain = 510.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 15    
	   4 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   7 Input     18 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	  16 Input      1 Bit        Muxes := 7     
	   9 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 10    
Module H_1hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 7     
	   5 Input     18 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 6     
Module read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   7 Input     18 Bit        Muxes := 1     
	   7 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
Module converteur 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module display7seg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 7     
Module cnt_AN 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module h1k 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sel 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
Module separator 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'C2/value_out_reg' and it is trimmed from '9' to '8' bits. [D:/num/num.srcs/sources_1/new/separator.vhd:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'C2/temporaire_reg' and it is trimmed from '9' to '8' bits. [D:/num/num.srcs/sources_1/new/separator.vhd:21]
INFO: [Synth 8-5546] ROM "C1/C3/dp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\C1/a5/i_reg[4] )
INFO: [Synth 8-3886] merging instance 'C3/C2/sign_reg[1]' (FDR) to 'C3/C2/CF_reg[2]'
INFO: [Synth 8-3886] merging instance 'C3/C3/decimal_reg[1]' (FDR) to 'C3/C2/CF_reg[2]'
INFO: [Synth 8-3886] merging instance 'C3/C2/CF_reg[1]' (FDS) to 'C3/C2/CF_reg[3]'
INFO: [Synth 8-3886] merging instance 'C3/C2/sign_reg[3]' (FDS) to 'C3/C2/CF_reg[3]'
INFO: [Synth 8-3886] merging instance 'C3/C3/decimal_reg[3]' (FDR) to 'C3/C2/CF_reg[2]'
INFO: [Synth 8-3886] merging instance 'C3/C2/CF_reg[3]' (FDS) to 'C3/C2/sign_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\C3/C2/sign_reg[2] )
INFO: [Synth 8-3886] merging instance 'C3/C3/decimal_reg[2]' (FDS) to 'C3/C3/decimal_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\C3/C2/CF_reg[2] )
INFO: [Synth 8-3886] merging instance 'C1/a1/word_tx_reg[7]' (FDCE) to 'C1/a1/word_tx_reg[3]'
INFO: [Synth 8-3886] merging instance 'C1/a1/word_tx_reg[5]' (FDCE) to 'C1/a1/word_tx_reg[4]'
INFO: [Synth 8-3886] merging instance 'C1/a1/word_tx_reg[4]' (FDCE) to 'C1/a1/word_tx_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\C1/a1/word_tx_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\C1/a5/wire_tx_retimed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\C1/a3/wire_tx_retimed_reg )
WARNING: [Synth 8-3332] Sequential element (C1/a3/wire_tx_retimed_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C1/a5/wire_tx_retimed_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C1/a1/word_tx_reg[0]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C1/a5/i_reg[4]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[31]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[30]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[29]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[28]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[27]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[26]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[25]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[24]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[23]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[22]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[21]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[20]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[19]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[18]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[17]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[16]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[15]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[14]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[13]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[12]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[11]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[10]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[9]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C2/temp_reg[8]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C3/C2/CF_reg[2]) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (C3/C2/sign_reg[2]) is unused and will be removed from module TOP_LEVEL.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 822.348 ; gain = 510.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 822.348 ; gain = 510.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 839.824 ; gain = 527.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 849.977 ; gain = 537.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 849.977 ; gain = 537.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 849.977 ; gain = 537.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 849.977 ; gain = 537.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 849.977 ; gain = 537.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 849.977 ; gain = 537.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 849.977 ; gain = 537.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   131|
|3     |LUT1   |    16|
|4     |LUT2   |   127|
|5     |LUT3   |   219|
|6     |LUT4   |   143|
|7     |LUT5   |    93|
|8     |LUT6   |   223|
|9     |MUXF7  |     1|
|10    |FDCE   |   165|
|11    |FDPE   |     3|
|12    |FDRE   |    75|
|13    |FDSE   |     1|
|14    |IBUF   |     4|
|15    |OBUF   |    20|
|16    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-------------+------+
|      |Instance      |Module       |Cells |
+------+--------------+-------------+------+
|1     |top           |             |  1223|
|2     |  C1          |controlation |   469|
|3     |    a1        |control      |   113|
|4     |    a2        |H_1hz        |    69|
|5     |    a3        |init         |    65|
|6     |    a4        |write        |   110|
|7     |    a5        |read         |   112|
|8     |  C2          |converteur   |   601|
|9     |  C3          |display      |   122|
|10    |    C1        |mod_display  |    84|
|11    |      C1      |display7seg  |    12|
|12    |      C2      |AN           |    65|
|13    |        inst1 |cnt_AN       |    19|
|14    |        inst2 |h1k          |    46|
|15    |      C3      |sel          |     7|
|16    |    C2        |separator    |    20|
|17    |    C3        |bcd          |    18|
+------+--------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 849.977 ; gain = 537.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 849.977 ; gain = 179.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 849.977 ; gain = 537.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 136 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 849.977 ; gain = 550.809
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/num/num.runs/synth_1/TOP_LEVEL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_LEVEL_utilization_synth.rpt -pb TOP_LEVEL_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 849.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 14:08:56 2020...
