\hypertarget{group___d_m_a___peripheral___access___layer}{}\section{D\+MA Peripheral Access Layer}
\label{group___d_m_a___peripheral___access___layer}\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___d_m_a___register___masks}{D\+M\+A Register Masks}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_d_m_a___type}{D\+M\+A\+\_\+\+Type}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}{D\+M\+A\+\_\+\+B\+A\+SE}}~(0x40008000u)
\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_ga4103044f9ca209772f513dc694513ffb}{D\+M\+A0}}~((\mbox{\hyperlink{struct_d_m_a___type}{D\+M\+A\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}{D\+M\+A\+\_\+\+B\+A\+SE}})
\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_ga3e24fb8f1e5ce6161c39aa9d8b7c4d16}{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}~\{ \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}{D\+M\+A\+\_\+\+B\+A\+SE}} \}
\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gada914e90165e25ae4eeddf5175920e77}{D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_ga4103044f9ca209772f513dc694513ffb}{D\+M\+A0}} \}
\item 
\#define \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_ga6defb6ef05bbbec3e07f8d2610756b7b}{D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS}}~\{ \{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09}{D\+M\+A0\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28}{D\+M\+A1\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88}{D\+M\+A2\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c}{D\+M\+A3\+\_\+\+I\+R\+Qn}} \} \}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_ga4103044f9ca209772f513dc694513ffb}\label{group___d_m_a___peripheral___access___layer_ga4103044f9ca209772f513dc694513ffb}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA0@{DMA0}}
\index{DMA0@{DMA0}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\subsubsection{\texorpdfstring{DMA0}{DMA0}}
{\footnotesize\ttfamily \#define D\+M\+A0~((\mbox{\hyperlink{struct_d_m_a___type}{D\+M\+A\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}{D\+M\+A\+\_\+\+B\+A\+SE}})}

Peripheral D\+MA base pointer \mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}\label{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_BASE@{DMA\_BASE}}
\index{DMA\_BASE@{DMA\_BASE}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\subsubsection{\texorpdfstring{DMA\_BASE}{DMA\_BASE}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+B\+A\+SE~(0x40008000u)}

Peripheral D\+MA base address \mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_ga3e24fb8f1e5ce6161c39aa9d8b7c4d16}\label{group___d_m_a___peripheral___access___layer_ga3e24fb8f1e5ce6161c39aa9d8b7c4d16}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_BASE\_ADDRS@{DMA\_BASE\_ADDRS}}
\index{DMA\_BASE\_ADDRS@{DMA\_BASE\_ADDRS}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\subsubsection{\texorpdfstring{DMA\_BASE\_ADDRS}{DMA\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab04dd812f37907dc8bd6ed82e346b563}{D\+M\+A\+\_\+\+B\+A\+SE}} \}}

Array initializer of D\+MA peripheral base addresses \mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_gada914e90165e25ae4eeddf5175920e77}\label{group___d_m_a___peripheral___access___layer_gada914e90165e25ae4eeddf5175920e77}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_BASE\_PTRS@{DMA\_BASE\_PTRS}}
\index{DMA\_BASE\_PTRS@{DMA\_BASE\_PTRS}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\subsubsection{\texorpdfstring{DMA\_BASE\_PTRS}{DMA\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___d_m_a___peripheral___access___layer_ga4103044f9ca209772f513dc694513ffb}{D\+M\+A0}} \}}

Array initializer of D\+MA peripheral base pointers \mbox{\Hypertarget{group___d_m_a___peripheral___access___layer_ga6defb6ef05bbbec3e07f8d2610756b7b}\label{group___d_m_a___peripheral___access___layer_ga6defb6ef05bbbec3e07f8d2610756b7b}} 
\index{DMA Peripheral Access Layer@{DMA Peripheral Access Layer}!DMA\_CHN\_IRQS@{DMA\_CHN\_IRQS}}
\index{DMA\_CHN\_IRQS@{DMA\_CHN\_IRQS}!DMA Peripheral Access Layer@{DMA Peripheral Access Layer}}
\subsubsection{\texorpdfstring{DMA\_CHN\_IRQS}{DMA\_CHN\_IRQS}}
{\footnotesize\ttfamily \#define D\+M\+A\+\_\+\+C\+H\+N\+\_\+\+I\+R\+QS~\{ \{ \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09}{D\+M\+A0\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28}{D\+M\+A1\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88}{D\+M\+A2\+\_\+\+I\+R\+Qn}}, \mbox{\hyperlink{group___interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c}{D\+M\+A3\+\_\+\+I\+R\+Qn}} \} \}}

Interrupt vectors for the D\+MA peripheral type 