$date
	Tue May  8 21:38:46 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_zero_one $end
$scope module DUT $end
$var wire 1 ! A $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ Y $end
$var reg 2 % nextstate [1:0] $end
$var reg 2 & state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
0$
1#
1"
1!
$end
#5000
0"
#10000
1"
0#
#15000
0"
#20000
b1 &
b1 %
1"
0!
#25000
0"
#30000
1$
b10 &
b0 %
1"
1!
#35000
0"
#40000
0$
b1 &
b1 %
1"
0!
#45000
0"
#50000
1"
#55000
0"
#60000
1$
b10 &
b0 %
1"
1!
#65000
0"
#70000
0$
b1 &
b1 %
1"
0!
#75000
0"
#80000
1$
b10 &
b0 %
1"
1!
#85000
0"
#90000
0$
b0 &
1"
#95000
0"
#100000
1"
