# compile vhdl design source files
vhdl fifo_generator_v12_0  "../../../fifo.srcs/sources_1/ip/fifo_generator_0/fifo_generator_v12_0/hdl/fifo_generator_v12_0_vh_rfs.vhd"
vhdl xil_defaultlib  "../../../fifo.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.vhd"
