$date
  Wed Apr  5 17:51:26 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mdc1tb $end
$var reg 8 ! a[7:0] $end
$var reg 8 " b[7:0] $end
$var reg 8 # mdc[7:0] $end
$scope module gate0 $end
$var reg 8 $ a[7:0] $end
$var reg 8 % b[7:0] $end
$var reg 8 & mdc[7:0] $end
$upscope $end
$scope module gate1 $end
$var reg 8 ' a[7:0] $end
$var reg 8 ( b[7:0] $end
$var reg 8 ) mdc[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00001010 !
b00011010 "
b00000010 #
b00001010 $
b00011010 %
b00000010 &
b00001010 '
b00011010 (
b00000010 )
#10000000
b00011101 "
b00000001 #
b00011101 %
b00000001 &
b00011101 (
b00000001 )
#20000000
b00001111 !
b00101101 "
b00001111 #
b00001111 $
b00101101 %
b00001111 &
b00001111 '
b00101101 (
b00001111 )
#30000000
b00111111 !
b01101001 "
b00010101 #
b00111111 $
b01101001 %
b00010101 &
b00111111 '
b01101001 (
b00010101 )
#40000000
b01110101 !
b11000011 "
b00100111 #
b01110101 $
b11000011 %
b00100111 &
b01110101 '
b11000011 (
b00100111 )
#50000000
