

================================================================
== Vitis HLS Report for 'backprop_Pipeline_backprop_loop1_1'
================================================================
* Date:           Wed Aug  6 20:24:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.807 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.528 us|  0.528 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- backprop_loop1_1  |       64|       64|         1|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.80>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/backprop/backprop.c:338]   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%activations3_0_1 = alloca i32 1"   --->   Operation 5 'alloca' 'activations3_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%activations3_1_1 = alloca i32 1"   --->   Operation 6 'alloca' 'activations3_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%activations3_2_1 = alloca i32 1"   --->   Operation 7 'alloca' 'activations3_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%activations3_0_0_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_0_0"   --->   Operation 8 'read' 'activations3_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%activations3_1_0_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_1_0"   --->   Operation 9 'read' 'activations3_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%activations3_2_0_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %activations3_2_0"   --->   Operation 10 'read' 'activations3_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %activations3_2_0_read, i64 %activations3_2_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %activations3_1_0_read, i64 %activations3_1_1"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %activations3_0_0_read, i64 %activations3_0_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln338 = store i7 0, i7 %j" [data/benchmarks/backprop/backprop.c:338]   --->   Operation 14 'store' 'store_ln338' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_8 = load i7 %j" [data/benchmarks/backprop/backprop.c:364]   --->   Operation 16 'load' 'j_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.70ns)   --->   "%icmp_ln359 = icmp_eq  i7 %j_8, i7 64" [data/benchmarks/backprop/backprop.c:359]   --->   Operation 17 'icmp' 'icmp_ln359' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln359 = add i7 %j_8, i7 1" [data/benchmarks/backprop/backprop.c:359]   --->   Operation 18 'add' 'add_ln359' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln359 = br i1 %icmp_ln359, void %for.body3.split, void %for.inc52.exitStub" [data/benchmarks/backprop/backprop.c:359]   --->   Operation 19 'br' 'br_ln359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln359 = zext i7 %j_8" [data/benchmarks/backprop/backprop.c:359]   --->   Operation 20 'zext' 'zext_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln338 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [data/benchmarks/backprop/backprop.c:338]   --->   Operation 21 'specpipeline' 'specpipeline_ln338' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln360 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:360]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln360' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln359 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [data/benchmarks/backprop/backprop.c:359]   --->   Operation 23 'specloopname' 'specloopname_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%activations1_addr = getelementptr i64 %activations1, i64 0, i64 %zext_ln359" [data/benchmarks/backprop/backprop.c:361]   --->   Operation 24 'getelementptr' 'activations1_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.71ns)   --->   "%store_ln361 = store i64 0, i6 %activations1_addr" [data/benchmarks/backprop/backprop.c:361]   --->   Operation 25 'store' 'store_ln361' <Predicate = (!icmp_ln359)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%activations2_addr = getelementptr i64 %activations2, i64 0, i64 %zext_ln359" [data/benchmarks/backprop/backprop.c:362]   --->   Operation 26 'getelementptr' 'activations2_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.71ns)   --->   "%store_ln362 = store i64 0, i6 %activations2_addr" [data/benchmarks/backprop/backprop.c:362]   --->   Operation 27 'store' 'store_ln362' <Predicate = (!icmp_ln359)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 28 [1/1] (0.70ns)   --->   "%icmp_ln363 = icmp_ult  i7 %j_8, i7 3" [data/benchmarks/backprop/backprop.c:363]   --->   Operation 28 'icmp' 'icmp_ln363' <Predicate = (!icmp_ln359)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln363 = br i1 %icmp_ln363, void %for.inc, void %if.then" [data/benchmarks/backprop/backprop.c:363]   --->   Operation 29 'br' 'br_ln363' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i7 %j_8" [data/benchmarks/backprop/backprop.c:364]   --->   Operation 30 'trunc' 'trunc_ln364' <Predicate = (!icmp_ln359 & icmp_ln363)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.66ns)   --->   "%switch_ln364 = switch i2 %trunc_ln364, void %branch5, i2 0, void %if.then.for.inc_crit_edge, i2 1, void %if.then.for.inc_crit_edge7" [data/benchmarks/backprop/backprop.c:364]   --->   Operation 31 'switch' 'switch_ln364' <Predicate = (!icmp_ln359 & icmp_ln363)> <Delay = 0.66>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %activations3_1_1"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!icmp_ln359 & icmp_ln363 & trunc_ln364 == 1)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln364 = br void %for.inc" [data/benchmarks/backprop/backprop.c:364]   --->   Operation 33 'br' 'br_ln364' <Predicate = (!icmp_ln359 & icmp_ln363 & trunc_ln364 == 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %activations3_0_1"   --->   Operation 34 'store' 'store_ln0' <Predicate = (!icmp_ln359 & icmp_ln363 & trunc_ln364 == 0)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln364 = br void %for.inc" [data/benchmarks/backprop/backprop.c:364]   --->   Operation 35 'br' 'br_ln364' <Predicate = (!icmp_ln359 & icmp_ln363 & trunc_ln364 == 0)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 0, i64 %activations3_2_1"   --->   Operation 36 'store' 'store_ln0' <Predicate = (!icmp_ln359 & icmp_ln363 & trunc_ln364 != 0 & trunc_ln364 != 1)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln364 = br void %for.inc" [data/benchmarks/backprop/backprop.c:364]   --->   Operation 37 'br' 'br_ln364' <Predicate = (!icmp_ln359 & icmp_ln363 & trunc_ln364 != 0 & trunc_ln364 != 1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln338 = store i7 %add_ln359, i7 %j" [data/benchmarks/backprop/backprop.c:338]   --->   Operation 38 'store' 'store_ln338' <Predicate = (!icmp_ln359)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln359 = br void %for.body3" [data/benchmarks/backprop/backprop.c:359]   --->   Operation 39 'br' 'br_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%activations3_0_1_load = load i64 %activations3_0_1"   --->   Operation 40 'load' 'activations3_0_1_load' <Predicate = (icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%activations3_1_1_load = load i64 %activations3_1_1"   --->   Operation 41 'load' 'activations3_1_1_load' <Predicate = (icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%activations3_2_1_load = load i64 %activations3_2_1"   --->   Operation 42 'load' 'activations3_2_1_load' <Predicate = (icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_2_1_out, i64 %activations3_2_1_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_1_1_out, i64 %activations3_1_1_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %activations3_0_1_out, i64 %activations3_0_1_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln359)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln359)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.807ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln338', data/benchmarks/backprop/backprop.c:338) of constant 0 on local variable 'j', data/benchmarks/backprop/backprop.c:338 [19]  (0.387 ns)
	'load' operation 7 bit ('j', data/benchmarks/backprop/backprop.c:364) on local variable 'j', data/benchmarks/backprop/backprop.c:338 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln359', data/benchmarks/backprop/backprop.c:359) [23]  (0.706 ns)
	'store' operation 0 bit ('store_ln361', data/benchmarks/backprop/backprop.c:361) of constant 0 on array 'activations1' [32]  (0.714 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
