#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* P23 */
P23__0__DR EQU CYREG_GPIO_PRT2_DR
P23__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P23__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P23__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P23__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P23__0__HSIOM_MASK EQU 0x0000F000
P23__0__HSIOM_SHIFT EQU 12
P23__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P23__0__INTR EQU CYREG_GPIO_PRT2_INTR
P23__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P23__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P23__0__MASK EQU 0x08
P23__0__PC EQU CYREG_GPIO_PRT2_PC
P23__0__PC2 EQU CYREG_GPIO_PRT2_PC2
P23__0__PORT EQU 2
P23__0__PS EQU CYREG_GPIO_PRT2_PS
P23__0__SHIFT EQU 3
P23__DR EQU CYREG_GPIO_PRT2_DR
P23__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P23__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P23__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P23__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P23__INTR EQU CYREG_GPIO_PRT2_INTR
P23__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P23__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P23__MASK EQU 0x08
P23__PC EQU CYREG_GPIO_PRT2_PC
P23__PC2 EQU CYREG_GPIO_PRT2_PC2
P23__PORT EQU 2
P23__PS EQU CYREG_GPIO_PRT2_PS
P23__SHIFT EQU 3

/* P25 */
P25__0__DR EQU CYREG_GPIO_PRT2_DR
P25__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P25__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P25__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P25__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P25__0__HSIOM_MASK EQU 0x00F00000
P25__0__HSIOM_SHIFT EQU 20
P25__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P25__0__INTR EQU CYREG_GPIO_PRT2_INTR
P25__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P25__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P25__0__MASK EQU 0x20
P25__0__PC EQU CYREG_GPIO_PRT2_PC
P25__0__PC2 EQU CYREG_GPIO_PRT2_PC2
P25__0__PORT EQU 2
P25__0__PS EQU CYREG_GPIO_PRT2_PS
P25__0__SHIFT EQU 5
P25__DR EQU CYREG_GPIO_PRT2_DR
P25__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P25__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P25__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P25__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P25__INTR EQU CYREG_GPIO_PRT2_INTR
P25__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P25__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P25__MASK EQU 0x20
P25__PC EQU CYREG_GPIO_PRT2_PC
P25__PC2 EQU CYREG_GPIO_PRT2_PC2
P25__PORT EQU 2
P25__PS EQU CYREG_GPIO_PRT2_PS
P25__SHIFT EQU 5

/* P26 */
P26__0__DR EQU CYREG_GPIO_PRT2_DR
P26__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P26__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P26__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P26__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P26__0__HSIOM_MASK EQU 0x0F000000
P26__0__HSIOM_SHIFT EQU 24
P26__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P26__0__INTR EQU CYREG_GPIO_PRT2_INTR
P26__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P26__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P26__0__MASK EQU 0x40
P26__0__PC EQU CYREG_GPIO_PRT2_PC
P26__0__PC2 EQU CYREG_GPIO_PRT2_PC2
P26__0__PORT EQU 2
P26__0__PS EQU CYREG_GPIO_PRT2_PS
P26__0__SHIFT EQU 6
P26__DR EQU CYREG_GPIO_PRT2_DR
P26__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P26__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P26__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P26__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P26__INTR EQU CYREG_GPIO_PRT2_INTR
P26__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P26__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P26__MASK EQU 0x40
P26__PC EQU CYREG_GPIO_PRT2_PC
P26__PC2 EQU CYREG_GPIO_PRT2_PC2
P26__PORT EQU 2
P26__PS EQU CYREG_GPIO_PRT2_PS
P26__SHIFT EQU 6

/* P27 */
P27__0__DR EQU CYREG_GPIO_PRT2_DR
P27__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P27__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P27__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P27__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P27__0__HSIOM_MASK EQU 0xF0000000
P27__0__HSIOM_SHIFT EQU 28
P27__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P27__0__INTR EQU CYREG_GPIO_PRT2_INTR
P27__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P27__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P27__0__MASK EQU 0x80
P27__0__PC EQU CYREG_GPIO_PRT2_PC
P27__0__PC2 EQU CYREG_GPIO_PRT2_PC2
P27__0__PORT EQU 2
P27__0__PS EQU CYREG_GPIO_PRT2_PS
P27__0__SHIFT EQU 7
P27__DR EQU CYREG_GPIO_PRT2_DR
P27__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
P27__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
P27__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
P27__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
P27__INTR EQU CYREG_GPIO_PRT2_INTR
P27__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
P27__INTSTAT EQU CYREG_GPIO_PRT2_INTR
P27__MASK EQU 0x80
P27__PC EQU CYREG_GPIO_PRT2_PC
P27__PC2 EQU CYREG_GPIO_PRT2_PC2
P27__PORT EQU 2
P27__PS EQU CYREG_GPIO_PRT2_PS
P27__SHIFT EQU 7

/* PWM_cy_m0s8_tcpwm_1 */
PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* LED9 */
LED9__0__DR EQU CYREG_GPIO_PRT3_DR
LED9__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED9__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED9__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED9__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED9__0__HSIOM_MASK EQU 0x000F0000
LED9__0__HSIOM_SHIFT EQU 16
LED9__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED9__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED9__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED9__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED9__0__MASK EQU 0x10
LED9__0__PC EQU CYREG_GPIO_PRT3_PC
LED9__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED9__0__PORT EQU 3
LED9__0__PS EQU CYREG_GPIO_PRT3_PS
LED9__0__SHIFT EQU 4
LED9__DR EQU CYREG_GPIO_PRT3_DR
LED9__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED9__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED9__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED9__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED9__INTR EQU CYREG_GPIO_PRT3_INTR
LED9__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED9__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED9__MASK EQU 0x10
LED9__PC EQU CYREG_GPIO_PRT3_PC
LED9__PC2 EQU CYREG_GPIO_PRT3_PC2
LED9__PORT EQU 3
LED9__PS EQU CYREG_GPIO_PRT3_PS
LED9__SHIFT EQU 4

/* LED10 */
LED10__0__DR EQU CYREG_GPIO_PRT3_DR
LED10__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED10__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED10__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED10__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED10__0__HSIOM_MASK EQU 0x00F00000
LED10__0__HSIOM_SHIFT EQU 20
LED10__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED10__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED10__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED10__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED10__0__MASK EQU 0x20
LED10__0__PC EQU CYREG_GPIO_PRT3_PC
LED10__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED10__0__PORT EQU 3
LED10__0__PS EQU CYREG_GPIO_PRT3_PS
LED10__0__SHIFT EQU 5
LED10__DR EQU CYREG_GPIO_PRT3_DR
LED10__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED10__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED10__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED10__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED10__INTR EQU CYREG_GPIO_PRT3_INTR
LED10__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED10__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED10__MASK EQU 0x20
LED10__PC EQU CYREG_GPIO_PRT3_PC
LED10__PC2 EQU CYREG_GPIO_PRT3_PC2
LED10__PORT EQU 3
LED10__PS EQU CYREG_GPIO_PRT3_PS
LED10__SHIFT EQU 5

/* LED11 */
LED11__0__DR EQU CYREG_GPIO_PRT3_DR
LED11__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED11__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED11__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED11__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LED11__0__HSIOM_MASK EQU 0x0F000000
LED11__0__HSIOM_SHIFT EQU 24
LED11__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED11__0__INTR EQU CYREG_GPIO_PRT3_INTR
LED11__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED11__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED11__0__MASK EQU 0x40
LED11__0__PC EQU CYREG_GPIO_PRT3_PC
LED11__0__PC2 EQU CYREG_GPIO_PRT3_PC2
LED11__0__PORT EQU 3
LED11__0__PS EQU CYREG_GPIO_PRT3_PS
LED11__0__SHIFT EQU 6
LED11__DR EQU CYREG_GPIO_PRT3_DR
LED11__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
LED11__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
LED11__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
LED11__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED11__INTR EQU CYREG_GPIO_PRT3_INTR
LED11__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
LED11__INTSTAT EQU CYREG_GPIO_PRT3_INTR
LED11__MASK EQU 0x40
LED11__PC EQU CYREG_GPIO_PRT3_PC
LED11__PC2 EQU CYREG_GPIO_PRT3_PC2
LED11__PORT EQU 3
LED11__PS EQU CYREG_GPIO_PRT3_PS
LED11__SHIFT EQU 6

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL3
Clock_1__DIV_ID EQU 0x00000041
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_1__PA_DIV_ID EQU 0x000000FF

/* SmartIO_cy_m0s8_prgio */
SmartIO_cy_m0s8_prgio__CTL EQU CYREG_PRGIO_PRT0_CTL
SmartIO_cy_m0s8_prgio__DATA EQU CYREG_PRGIO_PRT0_DATA
SmartIO_cy_m0s8_prgio__DU_CTL EQU CYREG_PRGIO_PRT0_DU_CTL
SmartIO_cy_m0s8_prgio__DU_SEL EQU CYREG_PRGIO_PRT0_DU_SEL
SmartIO_cy_m0s8_prgio__LUT_CTL0 EQU CYREG_PRGIO_PRT0_LUT_CTL0
SmartIO_cy_m0s8_prgio__LUT_CTL1 EQU CYREG_PRGIO_PRT0_LUT_CTL1
SmartIO_cy_m0s8_prgio__LUT_CTL2 EQU CYREG_PRGIO_PRT0_LUT_CTL2
SmartIO_cy_m0s8_prgio__LUT_CTL3 EQU CYREG_PRGIO_PRT0_LUT_CTL3
SmartIO_cy_m0s8_prgio__LUT_CTL4 EQU CYREG_PRGIO_PRT0_LUT_CTL4
SmartIO_cy_m0s8_prgio__LUT_CTL5 EQU CYREG_PRGIO_PRT0_LUT_CTL5
SmartIO_cy_m0s8_prgio__LUT_CTL6 EQU CYREG_PRGIO_PRT0_LUT_CTL6
SmartIO_cy_m0s8_prgio__LUT_CTL7 EQU CYREG_PRGIO_PRT0_LUT_CTL7
SmartIO_cy_m0s8_prgio__LUT_SEL0 EQU CYREG_PRGIO_PRT0_LUT_SEL0
SmartIO_cy_m0s8_prgio__LUT_SEL1 EQU CYREG_PRGIO_PRT0_LUT_SEL1
SmartIO_cy_m0s8_prgio__LUT_SEL2 EQU CYREG_PRGIO_PRT0_LUT_SEL2
SmartIO_cy_m0s8_prgio__LUT_SEL3 EQU CYREG_PRGIO_PRT0_LUT_SEL3
SmartIO_cy_m0s8_prgio__LUT_SEL4 EQU CYREG_PRGIO_PRT0_LUT_SEL4
SmartIO_cy_m0s8_prgio__LUT_SEL5 EQU CYREG_PRGIO_PRT0_LUT_SEL5
SmartIO_cy_m0s8_prgio__LUT_SEL6 EQU CYREG_PRGIO_PRT0_LUT_SEL6
SmartIO_cy_m0s8_prgio__LUT_SEL7 EQU CYREG_PRGIO_PRT0_LUT_SEL7
SmartIO_cy_m0s8_prgio__SYNC_CTL EQU CYREG_PRGIO_PRT0_SYNC_CTL

/* SmartIO_internalPin_o4 */
SmartIO_internalPin_o4__0__DR EQU CYREG_GPIO_PRT2_DR
SmartIO_internalPin_o4__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SmartIO_internalPin_o4__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SmartIO_internalPin_o4__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SmartIO_internalPin_o4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SmartIO_internalPin_o4__0__HSIOM_MASK EQU 0x000F0000
SmartIO_internalPin_o4__0__HSIOM_SHIFT EQU 16
SmartIO_internalPin_o4__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SmartIO_internalPin_o4__0__INTR EQU CYREG_GPIO_PRT2_INTR
SmartIO_internalPin_o4__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SmartIO_internalPin_o4__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SmartIO_internalPin_o4__0__MASK EQU 0x10
SmartIO_internalPin_o4__0__PC EQU CYREG_GPIO_PRT2_PC
SmartIO_internalPin_o4__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SmartIO_internalPin_o4__0__PORT EQU 2
SmartIO_internalPin_o4__0__PS EQU CYREG_GPIO_PRT2_PS
SmartIO_internalPin_o4__0__SHIFT EQU 4
SmartIO_internalPin_o4__DR EQU CYREG_GPIO_PRT2_DR
SmartIO_internalPin_o4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SmartIO_internalPin_o4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SmartIO_internalPin_o4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SmartIO_internalPin_o4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SmartIO_internalPin_o4__INTR EQU CYREG_GPIO_PRT2_INTR
SmartIO_internalPin_o4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SmartIO_internalPin_o4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SmartIO_internalPin_o4__MASK EQU 0x10
SmartIO_internalPin_o4__PC EQU CYREG_GPIO_PRT2_PC
SmartIO_internalPin_o4__PC2 EQU CYREG_GPIO_PRT2_PC2
SmartIO_internalPin_o4__PORT EQU 2
SmartIO_internalPin_o4__PS EQU CYREG_GPIO_PRT2_PS
SmartIO_internalPin_o4__SHIFT EQU 4

/* CapSense_CintA */
CapSense_CintA__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_CintA__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_CintA__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_CintA__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_CintA__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_CintA__0__HSIOM_MASK EQU 0x00000F00
CapSense_CintA__0__HSIOM_SHIFT EQU 8
CapSense_CintA__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintA__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_CintA__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintA__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_CintA__0__MASK EQU 0x04
CapSense_CintA__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_CintA__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_CintA__0__PORT EQU 4
CapSense_CintA__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_CintA__0__SHIFT EQU 2
CapSense_CintA__DR EQU CYREG_GPIO_PRT4_DR
CapSense_CintA__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_CintA__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_CintA__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_CintA__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintA__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_CintA__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintA__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_CintA__MASK EQU 0x04
CapSense_CintA__PC EQU CYREG_GPIO_PRT4_PC
CapSense_CintA__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_CintA__PORT EQU 4
CapSense_CintA__PS EQU CYREG_GPIO_PRT4_PS
CapSense_CintA__SHIFT EQU 2

/* CapSense_CintB */
CapSense_CintB__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_CintB__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_CintB__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_CintB__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_CintB__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_CintB__0__HSIOM_MASK EQU 0x0000F000
CapSense_CintB__0__HSIOM_SHIFT EQU 12
CapSense_CintB__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintB__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_CintB__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintB__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_CintB__0__MASK EQU 0x08
CapSense_CintB__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_CintB__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_CintB__0__PORT EQU 4
CapSense_CintB__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_CintB__0__SHIFT EQU 3
CapSense_CintB__DR EQU CYREG_GPIO_PRT4_DR
CapSense_CintB__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_CintB__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_CintB__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_CintB__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintB__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_CintB__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_CintB__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_CintB__MASK EQU 0x08
CapSense_CintB__PC EQU CYREG_GPIO_PRT4_PC
CapSense_CintB__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_CintB__PORT EQU 4
CapSense_CintB__PS EQU CYREG_GPIO_PRT4_PS
CapSense_CintB__SHIFT EQU 3

/* CapSense_CSD */
CapSense_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
CapSense_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_CSD__CSD_NUMBER EQU 0
CapSense_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
CapSense_CSD__HSCMP EQU CYREG_CSD_HSCMP
CapSense_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
CapSense_CSD__REFGEN EQU CYREG_CSD_REFGEN
CapSense_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
CapSense_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
CapSense_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
CapSense_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
CapSense_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
CapSense_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
CapSense_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
CapSense_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
CapSense_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
CapSense_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
CapSense_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
CapSense_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
CapSense_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
CapSense_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
CapSense_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
CapSense_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
CapSense_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
CapSense_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
CapSense_CSD__SW_RES EQU CYREG_CSD_SW_RES
CapSense_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL

/* CapSense_IDACMod */
CapSense_IDACMod__CONFIG EQU CYREG_CSD_CONFIG
CapSense_IDACMod__IDAC EQU CYREG_CSD_IDACA
CapSense_IDACMod__POSITION EQU 0

/* CapSense_ISR */
CapSense_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
CapSense_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
CapSense_ISR__INTC_MASK EQU 0x400
CapSense_ISR__INTC_NUMBER EQU 10
CapSense_ISR__INTC_PRIOR_MASK EQU 0xC00000
CapSense_ISR__INTC_PRIOR_NUM EQU 3
CapSense_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR2
CapSense_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
CapSense_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* CapSense_ModClk */
CapSense_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
CapSense_ModClk__DIV_ID EQU 0x00000040
CapSense_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_ModClk__PA_DIV_ID EQU 0x000000FF

/* CapSense_Rx */
CapSense_Rx__0__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Rx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Rx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Rx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Rx__0__HSIOM_MASK EQU 0x0F000000
CapSense_Rx__0__HSIOM_SHIFT EQU 24
CapSense_Rx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__0__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__0__MASK EQU 0x40
CapSense_Rx__0__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Rx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Rx__0__PORT EQU 1
CapSense_Rx__0__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Rx__0__SHIFT EQU 6
CapSense_Rx__1__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Rx__1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Rx__1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Rx__1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Rx__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Rx__1__HSIOM_MASK EQU 0x00F00000
CapSense_Rx__1__HSIOM_SHIFT EQU 20
CapSense_Rx__1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__1__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__1__MASK EQU 0x20
CapSense_Rx__1__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Rx__1__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Rx__1__PORT EQU 1
CapSense_Rx__1__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Rx__1__SHIFT EQU 5
CapSense_Rx__2__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Rx__2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Rx__2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Rx__2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Rx__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Rx__2__HSIOM_MASK EQU 0x000F0000
CapSense_Rx__2__HSIOM_SHIFT EQU 16
CapSense_Rx__2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__2__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__2__MASK EQU 0x10
CapSense_Rx__2__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Rx__2__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Rx__2__PORT EQU 1
CapSense_Rx__2__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Rx__2__SHIFT EQU 4
CapSense_Rx__Button0_Rx0__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Rx__Button0_Rx0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Rx__Button0_Rx0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Rx__Button0_Rx0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Rx__Button0_Rx0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__Button0_Rx0__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__Button0_Rx0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__Button0_Rx0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__Button0_Rx0__MASK EQU 0x40
CapSense_Rx__Button0_Rx0__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Rx__Button0_Rx0__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Rx__Button0_Rx0__PORT EQU 1
CapSense_Rx__Button0_Rx0__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Rx__Button0_Rx0__SHIFT EQU 6
CapSense_Rx__Button1_Rx0__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Rx__Button1_Rx0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Rx__Button1_Rx0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Rx__Button1_Rx0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Rx__Button1_Rx0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__Button1_Rx0__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__Button1_Rx0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__Button1_Rx0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__Button1_Rx0__MASK EQU 0x20
CapSense_Rx__Button1_Rx0__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Rx__Button1_Rx0__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Rx__Button1_Rx0__PORT EQU 1
CapSense_Rx__Button1_Rx0__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Rx__Button1_Rx0__SHIFT EQU 5
CapSense_Rx__Button2_Rx0__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Rx__Button2_Rx0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Rx__Button2_Rx0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Rx__Button2_Rx0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Rx__Button2_Rx0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__Button2_Rx0__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__Button2_Rx0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__Button2_Rx0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__Button2_Rx0__MASK EQU 0x10
CapSense_Rx__Button2_Rx0__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Rx__Button2_Rx0__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Rx__Button2_Rx0__PORT EQU 1
CapSense_Rx__Button2_Rx0__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Rx__Button2_Rx0__SHIFT EQU 4
CapSense_Rx__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Rx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Rx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Rx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Rx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Rx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Rx__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Rx__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Rx__PORT EQU 1
CapSense_Rx__PS EQU CYREG_GPIO_PRT1_PS

/* CapSense_Tx */
CapSense_Tx__0__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CapSense_Tx__0__HSIOM_MASK EQU 0x0000F000
CapSense_Tx__0__HSIOM_SHIFT EQU 12
CapSense_Tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Tx__0__MASK EQU 0x08
CapSense_Tx__0__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Tx__0__PORT EQU 1
CapSense_Tx__0__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Tx__0__SHIFT EQU 3
CapSense_Tx__Button0_Tx__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Tx__Button0_Tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Tx__Button0_Tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Tx__Button0_Tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Tx__Button0_Tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Tx__Button0_Tx__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Tx__Button0_Tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Tx__Button0_Tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Tx__Button0_Tx__MASK EQU 0x08
CapSense_Tx__Button0_Tx__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Tx__Button0_Tx__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Tx__Button0_Tx__PORT EQU 1
CapSense_Tx__Button0_Tx__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Tx__Button0_Tx__SHIFT EQU 3
CapSense_Tx__DR EQU CYREG_GPIO_PRT1_DR
CapSense_Tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
CapSense_Tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
CapSense_Tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
CapSense_Tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Tx__INTR EQU CYREG_GPIO_PRT1_INTR
CapSense_Tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
CapSense_Tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
CapSense_Tx__MASK EQU 0x08
CapSense_Tx__PC EQU CYREG_GPIO_PRT1_PC
CapSense_Tx__PC2 EQU CYREG_GPIO_PRT1_PC2
CapSense_Tx__PORT EQU 1
CapSense_Tx__PS EQU CYREG_GPIO_PRT1_PS
CapSense_Tx__SHIFT EQU 3

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x190111A9
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4J
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4J_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8csdv2_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
