{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 01:27:51 2025 " "Info: Processing started: Tue Jun 10 01:27:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off viterbi -c viterbi " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off viterbi -c viterbi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/acs.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file rtl/acs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACSUNIT " "Info: Found entity 1: ACSUNIT" {  } { { "rtl/acs.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/acs.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 RAMINTERFACE " "Info: Found entity 2: RAMINTERFACE" {  } { { "rtl/acs.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/acs.v" 150 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ACS " "Info: Found entity 3: ACS" {  } { { "rtl/acs.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/acs.v" 213 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 COMPARATOR " "Info: Found entity 4: COMPARATOR" {  } { { "rtl/acs.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/acs.v" 265 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 LOWESTPICK " "Info: Found entity 5: LOWESTPICK" {  } { { "rtl/acs.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/acs.v" 323 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 LOWEST_OF_FOUR " "Info: Found entity 6: LOWEST_OF_FOUR" {  } { { "rtl/acs.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/acs.v" 435 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bmg.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file rtl/bmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMG " "Info: Found entity 1: BMG" {  } { { "rtl/bmg.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/bmg.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 HARD_DIST_CALC " "Info: Found entity 2: HARD_DIST_CALC" {  } { { "rtl/bmg.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/bmg.v" 117 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ENC " "Info: Found entity 3: ENC" {  } { { "rtl/bmg.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/bmg.v" 151 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Info: Found entity 1: CONTROL" {  } { { "rtl/control.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/control.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/dff.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 pDFF " "Info: Found entity 1: pDFF" {  } { { "rtl/dff.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/dff.v" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mmu.v(134) " "Warning (10273): Verilog HDL warning at mmu.v(134): extended using \"x\" or \"z\"" {  } { { "rtl/mmu.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/mmu.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mmu.v(135) " "Warning (10273): Verilog HDL warning at mmu.v(135): extended using \"x\" or \"z\"" {  } { { "rtl/mmu.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/mmu.v" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mmu.v(188) " "Warning (10273): Verilog HDL warning at mmu.v(188): extended using \"x\" or \"z\"" {  } { { "rtl/mmu.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/mmu.v" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mmu.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file rtl/mmu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MMU " "Info: Found entity 1: MMU" {  } { { "rtl/mmu.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/mmu.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ACSSURVIVORBUFFER " "Info: Found entity 2: ACSSURVIVORBUFFER" {  } { { "rtl/mmu.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/mmu.v" 165 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram.v(101) " "Warning (10273): Verilog HDL warning at ram.v(101): extended using \"x\" or \"z\"" {  } { { "rtl/ram.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/ram.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "rtl/ram.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/ram.v" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 RAMMODULE " "Info: Found entity 2: RAMMODULE" {  } { { "rtl/ram.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/ram.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 METRICMEMORY " "Info: Found entity 3: METRICMEMORY" {  } { { "rtl/ram.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/ram.v" 112 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tbu.v(143) " "Warning (10273): Verilog HDL warning at tbu.v(143): extended using \"x\" or \"z\"" {  } { { "rtl/tbu.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/tbu.v" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tbu.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file rtl/tbu.v" { { "Info" "ISGN_ENTITY_NAME" "1 TBU " "Info: Found entity 1: TBU" {  } { { "rtl/tbu.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/tbu.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 TRACEUNIT " "Info: Found entity 2: TRACEUNIT" {  } { { "rtl/tbu.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/rtl/tbu.v" 78 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_acs.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb/tb_acs.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ACS " "Info: Found entity 1: tb_ACS" {  } { { "tb/tb_acs.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/tb/tb_acs.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_acsunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb/tb_acsunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ACSUNIT " "Info: Found entity 1: tb_ACSUNIT" {  } { { "tb/tb_acsunit.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/tb/tb_acsunit.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_bmg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb/tb_bmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_BMG " "Info: Found entity 1: tb_BMG" {  } { { "tb/tb_bmg.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/tb/tb_bmg.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_control.v(67) " "Warning (10268): Verilog HDL information at tb_control.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "tb/tb_control.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/tb/tb_control.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb/tb_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_CONTROL " "Info: Found entity 1: tb_CONTROL" {  } { { "tb/tb_control.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/tb/tb_control.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_metricmemory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb/tb_metricmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_METRICMEMORY " "Info: Found entity 1: tb_METRICMEMORY" {  } { { "tb/tb_metricmemory.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/tb/tb_metricmemory.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_mmu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb/tb_mmu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmu_tb " "Info: Found entity 1: mmu_tb" {  } { { "tb/tb_mmu.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/tb/tb_mmu.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_mmu2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb/tb_mmu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 buff_tb " "Info: Found entity 1: buff_tb" {  } { { "tb/tb_mmu2.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/tb/tb_mmu2.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tb_ram.v(17) " "Warning (10273): Verilog HDL warning at tb_ram.v(17): extended using \"x\" or \"z\"" {  } { { "tb/tb_ram.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/tb/tb_ram.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb/tb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_RAM " "Info: Found entity 1: tb_RAM" {  } { { "tb/tb_ram.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/tb/tb_ram.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/tb_tbu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb/tb_tbu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_TBU_min " "Info: Found entity 1: tb_TBU_min" {  } { { "tb/tb_tbu.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/tb/tb_tbu.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 VITERBIDECODER " "Info: Found entity 1: VITERBIDECODER" {  } { { "decoder.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/decoder.v" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "params.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file params.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 VD " "Info: Found entity 1: VD" {  } { { "testbench.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/testbench.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 VD_err " "Info: Found entity 2: VD_err" {  } { { "testbench.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/testbench.v" 139 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "viterbi_encode9.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file viterbi_encode9.v" { { "Info" "ISGN_ENTITY_NAME" "1 viterbi_encode9 " "Info: Found entity 1: viterbi_encode9" {  } { { "viterbi_encode9.v" "" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/viterbi_encode9.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "viterbi_encode9 " "Info: Elaborating entity \"viterbi_encode9\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pDFF pDFF:dff7 " "Info: Elaborating entity \"pDFF\" for hierarchy \"pDFF:dff7\"" {  } { { "viterbi_encode9.v" "dff7" { Text "C:/Users/shimmer/Desktop/ASIC/viterbi/viterbi_encode9.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "viterbi " "Warning: Ignored assignments for entity \"viterbi\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity viterbi -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity viterbi -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity viterbi -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity viterbi -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shimmer/Desktop/ASIC/viterbi/viterbi.map.smsg " "Info: Generated suppressed messages file C:/Users/shimmer/Desktop/ASIC/viterbi/viterbi.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Info: Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Info: Implemented 11 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 10 01:27:52 2025 " "Info: Processing ended: Tue Jun 10 01:27:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
