# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 15:52:21  October 14, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		VGA_TEST_TOP_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C20F484C7
set_global_assignment -name TOP_LEVEL_ENTITY VGA_TEST_TOP
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:52:21  OCTOBER 14, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_L1 -to clk50M
set_location_assignment PIN_A11 -to hsync
set_location_assignment PIN_B11 -to vsync
set_location_assignment PIN_R20 -to display_on
set_location_assignment PIN_R22 -to n_reset
set_location_assignment PIN_A9 -to blue[0]
set_location_assignment PIN_D11 -to blue[1]
set_location_assignment PIN_A10 -to blue[2]
set_location_assignment PIN_B10 -to blue[3]
set_location_assignment PIN_B8 -to green[0]
set_location_assignment PIN_C10 -to green[1]
set_location_assignment PIN_B9 -to green[2]
set_location_assignment PIN_A8 -to green[3]
set_location_assignment PIN_D9 -to red[0]
set_location_assignment PIN_C9 -to red[1]
set_location_assignment PIN_A7 -to red[2]
set_location_assignment PIN_B7 -to red[3]
set_location_assignment PIN_AB20 -to flashAddr[0]
set_location_assignment PIN_AA14 -to flashAddr[1]
set_location_assignment PIN_Y16 -to flashAddr[2]
set_location_assignment PIN_R15 -to flashAddr[3]
set_location_assignment PIN_T15 -to flashAddr[4]
set_location_assignment PIN_U15 -to flashAddr[5]
set_location_assignment PIN_V15 -to flashAddr[6]
set_location_assignment PIN_W15 -to flashAddr[7]
set_location_assignment PIN_R14 -to flashAddr[8]
set_location_assignment PIN_Y13 -to flashAddr[9]
set_location_assignment PIN_R12 -to flashAddr[10]
set_location_assignment PIN_T12 -to flashAddr[11]
set_location_assignment PIN_AB14 -to flashAddr[12]
set_location_assignment PIN_AA13 -to flashAddr[13]
set_location_assignment PIN_AB13 -to flashAddr[14]
set_location_assignment PIN_AA12 -to flashAddr[15]
set_location_assignment PIN_AB12 -to flashAddr[16]
set_location_assignment PIN_AA20 -to flashAddr[17]
set_location_assignment PIN_U14 -to flashAddr[18]
set_location_assignment PIN_V14 -to flashAddr[19]
set_location_assignment PIN_U13 -to flashAddr[20]
set_location_assignment PIN_R13 -to flashAddr[21]
set_location_assignment PIN_AB16 -to flashData[0]
set_location_assignment PIN_AA16 -to flashData[1]
set_location_assignment PIN_AB17 -to flashData[2]
set_location_assignment PIN_AA17 -to flashData[3]
set_location_assignment PIN_AB18 -to flashData[4]
set_location_assignment PIN_AA18 -to flashData[5]
set_location_assignment PIN_AB19 -to flashData[6]
set_location_assignment PIN_AA19 -to flashData[7]
set_location_assignment PIN_AA15 -to flash_oe
set_location_assignment PIN_Y14 -to flash_we
set_location_assignment PIN_AB15 -to flash_ce
set_location_assignment PIN_W14 -to flash_rst

set_location_assignment PIN_AA3 -to sramAddr[0]
set_location_assignment PIN_AB3 -to sramAddr[1]
set_location_assignment PIN_AA4 -to sramAddr[2]
set_location_assignment PIN_AB4 -to sramAddr[3]
set_location_assignment PIN_AA5 -to sramAddr[4]
set_location_assignment PIN_AB10 -to sramAddr[5]
set_location_assignment PIN_AA11 -to sramAddr[6]
set_location_assignment PIN_AB11 -to sramAddr[7]
set_location_assignment PIN_V11 -to sramAddr[8]
set_location_assignment PIN_W11 -to sramAddr[9]
set_location_assignment PIN_R11 -to sramAddr[10]
set_location_assignment PIN_T11 -to sramAddr[11]
set_location_assignment PIN_Y10 -to sramAddr[12]
set_location_assignment PIN_U10 -to sramAddr[13]
set_location_assignment PIN_R10 -to sramAddr[14]
set_location_assignment PIN_T7 -to sramAddr[15]
set_location_assignment PIN_Y6 -to sramAddr[16]
set_location_assignment PIN_Y5 -to sramAddr[17]

set_location_assignment PIN_AA6 -to sramData[0]
set_location_assignment PIN_AB6 -to sramData[1]
set_location_assignment PIN_AA7 -to sramData[2]
set_location_assignment PIN_AB7 -to sramData[3]
set_location_assignment PIN_AA8 -to sramData[4]
set_location_assignment PIN_AB8 -to sramData[5]
set_location_assignment PIN_AA9 -to sramData[6]
set_location_assignment PIN_AB9 -to sramData[7]

set_location_assignment PIN_Y9 -to sramData[8]
set_location_assignment PIN_W9 -to sramData[9]
set_location_assignment PIN_V9 -to sramData[10]
set_location_assignment PIN_U9 -to sramData[11]
set_location_assignment PIN_R9 -to sramData[12]
set_location_assignment PIN_W8 -to sramData[13]
set_location_assignment PIN_V8 -to sramData[14]
set_location_assignment PIN_U8 -to sramData[15]


set_location_assignment PIN_AA10 -to sram_we
set_location_assignment PIN_T8 -to sram_oe
set_location_assignment PIN_W7 -to sram_ub
set_location_assignment PIN_Y7 -to sram_lb
set_location_assignment PIN_AB5 -to sram_ce







set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_SIGNALTAP_FILE output_files/stp1.stp
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name SLD_FILE /home/robg/VGA_TEST/output/output_files/stp1_auto_stripped.stp
set_global_assignment -name SDC_FILE ../src/clock.sdc
set_global_assignment -name VERILOG_FILE ../src/Video_sync_generator_VGA.v
set_global_assignment -name VERILOG_FILE ../src/VGA_TEST_TOP.v
set_global_assignment -name VERILOG_FILE ../src/flash2sram.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top