Test RTLIL
===========

This test checks diagram generation from RTLIL sources.

Yosys BlackBox Diagram
----------------------

.. code-block:: rst

   .. hdl-diagram:: counter.il
      :type: yosys-blackbox

.. hdl-diagram:: counter.il
   :type: yosys-blackbox

Yosys AIG Diagram
-----------------

.. code-block:: rst

   .. hdl-diagram:: counter.il
      :type: yosys-aig

.. hdl-diagram:: counter.il
   :type: yosys-aig

Netlistsvg Diagram
------------------

.. code-block:: rst

   .. hdl-diagram:: counter.il
      :type: netlistsvg

.. hdl-diagram:: counter.il
   :type: netlistsvg
