#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 31 20:33:59 2023
# Process ID: 13152
# Current directory: D:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.runs/impl_1
# Command line: vivado.exe -log ILA_Latency_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ILA_Latency_wrapper.tcl -notrace
# Log file: D:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.runs/impl_1/ILA_Latency_wrapper.vdi
# Journal file: D:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ILA_Latency_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/depot/Projects/ETF_2021/clock_enabler/clock_enabler.srcs/sources_1/imports/sources'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top ILA_Latency_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_c_counter_binary_1_0/ILA_Latency_c_counter_binary_1_0.dcp' for cell 'ILA_Latency_i/c_counter_binary_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_clk_wiz_0_0/ILA_Latency_clk_wiz_0_0.dcp' for cell 'ILA_Latency_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_ila_0_0/ILA_Latency_ila_0_0.dcp' for cell 'ILA_Latency_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_ila_1_0/ILA_Latency_ila_1_0.dcp' for cell 'ILA_Latency_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_pulse_rise_fall_0_0/ILA_Latency_pulse_rise_fall_0_0.dcp' for cell 'ILA_Latency_i/pulse_rise_fall_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_util_vector_logic_0_0/ILA_Latency_util_vector_logic_0_0.dcp' for cell 'ILA_Latency_i/util_vector_logic_0'
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ILA_Latency_i/ila_0 UUID: a15b1d2f-13a1-58e6-b5cf-47d9e3e81fd3 
INFO: [Chipscope 16-324] Core: ILA_Latency_i/ila_1 UUID: bb818c37-0663-5d6a-9f6d-d4c9355c8165 
Parsing XDC File [d:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_clk_wiz_0_0/ILA_Latency_clk_wiz_0_0_board.xdc] for cell 'ILA_Latency_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_clk_wiz_0_0/ILA_Latency_clk_wiz_0_0_board.xdc] for cell 'ILA_Latency_i/clk_wiz_0/inst'
Parsing XDC File [d:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_clk_wiz_0_0/ILA_Latency_clk_wiz_0_0.xdc] for cell 'ILA_Latency_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_clk_wiz_0_0/ILA_Latency_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_clk_wiz_0_0/ILA_Latency_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1224.711 ; gain = 558.875
Finished Parsing XDC File [d:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_clk_wiz_0_0/ILA_Latency_clk_wiz_0_0.xdc] for cell 'ILA_Latency_i/clk_wiz_0/inst'
Parsing XDC File [d:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA_Latency_i/ila_0/inst'
Finished Parsing XDC File [d:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA_Latency_i/ila_0/inst'
Parsing XDC File [d:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA_Latency_i/ila_0/inst'
Finished Parsing XDC File [d:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA_Latency_i/ila_0/inst'
Parsing XDC File [d:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA_Latency_i/ila_1/inst'
Finished Parsing XDC File [d:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ILA_Latency_i/ila_1/inst'
Parsing XDC File [d:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA_Latency_i/ila_1/inst'
Finished Parsing XDC File [d:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/sources_1/bd/ILA_Latency/ip/ILA_Latency_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'ILA_Latency_i/ila_1/inst'
Parsing XDC File [D:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1225.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 112 instances

19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1225.719 ; gain = 915.309
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.660 . Memory (MB): peak = 1225.719 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17078605c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1240.367 ; gain = 14.648

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1343.887 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 27c610988

Time (s): cpu = 00:00:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1343.887 ; gain = 15.562

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1eab146a0

Time (s): cpu = 00:00:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1343.887 ; gain = 15.562
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 17 cells
INFO: [Opt 31-1021] In phase Retarget, 240 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1fc6f2923

Time (s): cpu = 00:00:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1343.887 ; gain = 15.562
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 32 cells
INFO: [Opt 31-1021] In phase Constant propagation, 201 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1cea88bac

Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1343.887 ; gain = 15.562
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 122 cells
INFO: [Opt 31-1021] In phase Sweep, 1258 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ILA_Latency_i/clk_wiz_0/inst/clk_out1_ILA_Latency_clk_wiz_0_0_BUFG_inst to drive 0 load(s) on clock net ILA_Latency_i/clk_wiz_0/inst/clk_out1_ILA_Latency_clk_wiz_0_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1b063938f

Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1343.887 ; gain = 15.562
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 21cf23df6

Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1343.887 ; gain = 15.562
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 208123252

Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1343.887 ; gain = 15.562
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              17  |                                            240  |
|  Constant propagation         |               0  |              32  |                                            201  |
|  Sweep                        |               0  |             122  |                                           1258  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             65  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1343.887 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d78f9fa8

Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1343.887 ; gain = 15.562

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.140 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 19be4e56d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1517.008 ; gain = 0.000
Ending Power Optimization Task | Checksum: 19be4e56d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1517.008 ; gain = 173.121

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19be4e56d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1517.008 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1517.008 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2705190e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1517.008 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1517.008 ; gain = 291.289
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1517.008 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1517.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1517.008 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.runs/impl_1/ILA_Latency_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ILA_Latency_wrapper_drc_opted.rpt -pb ILA_Latency_wrapper_drc_opted.pb -rpx ILA_Latency_wrapper_drc_opted.rpx
Command: report_drc -file ILA_Latency_wrapper_drc_opted.rpt -pb ILA_Latency_wrapper_drc_opted.pb -rpx ILA_Latency_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.runs/impl_1/ILA_Latency_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1517.008 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19132a86e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1517.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 111e5ac5a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.800 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 166b0246e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 166b0246e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1517.008 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 166b0246e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1aef8cbc5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1517.008 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 104479f4c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1517.008 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1665e4580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1665e4580

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18892e2d6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1613b460e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a268f0d4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e50d1365

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1add34d44

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15f276d06

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1517.008 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15f276d06

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f4676255

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: f4676255

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.008 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.598. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f0608287

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.008 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: f0608287

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f0608287

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f0608287

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1517.008 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 157968aff

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.008 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 157968aff

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.008 ; gain = 0.000
Ending Placer Task | Checksum: f5d25ace

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.008 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1517.008 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1517.008 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1517.008 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.344 . Memory (MB): peak = 1517.008 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.runs/impl_1/ILA_Latency_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ILA_Latency_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1517.008 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ILA_Latency_wrapper_utilization_placed.rpt -pb ILA_Latency_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ILA_Latency_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1517.008 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8dd9d18a ConstDB: 0 ShapeSum: 67f88944 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: af6088a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1517.008 ; gain = 0.000
Post Restoration Checksum: NetGraph: 707bdbfa NumContArr: 3ee4aca8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: af6088a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: af6088a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1517.008 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: af6088a2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1517.008 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a4d4fcf8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.008 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.681  | TNS=0.000  | WHS=-0.182 | THS=-113.697|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: cbd8e860

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.008 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.681  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: bc0ad594

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.078 ; gain = 0.070
Phase 2 Router Initialization | Checksum: 137d9dcf2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.078 ; gain = 0.070

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 157b32546

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1517.078 ; gain = 0.070

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 383
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.080  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fcb44dbc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.078 ; gain = 0.070

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.080  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f0a87fab

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.078 ; gain = 0.070
Phase 4 Rip-up And Reroute | Checksum: 1f0a87fab

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.078 ; gain = 0.070

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f0a87fab

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.078 ; gain = 0.070

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f0a87fab

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.078 ; gain = 0.070
Phase 5 Delay and Skew Optimization | Checksum: 1f0a87fab

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.078 ; gain = 0.070

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 208396de9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.078 ; gain = 0.070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.195  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 277418833

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.078 ; gain = 0.070
Phase 6 Post Hold Fix | Checksum: 277418833

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.078 ; gain = 0.070

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.52013 %
  Global Horizontal Routing Utilization  = 2.07606 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 277418833

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.078 ; gain = 0.070

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 277418833

Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.078 ; gain = 0.070

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fa504843

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.078 ; gain = 0.070

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.195  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1fa504843

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.078 ; gain = 0.070
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1517.078 ; gain = 0.070

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1517.078 ; gain = 0.070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1517.078 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1517.078 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.421 . Memory (MB): peak = 1517.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.runs/impl_1/ILA_Latency_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ILA_Latency_wrapper_drc_routed.rpt -pb ILA_Latency_wrapper_drc_routed.pb -rpx ILA_Latency_wrapper_drc_routed.rpx
Command: report_drc -file ILA_Latency_wrapper_drc_routed.rpt -pb ILA_Latency_wrapper_drc_routed.pb -rpx ILA_Latency_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.runs/impl_1/ILA_Latency_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ILA_Latency_wrapper_methodology_drc_routed.rpt -pb ILA_Latency_wrapper_methodology_drc_routed.pb -rpx ILA_Latency_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ILA_Latency_wrapper_methodology_drc_routed.rpt -pb ILA_Latency_wrapper_methodology_drc_routed.pb -rpx ILA_Latency_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/depot/Projects/ETF_2021/ILA_Latency/ILA_Latency.runs/impl_1/ILA_Latency_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ILA_Latency_wrapper_power_routed.rpt -pb ILA_Latency_wrapper_power_summary_routed.pb -rpx ILA_Latency_wrapper_power_routed.rpx
Command: report_power -file ILA_Latency_wrapper_power_routed.rpt -pb ILA_Latency_wrapper_power_summary_routed.pb -rpx ILA_Latency_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ILA_Latency_wrapper_route_status.rpt -pb ILA_Latency_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ILA_Latency_wrapper_timing_summary_routed.rpt -pb ILA_Latency_wrapper_timing_summary_routed.pb -rpx ILA_Latency_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ILA_Latency_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ILA_Latency_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ILA_Latency_wrapper_bus_skew_routed.rpt -pb ILA_Latency_wrapper_bus_skew_routed.pb -rpx ILA_Latency_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force ILA_Latency_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, ILA_Latency_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], ILA_Latency_i/ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 28 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ILA_Latency_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1984.348 ; gain = 424.586
INFO: [Common 17-206] Exiting Vivado at Wed May 31 20:36:18 2023...
