

================================================================
== Vivado HLS Report for 'load'
================================================================
* Date:           Tue Mar 16 14:38:26 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        kernel_gemm_buffering.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.914 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      322| 3.330 ns | 1.072 us |    1|  322|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_A_LOOP  |      160|      160|        10|          -|          -|    16|    no    |
        |- LOAD_B_LOOP  |      160|      160|        10|          -|          -|    16|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 12 2 
2 --> 3 12 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%B_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %B_V_offset)"   --->   Operation 22 'read' 'B_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%A_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %A_V_offset)"   --->   Operation 23 'read' 'A_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %k)"   --->   Operation 24 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %j)"   --->   Operation 25 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %i)"   --->   Operation 26 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %flag)"   --->   Operation 27 'read' 'flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %A_V, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %A_V, [6 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str9, [6 x i8]* @p_str10, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %flag_read, label %.preheader4.preheader, label %.loopexit" [kernel_gemm.cpp:6]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %k_read, i32 4, i32 6)" [kernel_gemm.cpp:10]   --->   Operation 31 'partselect' 'trunc_ln' <Predicate = (flag_read)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i3 %trunc_ln to i9" [kernel_gemm.cpp:10]   --->   Operation 32 'zext' 'zext_ln10_1' <Predicate = (flag_read)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i26 %A_V_offset_read to i27" [kernel_gemm.cpp:7]   --->   Operation 33 'zext' 'zext_ln7' <Predicate = (flag_read)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.60ns)   --->   "br label %.preheader4" [kernel_gemm.cpp:7]   --->   Operation 34 'br' <Predicate = (flag_read)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ii1_0 = phi i5 [ %ii, %1 ], [ 0, %.preheader4.preheader ]"   --->   Operation 35 'phi' 'ii1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.63ns)   --->   "%icmp_ln7 = icmp eq i5 %ii1_0, -16" [kernel_gemm.cpp:7]   --->   Operation 36 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.70ns)   --->   "%ii = add i5 %ii1_0, 1" [kernel_gemm.cpp:7]   --->   Operation 38 'add' 'ii' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %.preheader.preheader, label %1" [kernel_gemm.cpp:7]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln10_2 = zext i5 %ii1_0 to i7" [kernel_gemm.cpp:10]   --->   Operation 40 'zext' 'zext_ln10_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.70ns)   --->   "%add_ln10 = add i7 %i_read, %zext_ln10_2" [kernel_gemm.cpp:10]   --->   Operation 41 'add' 'add_ln10' <Predicate = (!icmp_ln7)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln10, i2 0)" [kernel_gemm.cpp:10]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.71ns)   --->   "%add_ln10_1 = add i9 %zext_ln10_1, %shl_ln" [kernel_gemm.cpp:10]   --->   Operation 43 'add' 'add_ln10_1' <Predicate = (!icmp_ln7)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i9 %add_ln10_1 to i27" [kernel_gemm.cpp:10]   --->   Operation 44 'zext' 'zext_ln180' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.84ns)   --->   "%add_ln180 = add i27 %zext_ln180, %zext_ln7" [kernel_gemm.cpp:10]   --->   Operation 45 'add' 'add_ln180' <Predicate = (!icmp_ln7)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %j_read, i32 4, i32 6)" [kernel_gemm.cpp:17]   --->   Operation 46 'partselect' 'trunc_ln1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i3 %trunc_ln1 to i9" [kernel_gemm.cpp:17]   --->   Operation 47 'zext' 'zext_ln17_1' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i26 %B_V_offset_read to i27" [kernel_gemm.cpp:14]   --->   Operation 48 'zext' 'zext_ln14' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.60ns)   --->   "br label %.preheader" [kernel_gemm.cpp:14]   --->   Operation 49 'br' <Predicate = (icmp_ln7)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i27 %add_ln180 to i64" [kernel_gemm.cpp:10]   --->   Operation 50 'zext' 'zext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i512* %A_V, i64 %zext_ln180_1" [kernel_gemm.cpp:10]   --->   Operation 51 'getelementptr' 'B_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [7/7] (2.91ns)   --->   "%B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)" [kernel_gemm.cpp:10]   --->   Operation 52 'readreq' 'B_V_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 53 [6/7] (2.91ns)   --->   "%B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)" [kernel_gemm.cpp:10]   --->   Operation 53 'readreq' 'B_V_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 54 [5/7] (2.91ns)   --->   "%B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)" [kernel_gemm.cpp:10]   --->   Operation 54 'readreq' 'B_V_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 55 [4/7] (2.91ns)   --->   "%B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)" [kernel_gemm.cpp:10]   --->   Operation 55 'readreq' 'B_V_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 56 [3/7] (2.91ns)   --->   "%B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)" [kernel_gemm.cpp:10]   --->   Operation 56 'readreq' 'B_V_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.91>
ST_8 : Operation 57 [2/7] (2.91ns)   --->   "%B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)" [kernel_gemm.cpp:10]   --->   Operation 57 'readreq' 'B_V_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.91>
ST_9 : Operation 58 [1/7] (2.91ns)   --->   "%B_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1)" [kernel_gemm.cpp:10]   --->   Operation 58 'readreq' 'B_V_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.91>
ST_10 : Operation 59 [1/1] (2.91ns)   --->   "%B_V_addr_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_V_addr)" [kernel_gemm.cpp:10]   --->   Operation 59 'read' 'B_V_addr_read' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1) nounwind" [kernel_gemm.cpp:7]   --->   Operation 60 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i5 %ii1_0 to i64" [kernel_gemm.cpp:10]   --->   Operation 61 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%local_A_0_V_addr = getelementptr [16 x i512]* %local_A_0_V, i64 0, i64 %zext_ln10" [kernel_gemm.cpp:10]   --->   Operation 62 'getelementptr' 'local_A_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (1.15ns)   --->   "store i512 %B_V_addr_read, i512* %local_A_0_V_addr, align 64" [kernel_gemm.cpp:10]   --->   Operation 63 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader4" [kernel_gemm.cpp:7]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 2.26>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%kk3_0 = phi i5 [ %kk, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 65 'phi' 'kk3_0' <Predicate = (flag_read)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.63ns)   --->   "%icmp_ln14 = icmp eq i5 %kk3_0, -16" [kernel_gemm.cpp:14]   --->   Operation 66 'icmp' 'icmp_ln14' <Predicate = (flag_read)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 67 'speclooptripcount' 'empty_9' <Predicate = (flag_read)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.70ns)   --->   "%kk = add i5 %kk3_0, 1" [kernel_gemm.cpp:14]   --->   Operation 68 'add' 'kk' <Predicate = (flag_read)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %.loopexit.loopexit, label %2" [kernel_gemm.cpp:14]   --->   Operation 69 'br' <Predicate = (flag_read)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i5 %kk3_0 to i7" [kernel_gemm.cpp:17]   --->   Operation 70 'zext' 'zext_ln17_2' <Predicate = (flag_read & !icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.70ns)   --->   "%add_ln17 = add i7 %k_read, %zext_ln17_2" [kernel_gemm.cpp:17]   --->   Operation 71 'add' 'add_ln17' <Predicate = (flag_read & !icmp_ln14)> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln17, i2 0)" [kernel_gemm.cpp:17]   --->   Operation 72 'bitconcatenate' 'shl_ln1' <Predicate = (flag_read & !icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.71ns)   --->   "%add_ln17_1 = add i9 %zext_ln17_1, %shl_ln1" [kernel_gemm.cpp:17]   --->   Operation 73 'add' 'add_ln17_1' <Predicate = (flag_read & !icmp_ln14)> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i9 %add_ln17_1 to i27" [kernel_gemm.cpp:17]   --->   Operation 74 'zext' 'zext_ln180_2' <Predicate = (flag_read & !icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.84ns)   --->   "%add_ln180_1 = add i27 %zext_ln180_2, %zext_ln14" [kernel_gemm.cpp:17]   --->   Operation 75 'add' 'add_ln180_1' <Predicate = (flag_read & !icmp_ln14)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 76 'br' <Predicate = (flag_read & icmp_ln14)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [kernel_gemm.cpp:21]   --->   Operation 77 'ret' <Predicate = (icmp_ln14) | (!flag_read)> <Delay = 0.00>

State 13 <SV = 3> <Delay = 2.91>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i27 %add_ln180_1 to i64" [kernel_gemm.cpp:17]   --->   Operation 78 'zext' 'zext_ln180_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%B_V_addr_1 = getelementptr i512* %A_V, i64 %zext_ln180_3" [kernel_gemm.cpp:17]   --->   Operation 79 'getelementptr' 'B_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [7/7] (2.91ns)   --->   "%B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)" [kernel_gemm.cpp:17]   --->   Operation 80 'readreq' 'B_V_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 4> <Delay = 2.91>
ST_14 : Operation 81 [6/7] (2.91ns)   --->   "%B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)" [kernel_gemm.cpp:17]   --->   Operation 81 'readreq' 'B_V_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 5> <Delay = 2.91>
ST_15 : Operation 82 [5/7] (2.91ns)   --->   "%B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)" [kernel_gemm.cpp:17]   --->   Operation 82 'readreq' 'B_V_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 6> <Delay = 2.91>
ST_16 : Operation 83 [4/7] (2.91ns)   --->   "%B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)" [kernel_gemm.cpp:17]   --->   Operation 83 'readreq' 'B_V_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 7> <Delay = 2.91>
ST_17 : Operation 84 [3/7] (2.91ns)   --->   "%B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)" [kernel_gemm.cpp:17]   --->   Operation 84 'readreq' 'B_V_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 8> <Delay = 2.91>
ST_18 : Operation 85 [2/7] (2.91ns)   --->   "%B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)" [kernel_gemm.cpp:17]   --->   Operation 85 'readreq' 'B_V_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 9> <Delay = 2.91>
ST_19 : Operation 86 [1/7] (2.91ns)   --->   "%B_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr_1, i32 1)" [kernel_gemm.cpp:17]   --->   Operation 86 'readreq' 'B_V_load_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 10> <Delay = 2.91>
ST_20 : Operation 87 [1/1] (2.91ns)   --->   "%B_V_addr_1_read = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_V_addr_1)" [kernel_gemm.cpp:17]   --->   Operation 87 'read' 'B_V_addr_1_read' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 11> <Delay = 1.15>
ST_21 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind" [kernel_gemm.cpp:14]   --->   Operation 88 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i5 %kk3_0 to i64" [kernel_gemm.cpp:17]   --->   Operation 89 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 90 [1/1] (0.00ns)   --->   "%local_B_V_addr = getelementptr [16 x i512]* %local_B_V, i64 0, i64 %zext_ln17" [kernel_gemm.cpp:17]   --->   Operation 90 'getelementptr' 'local_B_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 91 [1/1] (1.15ns)   --->   "store i512 %B_V_addr_1_read, i512* %local_B_V_addr, align 64" [kernel_gemm.cpp:17]   --->   Operation 91 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_21 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel_gemm.cpp:14]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ii') with incoming values : ('ii', kernel_gemm.cpp:7) [25]  (0.603 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', kernel_gemm.cpp:7) [25]  (0 ns)
	'add' operation ('add_ln10', kernel_gemm.cpp:10) [34]  (0.706 ns)
	'add' operation ('add_ln10_1', kernel_gemm.cpp:10) [36]  (0.715 ns)
	'add' operation ('add_ln180', kernel_gemm.cpp:10) [38]  (0.844 ns)

 <State 3>: 2.91ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_addr', kernel_gemm.cpp:10) [40]  (0 ns)
	bus request on port 'A_V' (kernel_gemm.cpp:10) [41]  (2.91 ns)

 <State 4>: 2.91ns
The critical path consists of the following:
	bus request on port 'A_V' (kernel_gemm.cpp:10) [41]  (2.91 ns)

 <State 5>: 2.91ns
The critical path consists of the following:
	bus request on port 'A_V' (kernel_gemm.cpp:10) [41]  (2.91 ns)

 <State 6>: 2.91ns
The critical path consists of the following:
	bus request on port 'A_V' (kernel_gemm.cpp:10) [41]  (2.91 ns)

 <State 7>: 2.91ns
The critical path consists of the following:
	bus request on port 'A_V' (kernel_gemm.cpp:10) [41]  (2.91 ns)

 <State 8>: 2.91ns
The critical path consists of the following:
	bus request on port 'A_V' (kernel_gemm.cpp:10) [41]  (2.91 ns)

 <State 9>: 2.91ns
The critical path consists of the following:
	bus request on port 'A_V' (kernel_gemm.cpp:10) [41]  (2.91 ns)

 <State 10>: 2.91ns
The critical path consists of the following:
	bus read on port 'A_V' (kernel_gemm.cpp:10) [42]  (2.91 ns)

 <State 11>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('local_A_0_V_addr', kernel_gemm.cpp:10) [43]  (0 ns)
	'store' operation ('store_ln10', kernel_gemm.cpp:10) of variable 'B_V_addr_read', kernel_gemm.cpp:10 on array 'local_A_0_V' [44]  (1.16 ns)

 <State 12>: 2.27ns
The critical path consists of the following:
	'phi' operation ('kk') with incoming values : ('kk', kernel_gemm.cpp:14) [52]  (0 ns)
	'add' operation ('add_ln17', kernel_gemm.cpp:17) [61]  (0.706 ns)
	'add' operation ('add_ln17_1', kernel_gemm.cpp:17) [63]  (0.715 ns)
	'add' operation ('add_ln180_1', kernel_gemm.cpp:17) [65]  (0.844 ns)

 <State 13>: 2.91ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_addr_1', kernel_gemm.cpp:17) [67]  (0 ns)
	bus request on port 'A_V' (kernel_gemm.cpp:17) [68]  (2.91 ns)

 <State 14>: 2.91ns
The critical path consists of the following:
	bus request on port 'A_V' (kernel_gemm.cpp:17) [68]  (2.91 ns)

 <State 15>: 2.91ns
The critical path consists of the following:
	bus request on port 'A_V' (kernel_gemm.cpp:17) [68]  (2.91 ns)

 <State 16>: 2.91ns
The critical path consists of the following:
	bus request on port 'A_V' (kernel_gemm.cpp:17) [68]  (2.91 ns)

 <State 17>: 2.91ns
The critical path consists of the following:
	bus request on port 'A_V' (kernel_gemm.cpp:17) [68]  (2.91 ns)

 <State 18>: 2.91ns
The critical path consists of the following:
	bus request on port 'A_V' (kernel_gemm.cpp:17) [68]  (2.91 ns)

 <State 19>: 2.91ns
The critical path consists of the following:
	bus request on port 'A_V' (kernel_gemm.cpp:17) [68]  (2.91 ns)

 <State 20>: 2.91ns
The critical path consists of the following:
	bus read on port 'A_V' (kernel_gemm.cpp:17) [69]  (2.91 ns)

 <State 21>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('local_B_V_addr', kernel_gemm.cpp:17) [70]  (0 ns)
	'store' operation ('store_ln17', kernel_gemm.cpp:17) of variable 'B_V_addr_1_read', kernel_gemm.cpp:17 on array 'local_B_V' [71]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
