git clone --depth 1 --no-tags https://github.com/sujit-saravanan/PipelinedMipsProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/503745454
git clone --depth 1 --no-tags https://github.com/Ch1-n/RICS-MIPS-32bitCPU.git f:/verilog_sva_gh_scraper/data/full_repos/503760322
git clone --depth 1 --no-tags https://github.com/wulala50/geofence.git f:/verilog_sva_gh_scraper/data/full_repos/505107742
git clone --depth 1 --no-tags https://github.com/ILoveBacteria/elevator-state-machine.git f:/verilog_sva_gh_scraper/data/full_repos/505053576
git clone --depth 1 --no-tags https://github.com/three-bee/16-bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/505188275
git clone --depth 1 --no-tags https://github.com/stativeboss/MIPS32.git f:/verilog_sva_gh_scraper/data/full_repos/498336127
git clone --depth 1 --no-tags https://github.com/Haitham-Babbili/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/500754146
git clone --depth 1 --no-tags https://github.com/SomeSadBears/PPU.git f:/verilog_sva_gh_scraper/data/full_repos/500516244
git clone --depth 1 --no-tags https://github.com/DhruviS48/Microprocessor_MCU.git f:/verilog_sva_gh_scraper/data/full_repos/498514965
git clone --depth 1 --no-tags https://github.com/seungjaejeon/verilog_2022.git f:/verilog_sva_gh_scraper/data/full_repos/500131225
git clone --depth 1 --no-tags https://github.com/termias19/AND_logic_gate.v.git f:/verilog_sva_gh_scraper/data/full_repos/500122016
git clone --depth 1 --no-tags https://github.com/LeoYaobaijian/Valid-Ready.git f:/verilog_sva_gh_scraper/data/full_repos/500273219
git clone --depth 1 --no-tags https://github.com/SanaPudding/rv32i-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/500221531
git clone --depth 1 --no-tags https://github.com/zhenghang1/Arch-labs.git f:/verilog_sva_gh_scraper/data/full_repos/506106958
git clone --depth 1 --no-tags https://github.com/hactinhhai123/Floatingpoint-to-binary.git f:/verilog_sva_gh_scraper/data/full_repos/505923199
git clone --depth 1 --no-tags https://github.com/MohammadHDehghani/Computer_Architecture_Project.git f:/verilog_sva_gh_scraper/data/full_repos/505934132
git clone --depth 1 --no-tags https://github.com/vladgabriel24/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/499089267
git clone --depth 1 --no-tags https://github.com/adwaithkj/verilog-coursework.git f:/verilog_sva_gh_scraper/data/full_repos/499175240
git clone --depth 1 --no-tags https://github.com/hactinhhai123/CPU-Singcle.git f:/verilog_sva_gh_scraper/data/full_repos/505879549
git clone --depth 1 --no-tags https://github.com/MiangMG/DatenLord_t3.git f:/verilog_sva_gh_scraper/data/full_repos/501990335
git clone --depth 1 --no-tags https://github.com/r09g/iadc_caravel_wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/500696213
git clone --depth 1 --no-tags https://github.com/KOmar48/Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/501878457
git clone --depth 1 --no-tags https://github.com/krishagrawal112/Autonomous-Rover.git f:/verilog_sva_gh_scraper/data/full_repos/495369985
git clone --depth 1 --no-tags https://github.com/Namu-Lee/comorg_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/497490963
git clone --depth 1 --no-tags https://github.com/opensource-fr/wavelet_transform_hw_accel.git f:/verilog_sva_gh_scraper/data/full_repos/497483180
git clone --depth 1 --no-tags https://github.com/William0908/IC_Contest_2016.git f:/verilog_sva_gh_scraper/data/full_repos/497214602
git clone --depth 1 --no-tags https://github.com/amirhbv/CAD-CA2.git f:/verilog_sva_gh_scraper/data/full_repos/496078644
git clone --depth 1 --no-tags https://github.com/ViiniciusK9/sistemas_digitais.git f:/verilog_sva_gh_scraper/data/full_repos/506426506
git clone --depth 1 --no-tags https://github.com/zyad19975/digital-IC-design-projects.git f:/verilog_sva_gh_scraper/data/full_repos/502642725
git clone --depth 1 --no-tags https://github.com/Jerry-hyl/pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/502350240
git clone --depth 1 --no-tags https://github.com/KevinKarnadi/Logic-Design-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/501556621
git clone --depth 1 --no-tags https://github.com/Gurpreet11903460/a-function-using-32-pmos-and-32-nmos-on-NCSIM-CADENCE-.git f:/verilog_sva_gh_scraper/data/full_repos/501503608
git clone --depth 1 --no-tags https://github.com/emresagiroglu/Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/501414741
git clone --depth 1 --no-tags https://github.com/WitchElaina/single-circle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/501463838
git clone --depth 1 --no-tags https://github.com/whoizca/MedianFillter.git f:/verilog_sva_gh_scraper/data/full_repos/501464636
git clone --depth 1 --no-tags https://github.com/alirezaek/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/503503629
git clone --depth 1 --no-tags https://github.com/sarin20/SPILEDCONTROL.git f:/verilog_sva_gh_scraper/data/full_repos/506268796
git clone --depth 1 --no-tags https://github.com/casval5fn28/NYCU-2022-COmputer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/506315358
git clone --depth 1 --no-tags https://github.com/alirezanaserinia/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/506210829
git clone --depth 1 --no-tags https://github.com/cyberseihis/CadExercises.git f:/verilog_sva_gh_scraper/data/full_repos/499301744
git clone --depth 1 --no-tags https://github.com/AbdulrahmanNourEldeen/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/498936261
git clone --depth 1 --no-tags https://github.com/NestorMatajira/caravel_Nestor.git f:/verilog_sva_gh_scraper/data/full_repos/498898173
git clone --depth 1 --no-tags https://github.com/arianniakan/MipsSingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/499079992
git clone --depth 1 --no-tags https://github.com/AureliusLim/hdl-2.git f:/verilog_sva_gh_scraper/data/full_repos/498220582
git clone --depth 1 --no-tags https://github.com/sundaewaffle/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/498275342
git clone --depth 1 --no-tags https://github.com/Najah-Nasir/Najah-Nasir-FPU_half_precision_dummy2.git f:/verilog_sva_gh_scraper/data/full_repos/498402396
git clone --depth 1 --no-tags https://github.com/DonjetaMorina9/CPU16BIT.git f:/verilog_sva_gh_scraper/data/full_repos/498293882
git clone --depth 1 --no-tags https://github.com/Sairam-Ganti/verilogPractice.git f:/verilog_sva_gh_scraper/data/full_repos/499578766
git clone --depth 1 --no-tags https://github.com/donghoon-io/spring2022comporg_lab3.git f:/verilog_sva_gh_scraper/data/full_repos/497305629
git clone --depth 1 --no-tags https://github.com/AshVenKo/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/498608438
git clone --depth 1 --no-tags https://github.com/oldiss/NES_MAPPERS_GEN.git f:/verilog_sva_gh_scraper/data/full_repos/498567609
git clone --depth 1 --no-tags https://github.com/ChenNie99/mtlRL-xmg.git f:/verilog_sva_gh_scraper/data/full_repos/494490807
git clone --depth 1 --no-tags https://github.com/linxiamiao/Tne-bus-shake-hands.git f:/verilog_sva_gh_scraper/data/full_repos/495771677
git clone --depth 1 --no-tags https://github.com/IshaanReni/Vision.git f:/verilog_sva_gh_scraper/data/full_repos/495782558
git clone --depth 1 --no-tags https://github.com/zhermin/VOICcinE.git f:/verilog_sva_gh_scraper/data/full_repos/495787800
git clone --depth 1 --no-tags https://github.com/mattthewbeach/wrapped_memLCDdriver.git f:/verilog_sva_gh_scraper/data/full_repos/495609183
git clone --depth 1 --no-tags https://github.com/0901122/0520.git f:/verilog_sva_gh_scraper/data/full_repos/494291907
git clone --depth 1 --no-tags https://github.com/ivanisakov99/EC311.git f:/verilog_sva_gh_scraper/data/full_repos/494589247
git clone --depth 1 --no-tags https://github.com/Hiteshiitg123/sudoku_solver_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/494344301
git clone --depth 1 --no-tags https://github.com/philpem/datatrak-rom-emulator.git f:/verilog_sva_gh_scraper/data/full_repos/495167664
git clone --depth 1 --no-tags https://github.com/3ab3at/Digital-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/494907014
git clone --depth 1 --no-tags https://github.com/JunhaoGoo/test1.git f:/verilog_sva_gh_scraper/data/full_repos/494671712
git clone --depth 1 --no-tags https://github.com/saul-rodriguez/OpenLane_reference_designs.git f:/verilog_sva_gh_scraper/data/full_repos/495009300
git clone --depth 1 --no-tags https://github.com/KevinCerqueira/tec499-problema-02.git f:/verilog_sva_gh_scraper/data/full_repos/496198440
git clone --depth 1 --no-tags https://github.com/aleeau/MPW-6-Caravel.git f:/verilog_sva_gh_scraper/data/full_repos/500620810
git clone --depth 1 --no-tags https://github.com/umangs30/fpga-team-c.git f:/verilog_sva_gh_scraper/data/full_repos/500849214
git clone --depth 1 --no-tags https://github.com/flyingpig72/hw-primitives.git f:/verilog_sva_gh_scraper/data/full_repos/501090563
git clone --depth 1 --no-tags https://github.com/zero1777/VLSI-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/505042198
git clone --depth 1 --no-tags https://github.com/NicolasOrcasitas/caravel_norcasitas.git f:/verilog_sva_gh_scraper/data/full_repos/504668992
git clone --depth 1 --no-tags https://github.com/elberthomay/Bhargava.git f:/verilog_sva_gh_scraper/data/full_repos/505080281
git clone --depth 1 --no-tags https://github.com/ARUNMAHESH007/apb.git f:/verilog_sva_gh_scraper/data/full_repos/502614492
git clone --depth 1 --no-tags https://github.com/kotushkens/circuitry_2.git f:/verilog_sva_gh_scraper/data/full_repos/504333871
git clone --depth 1 --no-tags https://github.com/KaiwenLiu1227/Mars-Rover-2022-Design-and-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/505240364
git clone --depth 1 --no-tags https://github.com/tictactoeid/logic-design-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/498775064
git clone --depth 1 --no-tags https://github.com/RobertCrist/ECE-371-Lab-6.git f:/verilog_sva_gh_scraper/data/full_repos/496492716
git clone --depth 1 --no-tags https://github.com/sabrinayhu/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/496733711
git clone --depth 1 --no-tags https://github.com/skyline123-boomer/ECE658_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/496824113
git clone --depth 1 --no-tags https://github.com/Entropy-xcy/logic_synthesis_benchmark.git f:/verilog_sva_gh_scraper/data/full_repos/496819790
git clone --depth 1 --no-tags https://github.com/FrederickPu/matrix-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/497107979
git clone --depth 1 --no-tags https://github.com/xinyuey/basic_verilog_yxy.git f:/verilog_sva_gh_scraper/data/full_repos/498321012
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/ControlGate.git f:/verilog_sva_gh_scraper/data/full_repos/499259197
git clone --depth 1 --no-tags https://github.com/dxsumit/Computer-Architrcture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/494721828
git clone --depth 1 --no-tags https://github.com/andreiT14/SummerPractice2022.git f:/verilog_sva_gh_scraper/data/full_repos/494717290
git clone --depth 1 --no-tags https://github.com/duyang92/jigsaw-sketch-paper.git f:/verilog_sva_gh_scraper/data/full_repos/495354774
git clone --depth 1 --no-tags https://github.com/Momtahin-Ahammed/VLSI_Circuit_Design.git f:/verilog_sva_gh_scraper/data/full_repos/495523308
git clone --depth 1 --no-tags https://github.com/MarcoGhercioiu/VerilogVendingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/494903637
git clone --depth 1 --no-tags https://github.com/MelonJ/Multi-Peripheral-Implementation-Basys3-.git f:/verilog_sva_gh_scraper/data/full_repos/496320046
git clone --depth 1 --no-tags https://github.com/WangHao-Hua/Mr.Dope.git f:/verilog_sva_gh_scraper/data/full_repos/497619432
git clone --depth 1 --no-tags https://github.com/syper4-github/PS2_driver.git f:/verilog_sva_gh_scraper/data/full_repos/500870673
git clone --depth 1 --no-tags https://github.com/orionfernandes/Stopwatch-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/499734415
git clone --depth 1 --no-tags https://github.com/ShounakHerekar/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/502130203
git clone --depth 1 --no-tags https://github.com/Libra-SKY/UnderTheHood_1.git f:/verilog_sva_gh_scraper/data/full_repos/503728798
git clone --depth 1 --no-tags https://github.com/rd2606/D-FlipFlop.git f:/verilog_sva_gh_scraper/data/full_repos/502219891
git clone --depth 1 --no-tags https://github.com/giaan-nguyen/ECEN-689-FPGA-Info.git f:/verilog_sva_gh_scraper/data/full_repos/502279309
git clone --depth 1 --no-tags https://github.com/SomeSadBears/UART.git f:/verilog_sva_gh_scraper/data/full_repos/500508540
git clone --depth 1 --no-tags https://github.com/GewoonMidas/HDMI-TX-Clash.git f:/verilog_sva_gh_scraper/data/full_repos/504132350
git clone --depth 1 --no-tags https://github.com/sarthak-deore/smart-traffic-controller.git f:/verilog_sva_gh_scraper/data/full_repos/502050120
git clone --depth 1 --no-tags https://github.com/retar-kamuy/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/502294118
git clone --depth 1 --no-tags https://github.com/axyn45/2022_Logisim_Curriculum_Design.git f:/verilog_sva_gh_scraper/data/full_repos/502808041
git clone --depth 1 --no-tags https://github.com/willlogs/my-arm.git f:/verilog_sva_gh_scraper/data/full_repos/502997084
