 
****************************************
Report : timing
        -path full
        -delay max
        -group in2out
        -max_paths 1
Design : fpu
Version: T-2022.03-SP4
Date   : Sat Dec 21 16:55:01 2024
****************************************
Wire Load Model Mode: top

  Startpoint: global_shift_enable
              (input port clocked by MAIN)
  Endpoint: so (output port clocked by MAIN)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fpu                35000                 saed14rvt_ss0p72v125c

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock MAIN (rise edge)                                  0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  input external delay                                    0.75       0.75 r    
  global_shift_enable (in)                                0.00       0.75 r    
  fpu_rptr_groups/global_shift_enable (fpu_rptr_groups)
                                                          0.00       0.75 r    
  fpu_rptr_groups/i_ctu_tst_buf1_lo/in[2] (fpu_bufrpt_grp4_9)
                                                          0.00       0.75 r    
  fpu_rptr_groups/i_ctu_tst_buf1_lo/out[2] (fpu_bufrpt_grp4_9)
                                                          0.00       0.75 r    
  fpu_rptr_groups/global_shift_enable_buf1 (fpu_rptr_groups)
                                                          0.00       0.75 r    
  test_stub/global_shift_enable (test_stub_scan)          0.00       0.75 r    
  test_stub/U4/X (SAEDRVT14_AN2_MM_0P5)                   0.02       0.77 r    0.60
  test_stub/U6/X (SAEDRVT14_OA21_1)                       0.03       0.80 r    0.60
  test_stub/so_0 (test_stub_scan)                         0.00       0.80 r    
  fpu_rptr_groups/so_unbuf (fpu_rptr_groups)              0.00       0.80 r    
  fpu_rptr_groups/i_se_buf1/in[1] (fpu_bufrpt_grp4_7)     0.00       0.80 r    
  fpu_rptr_groups/i_se_buf1/out[1] (fpu_bufrpt_grp4_7)
                                                          0.00       0.80 r    
  fpu_rptr_groups/i_fp_cpx_buf1_9/in[9] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.80 r    
  fpu_rptr_groups/i_fp_cpx_buf1_9/out[9] (fpu_rptr_fp_cpx_grp16_0)
                                                          0.00       0.80 r    
  fpu_rptr_groups/so (fpu_rptr_groups)                    0.00       0.80 r    
  so (out)                                                0.00       0.80 r    
  data arrival time                                                  0.80      

  clock MAIN (rise edge)                                  1.67       1.67      
  clock network delay (ideal)                             0.00       1.67      
  output external delay                                  -0.75       0.92      
  data required time                                                 0.92      
  ------------------------------------------------------------------------------------
  data required time                                                 0.92      
  data arrival time                                                 -0.80      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.12      


1
