{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616079138960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616079138970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 15:52:18 2021 " "Processing started: Thu Mar 18 15:52:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616079138970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079138970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_RAM_test -c FPGA_RAM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_RAM_test -c FPGA_RAM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079138970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616079139946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616079139946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616079152905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079152905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ledram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_ledram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_LEDRAM-Behavioral " "Found design unit 1: FPGA_LEDRAM-Behavioral" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616079153870 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_LEDRAM " "Found entity 1: FPGA_LEDRAM" {  } { { "FPGA_LEDRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/FPGA_LEDRAM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616079153870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplebyteprogram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplebyteprogram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multipleByteProgram-Behavorial " "Found design unit 1: multipleByteProgram-Behavorial" {  } { { "multipleByteProgram.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/multipleByteProgram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616079153878 ""} { "Info" "ISGN_ENTITY_NAME" "1 multipleByteProgram " "Found entity 1: multipleByteProgram" {  } { { "multipleByteProgram.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/multipleByteProgram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616079153878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camtoram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camtoram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CamToRAM-Behavioral " "Found design unit 1: CamToRAM-Behavioral" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616079153887 ""} { "Info" "ISGN_ENTITY_NAME" "1 CamToRAM " "Found entity 1: CamToRAM" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616079153887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CamToRAM " "Elaborating entity \"CamToRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616079153981 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDs CamToRAM.vhd(17) " "VHDL Signal Declaration warning at CamToRAM.vhd(17): used implicit default value for signal \"LEDs\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616079153983 "|CamToRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "getImagePin CamToRAM.vhd(67) " "VHDL Process Statement warning at CamToRAM.vhd(67): signal \"getImagePin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616079153985 "|CamToRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preArray CamToRAM.vhd(81) " "VHDL Process Statement warning at CamToRAM.vhd(81): signal \"preArray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616079153985 "|CamToRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preArray CamToRAM.vhd(82) " "VHDL Process Statement warning at CamToRAM.vhd(82): signal \"preArray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616079153985 "|CamToRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preArray CamToRAM.vhd(83) " "VHDL Process Statement warning at CamToRAM.vhd(83): signal \"preArray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616079153985 "|CamToRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preArray CamToRAM.vhd(86) " "VHDL Process Statement warning at CamToRAM.vhd(86): signal \"preArray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616079153985 "|CamToRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preArray CamToRAM.vhd(87) " "VHDL Process Statement warning at CamToRAM.vhd(87): signal \"preArray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616079153985 "|CamToRAM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preArray CamToRAM.vhd(88) " "VHDL Process Statement warning at CamToRAM.vhd(88): signal \"preArray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1616079153986 "|CamToRAM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "postArray CamToRAM.vhd(77) " "VHDL Process Statement warning at CamToRAM.vhd(77): inferring latch(es) for signal or variable \"postArray\", which holds its previous value in one or more paths through the process" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1616079153986 "|CamToRAM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OE CamToRAM.vhd(15) " "Output port \"OE\" at CamToRAM.vhd(15) has no driver" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616079153988 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[0\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[0\]\[0\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153991 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[1\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[0\]\[1\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153991 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[2\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[0\]\[2\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153991 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[3\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[0\]\[3\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153992 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[4\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[0\]\[4\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153992 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[5\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[0\]\[5\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153992 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[6\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[0\]\[6\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153992 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[0\]\[7\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[0\]\[7\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153992 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[0\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[1\]\[0\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153992 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[1\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[1\]\[1\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153992 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[2\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[1\]\[2\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153992 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[3\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[1\]\[3\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153992 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[4\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[1\]\[4\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153992 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[5\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[1\]\[5\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153992 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[6\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[1\]\[6\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153992 "|CamToRAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postArray\[1\]\[7\] CamToRAM.vhd(77) " "Inferred latch for \"postArray\[1\]\[7\]\" at CamToRAM.vhd(77)" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079153993 "|CamToRAM"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "CamToRAM.vhd(67) " "HDL error at CamToRAM.vhd(67): couldn't implement registers for assignments on this clock edge" {  } { { "CamToRAM.vhd" "" { Text "C:/Users/joach/OneDrive/Dokumenter/Github/GRONK2000/FPGA-LEDRAM/CamToRAM.vhd" 67 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1616079153995 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616079153998 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616079154218 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 18 15:52:34 2021 " "Processing ended: Thu Mar 18 15:52:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616079154218 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616079154218 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616079154218 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616079154218 ""}
