<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › sn › sn0 › hubni.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>hubni.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Derived from IRIX &lt;sys/SN/SN0/hubni.h&gt;, Revision 1.27.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1992-1997, 1999 Silicon Graphics, Inc.</span>
<span class="cm"> * Copyright (C) 1999 by Ralf Baechle</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_SGI_SN0_HUBNI_H</span>
<span class="cp">#define _ASM_SGI_SN0_HUBNI_H</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Hub Network Interface registers</span>
<span class="cm"> *</span>
<span class="cm"> * All registers in this file are subject to change until Hub chip tapeout.</span>
<span class="cm"> */</span>

<span class="cp">#define NI_BASE			0x600000</span>
<span class="cp">#define NI_BASE_TABLES		0x630000</span>

<span class="cp">#define NI_STATUS_REV_ID	0x600000 </span><span class="cm">/* Hub network status, rev, and ID */</span><span class="cp"></span>
<span class="cp">#define NI_PORT_RESET		0x600008 </span><span class="cm">/* Reset the network interface     */</span><span class="cp"></span>
<span class="cp">#define NI_PROTECTION		0x600010 </span><span class="cm">/* NI register access permissions  */</span><span class="cp"></span>
<span class="cp">#define NI_GLOBAL_PARMS		0x600018 </span><span class="cm">/* LLP parameters 		    */</span><span class="cp"></span>
<span class="cp">#define NI_SCRATCH_REG0		0x600100 </span><span class="cm">/* Scratch register 0 (64 bits)    */</span><span class="cp"></span>
<span class="cp">#define NI_SCRATCH_REG1		0x600108 </span><span class="cm">/* Scratch register 1 (64 bits)    */</span><span class="cp"></span>
<span class="cp">#define NI_DIAG_PARMS		0x600110 </span><span class="cm">/* Parameters for diags	    */</span><span class="cp"></span>

<span class="cp">#define NI_VECTOR_PARMS		0x600200 </span><span class="cm">/* Vector PIO routing parameters   */</span><span class="cp"></span>
<span class="cp">#define NI_VECTOR		0x600208 </span><span class="cm">/* Vector PIO route 		    */</span><span class="cp"></span>
<span class="cp">#define NI_VECTOR_DATA		0x600210 </span><span class="cm">/* Vector PIO data 		    */</span><span class="cp"></span>
<span class="cp">#define NI_VECTOR_STATUS	0x600300 </span><span class="cm">/* Vector PIO return status 	    */</span><span class="cp"></span>
<span class="cp">#define NI_RETURN_VECTOR	0x600308 </span><span class="cm">/* Vector PIO return vector 	    */</span><span class="cp"></span>
<span class="cp">#define NI_VECTOR_READ_DATA	0x600310 </span><span class="cm">/* Vector PIO read data 	    */</span><span class="cp"></span>
<span class="cp">#define NI_VECTOR_CLEAR		0x600380 </span><span class="cm">/* Vector PIO read &amp; clear status  */</span><span class="cp"></span>

<span class="cp">#define NI_IO_PROTECT		0x600400 </span><span class="cm">/* PIO protection bits 	    */</span><span class="cp"></span>
<span class="cp">#define NI_IO_PROT_OVRRD	0x600408 </span><span class="cm">/* PIO protection bit override     */</span><span class="cp"></span>

<span class="cp">#define NI_AGE_CPU0_MEMORY	0x600500 </span><span class="cm">/* CPU 0 memory age control 	    */</span><span class="cp"></span>
<span class="cp">#define NI_AGE_CPU0_PIO		0x600508 </span><span class="cm">/* CPU 0 PIO age control 	    */</span><span class="cp"></span>
<span class="cp">#define NI_AGE_CPU1_MEMORY	0x600510 </span><span class="cm">/* CPU 1 memory age control 	    */</span><span class="cp"></span>
<span class="cp">#define NI_AGE_CPU1_PIO		0x600518 </span><span class="cm">/* CPU 1 PIO age control 	    */</span><span class="cp"></span>
<span class="cp">#define NI_AGE_GBR_MEMORY	0x600520 </span><span class="cm">/* GBR memory age control 	    */</span><span class="cp"></span>
<span class="cp">#define NI_AGE_GBR_PIO		0x600528 </span><span class="cm">/* GBR PIO age control 	    */</span><span class="cp"></span>
<span class="cp">#define NI_AGE_IO_MEMORY	0x600530 </span><span class="cm">/* IO memory age control 	    */</span><span class="cp"></span>
<span class="cp">#define NI_AGE_IO_PIO		0x600538 </span><span class="cm">/* IO PIO age control 		    */</span><span class="cp"></span>
<span class="cp">#define NI_AGE_REG_MIN		NI_AGE_CPU0_MEMORY</span>
<span class="cp">#define NI_AGE_REG_MAX		NI_AGE_IO_PIO</span>

<span class="cp">#define NI_PORT_PARMS		0x608000 </span><span class="cm">/* LLP Parameters 		    */</span><span class="cp"></span>
<span class="cp">#define NI_PORT_ERROR		0x608008 </span><span class="cm">/* LLP Errors 			    */</span><span class="cp"></span>
<span class="cp">#define NI_PORT_ERROR_CLEAR	0x608088 </span><span class="cm">/* Clear the error bits 	    */</span><span class="cp"></span>

<span class="cp">#define NI_META_TABLE0		0x638000 </span><span class="cm">/* First meta routing table entry  */</span><span class="cp"></span>
<span class="cp">#define NI_META_TABLE(_x)	(NI_META_TABLE0 + (8 * (_x)))</span>
<span class="cp">#define NI_META_ENTRIES		32</span>

<span class="cp">#define NI_LOCAL_TABLE0		0x638100 </span><span class="cm">/* First local routing table entry */</span><span class="cp"></span>
<span class="cp">#define NI_LOCAL_TABLE(_x)	(NI_LOCAL_TABLE0 + (8 * (_x)))</span>
<span class="cp">#define NI_LOCAL_ENTRIES	16</span>

<span class="cm">/*</span>
<span class="cm"> * NI_STATUS_REV_ID mask and shift definitions</span>
<span class="cm"> * Have to use UINT64_CAST instead of &#39;L&#39; suffix, for assembler.</span>
<span class="cm"> */</span>

<span class="cp">#define NSRI_8BITMODE_SHFT	30</span>
<span class="cp">#define NSRI_8BITMODE_MASK	(UINT64_CAST 0x1 &lt;&lt; 30)</span>
<span class="cp">#define NSRI_LINKUP_SHFT	29</span>
<span class="cp">#define NSRI_LINKUP_MASK	(UINT64_CAST 0x1 &lt;&lt; 29)</span>
<span class="cp">#define NSRI_DOWNREASON_SHFT	28		</span><span class="cm">/* 0=failed, 1=never came   */</span><span class="cp"></span>
<span class="cp">#define NSRI_DOWNREASON_MASK	(UINT64_CAST 0x1 &lt;&lt; 28)	</span><span class="cm">/*    out of reset. */</span><span class="cp"></span>
<span class="cp">#define NSRI_MORENODES_SHFT	18</span>
<span class="cp">#define NSRI_MORENODES_MASK	(UINT64_CAST 1 &lt;&lt; 18)	</span><span class="cm">/* Max. # of nodes  */</span><span class="cp"></span>
<span class="cp">#define	 MORE_MEMORY		0</span>
<span class="cp">#define	 MORE_NODES		1</span>
<span class="cp">#define NSRI_REGIONSIZE_SHFT	17</span>
<span class="cp">#define NSRI_REGIONSIZE_MASK	(UINT64_CAST 1 &lt;&lt; 17)	</span><span class="cm">/* Granularity 	    */</span><span class="cp"></span>
<span class="cp">#define	 REGIONSIZE_FINE	1</span>
<span class="cp">#define	 REGIONSIZE_COARSE	0</span>
<span class="cp">#define NSRI_NODEID_SHFT	8</span>
<span class="cp">#define NSRI_NODEID_MASK	(UINT64_CAST 0x1ff &lt;&lt; 8)</span><span class="cm">/* Node (Hub) ID    */</span><span class="cp"></span>
<span class="cp">#define NSRI_REV_SHFT		4</span>
<span class="cp">#define NSRI_REV_MASK		(UINT64_CAST 0xf &lt;&lt; 4)	</span><span class="cm">/* Chip Revision    */</span><span class="cp"></span>
<span class="cp">#define NSRI_CHIPID_SHFT	0</span>
<span class="cp">#define NSRI_CHIPID_MASK	(UINT64_CAST 0xf)	</span><span class="cm">/* Chip type ID     */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * In fine mode, each node is a region.  In coarse mode, there are</span>
<span class="cm"> * eight nodes per region.</span>
<span class="cm"> */</span>
<span class="cp">#define NASID_TO_FINEREG_SHFT	0</span>
<span class="cp">#define NASID_TO_COARSEREG_SHFT	3</span>

<span class="cm">/* NI_PORT_RESET mask definitions */</span>

<span class="cp">#define NPR_PORTRESET		(UINT64_CAST 1 &lt;&lt; 7)	</span><span class="cm">/* Send warm reset  */</span><span class="cp"></span>
<span class="cp">#define NPR_LINKRESET		(UINT64_CAST 1 &lt;&lt; 1)	</span><span class="cm">/* Send link reset  */</span><span class="cp"></span>
<span class="cp">#define NPR_LOCALRESET		(UINT64_CAST 1)		</span><span class="cm">/* Reset entire hub */</span><span class="cp"></span>

<span class="cm">/* NI_PROTECTION mask and shift definitions */</span>

<span class="cp">#define NPROT_RESETOK		(UINT64_CAST 1)</span>

<span class="cm">/* NI_GLOBAL_PARMS mask and shift definitions */</span>

<span class="cp">#define NGP_MAXRETRY_SHFT	48		</span><span class="cm">/* Maximum retries  	    */</span><span class="cp"></span>
<span class="cp">#define NGP_MAXRETRY_MASK	(UINT64_CAST 0x3ff &lt;&lt; 48)</span>
<span class="cp">#define NGP_TAILTOWRAP_SHFT	32		</span><span class="cm">/* Tail timeout wrap 	    */</span><span class="cp"></span>
<span class="cp">#define NGP_TAILTOWRAP_MASK	(UINT64_CAST 0xffff &lt;&lt; 32)</span>

<span class="cp">#define NGP_CREDITTOVAL_SHFT	16		</span><span class="cm">/* Tail timeout wrap 	    */</span><span class="cp"></span>
<span class="cp">#define NGP_CREDITTOVAL_MASK	(UINT64_CAST 0xf &lt;&lt; 16)</span>
<span class="cp">#define NGP_TAILTOVAL_SHFT	4		</span><span class="cm">/* Tail timeout value 	    */</span><span class="cp"></span>
<span class="cp">#define NGP_TAILTOVAL_MASK	(UINT64_CAST 0xf &lt;&lt; 4)</span>

<span class="cm">/* NI_DIAG_PARMS mask and shift definitions */</span>

<span class="cp">#define NDP_PORTTORESET		(UINT64_CAST 1 &lt;&lt; 18)	</span><span class="cm">/* Port tmout reset */</span><span class="cp"></span>
<span class="cp">#define NDP_LLP8BITMODE		(UINT64_CAST 1 &lt;&lt; 12)	</span><span class="cm">/* LLP 8-bit mode   */</span><span class="cp"></span>
<span class="cp">#define NDP_PORTDISABLE		(UINT64_CAST 1 &lt;&lt;  6)	</span><span class="cm">/* Port disable     */</span><span class="cp"></span>
<span class="cp">#define NDP_SENDERROR		(UINT64_CAST 1)		</span><span class="cm">/* Send data error  */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * NI_VECTOR_PARMS mask and shift definitions.</span>
<span class="cm"> * TYPE may be any of the first four PIOTYPEs defined under NI_VECTOR_STATUS.</span>
<span class="cm"> */</span>

<span class="cp">#define NVP_PIOID_SHFT		40</span>
<span class="cp">#define NVP_PIOID_MASK		(UINT64_CAST 0x3ff &lt;&lt; 40)</span>
<span class="cp">#define NVP_WRITEID_SHFT	32</span>
<span class="cp">#define NVP_WRITEID_MASK	(UINT64_CAST 0xff &lt;&lt; 32)</span>
<span class="cp">#define NVP_ADDRESS_MASK	(UINT64_CAST 0xffff8)	</span><span class="cm">/* Bits 19:3 	    */</span><span class="cp"></span>
<span class="cp">#define NVP_TYPE_SHFT		0</span>
<span class="cp">#define NVP_TYPE_MASK		(UINT64_CAST 0x3)</span>

<span class="cm">/* NI_VECTOR_STATUS mask and shift definitions */</span>

<span class="cp">#define NVS_VALID		(UINT64_CAST 1 &lt;&lt; 63)</span>
<span class="cp">#define NVS_OVERRUN		(UINT64_CAST 1 &lt;&lt; 62)</span>
<span class="cp">#define NVS_TARGET_SHFT		51</span>
<span class="cp">#define NVS_TARGET_MASK		(UINT64_CAST 0x3ff &lt;&lt; 51)</span>
<span class="cp">#define NVS_PIOID_SHFT		40</span>
<span class="cp">#define NVS_PIOID_MASK		(UINT64_CAST 0x3ff &lt;&lt; 40)</span>
<span class="cp">#define NVS_WRITEID_SHFT	32</span>
<span class="cp">#define NVS_WRITEID_MASK	(UINT64_CAST 0xff &lt;&lt; 32)</span>
<span class="cp">#define NVS_ADDRESS_MASK	(UINT64_CAST 0xfffffff8)   </span><span class="cm">/* Bits 31:3     */</span><span class="cp"></span>
<span class="cp">#define NVS_TYPE_SHFT		0</span>
<span class="cp">#define NVS_TYPE_MASK		(UINT64_CAST 0x7)</span>
<span class="cp">#define NVS_ERROR_MASK		(UINT64_CAST 0x4)  </span><span class="cm">/* bit set means error */</span><span class="cp"></span>


<span class="cp">#define	 PIOTYPE_READ		0	</span><span class="cm">/* VECTOR_PARMS and VECTOR_STATUS   */</span><span class="cp"></span>
<span class="cp">#define	 PIOTYPE_WRITE		1	</span><span class="cm">/* VECTOR_PARMS and VECTOR_STATUS   */</span><span class="cp"></span>
<span class="cp">#define	 PIOTYPE_UNDEFINED	2	</span><span class="cm">/* VECTOR_PARMS and VECTOR_STATUS   */</span><span class="cp"></span>
<span class="cp">#define	 PIOTYPE_EXCHANGE	3	</span><span class="cm">/* VECTOR_PARMS and VECTOR_STATUS   */</span><span class="cp"></span>
<span class="cp">#define	 PIOTYPE_ADDR_ERR	4	</span><span class="cm">/* VECTOR_STATUS only 		    */</span><span class="cp"></span>
<span class="cp">#define	 PIOTYPE_CMD_ERR	5	</span><span class="cm">/* VECTOR_STATUS only 		    */</span><span class="cp"></span>
<span class="cp">#define	 PIOTYPE_PROT_ERR	6	</span><span class="cm">/* VECTOR_STATUS only 		    */</span><span class="cp"></span>
<span class="cp">#define	 PIOTYPE_UNKNOWN	7	</span><span class="cm">/* VECTOR_STATUS only 		    */</span><span class="cp"></span>

<span class="cm">/* NI_AGE_XXX mask and shift definitions */</span>

<span class="cp">#define NAGE_VCH_SHFT		10</span>
<span class="cp">#define NAGE_VCH_MASK		(UINT64_CAST 3 &lt;&lt; 10)</span>
<span class="cp">#define NAGE_CC_SHFT		8</span>
<span class="cp">#define NAGE_CC_MASK		(UINT64_CAST 3 &lt;&lt; 8)</span>
<span class="cp">#define NAGE_AGE_SHFT		0</span>
<span class="cp">#define NAGE_AGE_MASK		(UINT64_CAST 0xff)</span>
<span class="cp">#define NAGE_MASK		(NAGE_VCH_MASK | NAGE_CC_MASK | NAGE_AGE_MASK)</span>

<span class="cp">#define	 VCHANNEL_A		0</span>
<span class="cp">#define	 VCHANNEL_B		1</span>
<span class="cp">#define	 VCHANNEL_ANY		2</span>

<span class="cm">/* NI_PORT_PARMS mask and shift definitions */</span>

<span class="cp">#define NPP_NULLTO_SHFT		10</span>
<span class="cp">#define NPP_NULLTO_MASK		(UINT64_CAST 0x3f &lt;&lt; 16)</span>
<span class="cp">#define NPP_MAXBURST_SHFT	0</span>
<span class="cp">#define NPP_MAXBURST_MASK	(UINT64_CAST 0x3ff)</span>
<span class="cp">#define NPP_RESET_DFLT_HUB20	((UINT64_CAST 1	    &lt;&lt; NPP_NULLTO_SHFT) | \</span>
<span class="cp">				 (UINT64_CAST 0x3f0 &lt;&lt; NPP_MAXBURST_SHFT))</span>
<span class="cp">#define NPP_RESET_DEFAULTS	((UINT64_CAST 6	    &lt;&lt; NPP_NULLTO_SHFT) | \</span>
<span class="cp">				 (UINT64_CAST 0x3f0 &lt;&lt; NPP_MAXBURST_SHFT))</span>


<span class="cm">/* NI_PORT_ERROR mask and shift definitions */</span>

<span class="cp">#define NPE_LINKRESET		(UINT64_CAST 1 &lt;&lt; 37)</span>
<span class="cp">#define NPE_INTERNALERROR	(UINT64_CAST 1 &lt;&lt; 36)</span>
<span class="cp">#define NPE_BADMESSAGE		(UINT64_CAST 1 &lt;&lt; 35)</span>
<span class="cp">#define NPE_BADDEST		(UINT64_CAST 1 &lt;&lt; 34)</span>
<span class="cp">#define NPE_FIFOOVERFLOW	(UINT64_CAST 1 &lt;&lt; 33)</span>
<span class="cp">#define NPE_CREDITTO_SHFT	28</span>
<span class="cp">#define NPE_CREDITTO_MASK	(UINT64_CAST 0xf &lt;&lt; 28)</span>
<span class="cp">#define NPE_TAILTO_SHFT		24</span>
<span class="cp">#define NPE_TAILTO_MASK		(UINT64_CAST 0xf &lt;&lt; 24)</span>
<span class="cp">#define NPE_RETRYCOUNT_SHFT	16</span>
<span class="cp">#define NPE_RETRYCOUNT_MASK	(UINT64_CAST 0xff &lt;&lt; 16)</span>
<span class="cp">#define NPE_CBERRCOUNT_SHFT	8</span>
<span class="cp">#define NPE_CBERRCOUNT_MASK	(UINT64_CAST 0xff &lt;&lt; 8)</span>
<span class="cp">#define NPE_SNERRCOUNT_SHFT	0</span>
<span class="cp">#define NPE_SNERRCOUNT_MASK	(UINT64_CAST 0xff &lt;&lt; 0)</span>
<span class="cp">#define NPE_MASK		0x3effffffff</span>

<span class="cp">#define NPE_COUNT_MAX		0xff</span>

<span class="cp">#define NPE_FATAL_ERRORS	(NPE_LINKRESET | NPE_INTERNALERROR |	\</span>
<span class="cp">				 NPE_BADMESSAGE | NPE_BADDEST |		\</span>
<span class="cp">				 NPE_FIFOOVERFLOW | NPE_CREDITTO_MASK |	\</span>
<span class="cp">				 NPE_TAILTO_MASK)</span>

<span class="cm">/* NI_META_TABLE mask and shift definitions */</span>

<span class="cp">#define NMT_EXIT_PORT_MASK (UINT64_CAST 0xf)</span>

<span class="cm">/* NI_LOCAL_TABLE mask and shift definitions */</span>

<span class="cp">#define NLT_EXIT_PORT_MASK (UINT64_CAST 0xf)</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="k">typedef</span> <span class="k">union</span>	<span class="n">hubni_port_error_u</span> <span class="p">{</span>
	<span class="n">u64</span>	<span class="n">nipe_reg_value</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
	    <span class="n">u64</span>	<span class="n">nipe_rsvd</span><span class="o">:</span>	<span class="mi">26</span><span class="p">,</span>	<span class="cm">/* unused */</span>
		<span class="nl">nipe_lnk_reset:</span>	 <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* link reset */</span>
		<span class="nl">nipe_intl_err:</span>	 <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* internal error */</span>
		<span class="nl">nipe_bad_msg:</span>	 <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* bad message */</span>
		<span class="nl">nipe_bad_dest:</span>	 <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* bad dest	*/</span>
		<span class="nl">nipe_fifo_ovfl:</span>	 <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* fifo overflow */</span>
		<span class="nl">nipe_rsvd1:</span>	 <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* unused */</span>
		<span class="nl">nipe_credit_to:</span>	 <span class="mi">4</span><span class="p">,</span>	<span class="cm">/* credit timeout */</span>
		<span class="nl">nipe_tail_to:</span>	 <span class="mi">4</span><span class="p">,</span>	<span class="cm">/* tail timeout */</span>
		<span class="nl">nipe_retry_cnt:</span>	 <span class="mi">8</span><span class="p">,</span>	<span class="cm">/* retry error count */</span>
		<span class="nl">nipe_cb_cnt:</span>	 <span class="mi">8</span><span class="p">,</span>	<span class="cm">/* checkbit error count */</span>
		<span class="nl">nipe_sn_cnt:</span>	 <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* sequence number count */</span>
	<span class="p">}</span> <span class="n">nipe_fields_s</span><span class="p">;</span>
<span class="p">}</span> <span class="n">hubni_port_error_t</span><span class="p">;</span>

<span class="cp">#define NI_LLP_RETRY_MAX	0xff</span>
<span class="cp">#define NI_LLP_CB_MAX		0xff</span>
<span class="cp">#define NI_LLP_SN_MAX		0xff</span>

<span class="cp">#endif </span><span class="cm">/* !__ASSEMBLY__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _ASM_SGI_SN0_HUBNI_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
