Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec  5 01:03:15 2022
| Host         : DESKTOP-M7K9HU2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_maxsonar_timing_summary_routed.rpt -pb sistema_maxsonar_timing_summary_routed.pb -rpx sistema_maxsonar_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_maxsonar
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: Inst_control_maxsonar/count_reg[10]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.063        0.000                      0                  158        0.155        0.000                      0                  158        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.063        0.000                      0                  158        0.155        0.000                      0                  158        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 Inst_bin2bcd/bcd4_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/bcd4_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.890ns (23.981%)  route 2.821ns (76.019%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.626     5.147    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  Inst_bin2bcd/bcd4_reg[8]/Q
                         net (fo=5, routed)           0.848     6.513    Inst_bin2bcd/bcd4_reg_n_0_[8]
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  Inst_bin2bcd/b_in_reg[8]_i_6/O
                         net (fo=4, routed)           0.830     7.467    Inst_bin2bcd/b_in_reg[8]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.591 r  Inst_bin2bcd/FSM_sequential_state[1]_i_2/O
                         net (fo=22, routed)          0.565     8.155    Inst_bin2bcd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X64Y32         LUT5 (Prop_lut5_I0_O)        0.124     8.279 r  Inst_bin2bcd/bcd4[3]_i_1/O
                         net (fo=4, routed)           0.579     8.859    Inst_bin2bcd/bcd4[3]_i_1_n_0
    SLICE_X64Y32         FDCE                                         r  Inst_bin2bcd/bcd4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.511    14.852    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y32         FDCE                                         r  Inst_bin2bcd/bcd4_reg[0]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDCE (Setup_fdce_C_CE)      -0.169    14.922    Inst_bin2bcd/bcd4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.922    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.101ns  (required time - arrival time)
  Source:                 Inst_bin2bcd/bcd4_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/bcd4_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.890ns (24.252%)  route 2.780ns (75.748%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.626     5.147    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  Inst_bin2bcd/bcd4_reg[8]/Q
                         net (fo=5, routed)           0.848     6.513    Inst_bin2bcd/bcd4_reg_n_0_[8]
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  Inst_bin2bcd/b_in_reg[8]_i_6/O
                         net (fo=4, routed)           0.830     7.467    Inst_bin2bcd/b_in_reg[8]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.591 r  Inst_bin2bcd/FSM_sequential_state[1]_i_2/O
                         net (fo=22, routed)          0.511     8.102    Inst_bin2bcd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X64Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.226 r  Inst_bin2bcd/bcd4[15]_i_1/O
                         net (fo=4, routed)           0.591     8.817    Inst_bin2bcd/bcd4[15]_i_1_n_0
    SLICE_X64Y28         FDCE                                         r  Inst_bin2bcd/bcd4_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.507    14.848    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  Inst_bin2bcd/bcd4_reg[15]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y28         FDCE (Setup_fdce_C_CE)      -0.169    14.918    Inst_bin2bcd/bcd4_reg[15]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  6.101    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 Inst_bin2bcd/bcd4_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/bcd4_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.890ns (24.511%)  route 2.741ns (75.489%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.626     5.147    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  Inst_bin2bcd/bcd4_reg[8]/Q
                         net (fo=5, routed)           0.848     6.513    Inst_bin2bcd/bcd4_reg_n_0_[8]
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  Inst_bin2bcd/b_in_reg[8]_i_6/O
                         net (fo=4, routed)           0.830     7.467    Inst_bin2bcd/b_in_reg[8]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.591 r  Inst_bin2bcd/FSM_sequential_state[1]_i_2/O
                         net (fo=22, routed)          0.685     8.275    Inst_bin2bcd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.399 r  Inst_bin2bcd/bcd4[7]_i_1/O
                         net (fo=4, routed)           0.379     8.778    Inst_bin2bcd/bcd4[7]_i_1_n_0
    SLICE_X65Y31         FDCE                                         r  Inst_bin2bcd/bcd4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.509    14.850    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  Inst_bin2bcd/bcd4_reg[4]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.884    Inst_bin2bcd/bcd4_reg[4]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 Inst_bin2bcd/bcd4_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/bcd4_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.890ns (24.511%)  route 2.741ns (75.489%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.626     5.147    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  Inst_bin2bcd/bcd4_reg[8]/Q
                         net (fo=5, routed)           0.848     6.513    Inst_bin2bcd/bcd4_reg_n_0_[8]
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  Inst_bin2bcd/b_in_reg[8]_i_6/O
                         net (fo=4, routed)           0.830     7.467    Inst_bin2bcd/b_in_reg[8]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.591 r  Inst_bin2bcd/FSM_sequential_state[1]_i_2/O
                         net (fo=22, routed)          0.685     8.275    Inst_bin2bcd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.399 r  Inst_bin2bcd/bcd4[7]_i_1/O
                         net (fo=4, routed)           0.379     8.778    Inst_bin2bcd/bcd4[7]_i_1_n_0
    SLICE_X65Y31         FDCE                                         r  Inst_bin2bcd/bcd4_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.509    14.850    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  Inst_bin2bcd/bcd4_reg[5]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.884    Inst_bin2bcd/bcd4_reg[5]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 Inst_bin2bcd/bcd4_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/bcd4_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.890ns (24.511%)  route 2.741ns (75.489%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.626     5.147    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  Inst_bin2bcd/bcd4_reg[8]/Q
                         net (fo=5, routed)           0.848     6.513    Inst_bin2bcd/bcd4_reg_n_0_[8]
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  Inst_bin2bcd/b_in_reg[8]_i_6/O
                         net (fo=4, routed)           0.830     7.467    Inst_bin2bcd/b_in_reg[8]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.591 r  Inst_bin2bcd/FSM_sequential_state[1]_i_2/O
                         net (fo=22, routed)          0.685     8.275    Inst_bin2bcd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.399 r  Inst_bin2bcd/bcd4[7]_i_1/O
                         net (fo=4, routed)           0.379     8.778    Inst_bin2bcd/bcd4[7]_i_1_n_0
    SLICE_X65Y31         FDCE                                         r  Inst_bin2bcd/bcd4_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.509    14.850    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  Inst_bin2bcd/bcd4_reg[6]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Setup_fdce_C_CE)      -0.205    14.884    Inst_bin2bcd/bcd4_reg[6]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  6.106    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 Inst_bin2bcd/bcd4_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/bcd4_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.890ns (24.972%)  route 2.674ns (75.028%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.626     5.147    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  Inst_bin2bcd/bcd4_reg[8]/Q
                         net (fo=5, routed)           0.848     6.513    Inst_bin2bcd/bcd4_reg_n_0_[8]
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  Inst_bin2bcd/b_in_reg[8]_i_6/O
                         net (fo=4, routed)           0.830     7.467    Inst_bin2bcd/b_in_reg[8]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.591 r  Inst_bin2bcd/FSM_sequential_state[1]_i_2/O
                         net (fo=22, routed)          0.511     8.102    Inst_bin2bcd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X64Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.226 r  Inst_bin2bcd/bcd4[15]_i_1/O
                         net (fo=4, routed)           0.485     8.711    Inst_bin2bcd/bcd4[15]_i_1_n_0
    SLICE_X63Y29         FDCE                                         r  Inst_bin2bcd/bcd4_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.508    14.849    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Inst_bin2bcd/bcd4_reg[12]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.883    Inst_bin2bcd/bcd4_reg[12]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.172ns  (required time - arrival time)
  Source:                 Inst_bin2bcd/bcd4_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/bcd4_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.890ns (24.972%)  route 2.674ns (75.028%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.626     5.147    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  Inst_bin2bcd/bcd4_reg[8]/Q
                         net (fo=5, routed)           0.848     6.513    Inst_bin2bcd/bcd4_reg_n_0_[8]
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  Inst_bin2bcd/b_in_reg[8]_i_6/O
                         net (fo=4, routed)           0.830     7.467    Inst_bin2bcd/b_in_reg[8]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.591 r  Inst_bin2bcd/FSM_sequential_state[1]_i_2/O
                         net (fo=22, routed)          0.511     8.102    Inst_bin2bcd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X64Y28         LUT5 (Prop_lut5_I0_O)        0.124     8.226 r  Inst_bin2bcd/bcd4[15]_i_1/O
                         net (fo=4, routed)           0.485     8.711    Inst_bin2bcd/bcd4[15]_i_1_n_0
    SLICE_X63Y29         FDCE                                         r  Inst_bin2bcd/bcd4_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.508    14.849    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Inst_bin2bcd/bcd4_reg[14]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDCE (Setup_fdce_C_CE)      -0.205    14.883    Inst_bin2bcd/bcd4_reg[14]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  6.172    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 Inst_bin2bcd/bcd4_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/bcd4_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.890ns (25.393%)  route 2.615ns (74.607%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.626     5.147    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  Inst_bin2bcd/bcd4_reg[8]/Q
                         net (fo=5, routed)           0.848     6.513    Inst_bin2bcd/bcd4_reg_n_0_[8]
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  Inst_bin2bcd/b_in_reg[8]_i_6/O
                         net (fo=4, routed)           0.830     7.467    Inst_bin2bcd/b_in_reg[8]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.591 r  Inst_bin2bcd/FSM_sequential_state[1]_i_2/O
                         net (fo=22, routed)          0.338     7.929    Inst_bin2bcd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.053 r  Inst_bin2bcd/bcd4[11]_i_1/O
                         net (fo=4, routed)           0.600     8.652    Inst_bin2bcd/bcd4[11]_i_1_n_0
    SLICE_X63Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.508    14.849    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.883    Inst_bin2bcd/bcd4_reg[10]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 Inst_bin2bcd/bcd4_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/bcd4_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.890ns (25.393%)  route 2.615ns (74.607%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.626     5.147    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  Inst_bin2bcd/bcd4_reg[8]/Q
                         net (fo=5, routed)           0.848     6.513    Inst_bin2bcd/bcd4_reg_n_0_[8]
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  Inst_bin2bcd/b_in_reg[8]_i_6/O
                         net (fo=4, routed)           0.830     7.467    Inst_bin2bcd/b_in_reg[8]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.591 r  Inst_bin2bcd/FSM_sequential_state[1]_i_2/O
                         net (fo=22, routed)          0.338     7.929    Inst_bin2bcd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I0_O)        0.124     8.053 r  Inst_bin2bcd/bcd4[11]_i_1/O
                         net (fo=4, routed)           0.600     8.652    Inst_bin2bcd/bcd4[11]_i_1_n_0
    SLICE_X63Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.508    14.849    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[11]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDCE (Setup_fdce_C_CE)      -0.205    14.883    Inst_bin2bcd/bcd4_reg[11]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 Inst_bin2bcd/bcd4_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/bcd4_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.890ns (25.859%)  route 2.552ns (74.141%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.626     5.147    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.518     5.665 f  Inst_bin2bcd/bcd4_reg[8]/Q
                         net (fo=5, routed)           0.848     6.513    Inst_bin2bcd/bcd4_reg_n_0_[8]
    SLICE_X63Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.637 f  Inst_bin2bcd/b_in_reg[8]_i_6/O
                         net (fo=4, routed)           0.830     7.467    Inst_bin2bcd/b_in_reg[8]_i_6_n_0
    SLICE_X63Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.591 r  Inst_bin2bcd/FSM_sequential_state[1]_i_2/O
                         net (fo=22, routed)          0.685     8.275    Inst_bin2bcd/FSM_sequential_state[1]_i_2_n_0
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.399 r  Inst_bin2bcd/bcd4[7]_i_1/O
                         net (fo=4, routed)           0.190     8.589    Inst_bin2bcd/bcd4[7]_i_1_n_0
    SLICE_X64Y31         FDCE                                         r  Inst_bin2bcd/bcd4_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.509    14.850    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y31         FDCE                                         r  Inst_bin2bcd/bcd4_reg[7]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X64Y31         FDCE (Setup_fdce_C_CE)      -0.169    14.920    Inst_bin2bcd/bcd4_reg[7]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  6.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Inst_bin2bcd/bcd4_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/bcd4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.670%)  route 0.102ns (35.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.588     1.471    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  Inst_bin2bcd/bcd4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Inst_bin2bcd/bcd4_reg[6]/Q
                         net (fo=5, routed)           0.102     1.714    Inst_bin2bcd/L[6]
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.759 r  Inst_bin2bcd/bcd4[7]_i_2/O
                         net (fo=1, routed)           0.000     1.759    Inst_bin2bcd/bcd4[7]
    SLICE_X64Y31         FDCE                                         r  Inst_bin2bcd/bcd4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.857     1.984    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y31         FDCE                                         r  Inst_bin2bcd/bcd4_reg[7]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X64Y31         FDCE (Hold_fdce_C_D)         0.120     1.604    Inst_bin2bcd/bcd4_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_bin2bcd/b_in_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/b_in_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.711%)  route 0.115ns (38.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.588     1.471    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X58Y32         FDRE                                         r  Inst_bin2bcd/b_in_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_bin2bcd/b_in_reg_reg[3]/Q
                         net (fo=1, routed)           0.115     1.728    Inst_bin2bcd/in5[4]
    SLICE_X58Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.773 r  Inst_bin2bcd/b_in_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.773    Inst_bin2bcd/b_in_reg[4]
    SLICE_X58Y31         FDRE                                         r  Inst_bin2bcd/b_in_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.855     1.982    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X58Y31         FDRE                                         r  Inst_bin2bcd/b_in_reg_reg[4]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X58Y31         FDRE (Hold_fdre_C_D)         0.091     1.575    Inst_bin2bcd/b_in_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Inst_bin2bcd/b_in_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/b_in_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.589     1.472    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  Inst_bin2bcd/b_in_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  Inst_bin2bcd/b_in_reg_reg[7]/Q
                         net (fo=1, routed)           0.062     1.662    Inst_bin2bcd/in5[8]
    SLICE_X62Y32         LUT4 (Prop_lut4_I3_O)        0.099     1.761 r  Inst_bin2bcd/b_in_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.761    Inst_bin2bcd/b_in_reg[8]
    SLICE_X62Y32         FDRE                                         r  Inst_bin2bcd/b_in_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     1.985    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  Inst_bin2bcd/b_in_reg_reg[8]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y32         FDRE (Hold_fdre_C_D)         0.091     1.563    Inst_bin2bcd/b_in_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Inst_bin2bcd/bcd4_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/dec_100_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.833%)  route 0.136ns (49.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.587     1.470    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  Inst_bin2bcd/bcd4_reg[11]/Q
                         net (fo=5, routed)           0.136     1.748    Inst_bin2bcd/bcd4_reg_n_0_[11]
    SLICE_X64Y29         FDRE                                         r  Inst_bin2bcd/dec_100_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.855     1.982    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  Inst_bin2bcd/dec_100_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.063     1.546    Inst_bin2bcd/dec_100_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_bin2bcd/bcd4_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/dec_10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.897%)  route 0.160ns (53.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.588     1.471    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  Inst_bin2bcd/bcd4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Inst_bin2bcd/bcd4_reg[6]/Q
                         net (fo=5, routed)           0.160     1.772    Inst_bin2bcd/L[6]
    SLICE_X65Y29         FDRE                                         r  Inst_bin2bcd/dec_10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.855     1.982    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X65Y29         FDRE                                         r  Inst_bin2bcd/dec_10_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X65Y29         FDRE (Hold_fdre_C_D)         0.070     1.553    Inst_bin2bcd/dec_10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Inst_bin2bcd/b_in_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/b_in_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.589     1.472    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  Inst_bin2bcd/b_in_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Inst_bin2bcd/b_in_reg_reg[8]/Q
                         net (fo=1, routed)           0.174     1.787    Inst_bin2bcd/in5[9]
    SLICE_X63Y32         FDRE                                         r  Inst_bin2bcd/b_in_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     1.985    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  Inst_bin2bcd/b_in_reg_reg[9]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.072     1.557    Inst_bin2bcd/b_in_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Inst_bin2bcd/bcd4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/bcd4_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.089%)  route 0.128ns (37.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.589     1.472    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y32         FDCE                                         r  Inst_bin2bcd/bcd4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  Inst_bin2bcd/bcd4_reg[0]/Q
                         net (fo=5, routed)           0.128     1.764    Inst_bin2bcd/bcd4_reg_n_0_[0]
    SLICE_X65Y32         LUT5 (Prop_lut5_I3_O)        0.045     1.809 r  Inst_bin2bcd/bcd4[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    Inst_bin2bcd/bcd4[1]
    SLICE_X65Y32         FDCE                                         r  Inst_bin2bcd/bcd4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     1.985    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X65Y32         FDCE                                         r  Inst_bin2bcd/bcd4_reg[1]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X65Y32         FDCE (Hold_fdce_C_D)         0.091     1.576    Inst_bin2bcd/bcd4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Inst_bin2bcd/b_in_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/bcd4_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.111%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.589     1.472    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  Inst_bin2bcd/b_in_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Inst_bin2bcd/b_in_reg_reg[12]/Q
                         net (fo=1, routed)           0.185     1.798    Inst_bin2bcd/in70
    SLICE_X64Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  Inst_bin2bcd/bcd4[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    Inst_bin2bcd/bcd4[0]
    SLICE_X64Y32         FDCE                                         r  Inst_bin2bcd/bcd4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.858     1.985    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y32         FDCE                                         r  Inst_bin2bcd/bcd4_reg[0]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y32         FDCE (Hold_fdce_C_D)         0.120     1.606    Inst_bin2bcd/bcd4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Inst_bin2bcd/bcd4_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/dec_100_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.104%)  route 0.134ns (44.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.587     1.470    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  Inst_bin2bcd/bcd4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  Inst_bin2bcd/bcd4_reg[9]/Q
                         net (fo=4, routed)           0.134     1.768    Inst_bin2bcd/bcd4_reg_n_0_[9]
    SLICE_X65Y30         FDRE                                         r  Inst_bin2bcd/dec_100_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.856     1.983    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  Inst_bin2bcd/dec_100_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.047     1.530    Inst_bin2bcd/dec_100_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Inst_bin2bcd/bcd4_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_bin2bcd/dec_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.515%)  route 0.161ns (49.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.589     1.472    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X64Y32         FDCE                                         r  Inst_bin2bcd/bcd4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDCE (Prop_fdce_C_Q)         0.164     1.636 r  Inst_bin2bcd/bcd4_reg[0]/Q
                         net (fo=5, routed)           0.161     1.797    Inst_bin2bcd/bcd4_reg_n_0_[0]
    SLICE_X65Y30         FDRE                                         r  Inst_bin2bcd/dec_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.856     1.983    Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X65Y30         FDRE                                         r  Inst_bin2bcd/dec_1_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X65Y30         FDRE (Hold_fdre_C_D)         0.075     1.559    Inst_bin2bcd/dec_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   Inst_bin2bcd/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   Inst_bin2bcd/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y31   Inst_bin2bcd/b_in_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   Inst_bin2bcd/b_in_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y32   Inst_bin2bcd/b_in_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y32   Inst_bin2bcd/b_in_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y32   Inst_bin2bcd/b_in_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y32   Inst_bin2bcd/b_in_reg_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y32   Inst_bin2bcd/bcd4_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   div_clock_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   div_clock_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   div_clock_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   div_clock_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   div_clock_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   div_clock_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   div_clock_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   div_clock_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   Inst_bin2bcd/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   Inst_bin2bcd/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   Inst_bin2bcd/b_in_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   Inst_bin2bcd/b_in_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   Inst_bin2bcd/b_in_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y32   Inst_bin2bcd/b_in_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y32   Inst_bin2bcd/b_in_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y32   Inst_bin2bcd/bcd4_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y32   Inst_bin2bcd/bcd4_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y32   Inst_bin2bcd/bcd4_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y32   Inst_bin2bcd/bcd4_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y15   Inst_control_maxsonar/count_reg[4]/C



