Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/ise-vhdl/ALU/alu_top_test_isim_beh.exe -prj C:/ise-vhdl/ALU/alu_top_test_beh.prj work.alu_top_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/ise-vhdl/ALU/full_adder.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/ALU/seven_four.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/ALU/not_gate.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/ALU/increment.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/ALU/four_bit_xor.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/ALU/four_bit_subtract.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/ALU/four_bit_or.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/ALU/four_bit_and.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/ALU/four_bit_adder.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/ALU/decrement.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/ALU/alu_top.vhd" into library work
Parsing VHDL file "C:/ise-vhdl/ALU/alu_top_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture arch of entity full_adder [full_adder_default]
Compiling architecture arch of entity four_bit_adder [four_bit_adder_default]
Compiling architecture arch of entity four_bit_subtract [four_bit_subtract_default]
Compiling architecture arch of entity four_bit_and [four_bit_and_default]
Compiling architecture arch of entity four_bit_or [four_bit_or_default]
Compiling architecture arch of entity four_bit_xor [four_bit_xor_default]
Compiling architecture arch of entity increment [increment_default]
Compiling architecture arch of entity decrement [decrement_default]
Compiling architecture arch of entity not_a [not_a_default]
Compiling architecture behavioral of entity seven_four [seven_four_default]
Compiling architecture arch of entity alu_top [alu_top_default]
Compiling architecture behavior of entity alu_top_test
Time Resolution for simulation is 1ps.
Compiled 28 VHDL Units
Built simulation executable C:/ise-vhdl/ALU/alu_top_test_isim_beh.exe
Fuse Memory Usage: 38028 KB
Fuse CPU Usage: 484 ms
