
*** Running vivado
    with args -log StudentID.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source StudentID.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source StudentID.tcl -notrace
Command: synth_design -top StudentID -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19452 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 344.625 ; gain = 100.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'StudentID' [D:/Test Vivado/lab10_StudentID/src/StudentID.v:1]
	Parameter sim bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter_n' [D:/Test Vivado/lab10_StudentID/src/counter_n.v:1]
	Parameter n bound to: 250000 - type: integer 
	Parameter counter_bits bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_n' (1#1) [D:/Test Vivado/lab10_StudentID/src/counter_n.v:1]
INFO: [Synth 8-638] synthesizing module 'counter_n__parameterized0' [D:/Test Vivado/lab10_StudentID/src/counter_n.v:1]
	Parameter n bound to: 200 - type: integer 
	Parameter counter_bits bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_n__parameterized0' (1#1) [D:/Test Vivado/lab10_StudentID/src/counter_n.v:1]
INFO: [Synth 8-638] synthesizing module 'Circular_shifter' [D:/Test Vivado/lab10_StudentID/src/Cirular_shifter.v:1]
INFO: [Synth 8-256] done synthesizing module 'Circular_shifter' (2#1) [D:/Test Vivado/lab10_StudentID/src/Cirular_shifter.v:1]
INFO: [Synth 8-638] synthesizing module 'display' [D:/Test Vivado/lab10_StudentID/src/display.v:1]
INFO: [Synth 8-638] synthesizing module 'count4' [D:/Test Vivado/lab10_StudentID/src/count4.v:1]
INFO: [Synth 8-256] done synthesizing module 'count4' (3#1) [D:/Test Vivado/lab10_StudentID/src/count4.v:1]
INFO: [Synth 8-638] synthesizing module 'mux_4to1' [D:/Test Vivado/lab10_StudentID/src/mux_4to1.v:1]
INFO: [Synth 8-256] done synthesizing module 'mux_4to1' (4#1) [D:/Test Vivado/lab10_StudentID/src/mux_4to1.v:1]
INFO: [Synth 8-638] synthesizing module 'display_decoder' [D:/Test Vivado/lab10_StudentID/src/display_decoder.v:1]
INFO: [Synth 8-256] done synthesizing module 'display_decoder' (5#1) [D:/Test Vivado/lab10_StudentID/src/display_decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'decoder' [D:/Test Vivado/lab10_StudentID/src/decoder.v:1]
INFO: [Synth 8-226] default block is never used [D:/Test Vivado/lab10_StudentID/src/decoder.v:6]
INFO: [Synth 8-256] done synthesizing module 'decoder' (6#1) [D:/Test Vivado/lab10_StudentID/src/decoder.v:1]
INFO: [Synth 8-256] done synthesizing module 'display' (7#1) [D:/Test Vivado/lab10_StudentID/src/display.v:1]
INFO: [Synth 8-256] done synthesizing module 'StudentID' (8#1) [D:/Test Vivado/lab10_StudentID/src/StudentID.v:1]
WARNING: [Synth 8-3331] design mux_4to1 has unconnected port in3[3]
WARNING: [Synth 8-3331] design mux_4to1 has unconnected port in3[2]
WARNING: [Synth 8-3331] design mux_4to1 has unconnected port in3[1]
WARNING: [Synth 8-3331] design mux_4to1 has unconnected port in3[0]
WARNING: [Synth 8-3331] design count4 has unconnected port en
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 396.637 ; gain = 152.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 396.637 ; gain = 152.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 396.637 ; gain = 152.434
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'out4_reg' [D:/Test Vivado/lab10_StudentID/src/mux_4to1.v:8]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 396.637 ; gain = 152.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module counter_n__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Circular_shifter 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module count4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module mux_4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module display_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 7     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (display_1/mux_4to1_1/out4_reg[3]) is unused and will be removed from module StudentID.
WARNING: [Synth 8-3332] Sequential element (display_1/mux_4to1_1/out4_reg[2]) is unused and will be removed from module StudentID.
WARNING: [Synth 8-3332] Sequential element (display_1/mux_4to1_1/out4_reg[1]) is unused and will be removed from module StudentID.
WARNING: [Synth 8-3332] Sequential element (display_1/mux_4to1_1/out4_reg[0]) is unused and will be removed from module StudentID.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 539.820 ; gain = 295.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 539.820 ; gain = 295.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 540.148 ; gain = 295.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 540.148 ; gain = 295.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 540.148 ; gain = 295.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 540.148 ; gain = 295.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 540.148 ; gain = 295.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 540.148 ; gain = 295.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 540.148 ; gain = 295.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     7|
|5     |LUT3   |     2|
|6     |LUT4   |    12|
|7     |LUT5   |     8|
|8     |LUT6   |     9|
|9     |FDRE   |    59|
|10    |FDSE   |    21|
|11    |IBUF   |     2|
|12    |OBUF   |    63|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+--------------------------+------+
|      |Instance             |Module                    |Cells |
+------+---------------------+--------------------------+------+
|1     |top                  |                          |   191|
|2     |  Circular_shifter_1 |Circular_shifter          |    64|
|3     |  display_1          |display                   |     8|
|4     |    count4_1         |count4                    |     8|
|5     |  div_200            |counter_n__parameterized0 |    20|
|6     |  div_250000         |counter_n                 |    33|
+------+---------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 540.148 ; gain = 295.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 540.148 ; gain = 295.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 540.148 ; gain = 295.945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 639.188 ; gain = 407.984
INFO: [Common 17-1381] The checkpoint 'D:/Test Vivado/lab10_StudentID/vivado/lab10_StudentID.runs/synth_1/StudentID.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file StudentID_utilization_synth.rpt -pb StudentID_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 639.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec  8 21:08:42 2018...
