<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Create Clocks and Configure the PLL</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part73.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part75.htm">Next &gt;</a></p><p class="s13" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark147">&zwnj;</a>Create Clocks and Configure the PLL<a name="bookmark153">&zwnj;</a></p><p style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The first step in configuring the 2D NoC is to provide a global clock running at 200 MHz:</p><p class="s18" style="padding-top: 11pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">1. <span class="p">Connect a clock input using the clock I/O bank configuration in the I/O Designer Toolkit.</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 38pt;text-indent: 0pt;text-align: left;"><span><img width="619" height="387" alt="image" src="Image_106.jpg"/></span></p><p class="s14" style="padding-top: 5pt;padding-left: 177pt;text-indent: 0pt;text-align: left;">Figure 21: <span class="h4">Clock I/O Bank Configuration</span></p><p class="s18" style="padding-top: 9pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">2. <span class="p">Create a PLL using the PLL configuration GUI.</span></p><p style="padding-top: 4pt;padding-left: 36pt;text-indent: -13pt;text-align: left;"><span class="s18">3. </span>Configure the PLL so that it uses the new input clock as a reference input, and set the output frequency to 200 MHz. The output clock of the PLL can be renamed <span class="s19">noc_clk</span>, for example, to make it easier to identify.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 22pt;text-indent: 0pt;text-align: left;">4. <span class="p">If the clock for the 2D NoC is not used in the FPGA fabric, uncheck </span><span class="s10">Expose Clock Output to Core Fabric</span></p><p style="padding-left: 36pt;text-indent: 0pt;text-align: left;">so that it does not consume a clock resource in the FPGA fabric.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 38pt;text-indent: 0pt;text-align: left;"><span><img width="628" height="390" alt="image" src="Image_107.jpg"/></span></p><p class="s14" style="padding-top: 1pt;padding-left: 30pt;text-indent: 0pt;text-align: center;">Figure 22: <span class="h4">PLL Configuration</span></p><p class="s18" style="padding-top: 9pt;padding-left: 22pt;text-indent: 0pt;text-align: left;">5. <span class="p">When this clock is configured to the desired specifications, configure the 2D NoC itself.</span></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part73.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part75.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
