{
   ExpandedHierarchyInLayout: "",
   commentid: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port CLK -pg 1 -y 1510 -defaultsOSRD
preplace port DebugSel -pg 1 -y 1470 -defaultsOSRD
preplace port PS2_CLK -pg 1 -y 1830 -defaultsOSRD
preplace port PS2_DATA -pg 1 -y 1850 -defaultsOSRD
preplace port Rst -pg 1 -y 1800 -defaultsOSRD
preplace portBus RegSel -pg 1 -y 1750 -defaultsOSRD
preplace portBus Anode -pg 1 -y 1330 -defaultsOSRD
preplace portBus inttest -pg 1 -y 1880 -defaultsOSRD
preplace portBus Sel -pg 1 -y 1780 -defaultsOSRD
preplace portBus CCR -pg 1 -y 620 -defaultsOSRD
preplace portBus DinSw -pg 1 -y 1490 -defaultsOSRD
preplace portBus Cathode -pg 1 -y 1310 -defaultsOSRD
preplace inst RamAddBMux_0 -pg 1 -lvl 14 -y 1200 -defaultsOSRD
preplace inst InterruptHandler_0 -pg 1 -lvl 6 -y 980 -defaultsOSRD
preplace inst AMAMux_0 -pg 1 -lvl 9 -y 1120 -defaultsOSRD
preplace inst DynamicMux_1 -pg 1 -lvl 6 -y 1740 -defaultsOSRD
preplace inst decoder_0 -pg 1 -lvl 19 -y 1320 -defaultsOSRD
preplace inst ScanToAscii_0 -pg 1 -lvl 15 -y 1790 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 2 -y 1440 -defaultsOSRD
preplace inst Demux1to2_0 -pg 1 -lvl 10 -y 970 -defaultsOSRD
preplace inst clockdivider18_0 -pg 1 -lvl 18 -y 1810 -defaultsOSRD
preplace inst BranchUnit_0 -pg 1 -lvl 19 -y 630 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 13 -y 1160 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 12 -y 1510 -defaultsOSRD
preplace inst Mux2to1_0 -pg 1 -lvl 4 -y 1250 -defaultsOSRD
preplace inst RamDataMux_0 -pg 1 -lvl 14 -y 910 -defaultsOSRD
preplace inst xlslice_3 -pg 1 -lvl 12 -y 1600 -defaultsOSRD
preplace inst Mux2to1_1 -pg 1 -lvl 9 -y 970 -defaultsOSRD
preplace inst PCounter_0 -pg 1 -lvl 13 -y 1000 -defaultsOSRD
preplace inst Mux2to1_2 -pg 1 -lvl 11 -y 1420 -defaultsOSRD
preplace inst xlslice_10 -pg 1 -lvl 18 -y 1410 -defaultsOSRD
preplace inst ALUMuxB_0 -pg 1 -lvl 4 -y 1420 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -y 1450 -defaultsOSRD
preplace inst ps2Controller_0 -pg 1 -lvl 4 -y 1830 -defaultsOSRD
preplace inst xlslice_11 -pg 1 -lvl 18 -y 1500 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 17 -y 1660 -defaultsOSRD
preplace inst ALU_Shift_Unit_0 -pg 1 -lvl 6 -y 680 -defaultsOSRD
preplace inst xlslice_12 -pg 1 -lvl 18 -y 690 -defaultsOSRD
preplace inst xlslice_6 -pg 1 -lvl 18 -y 1050 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 15 -y 840 -defaultsOSRD
preplace inst debugmux_0 -pg 1 -lvl 17 -y 1460 -defaultsOSRD
preplace inst PS2Timeout_0 -pg 1 -lvl 5 -y 1770 -defaultsOSRD
preplace inst ExecReg_0 -pg 1 -lvl 5 -y 1290 -defaultsOSRD
preplace inst xlslice_7 -pg 1 -lvl 18 -y 1140 -defaultsOSRD
preplace inst MUXALU_0 -pg 1 -lvl 7 -y 410 -defaultsOSRD
preplace inst RegDebugMux_0 -pg 1 -lvl 10 -y 1590 -defaultsOSRD
preplace inst shiftregister_0 -pg 1 -lvl 16 -y 1790 -defaultsOSRD
preplace inst PCAddressMux_0 -pg 1 -lvl 12 -y 800 -defaultsOSRD
preplace inst RamAddAMux_0 -pg 1 -lvl 13 -y 1570 -defaultsOSRD
preplace inst Logic_Unit_0 -pg 1 -lvl 6 -y 350 -defaultsOSRD
preplace inst Arith_Unit_0 -pg 1 -lvl 6 -y 210 -defaultsOSRD
preplace inst divider_0 -pg 1 -lvl 6 -y 500 -defaultsOSRD
preplace inst xlslice_8 -pg 1 -lvl 18 -y 1230 -defaultsOSRD
preplace inst Mux4to1_0 -pg 1 -lvl 8 -y 1180 -defaultsOSRD
preplace inst Multiplier_VHDL_0 -pg 1 -lvl 6 -y 70 -defaultsOSRD
preplace inst FSMController_0 -pg 1 -lvl 7 -y 950 -defaultsOSRD
preplace inst DecodeUnit_0 -pg 1 -lvl 1 -y 1620 -defaultsOSRD
preplace inst xlslice_9 -pg 1 -lvl 18 -y 1320 -defaultsOSRD
preplace inst RegSelMux_0 -pg 1 -lvl 11 -y 1220 -defaultsOSRD
preplace inst RegisterBank_0 -pg 1 -lvl 12 -y 1310 -defaultsOSRD
preplace inst MemDebugMux_0 -pg 1 -lvl 14 -y 1610 -defaultsOSRD
preplace inst AccumReg_0 -pg 1 -lvl 8 -y 770 -defaultsOSRD
preplace netloc FSMController_0_MaskEn 1 7 12 2550 650 NJ 650 NJ 650 NJ 650 NJ 650 NJ 650 NJ 650 5270J 670 NJ 670 5910J 700 6220J 740 6460J
preplace netloc xlslice_11_Dout 1 18 1 6510J
preplace netloc xlslice_2_Dout 1 12 1 4500J
preplace netloc FSMController_0_SBSel 1 7 1 2580
preplace netloc FSMController_0_RamDataSel 1 7 7 2590 680 NJ 680 NJ 680 NJ 680 NJ 680 NJ 680 4870J
preplace netloc decoder_0_Anode 1 19 1 NJ
preplace netloc FSMController_0_MMSel 1 7 2 2620J 1030 3090
preplace netloc Rst_1 1 0 18 NJ 1800 NJ 1800 NJ 1800 870 1710 1200J 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 4540 1720 NJ 1720 NJ 1720 5580 1870 NJ 1870 6210J
preplace netloc DynamicMux_1_Dout 1 1 12 380J 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 2080 1330 2480J 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ
preplace netloc Mux2to1_0_Dout 1 4 1 1260
preplace netloc InterruptHandler_0_OUTINT0 1 6 1 1970
preplace netloc FSMController_0_DivEn 1 5 3 1640 580 2000J 550 2510
preplace netloc InterruptHandler_0_OUTINT1 1 6 1 2040
preplace netloc ALU_Shift_Unit_0_RESULT 1 6 1 1990
preplace netloc RegSelMux_0_OutA 1 11 1 4090
preplace netloc InterruptHandler_0_OUTINT2 1 6 1 1990
preplace netloc xlconcat_0_dout 1 3 1 N
preplace netloc DecodeUnit_0_AMA 1 1 8 NJ 1680 NJ 1680 820 1500 NJ 1500 NJ 1500 2050 1340 2520J 1060 3090J
preplace netloc RegSelMux_0_OutB 1 11 1 4080
preplace netloc InterruptHandler_0_OUTINT3 1 6 1 2060
preplace netloc DinSw_1 1 0 14 20J 1480 430J 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 3360J 1660 NJ 1660 NJ 1660 NJ 1660 4870J
preplace netloc Demux1to2_0_RamData 1 10 4 3720 860 4160J 900 4510J 880 NJ
preplace netloc FSMController_0_RegRead 1 7 5 2500 1330 NJ 1330 NJ 1330 NJ 1330 4140J
preplace netloc MUXALU_0_CCR_OUT 1 7 12 NJ 420 NJ 420 NJ 420 NJ 420 NJ 420 NJ 420 NJ 420 NJ 420 NJ 420 NJ 420 NJ 420 6490
preplace netloc xlslice_3_Dout 1 12 1 4560J
preplace netloc PS2_CLK_1 1 0 16 NJ 1830 NJ 1830 NJ 1830 840 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 5590
preplace netloc xlslice_10_Dout 1 18 1 6500J
preplace netloc FSMController_0_IRWrite 1 0 8 20 1760 NJ 1760 NJ 1760 840J 1680 NJ 1680 1630J 1660 NJ 1660 2490
preplace netloc FSMController_0_ClrCCR 1 7 12 2540 620 NJ 620 NJ 620 NJ 620 NJ 620 NJ 620 NJ 620 NJ 620 NJ 620 NJ 620 NJ 620 NJ
preplace netloc divider_0_CCR 1 6 1 1980
preplace netloc ExecReg_0_DoutA 1 5 1 1590
preplace netloc FSMController_0_CCRLoad 1 7 12 2570 640 NJ 640 NJ 640 NJ 640 NJ 640 NJ 640 NJ 640 NJ 640 NJ 640 NJ 640 NJ 640 6510J
preplace netloc ps2Controller_0_WriteEn1 1 4 1 1190
preplace netloc xlslice_12_Dout 1 18 1 6460J
preplace netloc ExecReg_0_DoutB 1 5 1 1610
preplace netloc divider_0_Result 1 6 1 1970
preplace netloc Sel_1 1 0 17 NJ 1780 NJ 1780 NJ 1780 860J 1700 NJ 1700 1590J 1810 2080J 1700 NJ 1700 NJ 1700 NJ 1700 NJ 1700 NJ 1700 NJ 1700 NJ 1700 NJ 1700 NJ 1700 5910J
preplace netloc FSMController_0_Lprom 1 7 1 N
preplace netloc FSMController_0_Reset 1 4 8 1290 1190 NJ 1190 2010J 1370 2640 880 NJ 880 NJ 880 NJ 880 4120
preplace netloc FSMController_0_AMASel 1 7 2 2610 1070 3070J
preplace netloc CLK_1 1 0 19 30 1490 400J 1550 NJ 1550 NJ 1550 1270 940 1620 610 2080 580 2670 660 NJ 660 NJ 660 NJ 660 4140 690 4550 820 NJ 820 5260 1560 NJ 1560 5890 1560 6210 630 6520J
preplace netloc FSMController_0_RegWA 1 7 5 2560 1310 NJ 1310 NJ 1310 NJ 1310 4110J
preplace netloc Multiplier_VHDL_0_Result 1 6 1 2080
preplace netloc ps2Controller_0_out_data 1 4 16 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ
preplace netloc FSMController_0_RegWB 1 7 5 2510 1320 NJ 1320 NJ 1320 NJ 1320 4130J
preplace netloc ps2Controller_0_Int0 1 4 2 1210 920 NJ
preplace netloc RamDataMux_0_Dout 1 14 1 5270
preplace netloc debugmux_0_Dout 1 17 1 6220
preplace netloc xlslice_7_Dout 1 18 1 6470J
preplace netloc ps2Controller_0_Int1 1 4 2 1180 960 NJ
preplace netloc ps2Controller_0_Int2 1 4 2 1250 980 NJ
preplace netloc clockdivider18_0_clk_out 1 18 1 6520
preplace netloc xlslice_1_Dout 1 13 1 NJ
preplace netloc blk_mem_gen_1_douta 1 3 15 840 1320 1260J 1380 NJ 1380 1970J 1390 2660 1050 NJ 1050 NJ 1050 NJ 1050 4100 890 4500J 870 4860J 830 5200 680 NJ 680 5900 690 NJ
preplace netloc MUXALU_0_ALU_OUT 1 7 1 2680
preplace netloc ps2Controller_0_WriteEn 1 5 12 1620 1820 2090J 1710 NJ 1710 NJ 1710 NJ 1710 NJ 1710 NJ 1710 NJ 1710 NJ 1710 NJ 1710 NJ 1710 N
preplace netloc ps2Controller_0_Int3 1 4 2 1280 1000 NJ
preplace netloc ps2Controller_0_keycode 1 4 11 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 5270
preplace netloc blk_mem_gen_1_doutb 1 3 12 840 1340 1230J 1400 NJ 1400 NJ 1400 2680 1270 NJ 1270 NJ 1270 3710J 1110 NJ 1110 NJ 1110 NJ 1110 5250
preplace netloc Mux2to1_2_Dout 1 11 1 4170
preplace netloc Logic_Unit_0_RESULT 1 6 1 N
preplace netloc AMAMux_0_AMAOut 1 9 1 3360
preplace netloc Demux1to2_0_RegData 1 10 1 3750
preplace netloc xlslice_0_Dout 1 2 1 NJ
preplace netloc FSMController_0_RamAddSelA 1 7 6 2540 1510 NJ 1510 NJ 1510 NJ 1510 4080J 1650 4560J
preplace netloc BranchUnit_0_BRANCH 1 6 14 2090 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 6840
preplace netloc FSMController_0_CCREn 1 7 12 2520 600 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 NJ 600 NJ
preplace netloc FSMController_0_RamAddSelB 1 7 7 2590 1280 NJ 1280 NJ 1280 3730J 1140 4070J 1160 4520J 1240 NJ
preplace netloc AccumReg_0_Accum_Out 1 8 1 3090
preplace netloc FSMController_0_INTCLR 1 5 3 1630 590 2010J 560 2480
preplace netloc Arith_Unit_0_RESULT 1 6 1 2060
preplace netloc decoder_0_Cathode 1 19 1 NJ
preplace netloc divider_0_done 1 6 1 2030
preplace netloc Mux2to1_1_Dout 1 9 1 3370
preplace netloc FSMController_0_Count 1 7 7 2570 1350 NJ 1350 NJ 1350 3760 1300 4100J 1170 4510 1230 4870J
preplace netloc DecodeUnit_0_SrcA 1 1 9 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 NJ 1580 3350
preplace netloc MemDebugMux_0_Dout 1 14 1 5210
preplace netloc xlslice_6_Dout 1 18 1 6480J
preplace netloc Multiplier_VHDL_0_CCR 1 6 1 2070
preplace netloc ps2Controller_0_validkey 1 4 12 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 NJ 1860 5600
preplace netloc ALUMuxB_0_Dout 1 4 1 1240
preplace netloc Net 1 5 3 1640 600 2020J 570 2470
preplace netloc DecodeUnit_0_SrcB 1 1 11 410J 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 4180
preplace netloc RegSel_1 1 0 10 NJ 1750 NJ 1750 NJ 1750 830J 1670 NJ 1670 1590J 1650 NJ 1650 NJ 1650 NJ 1650 3380J
preplace netloc PS2_DATA_1 1 0 4 NJ 1850 NJ 1850 NJ 1850 NJ
preplace netloc xlslice_8_Dout 1 18 1 6460J
preplace netloc Net2 1 1 6 420 870 NJ 870 NJ 870 NJ 870 NJ 870 NJ
preplace netloc FSMController_0_RegEn 1 7 5 2530 1340 NJ 1340 NJ 1340 NJ 1340 4160J
preplace netloc DecodeUnit_0_Opcode 1 1 6 390 860 NJ 860 NJ 860 NJ 860 1600 420 1960
preplace netloc DecodeUnit_0_waitprog 1 1 5 NJ 1600 NJ 1600 NJ 1600 NJ 1600 1610
preplace netloc Arith_Unit_0_CCR 1 6 1 2050
preplace netloc DynamicMux_1_Dout1 1 6 1 2070
preplace netloc ScanToAscii_0_ascii 1 15 1 5570
preplace netloc FSMController_0_PCLoad 1 7 6 NJ 890 NJ 890 NJ 890 NJ 890 4080J 920 4520
preplace netloc Mux4to1_0_Dout 1 8 1 3080
preplace netloc shiftregister_0_Dout 1 16 1 5900
preplace netloc FSMController_0_CounterSel 1 7 4 2630J 1080 3060J 1190 NJ 1190 3700
preplace netloc FSMController_0_PCINC 1 7 6 NJ 930 3080J 900 NJ 900 NJ 900 4130J 930 4500
preplace netloc RegisterBank_0_DoutA 1 3 14 820 1180 NJ 1180 NJ 1180 2020J 1360 2670 1290 NJ 1290 NJ 1290 3740 1500 4190J 1460 4560 1220 4860 1420 NJ 1420 NJ 1420 NJ
preplace netloc PCounter_0_Address 1 11 6 4170 910 4520J 890 4860 1100 NJ 1100 NJ 1100 5880
preplace netloc DecodeUnit_0_MASK 1 1 18 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 3350J 1680 NJ 1680 NJ 1680 NJ 1680 NJ 1680 5270J 1550 NJ 1550 NJ 1550 NJ 1550 6490
preplace netloc Logic_Unit_0_CCR 1 6 1 2040
preplace netloc RegisterBank_0_DoutB 1 3 14 830 1330 1220J 1390 NJ 1390 1960 1350 2550 1300 NJ 1300 NJ 1300 3750 1350 4070J 1450 4530 1210 4880 1440 NJ 1440 NJ 1440 NJ
preplace netloc FSMController_0_PCSel 1 7 5 2580 690 NJ 690 NJ 690 NJ 690 4120J
preplace netloc RamAddAMux_0_Add 1 13 1 4860
preplace netloc FSMController_0_RamWA 1 7 8 2560J 850 NJ 850 NJ 850 3700J 840 4070J 700 NJ 700 NJ 700 5220
preplace netloc FSMController_0_RamWB 1 7 8 2530 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 5230J
preplace netloc FSMController_0_INTADD 1 7 5 2660J 870 NJ 870 NJ 870 NJ 870 4090
preplace netloc DebugSel_1 1 0 14 NJ 1470 440J 1530 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ 1530 NJ 1530 3370 1670 NJ 1670 NJ 1670 NJ 1670 4880J
preplace netloc xlslice_9_Dout 1 18 1 NJ
preplace netloc FSMController_0_RegWriteSel 1 7 4 2580J 1090 3050J 1200 NJ 1200 3720
preplace netloc blk_mem_gen_0_douta 1 0 17 30 1770 NJ 1770 NJ 1770 850J 1690 NJ 1690 1640J 1670 1980J 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ 1690 NJ
preplace netloc PCAddressMux_0_Address 1 12 1 4540
preplace netloc RegDebugMux_0_Dout 1 10 1 3750
preplace netloc FSMController_0_PCEN 1 7 6 2650J 860 NJ 860 NJ 860 3710J 850 4080J 710 4560
preplace netloc FSMController_0_ALUSELB 1 2 6 640 1170 NJ 1170 NJ 1170 NJ 1170 2040J 1320 2470
preplace netloc FSMController_0_AccumEn 1 7 1 2600
preplace netloc FSMController_0_ExecEn 1 4 4 1300 1200 NJ 1200 1990J 1380 2460
preplace netloc BranchUnit_0_CCROut 1 13 7 4880 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 NJ 1000 6850
preplace netloc DecodeUnit_0_Immediate 1 1 12 370J 1570 NJ 1570 840 1510 NJ 1510 NJ 1510 NJ 1510 2470J 1500 NJ 1500 NJ 1500 3710J 1490 4150 1150 4530J
preplace netloc RamAddBMux_0_Add 1 14 1 5240
levelinfo -pg 1 0 200 540 730 1020 1440 1800 2270 2860 3220 3540 3910 4340 4710 5040 5420 5740 6060 6340 6680 6870 -top 0 -bot 1960
",
}
0
