{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1707854138188 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_functions.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138761 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_resync.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138762 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/altera_xcvr_reset_control.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138762 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/alt_xcvr_reset_counter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138762 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/plain_files.txt C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/plain_files.txt " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_channel/altera_xcvr_reset_control_1911/synth/plain_files.txt\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/xcvr_reset_controller/alt_mge_xcvr_reset_ctrl_txpll/altera_xcvr_reset_control_1911/synth/plain_files.txt\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138762 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_controller.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138902 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138902 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138912 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138914 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138914 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138915 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_controller.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138916 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_multi_channel/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138916 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138937 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138940 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138945 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_channel/altera_merlin_traffic_limiter_1921/synth/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138945 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_controller.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138948 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v " "File \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/address_decoder/address_decoder_top/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/gitwork/LL10G_Cyclone10GX_1/rtl/jtag_avalon_master/alt_jtag_csr_master/altera_reset_controller_1922/synth/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1707854138948 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "         tx_data_reg <= 64'h0; avalon_st_gen.v(904) " "Verilog HDL info at avalon_st_gen.v(904):          tx_data_reg <= 64'h0;" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 904 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                       ^ avalon_st_gen.v(904) " "Verilog HDL info at avalon_st_gen.v(904):                        ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 904 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(904) " "Verilog HDL syntax error at avalon_st_gen.v(904) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 904 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[63:32\] <= \{DA5,DA4,DA3,DA2\}; avalon_st_gen.v(907) " "Verilog HDL info at avalon_st_gen.v(907):             tx_data_reg\[63:32\] <= \{DA5,DA4,DA3,DA2\};" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 907 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                 ^ avalon_st_gen.v(907) " "Verilog HDL info at avalon_st_gen.v(907):                                  ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 907 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(907) " "Verilog HDL syntax error at avalon_st_gen.v(907) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 907 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[63:32\] <= \{DA5,DA4,DA3,DA2\}; avalon_st_gen.v(907) " "Verilog HDL info at avalon_st_gen.v(907):             tx_data_reg\[63:32\] <= \{DA5,DA4,DA3,DA2\};" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 907 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                   ^ avalon_st_gen.v(907) " "Verilog HDL info at avalon_st_gen.v(907):                                                    ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 907 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[31: 0\] <= \{DA1,DA0,SA5,SA4\}; avalon_st_gen.v(908) " "Verilog HDL info at avalon_st_gen.v(908):             tx_data_reg\[31: 0\] <= \{DA1,DA0,SA5,SA4\};" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 908 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                 ^ avalon_st_gen.v(908) " "Verilog HDL info at avalon_st_gen.v(908):                                  ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 908 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(908) " "Verilog HDL syntax error at avalon_st_gen.v(908) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 908 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[31: 0\] <= \{DA1,DA0,SA5,SA4\}; avalon_st_gen.v(908) " "Verilog HDL info at avalon_st_gen.v(908):             tx_data_reg\[31: 0\] <= \{DA1,DA0,SA5,SA4\};" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 908 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                   ^ avalon_st_gen.v(908) " "Verilog HDL info at avalon_st_gen.v(908):                                                    ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 908 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[63:32\] <= \{SA3,SA2,SA1,SA0\}; avalon_st_gen.v(910) " "Verilog HDL info at avalon_st_gen.v(910):             tx_data_reg\[63:32\] <= \{SA3,SA2,SA1,SA0\};" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 910 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                 ^ avalon_st_gen.v(910) " "Verilog HDL info at avalon_st_gen.v(910):                                  ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 910 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(910) " "Verilog HDL syntax error at avalon_st_gen.v(910) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 910 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[63:32\] <= \{SA3,SA2,SA1,SA0\}; avalon_st_gen.v(910) " "Verilog HDL info at avalon_st_gen.v(910):             tx_data_reg\[63:32\] <= \{SA3,SA2,SA1,SA0\};" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 910 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                   ^ avalon_st_gen.v(910) " "Verilog HDL info at avalon_st_gen.v(910):                                                    ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 910 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            if (do_IP) tx_data_reg\[31: 0\] <= \{16'h0800, 16'h4500\}; // Eth type (ipv4) , IP version IHL DSCP ECN avalon_st_gen.v(911) " "Verilog HDL info at avalon_st_gen.v(911):             if (do_IP) tx_data_reg\[31: 0\] <= \{16'h0800, 16'h4500\}; // Eth type (ipv4) , IP version IHL DSCP ECN" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 911 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141872 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                            ^ avalon_st_gen.v(911) " "Verilog HDL info at avalon_st_gen.v(911):                                             ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 911 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(911) " "Verilog HDL syntax error at avalon_st_gen.v(911) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 911 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "    else tx_data_reg\[31: 0\] <= \{length + 16'h6, seq_num\}; avalon_st_gen.v(912) " "Verilog HDL info at avalon_st_gen.v(912):     else tx_data_reg\[31: 0\] <= \{length + 16'h6, seq_num\};" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 912 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                              ^ avalon_st_gen.v(912) " "Verilog HDL info at avalon_st_gen.v(912):                               ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 912 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(912) " "Verilog HDL syntax error at avalon_st_gen.v(912) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 912 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[63:32\] <= \{length + 16'h02, 16'h0\}; // IP length , blank (don't want to mess up checksum) avalon_st_gen.v(914) " "Verilog HDL info at avalon_st_gen.v(914):             tx_data_reg\[63:32\] <= \{length + 16'h02, 16'h0\}; // IP length , blank (don't want to mess up checksum)" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 914 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                 ^ avalon_st_gen.v(914) " "Verilog HDL info at avalon_st_gen.v(914):                                  ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 914 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(914) " "Verilog HDL syntax error at avalon_st_gen.v(914) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 914 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[31: 0\] <= \{16'h4000, 16'h3011\}; // Don't fragment, TTL and UDP avalon_st_gen.v(915) " "Verilog HDL info at avalon_st_gen.v(915):             tx_data_reg\[31: 0\] <= \{16'h4000, 16'h3011\}; // Don't fragment, TTL and UDP" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 915 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                 ^ avalon_st_gen.v(915) " "Verilog HDL info at avalon_st_gen.v(915):                                  ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 915 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(915) " "Verilog HDL syntax error at avalon_st_gen.v(915) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 915 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[63:32\] <= \{16'hAFB5, 16'hC0A8\}; // Header chksum (for PACKET_SIZE 1512), src ip avalon_st_gen.v(917) " "Verilog HDL info at avalon_st_gen.v(917):             tx_data_reg\[63:32\] <= \{16'hAFB5, 16'hC0A8\}; // Header chksum (for PACKET_SIZE 1512), src ip" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 917 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                 ^ avalon_st_gen.v(917) " "Verilog HDL info at avalon_st_gen.v(917):                                  ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 917 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(917) " "Verilog HDL syntax error at avalon_st_gen.v(917) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 917 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[31: 0\] <= \{16'h0A0A, destip\[31:16\]\}; // src ip , dest ip avalon_st_gen.v(918) " "Verilog HDL info at avalon_st_gen.v(918):             tx_data_reg\[31: 0\] <= \{16'h0A0A, destip\[31:16\]\}; // src ip , dest ip" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 918 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                 ^ avalon_st_gen.v(918) " "Verilog HDL info at avalon_st_gen.v(918):                                  ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 918 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(918) " "Verilog HDL syntax error at avalon_st_gen.v(918) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 918 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[31: 0\] <= \{16'h0A0A, destip\[31:16\]\}; // src ip , dest ip avalon_st_gen.v(918) " "Verilog HDL info at avalon_st_gen.v(918):             tx_data_reg\[31: 0\] <= \{16'h0A0A, destip\[31:16\]\}; // src ip , dest ip" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 918 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                                           ^ avalon_st_gen.v(918) " "Verilog HDL info at avalon_st_gen.v(918):                                                            ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 918 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[63:32\] <= \{destip\[15:0\], 16'h07E6\}; // dest ip , src port avalon_st_gen.v(920) " "Verilog HDL info at avalon_st_gen.v(920):             tx_data_reg\[63:32\] <= \{destip\[15:0\], 16'h07E6\}; // dest ip , src port" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 920 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                 ^ avalon_st_gen.v(920) " "Verilog HDL info at avalon_st_gen.v(920):                                  ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 920 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(920) " "Verilog HDL syntax error at avalon_st_gen.v(920) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 920 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[31: 0\] <= \{16'h07E7, length - 16'h12\}; // dest po avalon_st_gen.v(921) " "Verilog HDL info at avalon_st_gen.v(921):             tx_data_reg\[31: 0\] <= \{16'h07E7, length - 16'h12\}; // dest po" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 921 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                 ^ avalon_st_gen.v(921) " "Verilog HDL info at avalon_st_gen.v(921):                                  ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 921 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(921) " "Verilog HDL syntax error at avalon_st_gen.v(921) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 921 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141873 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[63:32\] <= \{16'h0, seq_num\}; // UDP dummy checksum , seq_num avalon_st_gen.v(923) " "Verilog HDL info at avalon_st_gen.v(923):             tx_data_reg\[63:32\] <= \{16'h0, seq_num\}; // UDP dummy checksum , seq_num" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 923 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141874 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                 ^ avalon_st_gen.v(923) " "Verilog HDL info at avalon_st_gen.v(923):                                  ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 923 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141874 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(923) " "Verilog HDL syntax error at avalon_st_gen.v(923) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 923 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141874 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg\[31: 0\] <= \{packet_tx_count\[15:0\], verify_error_count2\}; // add count of verify errors avalon_st_gen.v(925) " "Verilog HDL info at avalon_st_gen.v(925):             tx_data_reg\[31: 0\] <= \{packet_tx_count\[15:0\], verify_error_count2\}; // add count of verify errors" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 925 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141874 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                                 ^ avalon_st_gen.v(925) " "Verilog HDL info at avalon_st_gen.v(925):                                  ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 925 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141874 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(925) " "Verilog HDL syntax error at avalon_st_gen.v(925) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 925 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141874 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "            tx_data_reg <= data_pattern; avalon_st_gen.v(927) " "Verilog HDL info at avalon_st_gen.v(927):             tx_data_reg <= data_pattern;" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 927 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141874 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "                          ^ avalon_st_gen.v(927) " "Verilog HDL info at avalon_st_gen.v(927):                           ^" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 927 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1707854141874 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "<= avalon_st_gen.v(927) " "Verilog HDL syntax error at avalon_st_gen.v(927) near text <=" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 927 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1707854141874 ""}
{ "Error" "EVRFX2_VERI_1188_UNCONVERTED" "reset avalon_st_gen.v(903) " "Verilog HDL error at avalon_st_gen.v(903): reset is not a constant" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 903 0 0 0 } }  } 0 14395 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Design Software" 0 -1 1707854141875 ""}
{ "Error" "EVRFX2_SV_ID_ISNT_A_TYPE" "tx_data_reg avalon_st_gen.v(904) " "SystemVerilog Type Name error at avalon_st_gen.v(904): \"tx_data_reg\" is not a type" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 904 0 0 0 } }  } 0 13560 "SystemVerilog Type Name error at %2!s!: \"%1!s!\" is not a type" 0 0 "Design Software" 0 -1 1707854141875 ""}
{ "Error" "EVRFX2_VERI_1188_UNCONVERTED" "S_DEST_SRC avalon_st_gen.v(906) " "Verilog HDL error at avalon_st_gen.v(906): S_DEST_SRC is not a constant" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 906 0 0 0 } }  } 0 14395 "Verilog HDL error at %2!s!: %1!s! is not a constant" 0 0 "Design Software" 0 -1 1707854141875 ""}
{ "Error" "EVRFX2_SV_ID_ISNT_A_TYPE" "tx_data_reg avalon_st_gen.v(907) " "SystemVerilog Type Name error at avalon_st_gen.v(907): \"tx_data_reg\" is not a type" {  } { { "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" "" { Text "C:/gitwork/LL10G_Cyclone10GX_1/rtl/ethernet_traffic_controller/eth_std_traffic_controller/avalon_st_gen.v" 907 0 0 0 } }  } 0 13560 "SystemVerilog Type Name error at %2!s!: \"%1!s!\" is not a type" 0 0 "Design Software" 0 -1 1707854141875 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1707854145083 ""}
