0.6
2018.3
Dec  7 2018
00:33:28
C:/Archlabs/Lab06-3/Lab06-3.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sim_1/imports/new/Top_tb.v,1589607498,verilog,,,,Top_tb,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/ALU.v,1590058254,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/ALUctr.v,,ALU,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/ALUctr.v,1589982601,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Ctr.v,,ALUctr,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Ctr.v,1590063698,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/new/DataHazard.v,,Ctr,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/InstMemory.v,1589983831,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/new/InterLock.v,,InstMemory,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/MUX.v,1587697065,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/PC.v,,MUX,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/PC.v,1589956757,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Registers.v,,PC,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Registers.v,1589954461,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Shiftleft.v,,Registers,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Shiftleft.v,1587697805,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Top.v,,Shiftleft,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/Top.v,1589956722,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/adder.v,,Top,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/adder.v,1588924685,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/dataMemory.v,,adder,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/dataMemory.v,1589954449,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/signext.v,,dataMemory,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/signext.v,1588914440,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sim_1/imports/new/Top_tb.v,,signext,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/new/EXMEM.v,1589955309,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/new/IDEX.v,,EXMEM,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/new/IDEX.v,1589981861,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/new/IFID.v,,IDEX,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/new/IFID.v,1589643192,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/InstMemory.v,,IFID,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/new/MEMWB.v,1589635875,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/MUX.v,,MEMWB,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/new/DataHazard.v,1589963759,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/new/EXMEM.v,,DataHazard,,,,,,,,
C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/new/InterLock.v,1589963910,verilog,,C:/Archlabs/Lab06-3/Lab06-3.srcs/sources_1/imports/sources_1/imports/sources_1/new/MEMWB.v,,InterLock,,,,,,,,
