// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "01/07/2025 15:12:06"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module UART_Tx_Wrapperr (
	clk_50M,
	tx);
input 	clk_50M;
output 	tx;

// Design Ports Information
// tx	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50M	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \tx~output_o ;
wire \clk_50M~input_o ;
wire \clk_50M~inputclkctrl_outclk ;
wire \counter[0]~105_combout ;
wire \counter[1]~35_combout ;
wire \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2]~0_combout ;
wire \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0_combout ;
wire \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~feeder_combout ;
wire \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~q ;
wire \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ;
wire \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0]~1_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|counter~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector0~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~1 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~2_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~3 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~4_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector28~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~5 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~6_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector27~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~7 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~8_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector26~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~9 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~10_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~11 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~12_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~13 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~14_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~15 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~16_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~17 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~18_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~19 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~20_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~21 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~22_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~23 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~24_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~25 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~26_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~27 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~28_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~29 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~30_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~31 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~32_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~33 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~34_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~35 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~36_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~37 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~38_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~39 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~40_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~41 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~42_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~43 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~44_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~45 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~46_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~47 ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add0~48_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~6_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~5_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~1_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~3_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~2_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~4_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector2~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ;
wire \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add1~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Add1~1_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector3~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ;
wire \u_UART_Tx_Wrapper|u_uart_tx|state.STOP~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Equal0~8_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|tx_done~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ;
wire \u_UART_Tx_Wrapper|Add1~0_combout ;
wire \u_UART_Tx_Wrapper|Selector2~3_combout ;
wire \u_UART_Tx_Wrapper|state.Wait~q ;
wire \u_UART_Tx_Wrapper|Add1~1 ;
wire \u_UART_Tx_Wrapper|Add1~2_combout ;
wire \u_UART_Tx_Wrapper|Add1~3 ;
wire \u_UART_Tx_Wrapper|Add1~4_combout ;
wire \u_UART_Tx_Wrapper|Add1~5 ;
wire \u_UART_Tx_Wrapper|Add1~6_combout ;
wire \u_UART_Tx_Wrapper|Add1~7 ;
wire \u_UART_Tx_Wrapper|Add1~8_combout ;
wire \u_UART_Tx_Wrapper|Add1~9 ;
wire \u_UART_Tx_Wrapper|Add1~10_combout ;
wire \u_UART_Tx_Wrapper|Add1~11 ;
wire \u_UART_Tx_Wrapper|Add1~12_combout ;
wire \u_UART_Tx_Wrapper|counter~1_combout ;
wire \u_UART_Tx_Wrapper|Add1~13 ;
wire \u_UART_Tx_Wrapper|Add1~14_combout ;
wire \u_UART_Tx_Wrapper|Add1~15 ;
wire \u_UART_Tx_Wrapper|Add1~16_combout ;
wire \u_UART_Tx_Wrapper|Add1~17 ;
wire \u_UART_Tx_Wrapper|Add1~18_combout ;
wire \u_UART_Tx_Wrapper|Add1~19 ;
wire \u_UART_Tx_Wrapper|Add1~20_combout ;
wire \u_UART_Tx_Wrapper|counter~0_combout ;
wire \u_UART_Tx_Wrapper|Add1~21 ;
wire \u_UART_Tx_Wrapper|Add1~22_combout ;
wire \u_UART_Tx_Wrapper|counter~2_combout ;
wire \u_UART_Tx_Wrapper|Add1~23 ;
wire \u_UART_Tx_Wrapper|Add1~24_combout ;
wire \u_UART_Tx_Wrapper|counter~3_combout ;
wire \u_UART_Tx_Wrapper|Add1~25 ;
wire \u_UART_Tx_Wrapper|Add1~26_combout ;
wire \u_UART_Tx_Wrapper|Add1~27 ;
wire \u_UART_Tx_Wrapper|Add1~28_combout ;
wire \u_UART_Tx_Wrapper|Add1~29 ;
wire \u_UART_Tx_Wrapper|Add1~30_combout ;
wire \u_UART_Tx_Wrapper|counter~4_combout ;
wire \u_UART_Tx_Wrapper|Add1~31 ;
wire \u_UART_Tx_Wrapper|Add1~32_combout ;
wire \u_UART_Tx_Wrapper|Add1~33 ;
wire \u_UART_Tx_Wrapper|Add1~34_combout ;
wire \u_UART_Tx_Wrapper|Add1~35 ;
wire \u_UART_Tx_Wrapper|Add1~36_combout ;
wire \u_UART_Tx_Wrapper|Add1~37 ;
wire \u_UART_Tx_Wrapper|Add1~38_combout ;
wire \u_UART_Tx_Wrapper|Equal1~5_combout ;
wire \u_UART_Tx_Wrapper|Add1~39 ;
wire \u_UART_Tx_Wrapper|Add1~40_combout ;
wire \u_UART_Tx_Wrapper|Add1~41 ;
wire \u_UART_Tx_Wrapper|Add1~42_combout ;
wire \u_UART_Tx_Wrapper|Add1~43 ;
wire \u_UART_Tx_Wrapper|Add1~44_combout ;
wire \u_UART_Tx_Wrapper|Add1~45 ;
wire \u_UART_Tx_Wrapper|Add1~46_combout ;
wire \u_UART_Tx_Wrapper|Add1~47 ;
wire \u_UART_Tx_Wrapper|Add1~48_combout ;
wire \u_UART_Tx_Wrapper|Equal1~6_combout ;
wire \u_UART_Tx_Wrapper|Equal1~1_combout ;
wire \u_UART_Tx_Wrapper|Equal1~2_combout ;
wire \u_UART_Tx_Wrapper|Equal1~0_combout ;
wire \u_UART_Tx_Wrapper|Equal1~3_combout ;
wire \u_UART_Tx_Wrapper|Equal1~4_combout ;
wire \u_UART_Tx_Wrapper|Equal1~7_combout ;
wire \counter[1]~36 ;
wire \counter[2]~37_combout ;
wire \counter[2]~38 ;
wire \counter[3]~39_combout ;
wire \counter[3]~40 ;
wire \counter[4]~41_combout ;
wire \counter[4]~42 ;
wire \counter[5]~43_combout ;
wire \counter[5]~44 ;
wire \counter[6]~45_combout ;
wire \counter[6]~46 ;
wire \counter[7]~47_combout ;
wire \counter[7]~48 ;
wire \counter[8]~49_combout ;
wire \counter[8]~50 ;
wire \counter[9]~51_combout ;
wire \counter[9]~52 ;
wire \counter[10]~53_combout ;
wire \counter[10]~54 ;
wire \counter[11]~55_combout ;
wire \counter[11]~56 ;
wire \counter[12]~57_combout ;
wire \counter[12]~58 ;
wire \counter[13]~59_combout ;
wire \counter[13]~60 ;
wire \counter[14]~61_combout ;
wire \counter[14]~62 ;
wire \counter[15]~63_combout ;
wire \counter[15]~64 ;
wire \counter[16]~65_combout ;
wire \counter[16]~66 ;
wire \counter[17]~67_combout ;
wire \counter[17]~68 ;
wire \counter[18]~69_combout ;
wire \counter[18]~70 ;
wire \counter[19]~71_combout ;
wire \counter[19]~72 ;
wire \counter[20]~73_combout ;
wire \counter[20]~74 ;
wire \counter[21]~75_combout ;
wire \counter[21]~76 ;
wire \counter[22]~77_combout ;
wire \counter[22]~78 ;
wire \counter[23]~79_combout ;
wire \counter[23]~80 ;
wire \counter[24]~81_combout ;
wire \counter[24]~82 ;
wire \counter[25]~83_combout ;
wire \counter[25]~84 ;
wire \counter[26]~85_combout ;
wire \counter[26]~86 ;
wire \counter[27]~87_combout ;
wire \counter[27]~88 ;
wire \counter[28]~89_combout ;
wire \counter[28]~90 ;
wire \counter[29]~91_combout ;
wire \counter[29]~92 ;
wire \counter[30]~93_combout ;
wire \counter[30]~94 ;
wire \counter[31]~95_combout ;
wire \counter[31]~96 ;
wire \counter[32]~97_combout ;
wire \counter[32]~98 ;
wire \counter[33]~99_combout ;
wire \counter[33]~100 ;
wire \counter[34]~101_combout ;
wire \counter[34]~102 ;
wire \counter[35]~103_combout ;
wire \Equal1~0_combout ;
wire \Equal1~3_combout ;
wire \Equal1~1_combout ;
wire \Equal1~2_combout ;
wire \Equal1~4_combout ;
wire \Equal1~8_combout ;
wire \Equal1~7_combout ;
wire \Equal1~6_combout ;
wire \Equal1~5_combout ;
wire \Equal1~9_combout ;
wire \Equal1~10_combout ;
wire \start~0_combout ;
wire \start~q ;
wire \u_UART_Tx_Wrapper|Selector1~4_combout ;
wire \u_UART_Tx_Wrapper|Selector1~5_combout ;
wire \u_UART_Tx_Wrapper|state.IDLE~q ;
wire \u_UART_Tx_Wrapper|Selector0~5_combout ;
wire \u_UART_Tx_Wrapper|Selector3~0_combout ;
wire \u_UART_Tx_Wrapper|index[0]~4_combout ;
wire \u_UART_Tx_Wrapper|index[0]~0_combout ;
wire \u_UART_Tx_Wrapper|index~1_combout ;
wire \u_UART_Tx_Wrapper|index~3_combout ;
wire \u_UART_Tx_Wrapper|index~2_combout ;
wire \u_UART_Tx_Wrapper|Selector0~2_combout ;
wire \u_UART_Tx_Wrapper|Selector0~3_combout ;
wire \u_UART_Tx_Wrapper|Selector0~4_combout ;
wire \u_UART_Tx_Wrapper|state.DATA~q ;
wire \u_UART_Tx_Wrapper|Selector3~1_combout ;
wire \u_UART_Tx_Wrapper|Selector3~2_combout ;
wire \u_UART_Tx_Wrapper|state.START~q ;
wire \u_UART_Tx_Wrapper|Selector4~0_combout ;
wire \u_UART_Tx_Wrapper|tx_start~q ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector1~1_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector1~2_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector1~3_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|state.START~q ;
wire \u_UART_Tx_Wrapper|Mux7~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~5_combout ;
wire \u_UART_Tx_Wrapper|Mux1~0_combout ;
wire \u_UART_Tx_Wrapper|Mux2~0_combout ;
wire \u_UART_Tx_Wrapper|data_send[3]~feeder_combout ;
wire \u_UART_Tx_Wrapper|Mux6~0_combout ;
wire \u_UART_Tx_Wrapper|Mux5~0_combout ;
wire \u_UART_Tx_Wrapper|Mux4~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~2_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~10_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Mux0~0_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Mux0~1_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~3_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~4_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~6_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~7_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~8_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|Selector5~9_combout ;
wire \u_UART_Tx_Wrapper|u_uart_tx|tx~q ;
wire [3:0] \u_UART_Tx_Wrapper|index ;
wire [35:0] counter;
wire [24:0] \u_UART_Tx_Wrapper|u_uart_tx|counter ;
wire [2:0] \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent ;
wire [2:0] \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter ;
wire [0:7] \u_UART_Tx_Wrapper|data_send ;
wire [24:0] \u_UART_Tx_Wrapper|counter ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \tx~output (
	.i(!\u_UART_Tx_Wrapper|u_uart_tx|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\tx~output_o ),
	.obar());
// synopsys translate_off
defparam \tx~output .bus_hold = "false";
defparam \tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk_50M~input (
	.i(clk_50M),
	.ibar(gnd),
	.o(\clk_50M~input_o ));
// synopsys translate_off
defparam \clk_50M~input .bus_hold = "false";
defparam \clk_50M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk_50M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_50M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_50M~inputclkctrl .clock_type = "global clock";
defparam \clk_50M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneive_lcell_comb \counter[0]~105 (
// Equation(s):
// \counter[0]~105_combout  = !counter[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(counter[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\counter[0]~105_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~105 .lut_mask = 16'h0F0F;
defparam \counter[0]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N13
dffeas \counter[0] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[0]~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cycloneive_lcell_comb \counter[1]~35 (
// Equation(s):
// \counter[1]~35_combout  = (counter[0] & (counter[1] $ (VCC))) # (!counter[0] & (counter[1] & VCC))
// \counter[1]~36  = CARRY((counter[0] & counter[1]))

	.dataa(counter[0]),
	.datab(counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter[1]~35_combout ),
	.cout(\counter[1]~36 ));
// synopsys translate_off
defparam \counter[1]~35 .lut_mask = 16'h6688;
defparam \counter[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y26_N15
dffeas \counter[1] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[1]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N10
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2]~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2]~0_combout  = \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [2] $ (((counter[1] & counter[0])))

	.dataa(gnd),
	.datab(counter[1]),
	.datac(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [2]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2]~0 .lut_mask = 16'h3CF0;
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N11
dffeas \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N22
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0_combout  = \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~q  $ (((\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [2] & (counter[0] & counter[1]))))

	.dataa(\u_UART_Tx_Wrapper|u_Frequency_Scaling|s_clk_counter [2]),
	.datab(counter[0]),
	.datac(counter[1]),
	.datad(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~q ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0 .lut_mask = 16'h7F80;
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~feeder (
// Equation(s):
// \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~feeder_combout  = \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~0_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~feeder .lut_mask = 16'hFF00;
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y30_N29
dffeas \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl .clock_type = "global clock";
defparam \u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0]~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0]~1_combout  = !\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0]~1 .lut_mask = 16'h0F0F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~0_combout  = \u_UART_Tx_Wrapper|u_uart_tx|counter [0] $ (GND)
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~1  = CARRY(!\u_UART_Tx_Wrapper|u_uart_tx|counter [0])

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~0_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~1 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~0 .lut_mask = 16'hCC33;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|counter~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|counter~0_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~0_combout  & !\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout )

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Add0~0_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter~0 .lut_mask = 16'h0303;
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector0~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector0~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q  & (!\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ) # (\u_UART_Tx_Wrapper|tx_start~q )))) # 
// (!\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q  & (((\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ) # (\u_UART_Tx_Wrapper|tx_start~q ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.datad(\u_UART_Tx_Wrapper|tx_start~q ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector0~0 .lut_mask = 16'h7770;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N31
dffeas \u_UART_Tx_Wrapper|u_uart_tx|state.IDLE (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.IDLE .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N7
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[0] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[0] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~2 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~2_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [1] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~1 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [1] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~1 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~3  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~1 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [1]))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~1 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~2_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~3 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~2 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N11
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[1] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[1] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~4 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~4_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [2] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~3  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [2] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~3  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~5  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [2] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~3 ))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~3 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~4_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~5 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~4 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector28~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector28~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Add0~4_combout  & !\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout )

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Add0~4_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector28~0 .lut_mask = 16'h0C0C;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N17
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[2] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[2] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~6 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~6_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [3] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~5 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [3] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~5 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~7  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~5 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [3]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~5 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~6_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~7 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~6 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector27~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector27~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Add0~6_combout  & !\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Add0~6_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector27~0 .lut_mask = 16'h00F0;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N1
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[3] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[3] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~8 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~8_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [4] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~7  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [4] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~7  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~9  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [4] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~7 ))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~7 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~8_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~9 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~8 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector26~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector26~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Add0~8_combout  & !\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout )

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Add0~8_combout ),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector26~0 .lut_mask = 16'h00CC;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N7
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[4] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[4] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~10 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~10_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [5] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~9 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [5] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~9 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~11  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~9 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [5]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~9 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~10_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~11 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~10 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N19
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[5] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[5] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~12 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~12_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [6] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~11  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [6] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~11  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~13  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [6] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~11 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~11 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~12_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~13 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~12 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N21
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[6] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[6] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~14 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~14_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [7] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~13 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [7] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~13 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~15  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~13 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [7]))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~13 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~14_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~15 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~14 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N23
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[7] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[7] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~16 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~16_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [8] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~15  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [8] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~15  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~17  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [8] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~15 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~15 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~16_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~17 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~16 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N25
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[8] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[8] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~18 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~18_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [9] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~17 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [9] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~17 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~19  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~17 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [9]))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~17 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~18_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~19 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~18 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N27
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[9] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[9] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~20 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~20_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [10] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~19  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [10] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~19  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~21  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [10] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~19 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~19 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~20_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~21 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~20 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N29
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[10] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[10] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~22 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~22_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [11] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~21 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [11] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~21 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~23  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~21 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [11]))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~21 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~22_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~23 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~22 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y19_N31
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[11] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[11] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~24 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~24_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [12] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~23  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [12] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~23  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~25  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [12] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~23 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~23 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~24_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~25 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~24 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N1
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[12] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[12] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~26 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~26_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [13] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~25 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [13] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~25 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~27  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~25 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [13]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~25 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~26_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~27 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~26 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N3
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[13] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[13] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~28 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~28_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [14] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~27  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [14] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~27  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~29  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [14] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~27 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~27 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~28_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~29 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~28 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N5
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[14] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[14] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~30 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~30_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [15] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~29 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [15] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~29 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~31  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~29 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [15]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~29 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~30_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~31 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~30 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N7
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[15] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[15] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~32 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~32_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [16] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~31  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [16] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~31  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~33  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [16] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~31 ))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~31 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~32_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~33 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~32 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N9
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[16] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[16] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~34 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~34_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [17] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~33 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [17] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~33 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~35  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~33 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [17]))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~33 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~34_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~35 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~34 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N11
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[17] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[17] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~36 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~36_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [18] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~35  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [18] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~35  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~37  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [18] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~35 ))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~35 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~36_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~37 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~36 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N13
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[18] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[18] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~38 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~38_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [19] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~37 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [19] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~37 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~39  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~37 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [19]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~37 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~38_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~39 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~38 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N15
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[19] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[19] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~40 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~40_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [20] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~39  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [20] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~39  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~41  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [20] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~39 ))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~39 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~40_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~41 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~40 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N17
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[20] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[20] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~42 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~42_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [21] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~41 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [21] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~41 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~43  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~41 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [21]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~41 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~42_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~43 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~42 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N19
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[21] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[21] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~44 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~44_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [22] & (\u_UART_Tx_Wrapper|u_uart_tx|Add0~43  $ (GND))) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [22] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~43  & VCC))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~45  = CARRY((\u_UART_Tx_Wrapper|u_uart_tx|counter [22] & !\u_UART_Tx_Wrapper|u_uart_tx|Add0~43 ))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~43 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~44_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~45 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~44 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N21
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[22] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[22] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~46 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~46_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [23] & (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~45 )) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [23] & ((\u_UART_Tx_Wrapper|u_uart_tx|Add0~45 ) # (GND)))
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~47  = CARRY((!\u_UART_Tx_Wrapper|u_uart_tx|Add0~45 ) # (!\u_UART_Tx_Wrapper|u_uart_tx|counter [23]))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~45 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~46_combout ),
	.cout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~47 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~46 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N23
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[23] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[23] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add0~48 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add0~48_combout  = \u_UART_Tx_Wrapper|u_uart_tx|counter [24] $ (!\u_UART_Tx_Wrapper|u_uart_tx|Add0~47 )

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_UART_Tx_Wrapper|u_uart_tx|Add0~47 ),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~48 .lut_mask = 16'hA5A5;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y18_N25
dffeas \u_UART_Tx_Wrapper|u_uart_tx|counter[24] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[24] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~6 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~6_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|counter [23] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [21] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [22] & !\u_UART_Tx_Wrapper|u_uart_tx|counter [24])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [23]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [21]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|counter [22]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|counter [24]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~6 .lut_mask = 16'h0001;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~5 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~5_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|counter [17] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [19] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [18] & !\u_UART_Tx_Wrapper|u_uart_tx|counter [20])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [17]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [19]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|counter [18]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|counter [20]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~5 .lut_mask = 16'h0001;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~1_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [4] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [5] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [2] & \u_UART_Tx_Wrapper|u_uart_tx|counter [3])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [4]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [5]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|counter [2]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|counter [3]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~1 .lut_mask = 16'h0200;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~0_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|counter [9] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [6] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [7] & !\u_UART_Tx_Wrapper|u_uart_tx|counter [8])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [9]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [6]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|counter [7]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|counter [8]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~0 .lut_mask = 16'h0001;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~3 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~3_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|counter [15] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [13] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [14] & !\u_UART_Tx_Wrapper|u_uart_tx|counter [16])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [15]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [13]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|counter [14]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|counter [16]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~3 .lut_mask = 16'h0001;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~2 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~2_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|counter [1] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [10] & (!\u_UART_Tx_Wrapper|u_uart_tx|counter [12] & !\u_UART_Tx_Wrapper|u_uart_tx|counter [11])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [1]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [10]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|counter [12]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|counter [11]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~2 .lut_mask = 16'h0002;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~4 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~4_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~1_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~0_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~3_combout  & \u_UART_Tx_Wrapper|u_uart_tx|Equal0~2_combout )))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~1_combout ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~0_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~3_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~4 .lut_mask = 16'h8000;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N2
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|counter [0] & (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~6_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~5_combout  & \u_UART_Tx_Wrapper|u_uart_tx|Equal0~4_combout )))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|counter [0]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~6_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~5_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7 .lut_mask = 16'h4000;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N8
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector2~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector2~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|state.START~q ) # ((!\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout  & \u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q )))) # 
// (!\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & (((\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|state.START~q ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector2~0 .lut_mask = 16'hFC70;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N9
dffeas \u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N14
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q  & \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0 .lut_mask = 16'hF000;
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N1
dffeas \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N10
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add1~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add1~0_combout  = \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1] $ (\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0])

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add1~0 .lut_mask = 16'h55AA;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N7
dffeas \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[1] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_UART_Tx_Wrapper|u_uart_tx|Add1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[1] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N0
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Add1~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Add1~1_combout  = \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [2] $ (((\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0] & \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [2]),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add1~1 .lut_mask = 16'h5AAA;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N11
dffeas \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_UART_Tx_Wrapper|u_uart_tx|Add1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N6
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal1~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [2] & (\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1] & \u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [2]),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal1~0 .lut_mask = 16'hA000;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector3~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector3~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q )))) # (!\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  
// & (((\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector3~0 .lut_mask = 16'hB830;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N13
dffeas \u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|state.STOP~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|state.STOP~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q )) # (!\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q )))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.STOP~0 .lut_mask = 16'hB8B8;
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.STOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N27
dffeas \u_UART_Tx_Wrapper|u_uart_tx|state.STOP (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.STOP .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Equal0~8 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Equal0~8_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~6_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~5_combout  & \u_UART_Tx_Wrapper|u_uart_tx|Equal0~4_combout ))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~6_combout ),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~5_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~8 .lut_mask = 16'hA000;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|tx_done~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|tx_done~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q  & ((\u_UART_Tx_Wrapper|u_uart_tx|Equal0~8_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|counter [0])) # (!\u_UART_Tx_Wrapper|u_uart_tx|Equal0~8_combout  & 
// ((\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ))))) # (!\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q  & (((\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|counter [0]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~8_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|tx_done~0 .lut_mask = 16'hD8F0;
defparam \u_UART_Tx_Wrapper|u_uart_tx|tx_done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N29
dffeas \u_UART_Tx_Wrapper|u_uart_tx|tx_done (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|tx_done .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|tx_done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~0_combout  = \u_UART_Tx_Wrapper|counter [0] $ (VCC)
// \u_UART_Tx_Wrapper|Add1~1  = CARRY(\u_UART_Tx_Wrapper|counter [0])

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Add1~0_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~1 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~0 .lut_mask = 16'h33CC;
defparam \u_UART_Tx_Wrapper|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector2~3 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector2~3_combout  = (\u_UART_Tx_Wrapper|Equal1~7_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q  & ((\u_UART_Tx_Wrapper|state.IDLE~q )))) # (!\u_UART_Tx_Wrapper|Equal1~7_combout  & ((\u_UART_Tx_Wrapper|state.Wait~q ) # 
// ((\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q  & \u_UART_Tx_Wrapper|state.IDLE~q ))))

	.dataa(\u_UART_Tx_Wrapper|Equal1~7_combout ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ),
	.datac(\u_UART_Tx_Wrapper|state.Wait~q ),
	.datad(\u_UART_Tx_Wrapper|state.IDLE~q ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector2~3 .lut_mask = 16'hDC50;
defparam \u_UART_Tx_Wrapper|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N27
dffeas \u_UART_Tx_Wrapper|state.Wait (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|state.Wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|state.Wait .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|state.Wait .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \u_UART_Tx_Wrapper|counter[0] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[0] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~2 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~2_combout  = (\u_UART_Tx_Wrapper|counter [1] & (!\u_UART_Tx_Wrapper|Add1~1 )) # (!\u_UART_Tx_Wrapper|counter [1] & ((\u_UART_Tx_Wrapper|Add1~1 ) # (GND)))
// \u_UART_Tx_Wrapper|Add1~3  = CARRY((!\u_UART_Tx_Wrapper|Add1~1 ) # (!\u_UART_Tx_Wrapper|counter [1]))

	.dataa(\u_UART_Tx_Wrapper|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~1 ),
	.combout(\u_UART_Tx_Wrapper|Add1~2_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~3 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~2 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \u_UART_Tx_Wrapper|counter[1] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[1] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~4 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~4_combout  = (\u_UART_Tx_Wrapper|counter [2] & (\u_UART_Tx_Wrapper|Add1~3  $ (GND))) # (!\u_UART_Tx_Wrapper|counter [2] & (!\u_UART_Tx_Wrapper|Add1~3  & VCC))
// \u_UART_Tx_Wrapper|Add1~5  = CARRY((\u_UART_Tx_Wrapper|counter [2] & !\u_UART_Tx_Wrapper|Add1~3 ))

	.dataa(\u_UART_Tx_Wrapper|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~3 ),
	.combout(\u_UART_Tx_Wrapper|Add1~4_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~5 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~4 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \u_UART_Tx_Wrapper|counter[2] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[2] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~6 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~6_combout  = (\u_UART_Tx_Wrapper|counter [3] & (!\u_UART_Tx_Wrapper|Add1~5 )) # (!\u_UART_Tx_Wrapper|counter [3] & ((\u_UART_Tx_Wrapper|Add1~5 ) # (GND)))
// \u_UART_Tx_Wrapper|Add1~7  = CARRY((!\u_UART_Tx_Wrapper|Add1~5 ) # (!\u_UART_Tx_Wrapper|counter [3]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~5 ),
	.combout(\u_UART_Tx_Wrapper|Add1~6_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~7 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~6 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N15
dffeas \u_UART_Tx_Wrapper|counter[3] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[3] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~8 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~8_combout  = (\u_UART_Tx_Wrapper|counter [4] & (\u_UART_Tx_Wrapper|Add1~7  $ (GND))) # (!\u_UART_Tx_Wrapper|counter [4] & (!\u_UART_Tx_Wrapper|Add1~7  & VCC))
// \u_UART_Tx_Wrapper|Add1~9  = CARRY((\u_UART_Tx_Wrapper|counter [4] & !\u_UART_Tx_Wrapper|Add1~7 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~7 ),
	.combout(\u_UART_Tx_Wrapper|Add1~8_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~9 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~8 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \u_UART_Tx_Wrapper|counter[4] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[4] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~10 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~10_combout  = (\u_UART_Tx_Wrapper|counter [5] & (!\u_UART_Tx_Wrapper|Add1~9 )) # (!\u_UART_Tx_Wrapper|counter [5] & ((\u_UART_Tx_Wrapper|Add1~9 ) # (GND)))
// \u_UART_Tx_Wrapper|Add1~11  = CARRY((!\u_UART_Tx_Wrapper|Add1~9 ) # (!\u_UART_Tx_Wrapper|counter [5]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~9 ),
	.combout(\u_UART_Tx_Wrapper|Add1~10_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~11 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~10 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N19
dffeas \u_UART_Tx_Wrapper|counter[5] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[5] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~12 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~12_combout  = (\u_UART_Tx_Wrapper|counter [6] & (\u_UART_Tx_Wrapper|Add1~11  $ (GND))) # (!\u_UART_Tx_Wrapper|counter [6] & (!\u_UART_Tx_Wrapper|Add1~11  & VCC))
// \u_UART_Tx_Wrapper|Add1~13  = CARRY((\u_UART_Tx_Wrapper|counter [6] & !\u_UART_Tx_Wrapper|Add1~11 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~11 ),
	.combout(\u_UART_Tx_Wrapper|Add1~12_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~13 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~12 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \u_UART_Tx_Wrapper|counter~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|counter~1_combout  = (\u_UART_Tx_Wrapper|Add1~12_combout  & !\u_UART_Tx_Wrapper|Equal1~7_combout )

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|Add1~12_combout ),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|Equal1~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter~1 .lut_mask = 16'h00CC;
defparam \u_UART_Tx_Wrapper|counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N5
dffeas \u_UART_Tx_Wrapper|counter[6] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[6] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~14 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~14_combout  = (\u_UART_Tx_Wrapper|counter [7] & (!\u_UART_Tx_Wrapper|Add1~13 )) # (!\u_UART_Tx_Wrapper|counter [7] & ((\u_UART_Tx_Wrapper|Add1~13 ) # (GND)))
// \u_UART_Tx_Wrapper|Add1~15  = CARRY((!\u_UART_Tx_Wrapper|Add1~13 ) # (!\u_UART_Tx_Wrapper|counter [7]))

	.dataa(\u_UART_Tx_Wrapper|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~13 ),
	.combout(\u_UART_Tx_Wrapper|Add1~14_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~15 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~14 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N23
dffeas \u_UART_Tx_Wrapper|counter[7] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[7] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~16 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~16_combout  = (\u_UART_Tx_Wrapper|counter [8] & (\u_UART_Tx_Wrapper|Add1~15  $ (GND))) # (!\u_UART_Tx_Wrapper|counter [8] & (!\u_UART_Tx_Wrapper|Add1~15  & VCC))
// \u_UART_Tx_Wrapper|Add1~17  = CARRY((\u_UART_Tx_Wrapper|counter [8] & !\u_UART_Tx_Wrapper|Add1~15 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~15 ),
	.combout(\u_UART_Tx_Wrapper|Add1~16_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~17 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~16 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \u_UART_Tx_Wrapper|counter[8] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[8] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~18 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~18_combout  = (\u_UART_Tx_Wrapper|counter [9] & (!\u_UART_Tx_Wrapper|Add1~17 )) # (!\u_UART_Tx_Wrapper|counter [9] & ((\u_UART_Tx_Wrapper|Add1~17 ) # (GND)))
// \u_UART_Tx_Wrapper|Add1~19  = CARRY((!\u_UART_Tx_Wrapper|Add1~17 ) # (!\u_UART_Tx_Wrapper|counter [9]))

	.dataa(\u_UART_Tx_Wrapper|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~17 ),
	.combout(\u_UART_Tx_Wrapper|Add1~18_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~19 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~18 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y20_N27
dffeas \u_UART_Tx_Wrapper|counter[9] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[9] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~20 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~20_combout  = (\u_UART_Tx_Wrapper|counter [10] & (\u_UART_Tx_Wrapper|Add1~19  $ (GND))) # (!\u_UART_Tx_Wrapper|counter [10] & (!\u_UART_Tx_Wrapper|Add1~19  & VCC))
// \u_UART_Tx_Wrapper|Add1~21  = CARRY((\u_UART_Tx_Wrapper|counter [10] & !\u_UART_Tx_Wrapper|Add1~19 ))

	.dataa(\u_UART_Tx_Wrapper|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~19 ),
	.combout(\u_UART_Tx_Wrapper|Add1~20_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~21 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~20 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \u_UART_Tx_Wrapper|counter~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|counter~0_combout  = (!\u_UART_Tx_Wrapper|Equal1~7_combout  & \u_UART_Tx_Wrapper|Add1~20_combout )

	.dataa(\u_UART_Tx_Wrapper|Equal1~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|Add1~20_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter~0 .lut_mask = 16'h5500;
defparam \u_UART_Tx_Wrapper|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N5
dffeas \u_UART_Tx_Wrapper|counter[10] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[10] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~22 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~22_combout  = (\u_UART_Tx_Wrapper|counter [11] & (!\u_UART_Tx_Wrapper|Add1~21 )) # (!\u_UART_Tx_Wrapper|counter [11] & ((\u_UART_Tx_Wrapper|Add1~21 ) # (GND)))
// \u_UART_Tx_Wrapper|Add1~23  = CARRY((!\u_UART_Tx_Wrapper|Add1~21 ) # (!\u_UART_Tx_Wrapper|counter [11]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~21 ),
	.combout(\u_UART_Tx_Wrapper|Add1~22_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~23 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~22 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \u_UART_Tx_Wrapper|counter~2 (
// Equation(s):
// \u_UART_Tx_Wrapper|counter~2_combout  = (\u_UART_Tx_Wrapper|Add1~22_combout  & !\u_UART_Tx_Wrapper|Equal1~7_combout )

	.dataa(\u_UART_Tx_Wrapper|Add1~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|Equal1~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter~2 .lut_mask = 16'h00AA;
defparam \u_UART_Tx_Wrapper|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \u_UART_Tx_Wrapper|counter[11] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[11] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~24 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~24_combout  = (\u_UART_Tx_Wrapper|counter [12] & (\u_UART_Tx_Wrapper|Add1~23  $ (GND))) # (!\u_UART_Tx_Wrapper|counter [12] & (!\u_UART_Tx_Wrapper|Add1~23  & VCC))
// \u_UART_Tx_Wrapper|Add1~25  = CARRY((\u_UART_Tx_Wrapper|counter [12] & !\u_UART_Tx_Wrapper|Add1~23 ))

	.dataa(\u_UART_Tx_Wrapper|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~23 ),
	.combout(\u_UART_Tx_Wrapper|Add1~24_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~25 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~24 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \u_UART_Tx_Wrapper|counter~3 (
// Equation(s):
// \u_UART_Tx_Wrapper|counter~3_combout  = (\u_UART_Tx_Wrapper|Add1~24_combout  & !\u_UART_Tx_Wrapper|Equal1~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|Add1~24_combout ),
	.datad(\u_UART_Tx_Wrapper|Equal1~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|counter~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter~3 .lut_mask = 16'h00F0;
defparam \u_UART_Tx_Wrapper|counter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \u_UART_Tx_Wrapper|counter[12] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[12] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~26 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~26_combout  = (\u_UART_Tx_Wrapper|counter [13] & (!\u_UART_Tx_Wrapper|Add1~25 )) # (!\u_UART_Tx_Wrapper|counter [13] & ((\u_UART_Tx_Wrapper|Add1~25 ) # (GND)))
// \u_UART_Tx_Wrapper|Add1~27  = CARRY((!\u_UART_Tx_Wrapper|Add1~25 ) # (!\u_UART_Tx_Wrapper|counter [13]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~25 ),
	.combout(\u_UART_Tx_Wrapper|Add1~26_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~27 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~26 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \u_UART_Tx_Wrapper|counter[13] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[13] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~28 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~28_combout  = (\u_UART_Tx_Wrapper|counter [14] & (\u_UART_Tx_Wrapper|Add1~27  $ (GND))) # (!\u_UART_Tx_Wrapper|counter [14] & (!\u_UART_Tx_Wrapper|Add1~27  & VCC))
// \u_UART_Tx_Wrapper|Add1~29  = CARRY((\u_UART_Tx_Wrapper|counter [14] & !\u_UART_Tx_Wrapper|Add1~27 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~27 ),
	.combout(\u_UART_Tx_Wrapper|Add1~28_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~29 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~28 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \u_UART_Tx_Wrapper|counter[14] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[14] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~30 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~30_combout  = (\u_UART_Tx_Wrapper|counter [15] & (!\u_UART_Tx_Wrapper|Add1~29 )) # (!\u_UART_Tx_Wrapper|counter [15] & ((\u_UART_Tx_Wrapper|Add1~29 ) # (GND)))
// \u_UART_Tx_Wrapper|Add1~31  = CARRY((!\u_UART_Tx_Wrapper|Add1~29 ) # (!\u_UART_Tx_Wrapper|counter [15]))

	.dataa(\u_UART_Tx_Wrapper|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~29 ),
	.combout(\u_UART_Tx_Wrapper|Add1~30_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~31 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~30 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \u_UART_Tx_Wrapper|counter~4 (
// Equation(s):
// \u_UART_Tx_Wrapper|counter~4_combout  = (\u_UART_Tx_Wrapper|Add1~30_combout  & !\u_UART_Tx_Wrapper|Equal1~7_combout )

	.dataa(\u_UART_Tx_Wrapper|Add1~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|Equal1~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter~4 .lut_mask = 16'h00AA;
defparam \u_UART_Tx_Wrapper|counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \u_UART_Tx_Wrapper|counter[15] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[15] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~32 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~32_combout  = (\u_UART_Tx_Wrapper|counter [16] & (\u_UART_Tx_Wrapper|Add1~31  $ (GND))) # (!\u_UART_Tx_Wrapper|counter [16] & (!\u_UART_Tx_Wrapper|Add1~31  & VCC))
// \u_UART_Tx_Wrapper|Add1~33  = CARRY((\u_UART_Tx_Wrapper|counter [16] & !\u_UART_Tx_Wrapper|Add1~31 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~31 ),
	.combout(\u_UART_Tx_Wrapper|Add1~32_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~33 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~32 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \u_UART_Tx_Wrapper|counter[16] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[16] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~34 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~34_combout  = (\u_UART_Tx_Wrapper|counter [17] & (!\u_UART_Tx_Wrapper|Add1~33 )) # (!\u_UART_Tx_Wrapper|counter [17] & ((\u_UART_Tx_Wrapper|Add1~33 ) # (GND)))
// \u_UART_Tx_Wrapper|Add1~35  = CARRY((!\u_UART_Tx_Wrapper|Add1~33 ) # (!\u_UART_Tx_Wrapper|counter [17]))

	.dataa(\u_UART_Tx_Wrapper|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~33 ),
	.combout(\u_UART_Tx_Wrapper|Add1~34_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~35 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~34 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \u_UART_Tx_Wrapper|counter[17] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[17] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~36 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~36_combout  = (\u_UART_Tx_Wrapper|counter [18] & (\u_UART_Tx_Wrapper|Add1~35  $ (GND))) # (!\u_UART_Tx_Wrapper|counter [18] & (!\u_UART_Tx_Wrapper|Add1~35  & VCC))
// \u_UART_Tx_Wrapper|Add1~37  = CARRY((\u_UART_Tx_Wrapper|counter [18] & !\u_UART_Tx_Wrapper|Add1~35 ))

	.dataa(\u_UART_Tx_Wrapper|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~35 ),
	.combout(\u_UART_Tx_Wrapper|Add1~36_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~37 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~36 .lut_mask = 16'hA50A;
defparam \u_UART_Tx_Wrapper|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \u_UART_Tx_Wrapper|counter[18] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[18] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~38 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~38_combout  = (\u_UART_Tx_Wrapper|counter [19] & (!\u_UART_Tx_Wrapper|Add1~37 )) # (!\u_UART_Tx_Wrapper|counter [19] & ((\u_UART_Tx_Wrapper|Add1~37 ) # (GND)))
// \u_UART_Tx_Wrapper|Add1~39  = CARRY((!\u_UART_Tx_Wrapper|Add1~37 ) # (!\u_UART_Tx_Wrapper|counter [19]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|counter [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~37 ),
	.combout(\u_UART_Tx_Wrapper|Add1~38_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~39 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~38 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \u_UART_Tx_Wrapper|counter[19] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[19] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Equal1~5 (
// Equation(s):
// \u_UART_Tx_Wrapper|Equal1~5_combout  = (!\u_UART_Tx_Wrapper|counter [17] & (!\u_UART_Tx_Wrapper|counter [19] & (!\u_UART_Tx_Wrapper|counter [16] & !\u_UART_Tx_Wrapper|counter [18])))

	.dataa(\u_UART_Tx_Wrapper|counter [17]),
	.datab(\u_UART_Tx_Wrapper|counter [19]),
	.datac(\u_UART_Tx_Wrapper|counter [16]),
	.datad(\u_UART_Tx_Wrapper|counter [18]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Equal1~5 .lut_mask = 16'h0001;
defparam \u_UART_Tx_Wrapper|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~40 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~40_combout  = (\u_UART_Tx_Wrapper|counter [20] & (\u_UART_Tx_Wrapper|Add1~39  $ (GND))) # (!\u_UART_Tx_Wrapper|counter [20] & (!\u_UART_Tx_Wrapper|Add1~39  & VCC))
// \u_UART_Tx_Wrapper|Add1~41  = CARRY((\u_UART_Tx_Wrapper|counter [20] & !\u_UART_Tx_Wrapper|Add1~39 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~39 ),
	.combout(\u_UART_Tx_Wrapper|Add1~40_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~41 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~40 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \u_UART_Tx_Wrapper|counter[20] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[20] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~42 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~42_combout  = (\u_UART_Tx_Wrapper|counter [21] & (!\u_UART_Tx_Wrapper|Add1~41 )) # (!\u_UART_Tx_Wrapper|counter [21] & ((\u_UART_Tx_Wrapper|Add1~41 ) # (GND)))
// \u_UART_Tx_Wrapper|Add1~43  = CARRY((!\u_UART_Tx_Wrapper|Add1~41 ) # (!\u_UART_Tx_Wrapper|counter [21]))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~41 ),
	.combout(\u_UART_Tx_Wrapper|Add1~42_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~43 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~42 .lut_mask = 16'h3C3F;
defparam \u_UART_Tx_Wrapper|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \u_UART_Tx_Wrapper|counter[21] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[21] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~44 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~44_combout  = (\u_UART_Tx_Wrapper|counter [22] & (\u_UART_Tx_Wrapper|Add1~43  $ (GND))) # (!\u_UART_Tx_Wrapper|counter [22] & (!\u_UART_Tx_Wrapper|Add1~43  & VCC))
// \u_UART_Tx_Wrapper|Add1~45  = CARRY((\u_UART_Tx_Wrapper|counter [22] & !\u_UART_Tx_Wrapper|Add1~43 ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~43 ),
	.combout(\u_UART_Tx_Wrapper|Add1~44_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~45 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~44 .lut_mask = 16'hC30C;
defparam \u_UART_Tx_Wrapper|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \u_UART_Tx_Wrapper|counter[22] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[22] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~46 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~46_combout  = (\u_UART_Tx_Wrapper|counter [23] & (!\u_UART_Tx_Wrapper|Add1~45 )) # (!\u_UART_Tx_Wrapper|counter [23] & ((\u_UART_Tx_Wrapper|Add1~45 ) # (GND)))
// \u_UART_Tx_Wrapper|Add1~47  = CARRY((!\u_UART_Tx_Wrapper|Add1~45 ) # (!\u_UART_Tx_Wrapper|counter [23]))

	.dataa(\u_UART_Tx_Wrapper|counter [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_UART_Tx_Wrapper|Add1~45 ),
	.combout(\u_UART_Tx_Wrapper|Add1~46_combout ),
	.cout(\u_UART_Tx_Wrapper|Add1~47 ));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~46 .lut_mask = 16'h5A5F;
defparam \u_UART_Tx_Wrapper|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \u_UART_Tx_Wrapper|counter[23] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[23] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Add1~48 (
// Equation(s):
// \u_UART_Tx_Wrapper|Add1~48_combout  = \u_UART_Tx_Wrapper|Add1~47  $ (!\u_UART_Tx_Wrapper|counter [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|counter [24]),
	.cin(\u_UART_Tx_Wrapper|Add1~47 ),
	.combout(\u_UART_Tx_Wrapper|Add1~48_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Add1~48 .lut_mask = 16'hF00F;
defparam \u_UART_Tx_Wrapper|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \u_UART_Tx_Wrapper|counter[24] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Add1~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|state.Wait~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|counter[24] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Equal1~6 (
// Equation(s):
// \u_UART_Tx_Wrapper|Equal1~6_combout  = (!\u_UART_Tx_Wrapper|counter [20] & (!\u_UART_Tx_Wrapper|counter [22] & (!\u_UART_Tx_Wrapper|counter [23] & !\u_UART_Tx_Wrapper|counter [21])))

	.dataa(\u_UART_Tx_Wrapper|counter [20]),
	.datab(\u_UART_Tx_Wrapper|counter [22]),
	.datac(\u_UART_Tx_Wrapper|counter [23]),
	.datad(\u_UART_Tx_Wrapper|counter [21]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Equal1~6 .lut_mask = 16'h0001;
defparam \u_UART_Tx_Wrapper|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Equal1~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|Equal1~1_combout  = (!\u_UART_Tx_Wrapper|counter [3] & (!\u_UART_Tx_Wrapper|counter [4] & (\u_UART_Tx_Wrapper|counter [6] & !\u_UART_Tx_Wrapper|counter [5])))

	.dataa(\u_UART_Tx_Wrapper|counter [3]),
	.datab(\u_UART_Tx_Wrapper|counter [4]),
	.datac(\u_UART_Tx_Wrapper|counter [6]),
	.datad(\u_UART_Tx_Wrapper|counter [5]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Equal1~1 .lut_mask = 16'h0010;
defparam \u_UART_Tx_Wrapper|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Equal1~2 (
// Equation(s):
// \u_UART_Tx_Wrapper|Equal1~2_combout  = (!\u_UART_Tx_Wrapper|counter [1] & (\u_UART_Tx_Wrapper|counter [11] & (!\u_UART_Tx_Wrapper|counter [0] & !\u_UART_Tx_Wrapper|counter [2])))

	.dataa(\u_UART_Tx_Wrapper|counter [1]),
	.datab(\u_UART_Tx_Wrapper|counter [11]),
	.datac(\u_UART_Tx_Wrapper|counter [0]),
	.datad(\u_UART_Tx_Wrapper|counter [2]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Equal1~2 .lut_mask = 16'h0004;
defparam \u_UART_Tx_Wrapper|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Equal1~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Equal1~0_combout  = (!\u_UART_Tx_Wrapper|counter [9] & (!\u_UART_Tx_Wrapper|counter [7] & (\u_UART_Tx_Wrapper|counter [10] & !\u_UART_Tx_Wrapper|counter [8])))

	.dataa(\u_UART_Tx_Wrapper|counter [9]),
	.datab(\u_UART_Tx_Wrapper|counter [7]),
	.datac(\u_UART_Tx_Wrapper|counter [10]),
	.datad(\u_UART_Tx_Wrapper|counter [8]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Equal1~0 .lut_mask = 16'h0010;
defparam \u_UART_Tx_Wrapper|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Equal1~3 (
// Equation(s):
// \u_UART_Tx_Wrapper|Equal1~3_combout  = (\u_UART_Tx_Wrapper|counter [15] & (!\u_UART_Tx_Wrapper|counter [13] & (!\u_UART_Tx_Wrapper|counter [14] & \u_UART_Tx_Wrapper|counter [12])))

	.dataa(\u_UART_Tx_Wrapper|counter [15]),
	.datab(\u_UART_Tx_Wrapper|counter [13]),
	.datac(\u_UART_Tx_Wrapper|counter [14]),
	.datad(\u_UART_Tx_Wrapper|counter [12]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Equal1~3 .lut_mask = 16'h0200;
defparam \u_UART_Tx_Wrapper|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Equal1~4 (
// Equation(s):
// \u_UART_Tx_Wrapper|Equal1~4_combout  = (\u_UART_Tx_Wrapper|Equal1~1_combout  & (\u_UART_Tx_Wrapper|Equal1~2_combout  & (\u_UART_Tx_Wrapper|Equal1~0_combout  & \u_UART_Tx_Wrapper|Equal1~3_combout )))

	.dataa(\u_UART_Tx_Wrapper|Equal1~1_combout ),
	.datab(\u_UART_Tx_Wrapper|Equal1~2_combout ),
	.datac(\u_UART_Tx_Wrapper|Equal1~0_combout ),
	.datad(\u_UART_Tx_Wrapper|Equal1~3_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Equal1~4 .lut_mask = 16'h8000;
defparam \u_UART_Tx_Wrapper|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Equal1~7 (
// Equation(s):
// \u_UART_Tx_Wrapper|Equal1~7_combout  = (\u_UART_Tx_Wrapper|Equal1~5_combout  & (!\u_UART_Tx_Wrapper|counter [24] & (\u_UART_Tx_Wrapper|Equal1~6_combout  & \u_UART_Tx_Wrapper|Equal1~4_combout )))

	.dataa(\u_UART_Tx_Wrapper|Equal1~5_combout ),
	.datab(\u_UART_Tx_Wrapper|counter [24]),
	.datac(\u_UART_Tx_Wrapper|Equal1~6_combout ),
	.datad(\u_UART_Tx_Wrapper|Equal1~4_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Equal1~7 .lut_mask = 16'h2000;
defparam \u_UART_Tx_Wrapper|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cycloneive_lcell_comb \counter[2]~37 (
// Equation(s):
// \counter[2]~37_combout  = (counter[2] & (!\counter[1]~36 )) # (!counter[2] & ((\counter[1]~36 ) # (GND)))
// \counter[2]~38  = CARRY((!\counter[1]~36 ) # (!counter[2]))

	.dataa(gnd),
	.datab(counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[1]~36 ),
	.combout(\counter[2]~37_combout ),
	.cout(\counter[2]~38 ));
// synopsys translate_off
defparam \counter[2]~37 .lut_mask = 16'h3C3F;
defparam \counter[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N17
dffeas \counter[2] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cycloneive_lcell_comb \counter[3]~39 (
// Equation(s):
// \counter[3]~39_combout  = (counter[3] & (\counter[2]~38  $ (GND))) # (!counter[3] & (!\counter[2]~38  & VCC))
// \counter[3]~40  = CARRY((counter[3] & !\counter[2]~38 ))

	.dataa(gnd),
	.datab(counter[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[2]~38 ),
	.combout(\counter[3]~39_combout ),
	.cout(\counter[3]~40 ));
// synopsys translate_off
defparam \counter[3]~39 .lut_mask = 16'hC30C;
defparam \counter[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N19
dffeas \counter[3] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cycloneive_lcell_comb \counter[4]~41 (
// Equation(s):
// \counter[4]~41_combout  = (counter[4] & (!\counter[3]~40 )) # (!counter[4] & ((\counter[3]~40 ) # (GND)))
// \counter[4]~42  = CARRY((!\counter[3]~40 ) # (!counter[4]))

	.dataa(gnd),
	.datab(counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[3]~40 ),
	.combout(\counter[4]~41_combout ),
	.cout(\counter[4]~42 ));
// synopsys translate_off
defparam \counter[4]~41 .lut_mask = 16'h3C3F;
defparam \counter[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N21
dffeas \counter[4] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cycloneive_lcell_comb \counter[5]~43 (
// Equation(s):
// \counter[5]~43_combout  = (counter[5] & (\counter[4]~42  $ (GND))) # (!counter[5] & (!\counter[4]~42  & VCC))
// \counter[5]~44  = CARRY((counter[5] & !\counter[4]~42 ))

	.dataa(counter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[4]~42 ),
	.combout(\counter[5]~43_combout ),
	.cout(\counter[5]~44 ));
// synopsys translate_off
defparam \counter[5]~43 .lut_mask = 16'hA50A;
defparam \counter[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N23
dffeas \counter[5] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneive_lcell_comb \counter[6]~45 (
// Equation(s):
// \counter[6]~45_combout  = (counter[6] & (!\counter[5]~44 )) # (!counter[6] & ((\counter[5]~44 ) # (GND)))
// \counter[6]~46  = CARRY((!\counter[5]~44 ) # (!counter[6]))

	.dataa(gnd),
	.datab(counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[5]~44 ),
	.combout(\counter[6]~45_combout ),
	.cout(\counter[6]~46 ));
// synopsys translate_off
defparam \counter[6]~45 .lut_mask = 16'h3C3F;
defparam \counter[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N25
dffeas \counter[6] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cycloneive_lcell_comb \counter[7]~47 (
// Equation(s):
// \counter[7]~47_combout  = (counter[7] & (\counter[6]~46  $ (GND))) # (!counter[7] & (!\counter[6]~46  & VCC))
// \counter[7]~48  = CARRY((counter[7] & !\counter[6]~46 ))

	.dataa(counter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[6]~46 ),
	.combout(\counter[7]~47_combout ),
	.cout(\counter[7]~48 ));
// synopsys translate_off
defparam \counter[7]~47 .lut_mask = 16'hA50A;
defparam \counter[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N27
dffeas \counter[7] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cycloneive_lcell_comb \counter[8]~49 (
// Equation(s):
// \counter[8]~49_combout  = (counter[8] & (!\counter[7]~48 )) # (!counter[8] & ((\counter[7]~48 ) # (GND)))
// \counter[8]~50  = CARRY((!\counter[7]~48 ) # (!counter[8]))

	.dataa(gnd),
	.datab(counter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[7]~48 ),
	.combout(\counter[8]~49_combout ),
	.cout(\counter[8]~50 ));
// synopsys translate_off
defparam \counter[8]~49 .lut_mask = 16'h3C3F;
defparam \counter[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N29
dffeas \counter[8] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cycloneive_lcell_comb \counter[9]~51 (
// Equation(s):
// \counter[9]~51_combout  = (counter[9] & (\counter[8]~50  $ (GND))) # (!counter[9] & (!\counter[8]~50  & VCC))
// \counter[9]~52  = CARRY((counter[9] & !\counter[8]~50 ))

	.dataa(counter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[8]~50 ),
	.combout(\counter[9]~51_combout ),
	.cout(\counter[9]~52 ));
// synopsys translate_off
defparam \counter[9]~51 .lut_mask = 16'hA50A;
defparam \counter[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y26_N31
dffeas \counter[9] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[9] .is_wysiwyg = "true";
defparam \counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cycloneive_lcell_comb \counter[10]~53 (
// Equation(s):
// \counter[10]~53_combout  = (counter[10] & (!\counter[9]~52 )) # (!counter[10] & ((\counter[9]~52 ) # (GND)))
// \counter[10]~54  = CARRY((!\counter[9]~52 ) # (!counter[10]))

	.dataa(gnd),
	.datab(counter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[9]~52 ),
	.combout(\counter[10]~53_combout ),
	.cout(\counter[10]~54 ));
// synopsys translate_off
defparam \counter[10]~53 .lut_mask = 16'h3C3F;
defparam \counter[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N1
dffeas \counter[10] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[10] .is_wysiwyg = "true";
defparam \counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cycloneive_lcell_comb \counter[11]~55 (
// Equation(s):
// \counter[11]~55_combout  = (counter[11] & (\counter[10]~54  $ (GND))) # (!counter[11] & (!\counter[10]~54  & VCC))
// \counter[11]~56  = CARRY((counter[11] & !\counter[10]~54 ))

	.dataa(gnd),
	.datab(counter[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[10]~54 ),
	.combout(\counter[11]~55_combout ),
	.cout(\counter[11]~56 ));
// synopsys translate_off
defparam \counter[11]~55 .lut_mask = 16'hC30C;
defparam \counter[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N3
dffeas \counter[11] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[11] .is_wysiwyg = "true";
defparam \counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cycloneive_lcell_comb \counter[12]~57 (
// Equation(s):
// \counter[12]~57_combout  = (counter[12] & (!\counter[11]~56 )) # (!counter[12] & ((\counter[11]~56 ) # (GND)))
// \counter[12]~58  = CARRY((!\counter[11]~56 ) # (!counter[12]))

	.dataa(gnd),
	.datab(counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[11]~56 ),
	.combout(\counter[12]~57_combout ),
	.cout(\counter[12]~58 ));
// synopsys translate_off
defparam \counter[12]~57 .lut_mask = 16'h3C3F;
defparam \counter[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N5
dffeas \counter[12] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12] .is_wysiwyg = "true";
defparam \counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cycloneive_lcell_comb \counter[13]~59 (
// Equation(s):
// \counter[13]~59_combout  = (counter[13] & (\counter[12]~58  $ (GND))) # (!counter[13] & (!\counter[12]~58  & VCC))
// \counter[13]~60  = CARRY((counter[13] & !\counter[12]~58 ))

	.dataa(counter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[12]~58 ),
	.combout(\counter[13]~59_combout ),
	.cout(\counter[13]~60 ));
// synopsys translate_off
defparam \counter[13]~59 .lut_mask = 16'hA50A;
defparam \counter[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N7
dffeas \counter[13] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[13]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[13] .is_wysiwyg = "true";
defparam \counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cycloneive_lcell_comb \counter[14]~61 (
// Equation(s):
// \counter[14]~61_combout  = (counter[14] & (!\counter[13]~60 )) # (!counter[14] & ((\counter[13]~60 ) # (GND)))
// \counter[14]~62  = CARRY((!\counter[13]~60 ) # (!counter[14]))

	.dataa(gnd),
	.datab(counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[13]~60 ),
	.combout(\counter[14]~61_combout ),
	.cout(\counter[14]~62 ));
// synopsys translate_off
defparam \counter[14]~61 .lut_mask = 16'h3C3F;
defparam \counter[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N9
dffeas \counter[14] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[14]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[14] .is_wysiwyg = "true";
defparam \counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cycloneive_lcell_comb \counter[15]~63 (
// Equation(s):
// \counter[15]~63_combout  = (counter[15] & (\counter[14]~62  $ (GND))) # (!counter[15] & (!\counter[14]~62  & VCC))
// \counter[15]~64  = CARRY((counter[15] & !\counter[14]~62 ))

	.dataa(counter[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[14]~62 ),
	.combout(\counter[15]~63_combout ),
	.cout(\counter[15]~64 ));
// synopsys translate_off
defparam \counter[15]~63 .lut_mask = 16'hA50A;
defparam \counter[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N11
dffeas \counter[15] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[15]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[15] .is_wysiwyg = "true";
defparam \counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneive_lcell_comb \counter[16]~65 (
// Equation(s):
// \counter[16]~65_combout  = (counter[16] & (!\counter[15]~64 )) # (!counter[16] & ((\counter[15]~64 ) # (GND)))
// \counter[16]~66  = CARRY((!\counter[15]~64 ) # (!counter[16]))

	.dataa(counter[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[15]~64 ),
	.combout(\counter[16]~65_combout ),
	.cout(\counter[16]~66 ));
// synopsys translate_off
defparam \counter[16]~65 .lut_mask = 16'h5A5F;
defparam \counter[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N13
dffeas \counter[16] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[16] .is_wysiwyg = "true";
defparam \counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
cycloneive_lcell_comb \counter[17]~67 (
// Equation(s):
// \counter[17]~67_combout  = (counter[17] & (\counter[16]~66  $ (GND))) # (!counter[17] & (!\counter[16]~66  & VCC))
// \counter[17]~68  = CARRY((counter[17] & !\counter[16]~66 ))

	.dataa(gnd),
	.datab(counter[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[16]~66 ),
	.combout(\counter[17]~67_combout ),
	.cout(\counter[17]~68 ));
// synopsys translate_off
defparam \counter[17]~67 .lut_mask = 16'hC30C;
defparam \counter[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N15
dffeas \counter[17] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[17] .is_wysiwyg = "true";
defparam \counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cycloneive_lcell_comb \counter[18]~69 (
// Equation(s):
// \counter[18]~69_combout  = (counter[18] & (!\counter[17]~68 )) # (!counter[18] & ((\counter[17]~68 ) # (GND)))
// \counter[18]~70  = CARRY((!\counter[17]~68 ) # (!counter[18]))

	.dataa(gnd),
	.datab(counter[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[17]~68 ),
	.combout(\counter[18]~69_combout ),
	.cout(\counter[18]~70 ));
// synopsys translate_off
defparam \counter[18]~69 .lut_mask = 16'h3C3F;
defparam \counter[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N17
dffeas \counter[18] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[18] .is_wysiwyg = "true";
defparam \counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cycloneive_lcell_comb \counter[19]~71 (
// Equation(s):
// \counter[19]~71_combout  = (counter[19] & (\counter[18]~70  $ (GND))) # (!counter[19] & (!\counter[18]~70  & VCC))
// \counter[19]~72  = CARRY((counter[19] & !\counter[18]~70 ))

	.dataa(gnd),
	.datab(counter[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[18]~70 ),
	.combout(\counter[19]~71_combout ),
	.cout(\counter[19]~72 ));
// synopsys translate_off
defparam \counter[19]~71 .lut_mask = 16'hC30C;
defparam \counter[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N19
dffeas \counter[19] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[19] .is_wysiwyg = "true";
defparam \counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cycloneive_lcell_comb \counter[20]~73 (
// Equation(s):
// \counter[20]~73_combout  = (counter[20] & (!\counter[19]~72 )) # (!counter[20] & ((\counter[19]~72 ) # (GND)))
// \counter[20]~74  = CARRY((!\counter[19]~72 ) # (!counter[20]))

	.dataa(gnd),
	.datab(counter[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[19]~72 ),
	.combout(\counter[20]~73_combout ),
	.cout(\counter[20]~74 ));
// synopsys translate_off
defparam \counter[20]~73 .lut_mask = 16'h3C3F;
defparam \counter[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N21
dffeas \counter[20] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[20] .is_wysiwyg = "true";
defparam \counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cycloneive_lcell_comb \counter[21]~75 (
// Equation(s):
// \counter[21]~75_combout  = (counter[21] & (\counter[20]~74  $ (GND))) # (!counter[21] & (!\counter[20]~74  & VCC))
// \counter[21]~76  = CARRY((counter[21] & !\counter[20]~74 ))

	.dataa(counter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[20]~74 ),
	.combout(\counter[21]~75_combout ),
	.cout(\counter[21]~76 ));
// synopsys translate_off
defparam \counter[21]~75 .lut_mask = 16'hA50A;
defparam \counter[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N23
dffeas \counter[21] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[21] .is_wysiwyg = "true";
defparam \counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cycloneive_lcell_comb \counter[22]~77 (
// Equation(s):
// \counter[22]~77_combout  = (counter[22] & (!\counter[21]~76 )) # (!counter[22] & ((\counter[21]~76 ) # (GND)))
// \counter[22]~78  = CARRY((!\counter[21]~76 ) # (!counter[22]))

	.dataa(gnd),
	.datab(counter[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[21]~76 ),
	.combout(\counter[22]~77_combout ),
	.cout(\counter[22]~78 ));
// synopsys translate_off
defparam \counter[22]~77 .lut_mask = 16'h3C3F;
defparam \counter[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N25
dffeas \counter[22] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[22] .is_wysiwyg = "true";
defparam \counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cycloneive_lcell_comb \counter[23]~79 (
// Equation(s):
// \counter[23]~79_combout  = (counter[23] & (\counter[22]~78  $ (GND))) # (!counter[23] & (!\counter[22]~78  & VCC))
// \counter[23]~80  = CARRY((counter[23] & !\counter[22]~78 ))

	.dataa(counter[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[22]~78 ),
	.combout(\counter[23]~79_combout ),
	.cout(\counter[23]~80 ));
// synopsys translate_off
defparam \counter[23]~79 .lut_mask = 16'hA50A;
defparam \counter[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N27
dffeas \counter[23] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[23] .is_wysiwyg = "true";
defparam \counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cycloneive_lcell_comb \counter[24]~81 (
// Equation(s):
// \counter[24]~81_combout  = (counter[24] & (!\counter[23]~80 )) # (!counter[24] & ((\counter[23]~80 ) # (GND)))
// \counter[24]~82  = CARRY((!\counter[23]~80 ) # (!counter[24]))

	.dataa(gnd),
	.datab(counter[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[23]~80 ),
	.combout(\counter[24]~81_combout ),
	.cout(\counter[24]~82 ));
// synopsys translate_off
defparam \counter[24]~81 .lut_mask = 16'h3C3F;
defparam \counter[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N29
dffeas \counter[24] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[24] .is_wysiwyg = "true";
defparam \counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cycloneive_lcell_comb \counter[25]~83 (
// Equation(s):
// \counter[25]~83_combout  = (counter[25] & (\counter[24]~82  $ (GND))) # (!counter[25] & (!\counter[24]~82  & VCC))
// \counter[25]~84  = CARRY((counter[25] & !\counter[24]~82 ))

	.dataa(counter[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[24]~82 ),
	.combout(\counter[25]~83_combout ),
	.cout(\counter[25]~84 ));
// synopsys translate_off
defparam \counter[25]~83 .lut_mask = 16'hA50A;
defparam \counter[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y25_N31
dffeas \counter[25] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[25] .is_wysiwyg = "true";
defparam \counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N0
cycloneive_lcell_comb \counter[26]~85 (
// Equation(s):
// \counter[26]~85_combout  = (counter[26] & (!\counter[25]~84 )) # (!counter[26] & ((\counter[25]~84 ) # (GND)))
// \counter[26]~86  = CARRY((!\counter[25]~84 ) # (!counter[26]))

	.dataa(gnd),
	.datab(counter[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[25]~84 ),
	.combout(\counter[26]~85_combout ),
	.cout(\counter[26]~86 ));
// synopsys translate_off
defparam \counter[26]~85 .lut_mask = 16'h3C3F;
defparam \counter[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y24_N1
dffeas \counter[26] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[26] .is_wysiwyg = "true";
defparam \counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N2
cycloneive_lcell_comb \counter[27]~87 (
// Equation(s):
// \counter[27]~87_combout  = (counter[27] & (\counter[26]~86  $ (GND))) # (!counter[27] & (!\counter[26]~86  & VCC))
// \counter[27]~88  = CARRY((counter[27] & !\counter[26]~86 ))

	.dataa(gnd),
	.datab(counter[27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[26]~86 ),
	.combout(\counter[27]~87_combout ),
	.cout(\counter[27]~88 ));
// synopsys translate_off
defparam \counter[27]~87 .lut_mask = 16'hC30C;
defparam \counter[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y24_N3
dffeas \counter[27] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[27]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[27] .is_wysiwyg = "true";
defparam \counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N4
cycloneive_lcell_comb \counter[28]~89 (
// Equation(s):
// \counter[28]~89_combout  = (counter[28] & (!\counter[27]~88 )) # (!counter[28] & ((\counter[27]~88 ) # (GND)))
// \counter[28]~90  = CARRY((!\counter[27]~88 ) # (!counter[28]))

	.dataa(gnd),
	.datab(counter[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[27]~88 ),
	.combout(\counter[28]~89_combout ),
	.cout(\counter[28]~90 ));
// synopsys translate_off
defparam \counter[28]~89 .lut_mask = 16'h3C3F;
defparam \counter[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y24_N5
dffeas \counter[28] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[28]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[28] .is_wysiwyg = "true";
defparam \counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N6
cycloneive_lcell_comb \counter[29]~91 (
// Equation(s):
// \counter[29]~91_combout  = (counter[29] & (\counter[28]~90  $ (GND))) # (!counter[29] & (!\counter[28]~90  & VCC))
// \counter[29]~92  = CARRY((counter[29] & !\counter[28]~90 ))

	.dataa(counter[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[28]~90 ),
	.combout(\counter[29]~91_combout ),
	.cout(\counter[29]~92 ));
// synopsys translate_off
defparam \counter[29]~91 .lut_mask = 16'hA50A;
defparam \counter[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y24_N7
dffeas \counter[29] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[29]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[29] .is_wysiwyg = "true";
defparam \counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N8
cycloneive_lcell_comb \counter[30]~93 (
// Equation(s):
// \counter[30]~93_combout  = (counter[30] & (!\counter[29]~92 )) # (!counter[30] & ((\counter[29]~92 ) # (GND)))
// \counter[30]~94  = CARRY((!\counter[29]~92 ) # (!counter[30]))

	.dataa(gnd),
	.datab(counter[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[29]~92 ),
	.combout(\counter[30]~93_combout ),
	.cout(\counter[30]~94 ));
// synopsys translate_off
defparam \counter[30]~93 .lut_mask = 16'h3C3F;
defparam \counter[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y24_N9
dffeas \counter[30] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[30]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[30] .is_wysiwyg = "true";
defparam \counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N10
cycloneive_lcell_comb \counter[31]~95 (
// Equation(s):
// \counter[31]~95_combout  = (counter[31] & (\counter[30]~94  $ (GND))) # (!counter[31] & (!\counter[30]~94  & VCC))
// \counter[31]~96  = CARRY((counter[31] & !\counter[30]~94 ))

	.dataa(counter[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[30]~94 ),
	.combout(\counter[31]~95_combout ),
	.cout(\counter[31]~96 ));
// synopsys translate_off
defparam \counter[31]~95 .lut_mask = 16'hA50A;
defparam \counter[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y24_N11
dffeas \counter[31] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[31]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[31] .is_wysiwyg = "true";
defparam \counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N12
cycloneive_lcell_comb \counter[32]~97 (
// Equation(s):
// \counter[32]~97_combout  = (counter[32] & (!\counter[31]~96 )) # (!counter[32] & ((\counter[31]~96 ) # (GND)))
// \counter[32]~98  = CARRY((!\counter[31]~96 ) # (!counter[32]))

	.dataa(counter[32]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[31]~96 ),
	.combout(\counter[32]~97_combout ),
	.cout(\counter[32]~98 ));
// synopsys translate_off
defparam \counter[32]~97 .lut_mask = 16'h5A5F;
defparam \counter[32]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y24_N13
dffeas \counter[32] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[32]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[32]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[32] .is_wysiwyg = "true";
defparam \counter[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N14
cycloneive_lcell_comb \counter[33]~99 (
// Equation(s):
// \counter[33]~99_combout  = (counter[33] & (\counter[32]~98  $ (GND))) # (!counter[33] & (!\counter[32]~98  & VCC))
// \counter[33]~100  = CARRY((counter[33] & !\counter[32]~98 ))

	.dataa(gnd),
	.datab(counter[33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[32]~98 ),
	.combout(\counter[33]~99_combout ),
	.cout(\counter[33]~100 ));
// synopsys translate_off
defparam \counter[33]~99 .lut_mask = 16'hC30C;
defparam \counter[33]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y24_N15
dffeas \counter[33] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[33]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[33]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[33] .is_wysiwyg = "true";
defparam \counter[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N16
cycloneive_lcell_comb \counter[34]~101 (
// Equation(s):
// \counter[34]~101_combout  = (counter[34] & (!\counter[33]~100 )) # (!counter[34] & ((\counter[33]~100 ) # (GND)))
// \counter[34]~102  = CARRY((!\counter[33]~100 ) # (!counter[34]))

	.dataa(gnd),
	.datab(counter[34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[33]~100 ),
	.combout(\counter[34]~101_combout ),
	.cout(\counter[34]~102 ));
// synopsys translate_off
defparam \counter[34]~101 .lut_mask = 16'h3C3F;
defparam \counter[34]~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y24_N17
dffeas \counter[34] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[34]~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[34]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[34] .is_wysiwyg = "true";
defparam \counter[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N18
cycloneive_lcell_comb \counter[35]~103 (
// Equation(s):
// \counter[35]~103_combout  = \counter[34]~102  $ (!counter[35])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(counter[35]),
	.cin(\counter[34]~102 ),
	.combout(\counter[35]~103_combout ),
	.cout());
// synopsys translate_off
defparam \counter[35]~103 .lut_mask = 16'hF00F;
defparam \counter[35]~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y24_N19
dffeas \counter[35] (
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\counter[35]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[35]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[35] .is_wysiwyg = "true";
defparam \counter[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!counter[4] & (!counter[0] & (!counter[5] & !counter[1])))

	.dataa(counter[4]),
	.datab(counter[0]),
	.datac(counter[5]),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0001;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
cycloneive_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!counter[15] & (!counter[16] & (!counter[14] & !counter[17])))

	.dataa(counter[15]),
	.datab(counter[16]),
	.datac(counter[14]),
	.datad(counter[17]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0001;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (counter[7] & (!counter[6] & (counter[9] & counter[8])))

	.dataa(counter[7]),
	.datab(counter[6]),
	.datac(counter[9]),
	.datad(counter[8]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h2000;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!counter[13] & (counter[10] & (counter[12] & !counter[11])))

	.dataa(counter[13]),
	.datab(counter[10]),
	.datac(counter[12]),
	.datad(counter[11]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0040;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N26
cycloneive_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~0_combout  & (\Equal1~3_combout  & (\Equal1~1_combout  & \Equal1~2_combout )))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal1~3_combout ),
	.datac(\Equal1~1_combout ),
	.datad(\Equal1~2_combout ),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h8000;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N22
cycloneive_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = (!counter[32] & (!counter[33] & (!counter[30] & !counter[31])))

	.dataa(counter[32]),
	.datab(counter[33]),
	.datac(counter[30]),
	.datad(counter[31]),
	.cin(gnd),
	.combout(\Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~8 .lut_mask = 16'h0001;
defparam \Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N20
cycloneive_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = (counter[29] & (counter[27] & (!counter[28] & counter[26])))

	.dataa(counter[29]),
	.datab(counter[27]),
	.datac(counter[28]),
	.datad(counter[26]),
	.cin(gnd),
	.combout(\Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~7 .lut_mask = 16'h0800;
defparam \Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneive_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = (counter[23] & (!counter[24] & (!counter[25] & !counter[22])))

	.dataa(counter[23]),
	.datab(counter[24]),
	.datac(counter[25]),
	.datad(counter[22]),
	.cin(gnd),
	.combout(\Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~6 .lut_mask = 16'h0002;
defparam \Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneive_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (counter[18] & (counter[21] & (!counter[19] & counter[20])))

	.dataa(counter[18]),
	.datab(counter[21]),
	.datac(counter[19]),
	.datad(counter[20]),
	.cin(gnd),
	.combout(\Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = 16'h0800;
defparam \Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N28
cycloneive_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = (\Equal1~8_combout  & (\Equal1~7_combout  & (\Equal1~6_combout  & \Equal1~5_combout )))

	.dataa(\Equal1~8_combout ),
	.datab(\Equal1~7_combout ),
	.datac(\Equal1~6_combout ),
	.datad(\Equal1~5_combout ),
	.cin(gnd),
	.combout(\Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~9 .lut_mask = 16'h8000;
defparam \Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N30
cycloneive_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = (!counter[34] & (!counter[35] & (\Equal1~4_combout  & \Equal1~9_combout )))

	.dataa(counter[34]),
	.datab(counter[35]),
	.datac(\Equal1~4_combout ),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~10 .lut_mask = 16'h1000;
defparam \Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N24
cycloneive_lcell_comb \start~0 (
// Equation(s):
// \start~0_combout  = (counter[3] & (\start~q  & ((!\Equal1~10_combout ) # (!counter[2])))) # (!counter[3] & ((\start~q ) # ((!counter[2] & \Equal1~10_combout ))))

	.dataa(counter[3]),
	.datab(counter[2]),
	.datac(\start~q ),
	.datad(\Equal1~10_combout ),
	.cin(gnd),
	.combout(\start~0_combout ),
	.cout());
// synopsys translate_off
defparam \start~0 .lut_mask = 16'h71F0;
defparam \start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N25
dffeas start(
	.clk(!\clk_50M~inputclkctrl_outclk ),
	.d(\start~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\start~q ),
	.prn(vcc));
// synopsys translate_off
defparam start.is_wysiwyg = "true";
defparam start.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector1~4 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector1~4_combout  = (\u_UART_Tx_Wrapper|state.Wait~q  & (\u_UART_Tx_Wrapper|Equal1~7_combout )) # (!\u_UART_Tx_Wrapper|state.Wait~q  & (((\u_UART_Tx_Wrapper|state.START~q  & \start~q ))))

	.dataa(\u_UART_Tx_Wrapper|Equal1~7_combout ),
	.datab(\u_UART_Tx_Wrapper|state.Wait~q ),
	.datac(\u_UART_Tx_Wrapper|state.START~q ),
	.datad(\start~q ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector1~4 .lut_mask = 16'hB888;
defparam \u_UART_Tx_Wrapper|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector1~5 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector1~5_combout  = (\u_UART_Tx_Wrapper|state.IDLE~q  & (!\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q  & ((!\u_UART_Tx_Wrapper|Selector1~4_combout ) # (!\u_UART_Tx_Wrapper|state.DATA~q )))) # (!\u_UART_Tx_Wrapper|state.IDLE~q  & 
// (((!\u_UART_Tx_Wrapper|state.DATA~q ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ),
	.datab(\u_UART_Tx_Wrapper|state.DATA~q ),
	.datac(\u_UART_Tx_Wrapper|state.IDLE~q ),
	.datad(\u_UART_Tx_Wrapper|Selector1~4_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector1~5 .lut_mask = 16'h1353;
defparam \u_UART_Tx_Wrapper|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N9
dffeas \u_UART_Tx_Wrapper|state.IDLE (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Selector1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|state.IDLE .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector0~5 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector0~5_combout  = (((\u_UART_Tx_Wrapper|state.IDLE~q  & \u_UART_Tx_Wrapper|u_uart_tx|tx_done~q )) # (!\u_UART_Tx_Wrapper|state.DATA~q )) # (!\u_UART_Tx_Wrapper|state.START~q )

	.dataa(\u_UART_Tx_Wrapper|state.START~q ),
	.datab(\u_UART_Tx_Wrapper|state.DATA~q ),
	.datac(\u_UART_Tx_Wrapper|state.IDLE~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector0~5 .lut_mask = 16'hF777;
defparam \u_UART_Tx_Wrapper|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector3~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector3~0_combout  = (\u_UART_Tx_Wrapper|state.Wait~q  & \u_UART_Tx_Wrapper|Equal1~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|state.Wait~q ),
	.datad(\u_UART_Tx_Wrapper|Equal1~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector3~0 .lut_mask = 16'hF000;
defparam \u_UART_Tx_Wrapper|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|index[0]~4 (
// Equation(s):
// \u_UART_Tx_Wrapper|index[0]~4_combout  = !\u_UART_Tx_Wrapper|index [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|index [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|index[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[0]~4 .lut_mask = 16'h0F0F;
defparam \u_UART_Tx_Wrapper|index[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cycloneive_lcell_comb \u_UART_Tx_Wrapper|index[0]~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|index[0]~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q  & \u_UART_Tx_Wrapper|state.IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|tx_done~q ),
	.datad(\u_UART_Tx_Wrapper|state.IDLE~q ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|index[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[0]~0 .lut_mask = 16'hF000;
defparam \u_UART_Tx_Wrapper|index[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N25
dffeas \u_UART_Tx_Wrapper|index[0] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|index[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|index[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[0] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneive_lcell_comb \u_UART_Tx_Wrapper|index~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|index~1_combout  = (\u_UART_Tx_Wrapper|index [1] & ((\u_UART_Tx_Wrapper|index [2] $ (\u_UART_Tx_Wrapper|index [0])))) # (!\u_UART_Tx_Wrapper|index [1] & (\u_UART_Tx_Wrapper|index [2] & ((!\u_UART_Tx_Wrapper|index [0]) # 
// (!\u_UART_Tx_Wrapper|index [3]))))

	.dataa(\u_UART_Tx_Wrapper|index [3]),
	.datab(\u_UART_Tx_Wrapper|index [1]),
	.datac(\u_UART_Tx_Wrapper|index [2]),
	.datad(\u_UART_Tx_Wrapper|index [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|index~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index~1 .lut_mask = 16'h1CF0;
defparam \u_UART_Tx_Wrapper|index~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N19
dffeas \u_UART_Tx_Wrapper|index[2] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|index~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|index[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[2] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|index~3 (
// Equation(s):
// \u_UART_Tx_Wrapper|index~3_combout  = (\u_UART_Tx_Wrapper|index [2] & ((\u_UART_Tx_Wrapper|index [3] & ((!\u_UART_Tx_Wrapper|index [0]))) # (!\u_UART_Tx_Wrapper|index [3] & (\u_UART_Tx_Wrapper|index [1] & \u_UART_Tx_Wrapper|index [0])))) # 
// (!\u_UART_Tx_Wrapper|index [2] & (((\u_UART_Tx_Wrapper|index [3]))))

	.dataa(\u_UART_Tx_Wrapper|index [2]),
	.datab(\u_UART_Tx_Wrapper|index [1]),
	.datac(\u_UART_Tx_Wrapper|index [3]),
	.datad(\u_UART_Tx_Wrapper|index [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|index~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index~3 .lut_mask = 16'h58F0;
defparam \u_UART_Tx_Wrapper|index~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N29
dffeas \u_UART_Tx_Wrapper|index[3] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|index~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|index[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[3] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneive_lcell_comb \u_UART_Tx_Wrapper|index~2 (
// Equation(s):
// \u_UART_Tx_Wrapper|index~2_combout  = (\u_UART_Tx_Wrapper|index [1] & (((!\u_UART_Tx_Wrapper|index [0])))) # (!\u_UART_Tx_Wrapper|index [1] & (\u_UART_Tx_Wrapper|index [0] & ((!\u_UART_Tx_Wrapper|index [2]) # (!\u_UART_Tx_Wrapper|index [3]))))

	.dataa(\u_UART_Tx_Wrapper|index [3]),
	.datab(\u_UART_Tx_Wrapper|index [2]),
	.datac(\u_UART_Tx_Wrapper|index [1]),
	.datad(\u_UART_Tx_Wrapper|index [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|index~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index~2 .lut_mask = 16'h07F0;
defparam \u_UART_Tx_Wrapper|index~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N15
dffeas \u_UART_Tx_Wrapper|index[1] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|index~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_UART_Tx_Wrapper|index[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|index[1] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector0~2 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector0~2_combout  = (!\u_UART_Tx_Wrapper|index [2] & !\u_UART_Tx_Wrapper|index [0])

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|index [2]),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|index [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector0~2 .lut_mask = 16'h0033;
defparam \u_UART_Tx_Wrapper|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector0~3 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector0~3_combout  = (!\u_UART_Tx_Wrapper|index [1] & (\u_UART_Tx_Wrapper|Selector0~2_combout  & (!\u_UART_Tx_Wrapper|index [3] & \u_UART_Tx_Wrapper|Selector3~0_combout )))

	.dataa(\u_UART_Tx_Wrapper|index [1]),
	.datab(\u_UART_Tx_Wrapper|Selector0~2_combout ),
	.datac(\u_UART_Tx_Wrapper|index [3]),
	.datad(\u_UART_Tx_Wrapper|Selector3~0_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector0~3 .lut_mask = 16'h0400;
defparam \u_UART_Tx_Wrapper|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector0~4 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector0~4_combout  = (\u_UART_Tx_Wrapper|Selector0~3_combout ) # ((!\u_UART_Tx_Wrapper|Selector3~0_combout  & ((\u_UART_Tx_Wrapper|Selector0~5_combout ) # (!\start~q ))))

	.dataa(\u_UART_Tx_Wrapper|Selector0~5_combout ),
	.datab(\start~q ),
	.datac(\u_UART_Tx_Wrapper|Selector3~0_combout ),
	.datad(\u_UART_Tx_Wrapper|Selector0~3_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector0~4 .lut_mask = 16'hFF0B;
defparam \u_UART_Tx_Wrapper|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N25
dffeas \u_UART_Tx_Wrapper|state.DATA (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Selector0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|state.DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|state.DATA .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|state.DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector3~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector3~1_combout  = (\u_UART_Tx_Wrapper|state.DATA~q  & \u_UART_Tx_Wrapper|state.START~q )

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|state.DATA~q ),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|state.START~q ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector3~1 .lut_mask = 16'hCC00;
defparam \u_UART_Tx_Wrapper|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector3~2 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector3~2_combout  = (\u_UART_Tx_Wrapper|Selector0~3_combout ) # ((\u_UART_Tx_Wrapper|Selector3~1_combout  & (!\start~q  & !\u_UART_Tx_Wrapper|Selector3~0_combout )))

	.dataa(\u_UART_Tx_Wrapper|Selector3~1_combout ),
	.datab(\start~q ),
	.datac(\u_UART_Tx_Wrapper|Selector3~0_combout ),
	.datad(\u_UART_Tx_Wrapper|Selector0~3_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector3~2 .lut_mask = 16'hFF02;
defparam \u_UART_Tx_Wrapper|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N11
dffeas \u_UART_Tx_Wrapper|state.START (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|state.START .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Selector4~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Selector4~0_combout  = ((\u_UART_Tx_Wrapper|state.START~q  & \u_UART_Tx_Wrapper|tx_start~q )) # (!\u_UART_Tx_Wrapper|state.DATA~q )

	.dataa(\u_UART_Tx_Wrapper|state.START~q ),
	.datab(gnd),
	.datac(\u_UART_Tx_Wrapper|tx_start~q ),
	.datad(\u_UART_Tx_Wrapper|state.DATA~q ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Selector4~0 .lut_mask = 16'hA0FF;
defparam \u_UART_Tx_Wrapper|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N21
dffeas \u_UART_Tx_Wrapper|tx_start (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|tx_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|tx_start .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|tx_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector1~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector1~1_combout  = (\u_UART_Tx_Wrapper|tx_start~q  & !\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q )

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|tx_start~q ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector1~1 .lut_mask = 16'h0C0C;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector1~2 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector1~2_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|state.START~q  & ((\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ) # ((!\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ) # (!\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.START~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector1~2 .lut_mask = 16'hB0F0;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector1~3 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector1~3_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Selector1~1_combout  & (((!\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout )) # (!\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ))) # 
// (!\u_UART_Tx_Wrapper|u_uart_tx|Selector1~1_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|Selector1~2_combout  & ((!\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout ) # (!\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Selector1~1_combout ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Selector1~2_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector1~3 .lut_mask = 16'h32FA;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y19_N29
dffeas \u_UART_Tx_Wrapper|u_uart_tx|state.START (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.START .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Mux7~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Mux7~0_combout  = (\u_UART_Tx_Wrapper|index [2] & (!\u_UART_Tx_Wrapper|index [3] & ((\u_UART_Tx_Wrapper|index [0]) # (!\u_UART_Tx_Wrapper|index [1])))) # (!\u_UART_Tx_Wrapper|index [2] & (\u_UART_Tx_Wrapper|index [0] $ 
// (((\u_UART_Tx_Wrapper|index [1] & !\u_UART_Tx_Wrapper|index [3])))))

	.dataa(\u_UART_Tx_Wrapper|index [1]),
	.datab(\u_UART_Tx_Wrapper|index [2]),
	.datac(\u_UART_Tx_Wrapper|index [3]),
	.datad(\u_UART_Tx_Wrapper|index [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Mux7~0 .lut_mask = 16'h3D06;
defparam \u_UART_Tx_Wrapper|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N9
dffeas \u_UART_Tx_Wrapper|data_send[7] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_UART_Tx_Wrapper|state.DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|data_send [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[7] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|data_send[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N16
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~5 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~5_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|state.START~q  & (\u_UART_Tx_Wrapper|data_send [7] & \u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|state.START~q ),
	.datac(\u_UART_Tx_Wrapper|data_send [7]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~5 .lut_mask = 16'hC000;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Mux1~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Mux1~0_combout  = ((!\u_UART_Tx_Wrapper|index [3] & ((\u_UART_Tx_Wrapper|index [0]) # (!\u_UART_Tx_Wrapper|index [1])))) # (!\u_UART_Tx_Wrapper|index [2])

	.dataa(\u_UART_Tx_Wrapper|index [1]),
	.datab(\u_UART_Tx_Wrapper|index [2]),
	.datac(\u_UART_Tx_Wrapper|index [3]),
	.datad(\u_UART_Tx_Wrapper|index [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Mux1~0 .lut_mask = 16'h3F37;
defparam \u_UART_Tx_Wrapper|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N11
dffeas \u_UART_Tx_Wrapper|data_send[1] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_UART_Tx_Wrapper|state.DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|data_send [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[1] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|data_send[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Mux2~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Mux2~0_combout  = (\u_UART_Tx_Wrapper|index [3]) # ((\u_UART_Tx_Wrapper|index [1] & (!\u_UART_Tx_Wrapper|index [2])) # (!\u_UART_Tx_Wrapper|index [1] & ((\u_UART_Tx_Wrapper|index [2]) # (\u_UART_Tx_Wrapper|index [0]))))

	.dataa(\u_UART_Tx_Wrapper|index [1]),
	.datab(\u_UART_Tx_Wrapper|index [2]),
	.datac(\u_UART_Tx_Wrapper|index [3]),
	.datad(\u_UART_Tx_Wrapper|index [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Mux2~0 .lut_mask = 16'hF7F6;
defparam \u_UART_Tx_Wrapper|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N25
dffeas \u_UART_Tx_Wrapper|data_send[2] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_UART_Tx_Wrapper|state.DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|data_send [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[2] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|data_send[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneive_lcell_comb \u_UART_Tx_Wrapper|data_send[3]~feeder (
// Equation(s):
// \u_UART_Tx_Wrapper|data_send[3]~feeder_combout  = \u_UART_Tx_Wrapper|Selector0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_UART_Tx_Wrapper|Selector0~2_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|data_send[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[3]~feeder .lut_mask = 16'hFF00;
defparam \u_UART_Tx_Wrapper|data_send[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N5
dffeas \u_UART_Tx_Wrapper|data_send[3] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|data_send[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_UART_Tx_Wrapper|state.DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|data_send [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[3] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|data_send[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Mux6~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Mux6~0_combout  = (\u_UART_Tx_Wrapper|index [3] & (!\u_UART_Tx_Wrapper|index [2] & ((!\u_UART_Tx_Wrapper|index [0]) # (!\u_UART_Tx_Wrapper|index [1])))) # (!\u_UART_Tx_Wrapper|index [3] & (\u_UART_Tx_Wrapper|index [1] $ 
// (\u_UART_Tx_Wrapper|index [2] $ (!\u_UART_Tx_Wrapper|index [0]))))

	.dataa(\u_UART_Tx_Wrapper|index [1]),
	.datab(\u_UART_Tx_Wrapper|index [2]),
	.datac(\u_UART_Tx_Wrapper|index [3]),
	.datad(\u_UART_Tx_Wrapper|index [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Mux6~0 .lut_mask = 16'h1639;
defparam \u_UART_Tx_Wrapper|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N31
dffeas \u_UART_Tx_Wrapper|data_send[6] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_UART_Tx_Wrapper|state.DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|data_send [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[6] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|data_send[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Mux5~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Mux5~0_combout  = (!\u_UART_Tx_Wrapper|index [2] & ((\u_UART_Tx_Wrapper|index [1] & (!\u_UART_Tx_Wrapper|index [3])) # (!\u_UART_Tx_Wrapper|index [1] & (\u_UART_Tx_Wrapper|index [3] & \u_UART_Tx_Wrapper|index [0]))))

	.dataa(\u_UART_Tx_Wrapper|index [1]),
	.datab(\u_UART_Tx_Wrapper|index [2]),
	.datac(\u_UART_Tx_Wrapper|index [3]),
	.datad(\u_UART_Tx_Wrapper|index [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Mux5~0 .lut_mask = 16'h1202;
defparam \u_UART_Tx_Wrapper|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N15
dffeas \u_UART_Tx_Wrapper|data_send[5] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_UART_Tx_Wrapper|state.DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|data_send [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[5] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|data_send[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cycloneive_lcell_comb \u_UART_Tx_Wrapper|Mux4~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|Mux4~0_combout  = (\u_UART_Tx_Wrapper|index [1] & (!\u_UART_Tx_Wrapper|index [3] & (\u_UART_Tx_Wrapper|index [2] $ (\u_UART_Tx_Wrapper|index [0])))) # (!\u_UART_Tx_Wrapper|index [1] & (\u_UART_Tx_Wrapper|index [0] & 
// (\u_UART_Tx_Wrapper|index [2] $ (\u_UART_Tx_Wrapper|index [3]))))

	.dataa(\u_UART_Tx_Wrapper|index [1]),
	.datab(\u_UART_Tx_Wrapper|index [2]),
	.datac(\u_UART_Tx_Wrapper|index [3]),
	.datad(\u_UART_Tx_Wrapper|index [0]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|Mux4~0 .lut_mask = 16'h1608;
defparam \u_UART_Tx_Wrapper|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N29
dffeas \u_UART_Tx_Wrapper|data_send[4] (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_UART_Tx_Wrapper|state.DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|data_send [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|data_send[4] .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|data_send[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0_combout  = \u_UART_Tx_Wrapper|data_send [6] $ (\u_UART_Tx_Wrapper|data_send [7] $ (\u_UART_Tx_Wrapper|data_send [5] $ (\u_UART_Tx_Wrapper|data_send [4])))

	.dataa(\u_UART_Tx_Wrapper|data_send [6]),
	.datab(\u_UART_Tx_Wrapper|data_send [7]),
	.datac(\u_UART_Tx_Wrapper|data_send [5]),
	.datad(\u_UART_Tx_Wrapper|data_send [4]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0 .lut_mask = 16'h6996;
defparam \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|WideXor0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~combout  = \u_UART_Tx_Wrapper|data_send [1] $ (\u_UART_Tx_Wrapper|data_send [2] $ (\u_UART_Tx_Wrapper|data_send [3] $ (\u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0_combout )))

	.dataa(\u_UART_Tx_Wrapper|data_send [1]),
	.datab(\u_UART_Tx_Wrapper|data_send [2]),
	.datac(\u_UART_Tx_Wrapper|data_send [3]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|WideXor0~0_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|WideXor0~combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|WideXor0 .lut_mask = 16'h6996;
defparam \u_UART_Tx_Wrapper|u_uart_tx|WideXor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N4
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~2 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~2_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0] & ((\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1] & (\u_UART_Tx_Wrapper|data_send [3])) # (!\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1] & 
// ((\u_UART_Tx_Wrapper|data_send [1])))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.datac(\u_UART_Tx_Wrapper|data_send [3]),
	.datad(\u_UART_Tx_Wrapper|data_send [1]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~2 .lut_mask = 16'hC480;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N26
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~10 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~10_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Selector5~2_combout ) # ((!\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1] & (!\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0] & \u_UART_Tx_Wrapper|data_send [2])))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~2_combout ),
	.datad(\u_UART_Tx_Wrapper|data_send [2]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~10 .lut_mask = 16'hF1F0;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Mux0~0 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Mux0~0_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0] & (((\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1] & \u_UART_Tx_Wrapper|data_send [7])))) # (!\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0] & 
// ((\u_UART_Tx_Wrapper|data_send [6]) # ((\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]))))

	.dataa(\u_UART_Tx_Wrapper|data_send [6]),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [0]),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent [1]),
	.datad(\u_UART_Tx_Wrapper|data_send [7]),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Mux0~0 .lut_mask = 16'hF232;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Mux0~1 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Mux0~1_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Add1~0_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|Mux0~0_combout  & (\u_UART_Tx_Wrapper|data_send [4])) # (!\u_UART_Tx_Wrapper|u_uart_tx|Mux0~0_combout  & 
// ((\u_UART_Tx_Wrapper|data_send [5]))))) # (!\u_UART_Tx_Wrapper|u_uart_tx|Add1~0_combout  & (((\u_UART_Tx_Wrapper|u_uart_tx|Mux0~0_combout ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Add1~0_combout ),
	.datab(\u_UART_Tx_Wrapper|data_send [4]),
	.datac(\u_UART_Tx_Wrapper|data_send [5]),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Mux0~0_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Mux0~1 .lut_mask = 16'hDDA0;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~3 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~3_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|Add1~1_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|Selector5~10_combout )) # (!\u_UART_Tx_Wrapper|u_uart_tx|Add1~1_combout  
// & ((\u_UART_Tx_Wrapper|u_uart_tx|Mux0~1_combout )))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~10_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Add1~1_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Mux0~1_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~3 .lut_mask = 16'h4540;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N30
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~4 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~4_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|Selector5~3_combout ) # ((\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout  & 
// \u_UART_Tx_Wrapper|u_uart_tx|WideXor0~combout ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Equal1~0_combout ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|WideXor0~combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|data_bit_sent[2]~0_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~3_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~4 .lut_mask = 16'hF080;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~6 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~6_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q ) # ((\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ) # ((!\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q  & !\u_UART_Tx_Wrapper|tx_start~q )))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|state.IDLE~q ),
	.datab(\u_UART_Tx_Wrapper|tx_start~q ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.STOP~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~6 .lut_mask = 16'hFFF1;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N18
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~7 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~7_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|Selector5~6_combout ) # ((!\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & ((\u_UART_Tx_Wrapper|u_uart_tx|state.START~q ) # (\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q 
// ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~6_combout ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|state.START~q ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.SENT_BIT~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~7 .lut_mask = 16'hAAFE;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~8 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~8_combout  = (\u_UART_Tx_Wrapper|u_uart_tx|tx~q  & (\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & (\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ))) # (!\u_UART_Tx_Wrapper|u_uart_tx|tx~q  & 
// ((\u_UART_Tx_Wrapper|u_uart_tx|Selector5~7_combout ) # ((\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout  & \u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ))))

	.dataa(\u_UART_Tx_Wrapper|u_uart_tx|tx~q ),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Equal0~7_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|state.PARTIY_BIT~q ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~7_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~8 .lut_mask = 16'hD5C0;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneive_lcell_comb \u_UART_Tx_Wrapper|u_uart_tx|Selector5~9 (
// Equation(s):
// \u_UART_Tx_Wrapper|u_uart_tx|Selector5~9_combout  = (!\u_UART_Tx_Wrapper|u_uart_tx|Selector5~5_combout  & (!\u_UART_Tx_Wrapper|u_uart_tx|Selector5~4_combout  & !\u_UART_Tx_Wrapper|u_uart_tx|Selector5~8_combout ))

	.dataa(gnd),
	.datab(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~5_combout ),
	.datac(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~4_combout ),
	.datad(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~8_combout ),
	.cin(gnd),
	.combout(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~9 .lut_mask = 16'h0003;
defparam \u_UART_Tx_Wrapper|u_uart_tx|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y19_N13
dffeas \u_UART_Tx_Wrapper|u_uart_tx|tx (
	.clk(\u_UART_Tx_Wrapper|u_Frequency_Scaling|adc_clk_out~clkctrl_outclk ),
	.d(\u_UART_Tx_Wrapper|u_uart_tx|Selector5~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_UART_Tx_Wrapper|u_uart_tx|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_UART_Tx_Wrapper|u_uart_tx|tx .is_wysiwyg = "true";
defparam \u_UART_Tx_Wrapper|u_uart_tx|tx .power_up = "low";
// synopsys translate_on

assign tx = \tx~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
