{"vcs1":{"timestamp_begin":1682291563.419295189, "rt":1.14, "ut":0.25, "st":0.14}}
{"vcselab":{"timestamp_begin":1682291564.589809425, "rt":1.18, "ut":0.22, "st":0.24}}
{"link":{"timestamp_begin":1682291565.796842903, "rt":1.64, "ut":0.07, "st":1.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682291563.126672062}
{"VCS_COMP_START_TIME": 1682291563.126672062}
{"VCS_COMP_END_TIME": 1682291568.218517426}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340720}}
{"stitch_vcselab": {"peak_mem": 238988}}
