<dec f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='209' type='bool llvm::TargetSubtargetInfo::enablePostRAScheduler() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='205'>/// True if the subtarget should run a scheduler after register allocation.
  ///
  /// By default this queries the PostRAScheduling bit in the scheduling model
  /// which is the preferred way to influence this.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='403' u='c' c='_ZN12_GLOBAL__N_120PostMachineScheduler20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='277' u='c' c='_ZNK12_GLOBAL__N_115PostRAScheduler21enablePostRASchedulerERKN4llvm19TargetSubtargetInfoENS1_10CodeGenOpt5LevelERNS2_16AntiDepBreakModeERNS1_15SmallVe14427044'/>
<def f='llvm/llvm/lib/CodeGen/TargetSubtargetInfo.cpp' l='53' ll='55' type='bool llvm::TargetSubtargetInfo::enablePostRAScheduler() const'/>
