INFO: [VRFC 10-163] Analyzing VHDL file "/home/vinagre/Desktop/Lab2/Lab2.srcs/sim_1/imports/lab0Files/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito_tb'
