imx7d_pcie_wait_for_phy_pll_lock	,	F_18
pp	,	V_93
dw_handle_msi_irq	,	F_32
PCIE_PHY_CTRL_RD_LOC	,	V_18
imx6_pcie_wait_for_link	,	F_27
PCIE_PHY_CTRL_CAP_DAT_LOC	,	V_20
tx_swing_full	,	V_80
exp_val	,	V_2
msleep	,	F_23
IMX6SX	,	V_38
IMX6Q_GPR12_PCIE_CTL_2	,	V_70
"pcie_bus clock source missing or invalid\n"	,	L_25
dev	,	V_51
dw_pcie	,	V_3
IMX6Q_GPR1_PCIE_REF_CLK_EN	,	V_49
PHY_PLL_LOCK_WAIT_MAX_RETRIES	,	V_54
imx6_pcie_reset_phy	,	F_8
gpio_is_valid	,	F_21
max_iterations	,	V_6
IMX6Q_GPR12_LOS_LEVEL	,	V_71
"pciephy"	,	L_30
imx6_pcie_link_up	,	F_41
tx_deemph_gen1	,	V_74
regmap_read	,	F_19
imx6_pcie_wait_for_speed_change	,	F_30
"fsl,imx6q-iomuxc-gpr"	,	L_34
retries	,	V_53
node	,	V_115
"PHY DEBUG_R0=0x%08x DEBUG_R1=0x%08x\n"	,	L_12
"msi"	,	L_13
PHY_PLL_LOCK_WAIT_USLEEP_MIN	,	V_57
wait_counter	,	V_7
reset_control_deassert	,	F_24
IMX6SX_GPR5_PCIE_BTNRST_RESET	,	V_43
IMX6Q_GPR8_TX_DEEMPH_GEN2_3P5DB	,	V_75
of_node	,	V_116
GFP_KERNEL	,	V_117
device	,	V_50
err_ref_clk	,	V_64
imx6_pcie_host_init	,	F_35
"pcie_bus"	,	L_24
imx6_pcie_probe	,	F_46
dbi_base	,	V_113
usleep_range	,	F_9
"unable to enable pcie_axi clock\n"	,	L_1
GPIOF_OUT_INIT_LOW	,	V_123
imx6_add_pcie_port	,	F_42
pcie_port	,	V_92
"Link up, Gen%i\n"	,	L_11
device_node	,	V_114
dw_pcie_readl_dbi	,	F_2
pcie_inbound_axi	,	V_52
of_property_read_u32	,	F_59
hook_fault_code	,	F_64
IMX6QP	,	V_44
arg	,	V_91
IMX6Q_GPR8_TX_SWING_FULL	,	V_79
"mx6-pcie-msi"	,	L_15
devm_ioremap_resource	,	F_50
"pcie_inbound_axi"	,	L_28
IMX6Q_GPR1_PCIE_SW_RST	,	V_46
iomuxc_gpr	,	V_39
irq	,	V_90
PHY_RX_OVRD_IN_LO_RX_DATA_EN	,	V_24
regs	,	V_28
regmap_update_bits	,	F_14
syscon_regmap_lookup_by_compatible	,	F_58
"fsl,tx-deemph-gen1"	,	L_36
imx6_pcie_init_phy	,	F_26
PCI_EXP_TYPE_ROOT_PORT	,	V_84
gpio_active_high	,	V_66
of_property_read_bool	,	F_54
pcie	,	V_62
dw_pcie_setup_rc	,	F_38
platform_device	,	V_103
imx6_pcie_msi_handler	,	F_31
"Speed change timeout\n"	,	L_8
"unable to find iomuxc registers\n"	,	L_35
dev_dbg	,	F_29
imx6_pcie_driver	,	V_126
"pcie"	,	L_26
devm_gpio_request_one	,	F_55
imx6_pcie_shutdown	,	F_61
to_dw_pcie_from_pp	,	F_36
IMX7D_GPR12_PCIE_PHY_REFCLK_SEL	,	V_67
pcie_phy_wait_ack	,	F_4
reg	,	V_31
"PCIe reset"	,	L_20
variant	,	V_34
imx6_pcie_deassert_core_reset	,	F_20
reset_control_assert	,	F_13
"apps"	,	L_32
ret	,	V_12
pcie_phy_read	,	F_6
"fsl,tx-swing-full"	,	L_39
ETIMEDOUT	,	V_10
reset_gpio	,	V_65
IMX6SX_GPR12_PCIE_RX_EQ_MASK	,	V_68
ops	,	V_110
"fsl,tx-swing-low"	,	L_40
link_gen	,	V_98
IMX6Q_GPR1_PCIE_TEST_PD	,	V_48
platform_get_resource	,	F_49
err_reset_phy	,	V_97
err_pcie	,	V_63
"Failed to get PCIEPHY reset control\n"	,	L_31
PCIE_LINK_WIDTH_SPEED_CONTROL	,	V_87
"DEBUG_R0: 0x%08x, DEBUG_R1: 0x%08x\n"	,	L_7
dw_pcie_msi_init	,	F_40
"pcie_inbound_axi clock missing or invalid\n"	,	L_29
dev_err	,	F_17
"external abort on non-linefetch"	,	L_42
"fsl,tx-deemph-gen2-3p5db"	,	L_37
pci	,	V_4
IMX7D_GPR22_PCIE_PHY_PLL_LOCKED	,	V_56
imx6_pcie_establish_link	,	F_33
PCIE_PHY_DEBUG_R1_XMLH_LINK_UP	,	V_102
devm_clk_get	,	F_56
pcie_bus	,	V_60
"unable to enable pcie clock\n"	,	L_5
dw_pcie_wait_for_link	,	F_28
clk_disable_unprepare	,	F_25
gpio_set_value_cansleep	,	F_22
PCIE_PHY_STAT_ACK_LOC	,	V_9
imx6_pcie_enable_ref_clk	,	F_15
"unable to enable pcie ref clock\n"	,	L_6
uregs	,	V_32
IMX6Q_GPR8_TX_DEEMPH_GEN2_6DB	,	V_77
ENOMEM	,	V_118
apps_reset	,	V_37
PHY_PLL_LOCK_WAIT_USLEEP_MAX	,	V_58
"unable to enable pcie_phy clock\n"	,	L_3
"pcie_phy clock source missing or invalid\n"	,	L_23
dev_info	,	F_34
PCIE_PHY_CTRL_DATA_LOC	,	V_13
tmp	,	V_22
instr	,	V_30
PCIE_RC_LCR_MAX_LINK_SPEEDS_MASK	,	V_95
val	,	V_5
var	,	V_19
"unable to get reset gpio\n"	,	L_21
"reset-gpio-active-high"	,	L_19
"reset-gpio"	,	L_18
PCIE_PHY_CTRL_WR_LOC	,	V_21
of_device_get_match_data	,	F_48
"pcie_phy"	,	L_22
IRQF_NO_THREAD	,	V_108
imx6_pcie_variants	,	V_120
pciephy_reset	,	V_36
PCIE_PHY_CTRL_CAP_ADR_LOC	,	V_15
ENODEV	,	V_106
fsr	,	V_26
ARM_pc	,	V_33
CONFIG_PCI_MSI	,	V_101
PCIE_PHY_CTRL	,	V_14
imx6q_pcie_abort_handler	,	F_10
IMX6Q_GPR12_DEVICE_TYPE	,	V_83
IMX6Q_GPR8_TX_DEEMPH_GEN1	,	V_73
"fsl,tx-deemph-gen2-6db"	,	L_38
dw_pcie_writel_dbi	,	F_5
PCIE_PHY_STAT	,	V_8
root_bus_nr	,	V_109
err_pcie_bus	,	V_61
dw_pcie_host_init	,	F_45
"unable to enable pcie_bus clock\n"	,	L_4
phy_ctl	,	V_17
IOMUXC_GPR22	,	V_55
imx6_pcie_init	,	F_63
clk_prepare_enable	,	F_16
platform_get_irq_byname	,	F_43
IMX6SX_GPR12_PCIE_RX_EQ_2	,	V_69
EPROBE_DEFER	,	V_124
EINVAL	,	V_89
GPIOF_OUT_INIT_HIGH	,	V_122
"failed to initialize host\n"	,	L_17
__init	,	T_3
udelay	,	F_3
IMX6SX_GPR12_PCIE_TEST_POWERDOWN	,	V_41
PHY_RX_OVRD_IN_LO	,	V_23
instruction_pointer	,	F_11
"failed to get MSI irq\n"	,	L_14
IOMUXC_GPR1	,	V_45
tx_deemph_gen2_3p5db	,	V_76
PCIE_RC_LCR	,	V_94
imx6_pcie_host_ops	,	V_111
data	,	V_16
"Failed to bring link up!\n"	,	L_9
IS_ENABLED	,	F_39
IMX7D	,	V_35
pdev	,	V_104
to_imx6_pcie	,	F_37
msi_irq	,	V_105
u32	,	T_1
pcie_phy_write	,	F_7
IOMUXC_GPR8	,	V_72
"failed to request MSI irq\n"	,	L_16
"pcie clock source missing or invalid\n"	,	L_27
IOMUXC_GPR5	,	V_42
pcie_phy_poll_ack	,	F_1
resource	,	V_112
pt_regs	,	V_27
IMX6Q	,	V_47
platform_driver_register	,	F_65
imx6_pcie_assert_core_reset	,	F_12
PTR_ERR	,	F_52
"PCIe PLL lock timeout\n"	,	L_2
PCIE_RC_LCSR	,	V_100
of_get_named_gpio	,	F_53
IOMUXC_GPR12	,	V_40
tx_deemph_gen2_6db	,	V_78
dw_pcie_ops	,	V_119
platform_set_drvdata	,	F_60
devm_kzalloc	,	F_47
tx_swing_low	,	V_82
platform_get_drvdata	,	F_62
"fsl,max-link-speed"	,	L_41
"Link: Gen2 disabled\n"	,	L_10
SIGBUS	,	V_125
PHY_RX_OVRD_IN_LO_RX_PLL_EN	,	V_25
devm_reset_control_get	,	F_57
IRQF_SHARED	,	V_107
addr	,	V_11
PORT_LOGIC_SPEED_CHANGE	,	V_88
IORESOURCE_MEM	,	V_121
pcie_phy	,	V_59
PCIE_RC_LCR_MAX_LINK_SPEEDS_GEN1	,	V_96
irqreturn_t	,	T_2
PCIE_RC_LCR_MAX_LINK_SPEEDS_GEN2	,	V_99
"Failed to get PCIE APPS reset control\n"	,	L_33
IMX6Q_GPR8_TX_SWING_LOW	,	V_81
PCIE_PHY_DEBUG_R1	,	V_86
pc	,	V_29
PCIE_PHY_DEBUG_R0	,	V_85
imx6_pcie	,	V_1
devm_request_irq	,	F_44
IS_ERR	,	F_51
