// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_patch_embed_accumulate_read_16u_128u_8u_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY,
        m_axi_inout1_AWADDR,
        m_axi_inout1_AWID,
        m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID,
        m_axi_inout1_WREADY,
        m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST,
        m_axi_inout1_WID,
        m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY,
        m_axi_inout1_ARADDR,
        m_axi_inout1_ARID,
        m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID,
        m_axi_inout1_RREADY,
        m_axi_inout1_RDATA,
        m_axi_inout1_RLAST,
        m_axi_inout1_RID,
        m_axi_inout1_RFIFONUM,
        m_axi_inout1_RUSER,
        m_axi_inout1_RRESP,
        m_axi_inout1_BVALID,
        m_axi_inout1_BREADY,
        m_axi_inout1_BRESP,
        m_axi_inout1_BID,
        m_axi_inout1_BUSER,
        image_r,
        image_stream_din,
        image_stream_num_data_valid,
        image_stream_fifo_cap,
        image_stream_full_n,
        image_stream_write,
        p_read
);

parameter    ap_ST_fsm_state1 = 44'd1;
parameter    ap_ST_fsm_state2 = 44'd2;
parameter    ap_ST_fsm_state3 = 44'd4;
parameter    ap_ST_fsm_state4 = 44'd8;
parameter    ap_ST_fsm_state5 = 44'd16;
parameter    ap_ST_fsm_state6 = 44'd32;
parameter    ap_ST_fsm_state7 = 44'd64;
parameter    ap_ST_fsm_state8 = 44'd128;
parameter    ap_ST_fsm_state9 = 44'd256;
parameter    ap_ST_fsm_state10 = 44'd512;
parameter    ap_ST_fsm_state11 = 44'd1024;
parameter    ap_ST_fsm_state12 = 44'd2048;
parameter    ap_ST_fsm_state13 = 44'd4096;
parameter    ap_ST_fsm_state14 = 44'd8192;
parameter    ap_ST_fsm_state15 = 44'd16384;
parameter    ap_ST_fsm_state16 = 44'd32768;
parameter    ap_ST_fsm_state17 = 44'd65536;
parameter    ap_ST_fsm_state18 = 44'd131072;
parameter    ap_ST_fsm_state19 = 44'd262144;
parameter    ap_ST_fsm_state20 = 44'd524288;
parameter    ap_ST_fsm_state21 = 44'd1048576;
parameter    ap_ST_fsm_state22 = 44'd2097152;
parameter    ap_ST_fsm_state23 = 44'd4194304;
parameter    ap_ST_fsm_state24 = 44'd8388608;
parameter    ap_ST_fsm_state25 = 44'd16777216;
parameter    ap_ST_fsm_state26 = 44'd33554432;
parameter    ap_ST_fsm_state27 = 44'd67108864;
parameter    ap_ST_fsm_state28 = 44'd134217728;
parameter    ap_ST_fsm_state29 = 44'd268435456;
parameter    ap_ST_fsm_state30 = 44'd536870912;
parameter    ap_ST_fsm_state31 = 44'd1073741824;
parameter    ap_ST_fsm_state32 = 44'd2147483648;
parameter    ap_ST_fsm_state33 = 44'd4294967296;
parameter    ap_ST_fsm_state34 = 44'd8589934592;
parameter    ap_ST_fsm_state35 = 44'd17179869184;
parameter    ap_ST_fsm_state36 = 44'd34359738368;
parameter    ap_ST_fsm_state37 = 44'd68719476736;
parameter    ap_ST_fsm_state38 = 44'd137438953472;
parameter    ap_ST_fsm_state39 = 44'd274877906944;
parameter    ap_ST_fsm_state40 = 44'd549755813888;
parameter    ap_ST_fsm_state41 = 44'd1099511627776;
parameter    ap_ST_fsm_state42 = 44'd2199023255552;
parameter    ap_ST_fsm_state43 = 44'd4398046511104;
parameter    ap_ST_fsm_state44 = 44'd8796093022208;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_inout1_AWVALID;
input   m_axi_inout1_AWREADY;
output  [63:0] m_axi_inout1_AWADDR;
output  [0:0] m_axi_inout1_AWID;
output  [31:0] m_axi_inout1_AWLEN;
output  [2:0] m_axi_inout1_AWSIZE;
output  [1:0] m_axi_inout1_AWBURST;
output  [1:0] m_axi_inout1_AWLOCK;
output  [3:0] m_axi_inout1_AWCACHE;
output  [2:0] m_axi_inout1_AWPROT;
output  [3:0] m_axi_inout1_AWQOS;
output  [3:0] m_axi_inout1_AWREGION;
output  [0:0] m_axi_inout1_AWUSER;
output   m_axi_inout1_WVALID;
input   m_axi_inout1_WREADY;
output  [255:0] m_axi_inout1_WDATA;
output  [31:0] m_axi_inout1_WSTRB;
output   m_axi_inout1_WLAST;
output  [0:0] m_axi_inout1_WID;
output  [0:0] m_axi_inout1_WUSER;
output   m_axi_inout1_ARVALID;
input   m_axi_inout1_ARREADY;
output  [63:0] m_axi_inout1_ARADDR;
output  [0:0] m_axi_inout1_ARID;
output  [31:0] m_axi_inout1_ARLEN;
output  [2:0] m_axi_inout1_ARSIZE;
output  [1:0] m_axi_inout1_ARBURST;
output  [1:0] m_axi_inout1_ARLOCK;
output  [3:0] m_axi_inout1_ARCACHE;
output  [2:0] m_axi_inout1_ARPROT;
output  [3:0] m_axi_inout1_ARQOS;
output  [3:0] m_axi_inout1_ARREGION;
output  [0:0] m_axi_inout1_ARUSER;
input   m_axi_inout1_RVALID;
output   m_axi_inout1_RREADY;
input  [255:0] m_axi_inout1_RDATA;
input   m_axi_inout1_RLAST;
input  [0:0] m_axi_inout1_RID;
input  [8:0] m_axi_inout1_RFIFONUM;
input  [0:0] m_axi_inout1_RUSER;
input  [1:0] m_axi_inout1_RRESP;
input   m_axi_inout1_BVALID;
output   m_axi_inout1_BREADY;
input  [1:0] m_axi_inout1_BRESP;
input  [0:0] m_axi_inout1_BID;
input  [0:0] m_axi_inout1_BUSER;
input  [63:0] image_r;
output  [255:0] image_stream_din;
input  [1:0] image_stream_num_data_valid;
input  [1:0] image_stream_fifo_cap;
input   image_stream_full_n;
output   image_stream_write;
input  [6:0] p_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_inout1_ARVALID;
reg[63:0] m_axi_inout1_ARADDR;
reg m_axi_inout1_RREADY;
reg image_stream_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [43:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    inout1_blk_n_AR;
wire    ap_CS_fsm_state5;
reg    inout1_blk_n_R;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
reg    image_stream_blk_n;
wire    ap_CS_fsm_state44;
wire   [255:0] zext_ln41_fu_838_p1;
reg   [255:0] zext_ln41_reg_2692;
wire   [255:0] zext_ln41_1_fu_850_p1;
reg   [255:0] zext_ln41_1_reg_2697;
wire   [255:0] zext_ln41_2_fu_862_p1;
reg   [255:0] zext_ln41_2_reg_2702;
wire   [255:0] zext_ln41_3_fu_874_p1;
reg   [255:0] zext_ln41_3_reg_2707;
wire   [255:0] zext_ln41_4_fu_886_p1;
reg   [255:0] zext_ln41_4_reg_2712;
wire   [255:0] zext_ln41_5_fu_898_p1;
reg   [255:0] zext_ln41_5_reg_2717;
wire   [255:0] zext_ln41_6_fu_910_p1;
reg   [255:0] zext_ln41_6_reg_2722;
wire   [255:0] zext_ln41_7_fu_922_p1;
reg   [255:0] zext_ln41_7_reg_2727;
wire   [255:0] zext_ln41_8_fu_934_p1;
reg   [255:0] zext_ln41_8_reg_2732;
wire   [255:0] zext_ln41_9_fu_946_p1;
reg   [255:0] zext_ln41_9_reg_2737;
wire   [255:0] zext_ln41_10_fu_958_p1;
reg   [255:0] zext_ln41_10_reg_2742;
wire   [255:0] zext_ln41_11_fu_970_p1;
reg   [255:0] zext_ln41_11_reg_2747;
wire   [255:0] zext_ln41_12_fu_982_p1;
reg   [255:0] zext_ln41_12_reg_2752;
wire   [255:0] zext_ln41_13_fu_994_p1;
reg   [255:0] zext_ln41_13_reg_2757;
wire   [255:0] zext_ln41_14_fu_1006_p1;
reg   [255:0] zext_ln41_14_reg_2762;
wire   [255:0] zext_ln41_15_fu_1018_p1;
reg   [255:0] zext_ln41_15_reg_2767;
wire   [255:0] zext_ln41_16_fu_1030_p1;
reg   [255:0] zext_ln41_16_reg_2772;
wire   [255:0] zext_ln41_17_fu_1042_p1;
reg   [255:0] zext_ln41_17_reg_2777;
wire   [255:0] zext_ln41_18_fu_1054_p1;
reg   [255:0] zext_ln41_18_reg_2782;
wire   [255:0] zext_ln41_19_fu_1066_p1;
reg   [255:0] zext_ln41_19_reg_2787;
wire   [255:0] zext_ln41_20_fu_1078_p1;
reg   [255:0] zext_ln41_20_reg_2792;
wire   [255:0] zext_ln41_21_fu_1090_p1;
reg   [255:0] zext_ln41_21_reg_2797;
wire   [255:0] zext_ln41_22_fu_1102_p1;
reg   [255:0] zext_ln41_22_reg_2802;
wire   [255:0] zext_ln41_23_fu_1114_p1;
reg   [255:0] zext_ln41_23_reg_2807;
wire   [255:0] zext_ln41_24_fu_1126_p1;
reg   [255:0] zext_ln41_24_reg_2812;
wire   [255:0] zext_ln41_25_fu_1138_p1;
reg   [255:0] zext_ln41_25_reg_2817;
wire   [255:0] zext_ln41_26_fu_1150_p1;
reg   [255:0] zext_ln41_26_reg_2822;
wire   [255:0] zext_ln41_27_fu_1162_p1;
reg   [255:0] zext_ln41_27_reg_2827;
wire   [255:0] zext_ln41_28_fu_1174_p1;
reg   [255:0] zext_ln41_28_reg_2832;
wire   [255:0] zext_ln41_29_fu_1186_p1;
reg   [255:0] zext_ln41_29_reg_2837;
wire   [255:0] zext_ln41_30_fu_1198_p1;
reg   [255:0] zext_ln41_30_reg_2842;
wire   [255:0] zext_ln33_fu_1210_p1;
reg   [255:0] zext_ln33_reg_2847;
wire   [1:0] add_ln33_30_fu_1228_p2;
reg   [1:0] add_ln33_30_reg_2855;
wire    ap_CS_fsm_state2;
wire   [63:0] add_ln36_fu_1247_p2;
reg   [63:0] add_ln36_reg_2860;
wire   [0:0] icmp_ln33_fu_1222_p2;
wire   [4:0] y_offset_1_fu_1258_p2;
reg   [4:0] y_offset_1_reg_2899;
wire    ap_CS_fsm_state3;
wire   [3:0] add_ln39_fu_1274_p2;
reg   [3:0] add_ln39_reg_2907;
wire    ap_CS_fsm_state4;
wire   [11:0] tmp1_fu_1288_p4;
reg   [11:0] tmp1_reg_2912;
wire   [0:0] icmp_ln39_fu_1268_p2;
reg   [58:0] trunc_ln6_reg_2947;
reg   [58:0] trunc_ln41_2_reg_2958;
reg   [58:0] trunc_ln41_4_reg_2969;
reg   [58:0] trunc_ln41_6_reg_2980;
reg   [58:0] trunc_ln41_8_reg_2991;
reg   [58:0] trunc_ln41_s_reg_3002;
reg   [58:0] trunc_ln41_11_reg_3013;
reg   [58:0] trunc_ln41_13_reg_3024;
reg   [255:0] inout1_addr_read_reg_3029;
reg   [58:0] trunc_ln41_15_reg_3040;
wire   [7:0] trunc_ln41_3_fu_1593_p1;
reg   [7:0] trunc_ln41_3_reg_3045;
reg   [255:0] inout1_addr_1_read_reg_3050;
reg   [58:0] trunc_ln41_17_reg_3061;
wire   [7:0] trunc_ln41_5_fu_1635_p1;
reg   [7:0] trunc_ln41_5_reg_3066;
reg   [255:0] inout1_addr_2_read_reg_3071;
reg   [58:0] trunc_ln41_19_reg_3082;
wire   [7:0] trunc_ln41_7_fu_1677_p1;
reg   [7:0] trunc_ln41_7_reg_3087;
reg   [255:0] inout1_addr_3_read_reg_3092;
reg   [58:0] trunc_ln41_21_reg_3103;
wire   [7:0] trunc_ln41_9_fu_1719_p1;
reg   [7:0] trunc_ln41_9_reg_3108;
reg   [255:0] inout1_addr_4_read_reg_3113;
reg   [58:0] trunc_ln41_23_reg_3124;
wire   [7:0] trunc_ln41_10_fu_1761_p1;
reg   [7:0] trunc_ln41_10_reg_3129;
reg   [255:0] inout1_addr_5_read_reg_3134;
reg   [58:0] trunc_ln41_25_reg_3145;
wire   [7:0] trunc_ln41_12_fu_1803_p1;
reg   [7:0] trunc_ln41_12_reg_3150;
reg   [255:0] inout1_addr_6_read_reg_3155;
reg   [58:0] trunc_ln41_27_reg_3166;
wire   [7:0] trunc_ln41_14_fu_1845_p1;
reg   [7:0] trunc_ln41_14_reg_3171;
reg   [255:0] inout1_addr_7_read_reg_3176;
reg   [58:0] trunc_ln41_29_reg_3187;
wire   [7:0] trunc_ln41_16_fu_1887_p1;
reg   [7:0] trunc_ln41_16_reg_3192;
reg   [255:0] inout1_addr_8_read_reg_3197;
reg   [58:0] trunc_ln41_31_reg_3208;
wire   [7:0] trunc_ln41_18_fu_1929_p1;
reg   [7:0] trunc_ln41_18_reg_3213;
reg   [255:0] inout1_addr_9_read_reg_3218;
reg   [58:0] trunc_ln41_33_reg_3229;
wire   [7:0] trunc_ln41_20_fu_1971_p1;
reg   [7:0] trunc_ln41_20_reg_3234;
reg   [255:0] inout1_addr_10_read_reg_3239;
reg   [58:0] trunc_ln41_35_reg_3250;
wire   [7:0] trunc_ln41_22_fu_2013_p1;
reg   [7:0] trunc_ln41_22_reg_3255;
reg   [255:0] inout1_addr_11_read_reg_3260;
reg   [58:0] trunc_ln41_37_reg_3271;
wire   [7:0] trunc_ln41_24_fu_2055_p1;
reg   [7:0] trunc_ln41_24_reg_3276;
reg   [255:0] inout1_addr_12_read_reg_3281;
reg   [58:0] trunc_ln41_39_reg_3292;
wire   [7:0] trunc_ln41_26_fu_2097_p1;
reg   [7:0] trunc_ln41_26_reg_3297;
reg   [255:0] inout1_addr_13_read_reg_3302;
reg   [58:0] trunc_ln41_41_reg_3313;
wire   [7:0] trunc_ln41_28_fu_2139_p1;
reg   [7:0] trunc_ln41_28_reg_3318;
reg   [255:0] inout1_addr_14_read_reg_3323;
reg   [58:0] trunc_ln41_43_reg_3334;
wire   [7:0] trunc_ln41_30_fu_2181_p1;
reg   [7:0] trunc_ln41_30_reg_3339;
reg   [255:0] inout1_addr_15_read_reg_3344;
reg   [58:0] trunc_ln41_45_reg_3355;
wire   [7:0] trunc_ln41_32_fu_2223_p1;
reg   [7:0] trunc_ln41_32_reg_3360;
reg   [255:0] inout1_addr_16_read_reg_3365;
reg   [58:0] trunc_ln41_47_reg_3376;
wire   [7:0] trunc_ln41_34_fu_2265_p1;
reg   [7:0] trunc_ln41_34_reg_3381;
reg   [255:0] inout1_addr_17_read_reg_3386;
reg   [58:0] trunc_ln41_49_reg_3397;
wire   [7:0] trunc_ln41_36_fu_2307_p1;
reg   [7:0] trunc_ln41_36_reg_3402;
reg   [255:0] inout1_addr_18_read_reg_3407;
reg   [58:0] trunc_ln41_51_reg_3418;
wire   [7:0] trunc_ln41_38_fu_2349_p1;
reg   [7:0] trunc_ln41_38_reg_3423;
reg   [255:0] inout1_addr_19_read_reg_3428;
reg   [58:0] trunc_ln41_53_reg_3439;
wire   [7:0] trunc_ln41_40_fu_2391_p1;
reg   [7:0] trunc_ln41_40_reg_3444;
reg   [255:0] inout1_addr_20_read_reg_3449;
reg   [58:0] trunc_ln41_55_reg_3460;
wire   [7:0] trunc_ln41_42_fu_2433_p1;
reg   [7:0] trunc_ln41_42_reg_3465;
reg   [255:0] inout1_addr_21_read_reg_3470;
reg   [58:0] trunc_ln41_57_reg_3481;
wire   [7:0] trunc_ln41_44_fu_2475_p1;
reg   [7:0] trunc_ln41_44_reg_3486;
reg   [255:0] inout1_addr_22_read_reg_3491;
reg   [58:0] trunc_ln41_59_reg_3502;
reg   [58:0] trunc_ln41_61_reg_3507;
wire   [7:0] trunc_ln41_46_fu_2541_p1;
reg   [7:0] trunc_ln41_46_reg_3512;
reg   [255:0] inout1_addr_23_read_reg_3517;
wire   [7:0] trunc_ln41_48_fu_2559_p1;
reg   [7:0] trunc_ln41_48_reg_3528;
reg   [255:0] inout1_addr_24_read_reg_3533;
wire   [7:0] trunc_ln41_50_fu_2577_p1;
reg   [7:0] trunc_ln41_50_reg_3544;
reg   [255:0] inout1_addr_25_read_reg_3549;
wire   [7:0] trunc_ln41_52_fu_2585_p1;
reg   [7:0] trunc_ln41_52_reg_3554;
reg   [255:0] inout1_addr_26_read_reg_3559;
wire   [7:0] trunc_ln41_54_fu_2593_p1;
reg   [7:0] trunc_ln41_54_reg_3564;
reg   [255:0] inout1_addr_27_read_reg_3569;
wire   [7:0] trunc_ln41_56_fu_2601_p1;
reg   [7:0] trunc_ln41_56_reg_3574;
reg   [255:0] inout1_addr_28_read_reg_3579;
wire   [7:0] trunc_ln41_58_fu_2609_p1;
reg   [7:0] trunc_ln41_58_reg_3584;
reg   [255:0] inout1_addr_29_read_reg_3589;
wire   [7:0] trunc_ln41_60_fu_2617_p1;
reg   [7:0] trunc_ln41_60_reg_3594;
reg   [255:0] inout1_addr_30_read_reg_3599;
wire   [7:0] trunc_ln41_62_fu_2625_p1;
reg   [7:0] trunc_ln41_62_reg_3604;
reg   [255:0] inout1_addr_31_read_reg_3609;
reg   [4:0] y_offset_reg_617;
reg   [3:0] patch_x_block_reg_629;
wire   [0:0] icmp_ln36_fu_1252_p2;
wire  signed [63:0] sext_ln41_fu_1317_p1;
wire  signed [63:0] sext_ln41_1_fu_1351_p1;
wire  signed [63:0] sext_ln41_2_fu_1385_p1;
wire  signed [63:0] sext_ln41_3_fu_1419_p1;
wire  signed [63:0] sext_ln41_4_fu_1453_p1;
wire  signed [63:0] sext_ln41_5_fu_1487_p1;
wire  signed [63:0] sext_ln41_6_fu_1521_p1;
wire  signed [63:0] sext_ln41_7_fu_1555_p1;
wire  signed [63:0] sext_ln41_8_fu_1597_p1;
wire  signed [63:0] sext_ln41_9_fu_1639_p1;
wire  signed [63:0] sext_ln41_10_fu_1681_p1;
wire  signed [63:0] sext_ln41_11_fu_1723_p1;
wire  signed [63:0] sext_ln41_12_fu_1765_p1;
wire  signed [63:0] sext_ln41_13_fu_1807_p1;
wire  signed [63:0] sext_ln41_14_fu_1849_p1;
wire  signed [63:0] sext_ln41_15_fu_1891_p1;
wire  signed [63:0] sext_ln41_16_fu_1933_p1;
wire  signed [63:0] sext_ln41_17_fu_1975_p1;
wire  signed [63:0] sext_ln41_18_fu_2017_p1;
wire  signed [63:0] sext_ln41_19_fu_2059_p1;
wire  signed [63:0] sext_ln41_20_fu_2101_p1;
wire  signed [63:0] sext_ln41_21_fu_2143_p1;
wire  signed [63:0] sext_ln41_22_fu_2185_p1;
wire  signed [63:0] sext_ln41_23_fu_2227_p1;
wire  signed [63:0] sext_ln41_24_fu_2269_p1;
wire  signed [63:0] sext_ln41_25_fu_2311_p1;
wire  signed [63:0] sext_ln41_26_fu_2353_p1;
wire  signed [63:0] sext_ln41_27_fu_2395_p1;
wire  signed [63:0] sext_ln41_28_fu_2437_p1;
wire  signed [63:0] sext_ln41_29_fu_2479_p1;
wire  signed [63:0] sext_ln41_30_fu_2545_p1;
wire  signed [63:0] sext_ln41_31_fu_2563_p1;
reg   [1:0] channel_fu_210;
reg    ap_block_state1;
wire   [4:0] trunc_ln33_fu_640_p1;
wire   [7:0] shl_ln_fu_830_p3;
wire   [4:0] add_ln33_fu_644_p2;
wire   [7:0] shl_ln41_1_fu_842_p3;
wire   [4:0] add_ln33_1_fu_650_p2;
wire   [7:0] shl_ln41_2_fu_854_p3;
wire   [4:0] add_ln33_2_fu_656_p2;
wire   [7:0] shl_ln41_3_fu_866_p3;
wire   [4:0] add_ln33_3_fu_662_p2;
wire   [7:0] shl_ln41_4_fu_878_p3;
wire   [4:0] add_ln33_4_fu_668_p2;
wire   [7:0] shl_ln41_5_fu_890_p3;
wire   [4:0] add_ln33_5_fu_674_p2;
wire   [7:0] shl_ln41_6_fu_902_p3;
wire   [4:0] add_ln33_6_fu_680_p2;
wire   [7:0] shl_ln41_7_fu_914_p3;
wire   [4:0] add_ln33_7_fu_686_p2;
wire   [7:0] shl_ln41_8_fu_926_p3;
wire   [4:0] add_ln33_8_fu_692_p2;
wire   [7:0] shl_ln41_9_fu_938_p3;
wire   [4:0] add_ln33_9_fu_698_p2;
wire   [7:0] shl_ln41_s_fu_950_p3;
wire   [4:0] add_ln33_10_fu_704_p2;
wire   [7:0] shl_ln41_10_fu_962_p3;
wire   [4:0] add_ln33_11_fu_710_p2;
wire   [7:0] shl_ln41_11_fu_974_p3;
wire   [4:0] add_ln33_12_fu_716_p2;
wire   [7:0] shl_ln41_12_fu_986_p3;
wire   [4:0] add_ln33_13_fu_722_p2;
wire   [7:0] shl_ln41_13_fu_998_p3;
wire   [4:0] add_ln33_14_fu_728_p2;
wire   [7:0] shl_ln41_14_fu_1010_p3;
wire   [4:0] xor_ln33_fu_734_p2;
wire   [7:0] shl_ln41_15_fu_1022_p3;
wire   [4:0] add_ln33_15_fu_740_p2;
wire   [7:0] shl_ln41_16_fu_1034_p3;
wire   [4:0] add_ln33_16_fu_746_p2;
wire   [7:0] shl_ln41_17_fu_1046_p3;
wire   [4:0] add_ln33_17_fu_752_p2;
wire   [7:0] shl_ln41_18_fu_1058_p3;
wire   [4:0] add_ln33_18_fu_758_p2;
wire   [7:0] shl_ln41_19_fu_1070_p3;
wire   [4:0] add_ln33_19_fu_764_p2;
wire   [7:0] shl_ln41_20_fu_1082_p3;
wire   [4:0] add_ln33_20_fu_770_p2;
wire   [7:0] shl_ln41_21_fu_1094_p3;
wire   [4:0] add_ln33_21_fu_776_p2;
wire   [7:0] shl_ln41_22_fu_1106_p3;
wire   [4:0] add_ln33_22_fu_782_p2;
wire   [7:0] shl_ln41_23_fu_1118_p3;
wire   [4:0] add_ln33_23_fu_788_p2;
wire   [7:0] shl_ln41_24_fu_1130_p3;
wire   [4:0] add_ln33_24_fu_794_p2;
wire   [7:0] shl_ln41_25_fu_1142_p3;
wire   [4:0] add_ln33_25_fu_800_p2;
wire   [7:0] shl_ln41_26_fu_1154_p3;
wire   [4:0] add_ln33_26_fu_806_p2;
wire   [7:0] shl_ln41_27_fu_1166_p3;
wire   [4:0] add_ln33_27_fu_812_p2;
wire   [7:0] shl_ln41_28_fu_1178_p3;
wire   [4:0] add_ln33_28_fu_818_p2;
wire   [7:0] shl_ln41_29_fu_1190_p3;
wire   [4:0] add_ln33_29_fu_824_p2;
wire   [7:0] shl_ln41_30_fu_1202_p3;
wire   [16:0] tmp_fu_1234_p4;
wire   [63:0] zext_ln36_fu_1243_p1;
wire   [3:0] trunc_ln41_1_fu_1284_p1;
wire   [2:0] trunc_ln41_fu_1280_p1;
wire   [63:0] zext_ln41_31_fu_1298_p1;
wire   [63:0] add_ln41_fu_1302_p2;
wire   [11:0] or_ln41_fu_1327_p2;
wire   [63:0] zext_ln41_32_fu_1332_p1;
wire   [63:0] add_ln41_1_fu_1336_p2;
wire   [11:0] or_ln41_1_fu_1361_p2;
wire   [63:0] zext_ln41_33_fu_1366_p1;
wire   [63:0] add_ln41_2_fu_1370_p2;
wire   [11:0] or_ln41_2_fu_1395_p2;
wire   [63:0] zext_ln41_34_fu_1400_p1;
wire   [63:0] add_ln41_3_fu_1404_p2;
wire   [11:0] or_ln41_3_fu_1429_p2;
wire   [63:0] zext_ln41_35_fu_1434_p1;
wire   [63:0] add_ln41_4_fu_1438_p2;
wire   [11:0] or_ln41_4_fu_1463_p2;
wire   [63:0] zext_ln41_36_fu_1468_p1;
wire   [63:0] add_ln41_5_fu_1472_p2;
wire   [11:0] or_ln41_5_fu_1497_p2;
wire   [63:0] zext_ln41_37_fu_1502_p1;
wire   [63:0] add_ln41_6_fu_1506_p2;
wire   [11:0] or_ln41_6_fu_1531_p2;
wire   [63:0] zext_ln41_38_fu_1536_p1;
wire   [63:0] add_ln41_7_fu_1540_p2;
wire   [11:0] or_ln41_7_fu_1565_p2;
wire   [63:0] zext_ln41_39_fu_1570_p1;
wire   [63:0] add_ln41_8_fu_1574_p2;
wire   [255:0] lshr_ln41_fu_1589_p2;
wire   [11:0] or_ln41_8_fu_1607_p2;
wire   [63:0] zext_ln41_40_fu_1612_p1;
wire   [63:0] add_ln41_9_fu_1616_p2;
wire   [255:0] lshr_ln41_1_fu_1631_p2;
wire   [11:0] or_ln41_9_fu_1649_p2;
wire   [63:0] zext_ln41_41_fu_1654_p1;
wire   [63:0] add_ln41_10_fu_1658_p2;
wire   [255:0] lshr_ln41_2_fu_1673_p2;
wire   [11:0] or_ln41_10_fu_1691_p2;
wire   [63:0] zext_ln41_42_fu_1696_p1;
wire   [63:0] add_ln41_11_fu_1700_p2;
wire   [255:0] lshr_ln41_3_fu_1715_p2;
wire   [11:0] or_ln41_11_fu_1733_p2;
wire   [63:0] zext_ln41_43_fu_1738_p1;
wire   [63:0] add_ln41_12_fu_1742_p2;
wire   [255:0] lshr_ln41_4_fu_1757_p2;
wire   [11:0] or_ln41_12_fu_1775_p2;
wire   [63:0] zext_ln41_44_fu_1780_p1;
wire   [63:0] add_ln41_13_fu_1784_p2;
wire   [255:0] lshr_ln41_5_fu_1799_p2;
wire   [11:0] or_ln41_13_fu_1817_p2;
wire   [63:0] zext_ln41_45_fu_1822_p1;
wire   [63:0] add_ln41_14_fu_1826_p2;
wire   [255:0] lshr_ln41_6_fu_1841_p2;
wire   [11:0] or_ln41_14_fu_1859_p2;
wire   [63:0] zext_ln41_46_fu_1864_p1;
wire   [63:0] add_ln41_15_fu_1868_p2;
wire   [255:0] lshr_ln41_7_fu_1883_p2;
wire   [11:0] or_ln41_15_fu_1901_p2;
wire   [63:0] zext_ln41_47_fu_1906_p1;
wire   [63:0] add_ln41_16_fu_1910_p2;
wire   [255:0] lshr_ln41_8_fu_1925_p2;
wire   [11:0] or_ln41_16_fu_1943_p2;
wire   [63:0] zext_ln41_48_fu_1948_p1;
wire   [63:0] add_ln41_17_fu_1952_p2;
wire   [255:0] lshr_ln41_9_fu_1967_p2;
wire   [11:0] or_ln41_17_fu_1985_p2;
wire   [63:0] zext_ln41_49_fu_1990_p1;
wire   [63:0] add_ln41_18_fu_1994_p2;
wire   [255:0] lshr_ln41_10_fu_2009_p2;
wire   [11:0] or_ln41_18_fu_2027_p2;
wire   [63:0] zext_ln41_50_fu_2032_p1;
wire   [63:0] add_ln41_19_fu_2036_p2;
wire   [255:0] lshr_ln41_11_fu_2051_p2;
wire   [11:0] or_ln41_19_fu_2069_p2;
wire   [63:0] zext_ln41_51_fu_2074_p1;
wire   [63:0] add_ln41_20_fu_2078_p2;
wire   [255:0] lshr_ln41_12_fu_2093_p2;
wire   [11:0] or_ln41_20_fu_2111_p2;
wire   [63:0] zext_ln41_52_fu_2116_p1;
wire   [63:0] add_ln41_21_fu_2120_p2;
wire   [255:0] lshr_ln41_13_fu_2135_p2;
wire   [11:0] or_ln41_21_fu_2153_p2;
wire   [63:0] zext_ln41_53_fu_2158_p1;
wire   [63:0] add_ln41_22_fu_2162_p2;
wire   [255:0] lshr_ln41_14_fu_2177_p2;
wire   [11:0] or_ln41_22_fu_2195_p2;
wire   [63:0] zext_ln41_54_fu_2200_p1;
wire   [63:0] add_ln41_23_fu_2204_p2;
wire   [255:0] lshr_ln41_15_fu_2219_p2;
wire   [11:0] or_ln41_23_fu_2237_p2;
wire   [63:0] zext_ln41_55_fu_2242_p1;
wire   [63:0] add_ln41_24_fu_2246_p2;
wire   [255:0] lshr_ln41_16_fu_2261_p2;
wire   [11:0] or_ln41_24_fu_2279_p2;
wire   [63:0] zext_ln41_56_fu_2284_p1;
wire   [63:0] add_ln41_25_fu_2288_p2;
wire   [255:0] lshr_ln41_17_fu_2303_p2;
wire   [11:0] or_ln41_25_fu_2321_p2;
wire   [63:0] zext_ln41_57_fu_2326_p1;
wire   [63:0] add_ln41_26_fu_2330_p2;
wire   [255:0] lshr_ln41_18_fu_2345_p2;
wire   [11:0] or_ln41_26_fu_2363_p2;
wire   [63:0] zext_ln41_58_fu_2368_p1;
wire   [63:0] add_ln41_27_fu_2372_p2;
wire   [255:0] lshr_ln41_19_fu_2387_p2;
wire   [11:0] or_ln41_27_fu_2405_p2;
wire   [63:0] zext_ln41_59_fu_2410_p1;
wire   [63:0] add_ln41_28_fu_2414_p2;
wire   [255:0] lshr_ln41_20_fu_2429_p2;
wire   [11:0] or_ln41_28_fu_2447_p2;
wire   [63:0] zext_ln41_60_fu_2452_p1;
wire   [63:0] add_ln41_29_fu_2456_p2;
wire   [255:0] lshr_ln41_21_fu_2471_p2;
wire   [11:0] or_ln41_29_fu_2489_p2;
wire   [63:0] zext_ln41_61_fu_2494_p1;
wire   [63:0] add_ln41_30_fu_2498_p2;
wire   [11:0] or_ln41_30_fu_2513_p2;
wire   [63:0] zext_ln41_62_fu_2518_p1;
wire   [63:0] add_ln41_31_fu_2522_p2;
wire   [255:0] lshr_ln41_22_fu_2537_p2;
wire   [255:0] lshr_ln41_23_fu_2555_p2;
wire   [255:0] lshr_ln41_24_fu_2573_p2;
wire   [255:0] lshr_ln41_25_fu_2581_p2;
wire   [255:0] lshr_ln41_26_fu_2589_p2;
wire   [255:0] lshr_ln41_27_fu_2597_p2;
wire   [255:0] lshr_ln41_28_fu_2605_p2;
wire   [255:0] lshr_ln41_29_fu_2613_p2;
wire   [255:0] lshr_ln41_30_fu_2621_p2;
wire   [255:0] lshr_ln41_31_fu_2629_p2;
wire   [7:0] trunc_ln41_63_fu_2633_p1;
reg   [43:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
reg    ap_ST_fsm_state44_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 44'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln33_fu_1222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        channel_fu_210 <= 2'd0;
    end else if (((icmp_ln36_fu_1252_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        channel_fu_210 <= add_ln33_30_reg_2855;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_fu_1252_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        patch_x_block_reg_629 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state44) & (image_stream_full_n == 1'b1))) begin
        patch_x_block_reg_629 <= add_ln39_reg_2907;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln33_fu_1222_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_offset_reg_617 <= 5'd0;
    end else if (((icmp_ln39_fu_1268_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        y_offset_reg_617 <= y_offset_1_reg_2899;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln33_30_reg_2855 <= add_ln33_30_fu_1228_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln33_fu_1222_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln36_reg_2860 <= add_ln36_fu_1247_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln39_reg_2907 <= add_ln39_fu_1274_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        inout1_addr_10_read_reg_3239 <= m_axi_inout1_RDATA;
        trunc_ln41_20_reg_3234 <= trunc_ln41_20_fu_1971_p1;
        trunc_ln41_35_reg_3250 <= {{add_ln41_18_fu_1994_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        inout1_addr_11_read_reg_3260 <= m_axi_inout1_RDATA;
        trunc_ln41_22_reg_3255 <= trunc_ln41_22_fu_2013_p1;
        trunc_ln41_37_reg_3271 <= {{add_ln41_19_fu_2036_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        inout1_addr_12_read_reg_3281 <= m_axi_inout1_RDATA;
        trunc_ln41_24_reg_3276 <= trunc_ln41_24_fu_2055_p1;
        trunc_ln41_39_reg_3292 <= {{add_ln41_20_fu_2078_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        inout1_addr_13_read_reg_3302 <= m_axi_inout1_RDATA;
        trunc_ln41_26_reg_3297 <= trunc_ln41_26_fu_2097_p1;
        trunc_ln41_41_reg_3313 <= {{add_ln41_21_fu_2120_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        inout1_addr_14_read_reg_3323 <= m_axi_inout1_RDATA;
        trunc_ln41_28_reg_3318 <= trunc_ln41_28_fu_2139_p1;
        trunc_ln41_43_reg_3334 <= {{add_ln41_22_fu_2162_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        inout1_addr_15_read_reg_3344 <= m_axi_inout1_RDATA;
        trunc_ln41_30_reg_3339 <= trunc_ln41_30_fu_2181_p1;
        trunc_ln41_45_reg_3355 <= {{add_ln41_23_fu_2204_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inout1_addr_16_read_reg_3365 <= m_axi_inout1_RDATA;
        trunc_ln41_32_reg_3360 <= trunc_ln41_32_fu_2223_p1;
        trunc_ln41_47_reg_3376 <= {{add_ln41_24_fu_2246_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        inout1_addr_17_read_reg_3386 <= m_axi_inout1_RDATA;
        trunc_ln41_34_reg_3381 <= trunc_ln41_34_fu_2265_p1;
        trunc_ln41_49_reg_3397 <= {{add_ln41_25_fu_2288_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        inout1_addr_18_read_reg_3407 <= m_axi_inout1_RDATA;
        trunc_ln41_36_reg_3402 <= trunc_ln41_36_fu_2307_p1;
        trunc_ln41_51_reg_3418 <= {{add_ln41_26_fu_2330_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        inout1_addr_19_read_reg_3428 <= m_axi_inout1_RDATA;
        trunc_ln41_38_reg_3423 <= trunc_ln41_38_fu_2349_p1;
        trunc_ln41_53_reg_3439 <= {{add_ln41_27_fu_2372_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inout1_addr_1_read_reg_3050 <= m_axi_inout1_RDATA;
        trunc_ln41_17_reg_3061 <= {{add_ln41_9_fu_1616_p2[63:5]}};
        trunc_ln41_3_reg_3045 <= trunc_ln41_3_fu_1593_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        inout1_addr_20_read_reg_3449 <= m_axi_inout1_RDATA;
        trunc_ln41_40_reg_3444 <= trunc_ln41_40_fu_2391_p1;
        trunc_ln41_55_reg_3460 <= {{add_ln41_28_fu_2414_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        inout1_addr_21_read_reg_3470 <= m_axi_inout1_RDATA;
        trunc_ln41_42_reg_3465 <= trunc_ln41_42_fu_2433_p1;
        trunc_ln41_57_reg_3481 <= {{add_ln41_29_fu_2456_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        inout1_addr_22_read_reg_3491 <= m_axi_inout1_RDATA;
        trunc_ln41_44_reg_3486 <= trunc_ln41_44_fu_2475_p1;
        trunc_ln41_59_reg_3502 <= {{add_ln41_30_fu_2498_p2[63:5]}};
        trunc_ln41_61_reg_3507 <= {{add_ln41_31_fu_2522_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        inout1_addr_23_read_reg_3517 <= m_axi_inout1_RDATA;
        trunc_ln41_46_reg_3512 <= trunc_ln41_46_fu_2541_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        inout1_addr_24_read_reg_3533 <= m_axi_inout1_RDATA;
        trunc_ln41_48_reg_3528 <= trunc_ln41_48_fu_2559_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        inout1_addr_25_read_reg_3549 <= m_axi_inout1_RDATA;
        trunc_ln41_50_reg_3544 <= trunc_ln41_50_fu_2577_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        inout1_addr_26_read_reg_3559 <= m_axi_inout1_RDATA;
        trunc_ln41_52_reg_3554 <= trunc_ln41_52_fu_2585_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        inout1_addr_27_read_reg_3569 <= m_axi_inout1_RDATA;
        trunc_ln41_54_reg_3564 <= trunc_ln41_54_fu_2593_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        inout1_addr_28_read_reg_3579 <= m_axi_inout1_RDATA;
        trunc_ln41_56_reg_3574 <= trunc_ln41_56_fu_2601_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        inout1_addr_29_read_reg_3589 <= m_axi_inout1_RDATA;
        trunc_ln41_58_reg_3584 <= trunc_ln41_58_fu_2609_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        inout1_addr_2_read_reg_3071 <= m_axi_inout1_RDATA;
        trunc_ln41_19_reg_3082 <= {{add_ln41_10_fu_1658_p2[63:5]}};
        trunc_ln41_5_reg_3066 <= trunc_ln41_5_fu_1635_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        inout1_addr_30_read_reg_3599 <= m_axi_inout1_RDATA;
        trunc_ln41_60_reg_3594 <= trunc_ln41_60_fu_2617_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        inout1_addr_31_read_reg_3609 <= m_axi_inout1_RDATA;
        trunc_ln41_62_reg_3604 <= trunc_ln41_62_fu_2625_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        inout1_addr_3_read_reg_3092 <= m_axi_inout1_RDATA;
        trunc_ln41_21_reg_3103 <= {{add_ln41_11_fu_1700_p2[63:5]}};
        trunc_ln41_7_reg_3087 <= trunc_ln41_7_fu_1677_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        inout1_addr_4_read_reg_3113 <= m_axi_inout1_RDATA;
        trunc_ln41_23_reg_3124 <= {{add_ln41_12_fu_1742_p2[63:5]}};
        trunc_ln41_9_reg_3108 <= trunc_ln41_9_fu_1719_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inout1_addr_5_read_reg_3134 <= m_axi_inout1_RDATA;
        trunc_ln41_10_reg_3129 <= trunc_ln41_10_fu_1761_p1;
        trunc_ln41_25_reg_3145 <= {{add_ln41_13_fu_1784_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        inout1_addr_6_read_reg_3155 <= m_axi_inout1_RDATA;
        trunc_ln41_12_reg_3150 <= trunc_ln41_12_fu_1803_p1;
        trunc_ln41_27_reg_3166 <= {{add_ln41_14_fu_1826_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        inout1_addr_7_read_reg_3176 <= m_axi_inout1_RDATA;
        trunc_ln41_14_reg_3171 <= trunc_ln41_14_fu_1845_p1;
        trunc_ln41_29_reg_3187 <= {{add_ln41_15_fu_1868_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        inout1_addr_8_read_reg_3197 <= m_axi_inout1_RDATA;
        trunc_ln41_16_reg_3192 <= trunc_ln41_16_fu_1887_p1;
        trunc_ln41_31_reg_3208 <= {{add_ln41_16_fu_1910_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        inout1_addr_9_read_reg_3218 <= m_axi_inout1_RDATA;
        trunc_ln41_18_reg_3213 <= trunc_ln41_18_fu_1929_p1;
        trunc_ln41_33_reg_3229 <= {{add_ln41_17_fu_1952_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        inout1_addr_read_reg_3029 <= m_axi_inout1_RDATA;
        trunc_ln41_15_reg_3040 <= {{add_ln41_8_fu_1574_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_fu_1268_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp1_reg_2912[11 : 5] <= tmp1_fu_1288_p4[11 : 5];
        trunc_ln6_reg_2947 <= {{add_ln41_fu_1302_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        trunc_ln41_11_reg_3013 <= {{add_ln41_6_fu_1506_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        trunc_ln41_13_reg_3024 <= {{add_ln41_7_fu_1540_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        trunc_ln41_2_reg_2958 <= {{add_ln41_1_fu_1336_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        trunc_ln41_4_reg_2969 <= {{add_ln41_2_fu_1370_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln41_6_reg_2980 <= {{add_ln41_3_fu_1404_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        trunc_ln41_8_reg_2991 <= {{add_ln41_4_fu_1438_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        trunc_ln41_s_reg_3002 <= {{add_ln41_5_fu_1472_p2[63:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        y_offset_1_reg_2899 <= y_offset_1_fu_1258_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        zext_ln33_reg_2847[7 : 3] <= zext_ln33_fu_1210_p1[7 : 3];
        zext_ln41_10_reg_2742[7 : 3] <= zext_ln41_10_fu_958_p1[7 : 3];
        zext_ln41_11_reg_2747[7 : 3] <= zext_ln41_11_fu_970_p1[7 : 3];
        zext_ln41_12_reg_2752[7 : 3] <= zext_ln41_12_fu_982_p1[7 : 3];
        zext_ln41_13_reg_2757[7 : 3] <= zext_ln41_13_fu_994_p1[7 : 3];
        zext_ln41_14_reg_2762[7 : 3] <= zext_ln41_14_fu_1006_p1[7 : 3];
        zext_ln41_15_reg_2767[7 : 3] <= zext_ln41_15_fu_1018_p1[7 : 3];
        zext_ln41_16_reg_2772[7 : 3] <= zext_ln41_16_fu_1030_p1[7 : 3];
        zext_ln41_17_reg_2777[7 : 3] <= zext_ln41_17_fu_1042_p1[7 : 3];
        zext_ln41_18_reg_2782[7 : 3] <= zext_ln41_18_fu_1054_p1[7 : 3];
        zext_ln41_19_reg_2787[7 : 3] <= zext_ln41_19_fu_1066_p1[7 : 3];
        zext_ln41_1_reg_2697[7 : 3] <= zext_ln41_1_fu_850_p1[7 : 3];
        zext_ln41_20_reg_2792[7 : 3] <= zext_ln41_20_fu_1078_p1[7 : 3];
        zext_ln41_21_reg_2797[7 : 3] <= zext_ln41_21_fu_1090_p1[7 : 3];
        zext_ln41_22_reg_2802[7 : 3] <= zext_ln41_22_fu_1102_p1[7 : 3];
        zext_ln41_23_reg_2807[7 : 3] <= zext_ln41_23_fu_1114_p1[7 : 3];
        zext_ln41_24_reg_2812[7 : 3] <= zext_ln41_24_fu_1126_p1[7 : 3];
        zext_ln41_25_reg_2817[7 : 3] <= zext_ln41_25_fu_1138_p1[7 : 3];
        zext_ln41_26_reg_2822[7 : 3] <= zext_ln41_26_fu_1150_p1[7 : 3];
        zext_ln41_27_reg_2827[7 : 3] <= zext_ln41_27_fu_1162_p1[7 : 3];
        zext_ln41_28_reg_2832[7 : 3] <= zext_ln41_28_fu_1174_p1[7 : 3];
        zext_ln41_29_reg_2837[7 : 3] <= zext_ln41_29_fu_1186_p1[7 : 3];
        zext_ln41_2_reg_2702[7 : 3] <= zext_ln41_2_fu_862_p1[7 : 3];
        zext_ln41_30_reg_2842[7 : 3] <= zext_ln41_30_fu_1198_p1[7 : 3];
        zext_ln41_3_reg_2707[7 : 3] <= zext_ln41_3_fu_874_p1[7 : 3];
        zext_ln41_4_reg_2712[7 : 3] <= zext_ln41_4_fu_886_p1[7 : 3];
        zext_ln41_5_reg_2717[7 : 3] <= zext_ln41_5_fu_898_p1[7 : 3];
        zext_ln41_6_reg_2722[7 : 3] <= zext_ln41_6_fu_910_p1[7 : 3];
        zext_ln41_7_reg_2727[7 : 3] <= zext_ln41_7_fu_922_p1[7 : 3];
        zext_ln41_8_reg_2732[7 : 3] <= zext_ln41_8_fu_934_p1[7 : 3];
        zext_ln41_9_reg_2737[7 : 3] <= zext_ln41_9_fu_946_p1[7 : 3];
        zext_ln41_reg_2692[7 : 3] <= zext_ln41_fu_838_p1[7 : 3];
    end
end

always @ (*) begin
    if ((m_axi_inout1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0))) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout1_RVALID == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout1_RVALID == 1'b0)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout1_RVALID == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((m_axi_inout1_RVALID == 1'b0)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout1_RVALID == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout1_RVALID == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout1_RVALID == 1'b0)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

always @ (*) begin
    if ((image_stream_full_n == 1'b0)) begin
        ap_ST_fsm_state44_blk = 1'b1;
    end else begin
        ap_ST_fsm_state44_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((m_axi_inout1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln33_fu_1222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln33_fu_1222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        image_stream_blk_n = image_stream_full_n;
    end else begin
        image_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (image_stream_full_n == 1'b1))) begin
        image_stream_write = 1'b1;
    end else begin
        image_stream_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state5))) begin
        inout1_blk_n_AR = m_axi_inout1_ARREADY;
    end else begin
        inout1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12))) begin
        inout1_blk_n_R = m_axi_inout1_RVALID;
    end else begin
        inout1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state36))) begin
        m_axi_inout1_ARADDR = sext_ln41_31_fu_2563_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state35))) begin
        m_axi_inout1_ARADDR = sext_ln41_30_fu_2545_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state34))) begin
        m_axi_inout1_ARADDR = sext_ln41_29_fu_2479_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state33))) begin
        m_axi_inout1_ARADDR = sext_ln41_28_fu_2437_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state32))) begin
        m_axi_inout1_ARADDR = sext_ln41_27_fu_2395_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state31))) begin
        m_axi_inout1_ARADDR = sext_ln41_26_fu_2353_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
        m_axi_inout1_ARADDR = sext_ln41_25_fu_2311_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state29))) begin
        m_axi_inout1_ARADDR = sext_ln41_24_fu_2269_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state28))) begin
        m_axi_inout1_ARADDR = sext_ln41_23_fu_2227_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state27))) begin
        m_axi_inout1_ARADDR = sext_ln41_22_fu_2185_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
        m_axi_inout1_ARADDR = sext_ln41_21_fu_2143_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state25))) begin
        m_axi_inout1_ARADDR = sext_ln41_20_fu_2101_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state24))) begin
        m_axi_inout1_ARADDR = sext_ln41_19_fu_2059_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state23))) begin
        m_axi_inout1_ARADDR = sext_ln41_18_fu_2017_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state22))) begin
        m_axi_inout1_ARADDR = sext_ln41_17_fu_1975_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state21))) begin
        m_axi_inout1_ARADDR = sext_ln41_16_fu_1933_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state20))) begin
        m_axi_inout1_ARADDR = sext_ln41_15_fu_1891_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
        m_axi_inout1_ARADDR = sext_ln41_14_fu_1849_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state18))) begin
        m_axi_inout1_ARADDR = sext_ln41_13_fu_1807_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state17))) begin
        m_axi_inout1_ARADDR = sext_ln41_12_fu_1765_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        m_axi_inout1_ARADDR = sext_ln41_11_fu_1723_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
        m_axi_inout1_ARADDR = sext_ln41_10_fu_1681_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_inout1_ARADDR = sext_ln41_9_fu_1639_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        m_axi_inout1_ARADDR = sext_ln41_8_fu_1597_p1;
    end else if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12))) begin
        m_axi_inout1_ARADDR = sext_ln41_7_fu_1555_p1;
    end else if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_inout1_ARADDR = sext_ln41_6_fu_1521_p1;
    end else if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        m_axi_inout1_ARADDR = sext_ln41_5_fu_1487_p1;
    end else if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout1_ARADDR = sext_ln41_4_fu_1453_p1;
    end else if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_inout1_ARADDR = sext_ln41_3_fu_1419_p1;
    end else if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        m_axi_inout1_ARADDR = sext_ln41_2_fu_1385_p1;
    end else if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_inout1_ARADDR = sext_ln41_1_fu_1351_p1;
    end else if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_inout1_ARADDR = sext_ln41_fu_1317_p1;
    end else begin
        m_axi_inout1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state36)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state35)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state34)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state33)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state32)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state31)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state30)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state29)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state28)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state27)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state26)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state25)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state24)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state23)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state22)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state21)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state20)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state18)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state17)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state15)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state14)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state13)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)) | ((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | ((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state6)) | ((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
        m_axi_inout1_ARVALID = 1'b1;
    end else begin
        m_axi_inout1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state36)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state35)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state34)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state33)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state32)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state31)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state30)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state29)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state28)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state27)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state26)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state25)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state24)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state23)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state22)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state21)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state20)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state18)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state17)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state15)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state14)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state13)) | (~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12)) | ((1'b1 == ap_CS_fsm_state43) & (m_axi_inout1_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state42) & (m_axi_inout1_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state41) & (m_axi_inout1_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state40) & (m_axi_inout1_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state39) & (m_axi_inout1_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state38) & (m_axi_inout1_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state37) & (m_axi_inout1_RVALID == 1'b1)))) begin
        m_axi_inout1_RREADY = 1'b1;
    end else begin
        m_axi_inout1_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln33_fu_1222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln36_fu_1252_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln39_fu_1268_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((m_axi_inout1_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if ((~((m_axi_inout1_ARREADY == 1'b0) | (m_axi_inout1_RVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & (m_axi_inout1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & (m_axi_inout1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (m_axi_inout1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_CS_fsm_state40) & (m_axi_inout1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (m_axi_inout1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((1'b1 == ap_CS_fsm_state42) & (m_axi_inout1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & (m_axi_inout1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (image_stream_full_n == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln33_10_fu_704_p2 = (trunc_ln33_fu_640_p1 + 5'd11);

assign add_ln33_11_fu_710_p2 = (trunc_ln33_fu_640_p1 + 5'd12);

assign add_ln33_12_fu_716_p2 = (trunc_ln33_fu_640_p1 + 5'd13);

assign add_ln33_13_fu_722_p2 = (trunc_ln33_fu_640_p1 + 5'd14);

assign add_ln33_14_fu_728_p2 = (trunc_ln33_fu_640_p1 + 5'd15);

assign add_ln33_15_fu_740_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd17));

assign add_ln33_16_fu_746_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd18));

assign add_ln33_17_fu_752_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd19));

assign add_ln33_18_fu_758_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd20));

assign add_ln33_19_fu_764_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd21));

assign add_ln33_1_fu_650_p2 = (trunc_ln33_fu_640_p1 + 5'd2);

assign add_ln33_20_fu_770_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd22));

assign add_ln33_21_fu_776_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd23));

assign add_ln33_22_fu_782_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd24));

assign add_ln33_23_fu_788_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd25));

assign add_ln33_24_fu_794_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd26));

assign add_ln33_25_fu_800_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd27));

assign add_ln33_26_fu_806_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd28));

assign add_ln33_27_fu_812_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd29));

assign add_ln33_28_fu_818_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd30));

assign add_ln33_29_fu_824_p2 = ($signed(trunc_ln33_fu_640_p1) + $signed(5'd31));

assign add_ln33_2_fu_656_p2 = (trunc_ln33_fu_640_p1 + 5'd3);

assign add_ln33_30_fu_1228_p2 = (channel_fu_210 + 2'd1);

assign add_ln33_3_fu_662_p2 = (trunc_ln33_fu_640_p1 + 5'd4);

assign add_ln33_4_fu_668_p2 = (trunc_ln33_fu_640_p1 + 5'd5);

assign add_ln33_5_fu_674_p2 = (trunc_ln33_fu_640_p1 + 5'd6);

assign add_ln33_6_fu_680_p2 = (trunc_ln33_fu_640_p1 + 5'd7);

assign add_ln33_7_fu_686_p2 = (trunc_ln33_fu_640_p1 + 5'd8);

assign add_ln33_8_fu_692_p2 = (trunc_ln33_fu_640_p1 + 5'd9);

assign add_ln33_9_fu_698_p2 = (trunc_ln33_fu_640_p1 + 5'd10);

assign add_ln33_fu_644_p2 = (trunc_ln33_fu_640_p1 + 5'd1);

assign add_ln36_fu_1247_p2 = (zext_ln36_fu_1243_p1 + image_r);

assign add_ln39_fu_1274_p2 = (patch_x_block_reg_629 + 4'd1);

assign add_ln41_10_fu_1658_p2 = (zext_ln41_41_fu_1654_p1 + add_ln36_reg_2860);

assign add_ln41_11_fu_1700_p2 = (zext_ln41_42_fu_1696_p1 + add_ln36_reg_2860);

assign add_ln41_12_fu_1742_p2 = (zext_ln41_43_fu_1738_p1 + add_ln36_reg_2860);

assign add_ln41_13_fu_1784_p2 = (zext_ln41_44_fu_1780_p1 + add_ln36_reg_2860);

assign add_ln41_14_fu_1826_p2 = (zext_ln41_45_fu_1822_p1 + add_ln36_reg_2860);

assign add_ln41_15_fu_1868_p2 = (zext_ln41_46_fu_1864_p1 + add_ln36_reg_2860);

assign add_ln41_16_fu_1910_p2 = (zext_ln41_47_fu_1906_p1 + add_ln36_reg_2860);

assign add_ln41_17_fu_1952_p2 = (zext_ln41_48_fu_1948_p1 + add_ln36_reg_2860);

assign add_ln41_18_fu_1994_p2 = (zext_ln41_49_fu_1990_p1 + add_ln36_reg_2860);

assign add_ln41_19_fu_2036_p2 = (zext_ln41_50_fu_2032_p1 + add_ln36_reg_2860);

assign add_ln41_1_fu_1336_p2 = (zext_ln41_32_fu_1332_p1 + add_ln36_reg_2860);

assign add_ln41_20_fu_2078_p2 = (zext_ln41_51_fu_2074_p1 + add_ln36_reg_2860);

assign add_ln41_21_fu_2120_p2 = (zext_ln41_52_fu_2116_p1 + add_ln36_reg_2860);

assign add_ln41_22_fu_2162_p2 = (zext_ln41_53_fu_2158_p1 + add_ln36_reg_2860);

assign add_ln41_23_fu_2204_p2 = (zext_ln41_54_fu_2200_p1 + add_ln36_reg_2860);

assign add_ln41_24_fu_2246_p2 = (zext_ln41_55_fu_2242_p1 + add_ln36_reg_2860);

assign add_ln41_25_fu_2288_p2 = (zext_ln41_56_fu_2284_p1 + add_ln36_reg_2860);

assign add_ln41_26_fu_2330_p2 = (zext_ln41_57_fu_2326_p1 + add_ln36_reg_2860);

assign add_ln41_27_fu_2372_p2 = (zext_ln41_58_fu_2368_p1 + add_ln36_reg_2860);

assign add_ln41_28_fu_2414_p2 = (zext_ln41_59_fu_2410_p1 + add_ln36_reg_2860);

assign add_ln41_29_fu_2456_p2 = (zext_ln41_60_fu_2452_p1 + add_ln36_reg_2860);

assign add_ln41_2_fu_1370_p2 = (zext_ln41_33_fu_1366_p1 + add_ln36_reg_2860);

assign add_ln41_30_fu_2498_p2 = (zext_ln41_61_fu_2494_p1 + add_ln36_reg_2860);

assign add_ln41_31_fu_2522_p2 = (zext_ln41_62_fu_2518_p1 + add_ln36_reg_2860);

assign add_ln41_3_fu_1404_p2 = (zext_ln41_34_fu_1400_p1 + add_ln36_reg_2860);

assign add_ln41_4_fu_1438_p2 = (zext_ln41_35_fu_1434_p1 + add_ln36_reg_2860);

assign add_ln41_5_fu_1472_p2 = (zext_ln41_36_fu_1468_p1 + add_ln36_reg_2860);

assign add_ln41_6_fu_1506_p2 = (zext_ln41_37_fu_1502_p1 + add_ln36_reg_2860);

assign add_ln41_7_fu_1540_p2 = (zext_ln41_38_fu_1536_p1 + add_ln36_reg_2860);

assign add_ln41_8_fu_1574_p2 = (zext_ln41_39_fu_1570_p1 + add_ln36_reg_2860);

assign add_ln41_9_fu_1616_p2 = (zext_ln41_40_fu_1612_p1 + add_ln36_reg_2860);

assign add_ln41_fu_1302_p2 = (zext_ln41_31_fu_1298_p1 + add_ln36_reg_2860);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign icmp_ln33_fu_1222_p2 = ((channel_fu_210 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_1252_p2 = ((y_offset_reg_617 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_1268_p2 = ((patch_x_block_reg_629 == 4'd8) ? 1'b1 : 1'b0);

assign image_stream_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln41_63_fu_2633_p1}, {trunc_ln41_62_reg_3604}}, {trunc_ln41_60_reg_3594}}, {trunc_ln41_58_reg_3584}}, {trunc_ln41_56_reg_3574}}, {trunc_ln41_54_reg_3564}}, {trunc_ln41_52_reg_3554}}, {trunc_ln41_50_reg_3544}}, {trunc_ln41_48_reg_3528}}, {trunc_ln41_46_reg_3512}}, {trunc_ln41_44_reg_3486}}, {trunc_ln41_42_reg_3465}}, {trunc_ln41_40_reg_3444}}, {trunc_ln41_38_reg_3423}}, {trunc_ln41_36_reg_3402}}, {trunc_ln41_34_reg_3381}}, {trunc_ln41_32_reg_3360}}, {trunc_ln41_30_reg_3339}}, {trunc_ln41_28_reg_3318}}, {trunc_ln41_26_reg_3297}}, {trunc_ln41_24_reg_3276}}, {trunc_ln41_22_reg_3255}}, {trunc_ln41_20_reg_3234}}, {trunc_ln41_18_reg_3213}}, {trunc_ln41_16_reg_3192}}, {trunc_ln41_14_reg_3171}}, {trunc_ln41_12_reg_3150}}, {trunc_ln41_10_reg_3129}}, {trunc_ln41_9_reg_3108}}, {trunc_ln41_7_reg_3087}}, {trunc_ln41_5_reg_3066}}, {trunc_ln41_3_reg_3045}};

assign lshr_ln41_10_fu_2009_p2 = inout1_addr_10_read_reg_3239 >> zext_ln41_10_reg_2742;

assign lshr_ln41_11_fu_2051_p2 = inout1_addr_11_read_reg_3260 >> zext_ln41_11_reg_2747;

assign lshr_ln41_12_fu_2093_p2 = inout1_addr_12_read_reg_3281 >> zext_ln41_12_reg_2752;

assign lshr_ln41_13_fu_2135_p2 = inout1_addr_13_read_reg_3302 >> zext_ln41_13_reg_2757;

assign lshr_ln41_14_fu_2177_p2 = inout1_addr_14_read_reg_3323 >> zext_ln41_14_reg_2762;

assign lshr_ln41_15_fu_2219_p2 = inout1_addr_15_read_reg_3344 >> zext_ln41_15_reg_2767;

assign lshr_ln41_16_fu_2261_p2 = inout1_addr_16_read_reg_3365 >> zext_ln41_16_reg_2772;

assign lshr_ln41_17_fu_2303_p2 = inout1_addr_17_read_reg_3386 >> zext_ln41_17_reg_2777;

assign lshr_ln41_18_fu_2345_p2 = inout1_addr_18_read_reg_3407 >> zext_ln41_18_reg_2782;

assign lshr_ln41_19_fu_2387_p2 = inout1_addr_19_read_reg_3428 >> zext_ln41_19_reg_2787;

assign lshr_ln41_1_fu_1631_p2 = inout1_addr_1_read_reg_3050 >> zext_ln41_1_reg_2697;

assign lshr_ln41_20_fu_2429_p2 = inout1_addr_20_read_reg_3449 >> zext_ln41_20_reg_2792;

assign lshr_ln41_21_fu_2471_p2 = inout1_addr_21_read_reg_3470 >> zext_ln41_21_reg_2797;

assign lshr_ln41_22_fu_2537_p2 = inout1_addr_22_read_reg_3491 >> zext_ln41_22_reg_2802;

assign lshr_ln41_23_fu_2555_p2 = inout1_addr_23_read_reg_3517 >> zext_ln41_23_reg_2807;

assign lshr_ln41_24_fu_2573_p2 = inout1_addr_24_read_reg_3533 >> zext_ln41_24_reg_2812;

assign lshr_ln41_25_fu_2581_p2 = inout1_addr_25_read_reg_3549 >> zext_ln41_25_reg_2817;

assign lshr_ln41_26_fu_2589_p2 = inout1_addr_26_read_reg_3559 >> zext_ln41_26_reg_2822;

assign lshr_ln41_27_fu_2597_p2 = inout1_addr_27_read_reg_3569 >> zext_ln41_27_reg_2827;

assign lshr_ln41_28_fu_2605_p2 = inout1_addr_28_read_reg_3579 >> zext_ln41_28_reg_2832;

assign lshr_ln41_29_fu_2613_p2 = inout1_addr_29_read_reg_3589 >> zext_ln41_29_reg_2837;

assign lshr_ln41_2_fu_1673_p2 = inout1_addr_2_read_reg_3071 >> zext_ln41_2_reg_2702;

assign lshr_ln41_30_fu_2621_p2 = inout1_addr_30_read_reg_3599 >> zext_ln41_30_reg_2842;

assign lshr_ln41_31_fu_2629_p2 = inout1_addr_31_read_reg_3609 >> zext_ln33_reg_2847;

assign lshr_ln41_3_fu_1715_p2 = inout1_addr_3_read_reg_3092 >> zext_ln41_3_reg_2707;

assign lshr_ln41_4_fu_1757_p2 = inout1_addr_4_read_reg_3113 >> zext_ln41_4_reg_2712;

assign lshr_ln41_5_fu_1799_p2 = inout1_addr_5_read_reg_3134 >> zext_ln41_5_reg_2717;

assign lshr_ln41_6_fu_1841_p2 = inout1_addr_6_read_reg_3155 >> zext_ln41_6_reg_2722;

assign lshr_ln41_7_fu_1883_p2 = inout1_addr_7_read_reg_3176 >> zext_ln41_7_reg_2727;

assign lshr_ln41_8_fu_1925_p2 = inout1_addr_8_read_reg_3197 >> zext_ln41_8_reg_2732;

assign lshr_ln41_9_fu_1967_p2 = inout1_addr_9_read_reg_3218 >> zext_ln41_9_reg_2737;

assign lshr_ln41_fu_1589_p2 = inout1_addr_read_reg_3029 >> zext_ln41_reg_2692;

assign m_axi_inout1_ARBURST = 2'd0;

assign m_axi_inout1_ARCACHE = 4'd0;

assign m_axi_inout1_ARID = 1'd0;

assign m_axi_inout1_ARLEN = 32'd1;

assign m_axi_inout1_ARLOCK = 2'd0;

assign m_axi_inout1_ARPROT = 3'd0;

assign m_axi_inout1_ARQOS = 4'd0;

assign m_axi_inout1_ARREGION = 4'd0;

assign m_axi_inout1_ARSIZE = 3'd0;

assign m_axi_inout1_ARUSER = 1'd0;

assign m_axi_inout1_AWADDR = 64'd0;

assign m_axi_inout1_AWBURST = 2'd0;

assign m_axi_inout1_AWCACHE = 4'd0;

assign m_axi_inout1_AWID = 1'd0;

assign m_axi_inout1_AWLEN = 32'd0;

assign m_axi_inout1_AWLOCK = 2'd0;

assign m_axi_inout1_AWPROT = 3'd0;

assign m_axi_inout1_AWQOS = 4'd0;

assign m_axi_inout1_AWREGION = 4'd0;

assign m_axi_inout1_AWSIZE = 3'd0;

assign m_axi_inout1_AWUSER = 1'd0;

assign m_axi_inout1_AWVALID = 1'b0;

assign m_axi_inout1_BREADY = 1'b0;

assign m_axi_inout1_WDATA = 256'd0;

assign m_axi_inout1_WID = 1'd0;

assign m_axi_inout1_WLAST = 1'b0;

assign m_axi_inout1_WSTRB = 32'd0;

assign m_axi_inout1_WUSER = 1'd0;

assign m_axi_inout1_WVALID = 1'b0;

assign or_ln41_10_fu_1691_p2 = (tmp1_reg_2912 | 12'd11);

assign or_ln41_11_fu_1733_p2 = (tmp1_reg_2912 | 12'd12);

assign or_ln41_12_fu_1775_p2 = (tmp1_reg_2912 | 12'd13);

assign or_ln41_13_fu_1817_p2 = (tmp1_reg_2912 | 12'd14);

assign or_ln41_14_fu_1859_p2 = (tmp1_reg_2912 | 12'd15);

assign or_ln41_15_fu_1901_p2 = (tmp1_reg_2912 | 12'd16);

assign or_ln41_16_fu_1943_p2 = (tmp1_reg_2912 | 12'd17);

assign or_ln41_17_fu_1985_p2 = (tmp1_reg_2912 | 12'd18);

assign or_ln41_18_fu_2027_p2 = (tmp1_reg_2912 | 12'd19);

assign or_ln41_19_fu_2069_p2 = (tmp1_reg_2912 | 12'd20);

assign or_ln41_1_fu_1361_p2 = (tmp1_reg_2912 | 12'd2);

assign or_ln41_20_fu_2111_p2 = (tmp1_reg_2912 | 12'd21);

assign or_ln41_21_fu_2153_p2 = (tmp1_reg_2912 | 12'd22);

assign or_ln41_22_fu_2195_p2 = (tmp1_reg_2912 | 12'd23);

assign or_ln41_23_fu_2237_p2 = (tmp1_reg_2912 | 12'd24);

assign or_ln41_24_fu_2279_p2 = (tmp1_reg_2912 | 12'd25);

assign or_ln41_25_fu_2321_p2 = (tmp1_reg_2912 | 12'd26);

assign or_ln41_26_fu_2363_p2 = (tmp1_reg_2912 | 12'd27);

assign or_ln41_27_fu_2405_p2 = (tmp1_reg_2912 | 12'd28);

assign or_ln41_28_fu_2447_p2 = (tmp1_reg_2912 | 12'd29);

assign or_ln41_29_fu_2489_p2 = (tmp1_reg_2912 | 12'd30);

assign or_ln41_2_fu_1395_p2 = (tmp1_reg_2912 | 12'd3);

assign or_ln41_30_fu_2513_p2 = (tmp1_reg_2912 | 12'd31);

assign or_ln41_3_fu_1429_p2 = (tmp1_reg_2912 | 12'd4);

assign or_ln41_4_fu_1463_p2 = (tmp1_reg_2912 | 12'd5);

assign or_ln41_5_fu_1497_p2 = (tmp1_reg_2912 | 12'd6);

assign or_ln41_6_fu_1531_p2 = (tmp1_reg_2912 | 12'd7);

assign or_ln41_7_fu_1565_p2 = (tmp1_reg_2912 | 12'd8);

assign or_ln41_8_fu_1607_p2 = (tmp1_reg_2912 | 12'd9);

assign or_ln41_9_fu_1649_p2 = (tmp1_reg_2912 | 12'd10);

assign or_ln41_fu_1327_p2 = (tmp1_reg_2912 | 12'd1);

assign sext_ln41_10_fu_1681_p1 = $signed(trunc_ln41_19_reg_3082);

assign sext_ln41_11_fu_1723_p1 = $signed(trunc_ln41_21_reg_3103);

assign sext_ln41_12_fu_1765_p1 = $signed(trunc_ln41_23_reg_3124);

assign sext_ln41_13_fu_1807_p1 = $signed(trunc_ln41_25_reg_3145);

assign sext_ln41_14_fu_1849_p1 = $signed(trunc_ln41_27_reg_3166);

assign sext_ln41_15_fu_1891_p1 = $signed(trunc_ln41_29_reg_3187);

assign sext_ln41_16_fu_1933_p1 = $signed(trunc_ln41_31_reg_3208);

assign sext_ln41_17_fu_1975_p1 = $signed(trunc_ln41_33_reg_3229);

assign sext_ln41_18_fu_2017_p1 = $signed(trunc_ln41_35_reg_3250);

assign sext_ln41_19_fu_2059_p1 = $signed(trunc_ln41_37_reg_3271);

assign sext_ln41_1_fu_1351_p1 = $signed(trunc_ln41_2_reg_2958);

assign sext_ln41_20_fu_2101_p1 = $signed(trunc_ln41_39_reg_3292);

assign sext_ln41_21_fu_2143_p1 = $signed(trunc_ln41_41_reg_3313);

assign sext_ln41_22_fu_2185_p1 = $signed(trunc_ln41_43_reg_3334);

assign sext_ln41_23_fu_2227_p1 = $signed(trunc_ln41_45_reg_3355);

assign sext_ln41_24_fu_2269_p1 = $signed(trunc_ln41_47_reg_3376);

assign sext_ln41_25_fu_2311_p1 = $signed(trunc_ln41_49_reg_3397);

assign sext_ln41_26_fu_2353_p1 = $signed(trunc_ln41_51_reg_3418);

assign sext_ln41_27_fu_2395_p1 = $signed(trunc_ln41_53_reg_3439);

assign sext_ln41_28_fu_2437_p1 = $signed(trunc_ln41_55_reg_3460);

assign sext_ln41_29_fu_2479_p1 = $signed(trunc_ln41_57_reg_3481);

assign sext_ln41_2_fu_1385_p1 = $signed(trunc_ln41_4_reg_2969);

assign sext_ln41_30_fu_2545_p1 = $signed(trunc_ln41_59_reg_3502);

assign sext_ln41_31_fu_2563_p1 = $signed(trunc_ln41_61_reg_3507);

assign sext_ln41_3_fu_1419_p1 = $signed(trunc_ln41_6_reg_2980);

assign sext_ln41_4_fu_1453_p1 = $signed(trunc_ln41_8_reg_2991);

assign sext_ln41_5_fu_1487_p1 = $signed(trunc_ln41_s_reg_3002);

assign sext_ln41_6_fu_1521_p1 = $signed(trunc_ln41_11_reg_3013);

assign sext_ln41_7_fu_1555_p1 = $signed(trunc_ln41_13_reg_3024);

assign sext_ln41_8_fu_1597_p1 = $signed(trunc_ln41_15_reg_3040);

assign sext_ln41_9_fu_1639_p1 = $signed(trunc_ln41_17_reg_3061);

assign sext_ln41_fu_1317_p1 = $signed(trunc_ln6_reg_2947);

assign shl_ln41_10_fu_962_p3 = {{add_ln33_10_fu_704_p2}, {3'd0}};

assign shl_ln41_11_fu_974_p3 = {{add_ln33_11_fu_710_p2}, {3'd0}};

assign shl_ln41_12_fu_986_p3 = {{add_ln33_12_fu_716_p2}, {3'd0}};

assign shl_ln41_13_fu_998_p3 = {{add_ln33_13_fu_722_p2}, {3'd0}};

assign shl_ln41_14_fu_1010_p3 = {{add_ln33_14_fu_728_p2}, {3'd0}};

assign shl_ln41_15_fu_1022_p3 = {{xor_ln33_fu_734_p2}, {3'd0}};

assign shl_ln41_16_fu_1034_p3 = {{add_ln33_15_fu_740_p2}, {3'd0}};

assign shl_ln41_17_fu_1046_p3 = {{add_ln33_16_fu_746_p2}, {3'd0}};

assign shl_ln41_18_fu_1058_p3 = {{add_ln33_17_fu_752_p2}, {3'd0}};

assign shl_ln41_19_fu_1070_p3 = {{add_ln33_18_fu_758_p2}, {3'd0}};

assign shl_ln41_1_fu_842_p3 = {{add_ln33_fu_644_p2}, {3'd0}};

assign shl_ln41_20_fu_1082_p3 = {{add_ln33_19_fu_764_p2}, {3'd0}};

assign shl_ln41_21_fu_1094_p3 = {{add_ln33_20_fu_770_p2}, {3'd0}};

assign shl_ln41_22_fu_1106_p3 = {{add_ln33_21_fu_776_p2}, {3'd0}};

assign shl_ln41_23_fu_1118_p3 = {{add_ln33_22_fu_782_p2}, {3'd0}};

assign shl_ln41_24_fu_1130_p3 = {{add_ln33_23_fu_788_p2}, {3'd0}};

assign shl_ln41_25_fu_1142_p3 = {{add_ln33_24_fu_794_p2}, {3'd0}};

assign shl_ln41_26_fu_1154_p3 = {{add_ln33_25_fu_800_p2}, {3'd0}};

assign shl_ln41_27_fu_1166_p3 = {{add_ln33_26_fu_806_p2}, {3'd0}};

assign shl_ln41_28_fu_1178_p3 = {{add_ln33_27_fu_812_p2}, {3'd0}};

assign shl_ln41_29_fu_1190_p3 = {{add_ln33_28_fu_818_p2}, {3'd0}};

assign shl_ln41_2_fu_854_p3 = {{add_ln33_1_fu_650_p2}, {3'd0}};

assign shl_ln41_30_fu_1202_p3 = {{add_ln33_29_fu_824_p2}, {3'd0}};

assign shl_ln41_3_fu_866_p3 = {{add_ln33_2_fu_656_p2}, {3'd0}};

assign shl_ln41_4_fu_878_p3 = {{add_ln33_3_fu_662_p2}, {3'd0}};

assign shl_ln41_5_fu_890_p3 = {{add_ln33_4_fu_668_p2}, {3'd0}};

assign shl_ln41_6_fu_902_p3 = {{add_ln33_5_fu_674_p2}, {3'd0}};

assign shl_ln41_7_fu_914_p3 = {{add_ln33_6_fu_680_p2}, {3'd0}};

assign shl_ln41_8_fu_926_p3 = {{add_ln33_7_fu_686_p2}, {3'd0}};

assign shl_ln41_9_fu_938_p3 = {{add_ln33_8_fu_692_p2}, {3'd0}};

assign shl_ln41_s_fu_950_p3 = {{add_ln33_9_fu_698_p2}, {3'd0}};

assign shl_ln_fu_830_p3 = {{trunc_ln33_fu_640_p1}, {3'd0}};

assign tmp1_fu_1288_p4 = {{{trunc_ln41_1_fu_1284_p1}, {trunc_ln41_fu_1280_p1}}, {5'd0}};

assign tmp_fu_1234_p4 = {{{channel_fu_210}, {p_read}}, {8'd0}};

assign trunc_ln33_fu_640_p1 = image_r[4:0];

assign trunc_ln41_10_fu_1761_p1 = lshr_ln41_4_fu_1757_p2[7:0];

assign trunc_ln41_12_fu_1803_p1 = lshr_ln41_5_fu_1799_p2[7:0];

assign trunc_ln41_14_fu_1845_p1 = lshr_ln41_6_fu_1841_p2[7:0];

assign trunc_ln41_16_fu_1887_p1 = lshr_ln41_7_fu_1883_p2[7:0];

assign trunc_ln41_18_fu_1929_p1 = lshr_ln41_8_fu_1925_p2[7:0];

assign trunc_ln41_1_fu_1284_p1 = y_offset_reg_617[3:0];

assign trunc_ln41_20_fu_1971_p1 = lshr_ln41_9_fu_1967_p2[7:0];

assign trunc_ln41_22_fu_2013_p1 = lshr_ln41_10_fu_2009_p2[7:0];

assign trunc_ln41_24_fu_2055_p1 = lshr_ln41_11_fu_2051_p2[7:0];

assign trunc_ln41_26_fu_2097_p1 = lshr_ln41_12_fu_2093_p2[7:0];

assign trunc_ln41_28_fu_2139_p1 = lshr_ln41_13_fu_2135_p2[7:0];

assign trunc_ln41_30_fu_2181_p1 = lshr_ln41_14_fu_2177_p2[7:0];

assign trunc_ln41_32_fu_2223_p1 = lshr_ln41_15_fu_2219_p2[7:0];

assign trunc_ln41_34_fu_2265_p1 = lshr_ln41_16_fu_2261_p2[7:0];

assign trunc_ln41_36_fu_2307_p1 = lshr_ln41_17_fu_2303_p2[7:0];

assign trunc_ln41_38_fu_2349_p1 = lshr_ln41_18_fu_2345_p2[7:0];

assign trunc_ln41_3_fu_1593_p1 = lshr_ln41_fu_1589_p2[7:0];

assign trunc_ln41_40_fu_2391_p1 = lshr_ln41_19_fu_2387_p2[7:0];

assign trunc_ln41_42_fu_2433_p1 = lshr_ln41_20_fu_2429_p2[7:0];

assign trunc_ln41_44_fu_2475_p1 = lshr_ln41_21_fu_2471_p2[7:0];

assign trunc_ln41_46_fu_2541_p1 = lshr_ln41_22_fu_2537_p2[7:0];

assign trunc_ln41_48_fu_2559_p1 = lshr_ln41_23_fu_2555_p2[7:0];

assign trunc_ln41_50_fu_2577_p1 = lshr_ln41_24_fu_2573_p2[7:0];

assign trunc_ln41_52_fu_2585_p1 = lshr_ln41_25_fu_2581_p2[7:0];

assign trunc_ln41_54_fu_2593_p1 = lshr_ln41_26_fu_2589_p2[7:0];

assign trunc_ln41_56_fu_2601_p1 = lshr_ln41_27_fu_2597_p2[7:0];

assign trunc_ln41_58_fu_2609_p1 = lshr_ln41_28_fu_2605_p2[7:0];

assign trunc_ln41_5_fu_1635_p1 = lshr_ln41_1_fu_1631_p2[7:0];

assign trunc_ln41_60_fu_2617_p1 = lshr_ln41_29_fu_2613_p2[7:0];

assign trunc_ln41_62_fu_2625_p1 = lshr_ln41_30_fu_2621_p2[7:0];

assign trunc_ln41_63_fu_2633_p1 = lshr_ln41_31_fu_2629_p2[7:0];

assign trunc_ln41_7_fu_1677_p1 = lshr_ln41_2_fu_1673_p2[7:0];

assign trunc_ln41_9_fu_1719_p1 = lshr_ln41_3_fu_1715_p2[7:0];

assign trunc_ln41_fu_1280_p1 = patch_x_block_reg_629[2:0];

assign xor_ln33_fu_734_p2 = (trunc_ln33_fu_640_p1 ^ 5'd16);

assign y_offset_1_fu_1258_p2 = (y_offset_reg_617 + 5'd1);

assign zext_ln33_fu_1210_p1 = shl_ln41_30_fu_1202_p3;

assign zext_ln36_fu_1243_p1 = tmp_fu_1234_p4;

assign zext_ln41_10_fu_958_p1 = shl_ln41_s_fu_950_p3;

assign zext_ln41_11_fu_970_p1 = shl_ln41_10_fu_962_p3;

assign zext_ln41_12_fu_982_p1 = shl_ln41_11_fu_974_p3;

assign zext_ln41_13_fu_994_p1 = shl_ln41_12_fu_986_p3;

assign zext_ln41_14_fu_1006_p1 = shl_ln41_13_fu_998_p3;

assign zext_ln41_15_fu_1018_p1 = shl_ln41_14_fu_1010_p3;

assign zext_ln41_16_fu_1030_p1 = shl_ln41_15_fu_1022_p3;

assign zext_ln41_17_fu_1042_p1 = shl_ln41_16_fu_1034_p3;

assign zext_ln41_18_fu_1054_p1 = shl_ln41_17_fu_1046_p3;

assign zext_ln41_19_fu_1066_p1 = shl_ln41_18_fu_1058_p3;

assign zext_ln41_1_fu_850_p1 = shl_ln41_1_fu_842_p3;

assign zext_ln41_20_fu_1078_p1 = shl_ln41_19_fu_1070_p3;

assign zext_ln41_21_fu_1090_p1 = shl_ln41_20_fu_1082_p3;

assign zext_ln41_22_fu_1102_p1 = shl_ln41_21_fu_1094_p3;

assign zext_ln41_23_fu_1114_p1 = shl_ln41_22_fu_1106_p3;

assign zext_ln41_24_fu_1126_p1 = shl_ln41_23_fu_1118_p3;

assign zext_ln41_25_fu_1138_p1 = shl_ln41_24_fu_1130_p3;

assign zext_ln41_26_fu_1150_p1 = shl_ln41_25_fu_1142_p3;

assign zext_ln41_27_fu_1162_p1 = shl_ln41_26_fu_1154_p3;

assign zext_ln41_28_fu_1174_p1 = shl_ln41_27_fu_1166_p3;

assign zext_ln41_29_fu_1186_p1 = shl_ln41_28_fu_1178_p3;

assign zext_ln41_2_fu_862_p1 = shl_ln41_2_fu_854_p3;

assign zext_ln41_30_fu_1198_p1 = shl_ln41_29_fu_1190_p3;

assign zext_ln41_31_fu_1298_p1 = tmp1_fu_1288_p4;

assign zext_ln41_32_fu_1332_p1 = or_ln41_fu_1327_p2;

assign zext_ln41_33_fu_1366_p1 = or_ln41_1_fu_1361_p2;

assign zext_ln41_34_fu_1400_p1 = or_ln41_2_fu_1395_p2;

assign zext_ln41_35_fu_1434_p1 = or_ln41_3_fu_1429_p2;

assign zext_ln41_36_fu_1468_p1 = or_ln41_4_fu_1463_p2;

assign zext_ln41_37_fu_1502_p1 = or_ln41_5_fu_1497_p2;

assign zext_ln41_38_fu_1536_p1 = or_ln41_6_fu_1531_p2;

assign zext_ln41_39_fu_1570_p1 = or_ln41_7_fu_1565_p2;

assign zext_ln41_3_fu_874_p1 = shl_ln41_3_fu_866_p3;

assign zext_ln41_40_fu_1612_p1 = or_ln41_8_fu_1607_p2;

assign zext_ln41_41_fu_1654_p1 = or_ln41_9_fu_1649_p2;

assign zext_ln41_42_fu_1696_p1 = or_ln41_10_fu_1691_p2;

assign zext_ln41_43_fu_1738_p1 = or_ln41_11_fu_1733_p2;

assign zext_ln41_44_fu_1780_p1 = or_ln41_12_fu_1775_p2;

assign zext_ln41_45_fu_1822_p1 = or_ln41_13_fu_1817_p2;

assign zext_ln41_46_fu_1864_p1 = or_ln41_14_fu_1859_p2;

assign zext_ln41_47_fu_1906_p1 = or_ln41_15_fu_1901_p2;

assign zext_ln41_48_fu_1948_p1 = or_ln41_16_fu_1943_p2;

assign zext_ln41_49_fu_1990_p1 = or_ln41_17_fu_1985_p2;

assign zext_ln41_4_fu_886_p1 = shl_ln41_4_fu_878_p3;

assign zext_ln41_50_fu_2032_p1 = or_ln41_18_fu_2027_p2;

assign zext_ln41_51_fu_2074_p1 = or_ln41_19_fu_2069_p2;

assign zext_ln41_52_fu_2116_p1 = or_ln41_20_fu_2111_p2;

assign zext_ln41_53_fu_2158_p1 = or_ln41_21_fu_2153_p2;

assign zext_ln41_54_fu_2200_p1 = or_ln41_22_fu_2195_p2;

assign zext_ln41_55_fu_2242_p1 = or_ln41_23_fu_2237_p2;

assign zext_ln41_56_fu_2284_p1 = or_ln41_24_fu_2279_p2;

assign zext_ln41_57_fu_2326_p1 = or_ln41_25_fu_2321_p2;

assign zext_ln41_58_fu_2368_p1 = or_ln41_26_fu_2363_p2;

assign zext_ln41_59_fu_2410_p1 = or_ln41_27_fu_2405_p2;

assign zext_ln41_5_fu_898_p1 = shl_ln41_5_fu_890_p3;

assign zext_ln41_60_fu_2452_p1 = or_ln41_28_fu_2447_p2;

assign zext_ln41_61_fu_2494_p1 = or_ln41_29_fu_2489_p2;

assign zext_ln41_62_fu_2518_p1 = or_ln41_30_fu_2513_p2;

assign zext_ln41_6_fu_910_p1 = shl_ln41_6_fu_902_p3;

assign zext_ln41_7_fu_922_p1 = shl_ln41_7_fu_914_p3;

assign zext_ln41_8_fu_934_p1 = shl_ln41_8_fu_926_p3;

assign zext_ln41_9_fu_946_p1 = shl_ln41_9_fu_938_p3;

assign zext_ln41_fu_838_p1 = shl_ln_fu_830_p3;

always @ (posedge ap_clk) begin
    zext_ln41_reg_2692[2:0] <= 3'b000;
    zext_ln41_reg_2692[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_1_reg_2697[2:0] <= 3'b000;
    zext_ln41_1_reg_2697[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_2_reg_2702[2:0] <= 3'b000;
    zext_ln41_2_reg_2702[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_3_reg_2707[2:0] <= 3'b000;
    zext_ln41_3_reg_2707[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_4_reg_2712[2:0] <= 3'b000;
    zext_ln41_4_reg_2712[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_5_reg_2717[2:0] <= 3'b000;
    zext_ln41_5_reg_2717[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_6_reg_2722[2:0] <= 3'b000;
    zext_ln41_6_reg_2722[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_7_reg_2727[2:0] <= 3'b000;
    zext_ln41_7_reg_2727[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_8_reg_2732[2:0] <= 3'b000;
    zext_ln41_8_reg_2732[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_9_reg_2737[2:0] <= 3'b000;
    zext_ln41_9_reg_2737[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_10_reg_2742[2:0] <= 3'b000;
    zext_ln41_10_reg_2742[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_11_reg_2747[2:0] <= 3'b000;
    zext_ln41_11_reg_2747[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_12_reg_2752[2:0] <= 3'b000;
    zext_ln41_12_reg_2752[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_13_reg_2757[2:0] <= 3'b000;
    zext_ln41_13_reg_2757[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_14_reg_2762[2:0] <= 3'b000;
    zext_ln41_14_reg_2762[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_15_reg_2767[2:0] <= 3'b000;
    zext_ln41_15_reg_2767[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_16_reg_2772[2:0] <= 3'b000;
    zext_ln41_16_reg_2772[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_17_reg_2777[2:0] <= 3'b000;
    zext_ln41_17_reg_2777[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_18_reg_2782[2:0] <= 3'b000;
    zext_ln41_18_reg_2782[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_19_reg_2787[2:0] <= 3'b000;
    zext_ln41_19_reg_2787[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_20_reg_2792[2:0] <= 3'b000;
    zext_ln41_20_reg_2792[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_21_reg_2797[2:0] <= 3'b000;
    zext_ln41_21_reg_2797[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_22_reg_2802[2:0] <= 3'b000;
    zext_ln41_22_reg_2802[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_23_reg_2807[2:0] <= 3'b000;
    zext_ln41_23_reg_2807[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_24_reg_2812[2:0] <= 3'b000;
    zext_ln41_24_reg_2812[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_25_reg_2817[2:0] <= 3'b000;
    zext_ln41_25_reg_2817[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_26_reg_2822[2:0] <= 3'b000;
    zext_ln41_26_reg_2822[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_27_reg_2827[2:0] <= 3'b000;
    zext_ln41_27_reg_2827[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_28_reg_2832[2:0] <= 3'b000;
    zext_ln41_28_reg_2832[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_29_reg_2837[2:0] <= 3'b000;
    zext_ln41_29_reg_2837[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln41_30_reg_2842[2:0] <= 3'b000;
    zext_ln41_30_reg_2842[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    zext_ln33_reg_2847[2:0] <= 3'b000;
    zext_ln33_reg_2847[255:8] <= 248'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    tmp1_reg_2912[4:0] <= 5'b00000;
end

endmodule //ViT_act_patch_embed_accumulate_read_16u_128u_8u_s
