INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_workspace/vivado2016.4/FLIR_Thermal_Camera/FLIR_Thermal_Camera.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_workspace/vivado2016.4/FLIR_Thermal_Camera/FLIR_Thermal_Camera.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_workspace/vivado2016.4/FLIR_Thermal_Camera/FLIR_Thermal_Camera.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_workspace/vivado2016.4/FLIR_Thermal_Camera/FLIR_Thermal_Camera.ip_user_files/bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_ila_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_workspace/vivado2016.4/FLIR_Thermal_Camera/FLIR_Thermal_Camera.ip_user_files/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_workspace/vivado2016.4/FLIR_Thermal_Camera/FLIR_Thermal_Camera.ip_user_files/bd/design_1/ipshared/b1d9/src/lepton_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lepton_if
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_workspace/vivado2016.4/FLIR_Thermal_Camera/FLIR_Thermal_Camera.ip_user_files/bd/design_1/ip/design_1_lepton_if_0_0/sim/design_1_lepton_if_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_lepton_if_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_workspace/vivado2016.4/FLIR_Thermal_Camera/FLIR_Thermal_Camera.ip_user_files/bd/design_1/ipshared/1d19/hdl/util_vector_logic.vhd" into library util_vector_logic_v2_0
INFO: [VRFC 10-307] analyzing entity util_vector_logic
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_workspace/vivado2016.4/FLIR_Thermal_Camera/FLIR_Thermal_Camera.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_util_vector_logic_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_workspace/vivado2016.4/FLIR_Thermal_Camera/FLIR_Thermal_Camera.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_wrapper
