// Seed: 4110591380
module module_0 #(
    parameter id_7 = 32'd35,
    parameter id_8 = 32'd77
) (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    output uwire id_3
);
  wire id_5;
  wire id_6;
  ;
  logic [module_0 : 1] _id_7;
  wire [id_7  *  -1 : 1] _id_8;
  tri1 [1 : id_8] id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign id_14 = -1;
  wire id_18;
  wire id_19;
  wire id_20, id_21, id_22, id_23, id_24, id_25, id_26;
  wire id_27;
  wire id_28;
  assign id_10 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd17,
    parameter id_5 = 32'd61
) (
    output supply1 _id_0,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    output tri0 id_4,
    input supply0 _id_5
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_4
  );
  logic [id_5  ==  id_0 : !  1] id_7 = id_2 && id_7;
  uwire id_8 = -1;
  parameter id_9 = 1;
  wire id_10;
  localparam id_11 = id_9;
  assign id_4 = (-1);
  logic id_12;
endmodule
