// Seed: 4097350448
module module_0 (
    id_1
);
  inout wire id_1;
  always_latch id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2,
    output tri id_3,
    input tri1 id_4,
    input wor id_5
);
  wire id_7;
  xnor primCall (id_3, id_0, id_4, id_8, id_5, id_1, id_9, id_7, id_2);
  tri id_8, id_9;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_1 = 0;
  assign id_8 = 1;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  logic [7:0] id_2, id_3;
  assign id_3[1] = id_3;
  tri0 id_4, id_5;
  wor id_6;
  assign id_4 = id_1;
  assign id_6 = 1;
  genvar id_7;
  assign id_6 = ~id_5;
  module_0 modCall_1 (id_4);
endmodule
