Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/hieu/Tools/vivado/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_axi4_uart_behav xil_defaultlib.tb_axi4_uart xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/hieu/Workspace/APB_UART/sim/src/tb_axi4_uart.sv" Line 3. Module tb_axi4_uart has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/hieu/Workspace/APB_UART/sim/src/tb_axi4_uart.sv" Line 3. Module tb_axi4_uart has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/hieu/Workspace/APB_UART/sim/work/axi4_uart/axi4_uart.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.common_pkg
Compiling module xil_defaultlib.axi4_lite
Compiling module xil_defaultlib.baud_generator
Compiling module xil_defaultlib.synchronizer
Compiling module xil_defaultlib.transmitter_fifo_default
Compiling module xil_defaultlib.parity
Compiling module xil_defaultlib.transmitter_controller
Compiling module xil_defaultlib.ff
Compiling module xil_defaultlib.piso
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_tx_top
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.receiver_controller
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.receiver_fifo_default
Compiling module xil_defaultlib.uart_rx_top
Compiling module xil_defaultlib.axi4_uart
Compiling module xil_defaultlib.tb_axi4_uart
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_axi4_uart_behav
