|lab1
f <= lab1_VHDL1:inst.f
w1 => lab1_VHDL2:inst1.w1
w2 => lab1_VHDL2:inst1.w2
w3 => lab1_VHDL2:inst1.w3
w4 => lab1_VHDL2:inst1.w4
x2 => lab1_VHDL1:inst.x2


|lab1|lab1_VHDL1:inst
x1 => f~0.IN0
x2 => f~0.IN1
x2 => f~1.IN0
x3 => f~1.IN1
f <= f~2.DB_MAX_OUTPUT_PORT_TYPE


|lab1|lab1_VHDL2:inst1
w1 => g~0.IN0
w1 => h~0.IN0
w2 => g~0.IN1
w2 => h~1.IN0
w3 => g~1.IN0
w3 => h~0.IN1
w4 => g~1.IN1
w4 => h~1.IN1
g <= g~2.DB_MAX_OUTPUT_PORT_TYPE
h <= h~2.DB_MAX_OUTPUT_PORT_TYPE


