{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695626698893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695626698893 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "riscv EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"riscv\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695626698959 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695626699013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695626699013 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695626699378 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695626699378 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695626699590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695626699590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695626699590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695626699590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695626699590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695626699590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695626699590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695626699590 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695626699590 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695626699590 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 24543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695626699630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 24545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695626699630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 24547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695626699630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 24549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695626699630 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 24551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695626699630 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695626699630 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695626699630 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8572 " "The Timing Analyzer is analyzing 8572 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1695626703520 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "riscv.sdc " "Synopsys Design Constraints File file not found: 'riscv.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695626703520 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695626703520 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_access_unit\|myCache_controller\|dcache4\|Mux0~0  from: dataa  to: combout " "Cell: inst\|mem_access_unit\|myCache_controller\|dcache4\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695626703645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_access_unit\|myCache_controller\|dcache4\|Mux0~1  from: datab  to: combout " "Cell: inst\|mem_access_unit\|myCache_controller\|dcache4\|Mux0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695626703645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_access_unit\|myCache_controller\|dcache4\|Mux0~1  from: datac  to: combout " "Cell: inst\|mem_access_unit\|myCache_controller\|dcache4\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695626703645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_access_unit\|myCache_controller\|dcache4\|Mux0~2  from: datac  to: combout " "Cell: inst\|mem_access_unit\|myCache_controller\|dcache4\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695626703645 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|mem_access_unit\|myCache_controller\|dcache4\|Mux0~3  from: datac  to: combout " "Cell: inst\|mem_access_unit\|myCache_controller\|dcache4\|Mux0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1695626703645 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1695626703645 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695626703692 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1695626703692 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695626703708 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "riscv.bdf" "" { Schematic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/riscv.bdf" { { 120 -48 120 136 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 24536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "f_devider:inst7\|out_clk  " "Automatically promoted node f_devider:inst7\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "f_devider:inst7\|out_clk~0 " "Destination node f_devider:inst7\|out_clk~0" {  } { { "../../code/RiscV-Processor/supportive_modules/supportive_modules/f_devider.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/supportive_modules/supportive_modules/f_devider.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 12907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|state.IDLE " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|state.IDLE" {  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 2707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\] " "Destination node cpu:inst\|EX:ex_reg\|result_mux_4_out\[5\]" {  } { { "../../code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|EX:ex_reg\|result_mux_4_out\[6\] " "Destination node cpu:inst\|EX:ex_reg\|result_mux_4_out\[6\]" {  } { { "../../code/RiscV-Processor/modules/pipeline/EX.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/pipeline/EX.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|valid_bits\[5\] " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|valid_bits\[5\]" {  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 2179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|valid_bits\[6\] " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|valid_bits\[6\]" {  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 2180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|valid_bits\[4\] " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|valid_bits\[4\]" {  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 2178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|valid_bits\[7\] " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|valid_bits\[7\]" {  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 2181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|valid_bits\[2\] " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|valid_bits\[2\]" {  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 2176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|valid_bits\[1\] " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|valid_bits\[1\]" {  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 89 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 2175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/supportive_modules/supportive_modules/f_devider.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/supportive_modules/supportive_modules/f_devider.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 1959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|state.MEM_WRITE  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|state.MEM_WRITE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|busywait~0 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|busywait~0" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 15894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[1\]~3 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[1\]~3" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 15896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[0\]~4 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|counter\[0\]~4" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 15897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Selector1~0 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Selector1~0" {  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 15898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Selector2~0 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Selector2~0" {  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 160 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 18954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Selector6~0 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Selector6~0" {  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Selector6~1 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Selector6~1" {  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Selector8~0 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Selector8~0" {  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Selector8~1 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Selector8~1" {  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Selector7~0 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Selector7~0" {  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 188 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 155 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 2709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Mux0~4  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|Mux0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|always1~7 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|dcache:dcache4\|always1~7" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 13694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dcache.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 13693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~0  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13794 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13794" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13798 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13798" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13802 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13802" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13806 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13806" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13810 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13810" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13814 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13814" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13818 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13818" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13822 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13822" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13826 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13826" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13830 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13830" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 18268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~1  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13793 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13793" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13797 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13797" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13801 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13801" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13805 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13805" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13809 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13809" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13813 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13813" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13817 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13817" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13821 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13821" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13825 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13825" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13829 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13829" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 18269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~10  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13652 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13652" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13657 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13657" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13662 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13662" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13667 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13667" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13672 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13672" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13677 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13677" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13682 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13682" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13687 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13687" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13692 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13692" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13697 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13697" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~11  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13653 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13653" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13658 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13658" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13663 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13663" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13668 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13668" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13673 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13673" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13678 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13678" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13683 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13683" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13688 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13688" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13693 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13693" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13698 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13698" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~12  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13857 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13857" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13858 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13858" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13859 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13859" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13860 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13860" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13877 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13877" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13878 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13878" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13879 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13879" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13880 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13880" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13893 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13893" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13894 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13894" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~13  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13861 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13861" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13862 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13862" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13863 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13863" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13864 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13864" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13873 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13873" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13874 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13874" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13875 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13875" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13876 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13876" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13889 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13889" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13890 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13890" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~14  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13865 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13865" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13866 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13866" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13867 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13867" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13868 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13868" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13881 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13881" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13882 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13882" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13883 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13883" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13884 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13884" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13897 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13897" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13898 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13898" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~15  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13869 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13869" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13870 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13870" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13871 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13871" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13872 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13872" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13885 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13885" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13886 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13886" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13887 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13887" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13888 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13888" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13901 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13901" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13902 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13902" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~2  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13795 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13795" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13799 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13799" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13803 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13803" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13807 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13807" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13811 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13811" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13815 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13815" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13819 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13819" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13823 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13823" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13827 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13827" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13831 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13831" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 18270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~3  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13796 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13796" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13800 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13800" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13804 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13804" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13808 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13808" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13812 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13812" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13816 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13816" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13820 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13820" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13824 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13824" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13828 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13828" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13832 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13832" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 18271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~4  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13729 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13729" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13730 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13730" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13731 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13731" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13732 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13732" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13749 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13749" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13752 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13752" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13753 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13753" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13756 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13756" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13765 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13765" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13766 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13766" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~5  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13733 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13733" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13734 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13734" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13735 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13735" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13736 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13736" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13746 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13746" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13747 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13747" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13758 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13758" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13759 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13759" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13761 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13761" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13762 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13762" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~6  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13737 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13737" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13738 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13738" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13739 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13739" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13740 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13740" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13750 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13750" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13751 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13751" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13754 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13754" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13755 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13755" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13769 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13769" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13770 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13770" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~7  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13741 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13741" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13742 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13742" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13743 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13743" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13744 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13744" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13745 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13745" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13748 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13748" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13757 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13757" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13760 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13760" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13773 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13773" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13774 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13774" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704475 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~8  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13651 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13651" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13655 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13655" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13661 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13661" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13665 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13665" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13670 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13670" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13676 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13676" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13681 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13681" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13685 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13685" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13691 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13691" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13695 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13695" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704490 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704490 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704490 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704490 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~9  " "Automatically promoted node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|Decoder0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695626704491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13650 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13650" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13656 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13656" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13660 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13660" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13666 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13666" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13671 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13671" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13675 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13675" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13680 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13680" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13686 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13686" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13690 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13690" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13696 " "Destination node cpu:inst\|memory_access_unit:mem_access_unit\|Cache_controller:myCache_controller\|data_memory:my_data_memory\|memory_array~13696" {  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695626704491 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1695626704491 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695626704491 ""}  } { { "../../code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" "" { Text "C:/Users/Arshad/Desktop/FYP/Clone4/e/code/RiscV-Processor/modules/data-cache/dmem_for_dcache.v" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 0 { 0 ""} 0 23062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695626704491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695626705593 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695626705609 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695626705609 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695626705624 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695626705630 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695626705630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695626705646 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695626705652 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695626705652 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "80 " "Node \"80\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "80" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1695626707625 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1695626707625 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695626707625 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695626707646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695626710149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695626713946 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695626714049 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695626751116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:37 " "Fitter placement operations ending: elapsed time is 00:00:37" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695626751116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695626753268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "9e+03 ns 3.4% " "9e+03 ns of routing delay (approximately 3.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1695626773930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "65 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/" { { 1 { 0 "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695626782010 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695626782010 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1695627031170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695627647429 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695627647429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:14:52 " "Fitter routing operations ending: elapsed time is 00:14:52" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695627647455 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 31.83 " "Total time spent on timing analysis during the Fitter is 31.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695627647792 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695627647851 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695627648905 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695627648920 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695627649926 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695627651834 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1695627653988 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/output_files/riscv.fit.smsg " "Generated suppressed messages file C:/Users/Arshad/Desktop/FYP/Clone4/e/FPGA/RISC/output_files/riscv.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695627654658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6632 " "Peak virtual memory: 6632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695627656451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 13:10:56 2023 " "Processing ended: Mon Sep 25 13:10:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695627656451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:15:58 " "Elapsed time: 00:15:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695627656451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:18:45 " "Total CPU time (on all processors): 00:18:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695627656451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695627656451 ""}
