INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.sim/sim_1/synth/timing/xsim/DU_test_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter__parameterized0
INFO: [VRFC 10-311] analyzing module Counter__parameterized1
INFO: [VRFC 10-311] analyzing module Counter__parameterized2
INFO: [VRFC 10-311] analyzing module DB_PS
INFO: [VRFC 10-311] analyzing module Debounce
INFO: [VRFC 10-311] analyzing module DisplayDataProcessing
INFO: [VRFC 10-311] analyzing module DisplayScanTiming
INFO: [VRFC 10-311] analyzing module DisplayUnit
INFO: [VRFC 10-311] analyzing module GetPosedge
INFO: [VRFC 10-311] analyzing module MinusCounter
INFO: [VRFC 10-311] analyzing module MinusCounter_0
INFO: [VRFC 10-311] analyzing module PCLK
INFO: [VRFC 10-311] analyzing module PCLK_clk_wiz
INFO: [VRFC 10-311] analyzing module Painting
INFO: [VRFC 10-311] analyzing module Painting_Unit
INFO: [VRFC 10-311] analyzing module VRAM
INFO: [VRFC 10-311] analyzing module VRAM_bindec
INFO: [VRFC 10-311] analyzing module VRAM_bindec_0
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module VRAM_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Counter' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/Counter.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DU_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayDataProcessing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayDataProcessing
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DisplayDataProcessing' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayDataProcessing.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayScanTiming
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DisplayScanTiming' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayScanTiming.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DisplayUnit
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DisplayUnit' [D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sources_1/new/DisplayUnit.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_6/Experiment_6.srcs/sim_1/new/DU_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DU_test_tb
