// Seed: 3548015827
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wand id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_11 = 0;
  assign id_7 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wor id_8
    , id_28,
    output uwire id_9,
    output supply0 id_10,
    output tri id_11,
    output wor id_12,
    input wire id_13,
    output supply0 id_14,
    output tri0 id_15,
    input tri1 id_16,
    output tri0 id_17,
    input tri0 id_18,
    input supply1 id_19,
    output wire id_20,
    output supply1 id_21,
    input wire id_22,
    output wor id_23,
    output tri1 id_24,
    output uwire id_25,
    input wire id_26
);
  wire id_29;
  module_0 modCall_1 (
      id_29,
      id_29,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_29,
      id_28,
      id_29,
      id_29
  );
endmodule
