# ğŸ–¥ï¸ RISC-V SoC Tapeout Journey â€” VSD Program

<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC-blue?style=for-the-badge&logo=riscv)](https://github.com/riscv/learn)
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://www.vlsisystemdesign.com/)
[![Progress](https://img.shields.io/badge/Weekly%20Tasks-Documented-success?style=for-the-badge)](https://github.com/Nideshkanna/riscv-soc-tapeout)
[![Open-Source](https://img.shields.io/badge/Open--Source-EDA%20Tools-brightgreen?style=for-the-badge)](https://vlsiresources.com/opensourcevlsi/)

</div>

Welcome to my documentation of the **RISC-V SoC Tapeout Program by VSD** ğŸš€  
This repository serves as the **main tracker** of my weekly tasks, with each week maintained in a **separate GitHub repository** for clarity and grading.  

<div align="center">

> *"From RTL to GDSII, we design silicon step by step, mastering open-source tools and contributing to Indiaâ€™s largest collaborative RISC-V tapeout initiative."* âš¡

</div>

---

## ğŸ“‚ Repository Structure

Each week has its own dedicated repository:  

| Week | Focus Area | Repository Link | Status |
|------|------------|-----------------|---------|
| **Week 0** | ğŸ”§ Environment Setup & Tool Installation | [Week0](https://github.com/Nideshkanna/week0-getting-started) | âœ… Done |
| **Week 1** | ğŸ“ RTL Design Flow | [Week1](https://github.com/Nideshkanna/week1-rtl-design-flow) | âœ… Completed |
| **Week 2** | ğŸ”„ BabySoC Fundamentals & Functional Modelling | *(Upcoming)* | â³ Pending |
| **Week 3** | ğŸ—ï¸ Floorplanning & Placement | *(Upcoming)* | â³ Pending |
| **Week 4** | â° Clock Tree Synthesis & Routing | *(Upcoming)* | â³ Pending |
| **Week 5+** | ğŸ¯ Tapeout Prep, STA & Sign-off | *(Upcoming)* | â³ Pending |

---

## ğŸ“… Week 0 â€” Tools Setup

ğŸ“Œ **Focus:** Installing and verifying the open-source EDA toolchain on Ubuntu 22.04  

| Tool | Purpose | Status |
|------|---------|--------|
| **Yosys** | RTL Synthesis | âœ… Installed |
| **Icarus Verilog** | Simulation & Testbench | âœ… Installed |
| **GTKWave** | Waveform Viewer | âœ… Installed |
| **Ngspice** | Circuit Simulation | âœ… Installed |
| **Magic** | Layout & DRC | âœ… Installed |
| **OpenLane** | Complete RTL â†’ GDSII Flow | âœ… Installed |

### ğŸŒŸ Key Learnings
- Set up the **open-source EDA toolchain** on Ubuntu 22.04.  
- Understood the **role of each tool** in the RTL-to-GDSII flow.  
- Verified installation with **sample test runs**.  
- Prepared the environment for **Week 1 RTL design tasks**.  

---

## ğŸ“… Week 1 â€” RTL Design Basics

ğŸ“Œ **Focus:** Writing, simulating, and synthesizing basic Verilog designs

| Task | Description | Status |
| --- | --- | --- |
| **Verilog Coding** | Designed simple combinational & sequential circuits | âœ… Completed |
| **Icarus Verilog Simulation** | Simulated RTL with testbenches | âœ… Completed |
| **GTKWave Analysis** | Observed waveforms to validate outputs | âœ… Completed |
| **Yosys Synthesis** | Generated synthesized netlists | âœ… Completed |
| **Logic Optimization** | Understood combinational & sequential optimizations | âœ… Completed |

### ğŸŒŸ Key Learnings

- Gained hands-on practice with **RTL design using Verilog**.
- Learned how to build **testbenches** and simulate using **Icarus Verilog**.
- Used **GTKWave** for waveform visualization and debugging.
- Ran **Yosys synthesis** to convert RTL to a gate-level netlist.
- Explored the **importance of optimizations** in reducing area, power, and delay.

ğŸ“Œ *Next up: Week 2 â€” RTL to Gate-Level Synthesis* ğŸš€

## ğŸ“ˆ Progress Tracker

<div align="center">

[![Week 0](https://img.shields.io/badge/Week%200-âœ…%20Done-green?style=flat-square)](https://github.com/Nideshkanna/week0-getting-started)
[![Week 1](https://img.shields.io/badge/Week%201-âœ…%20Completed-green?style=flat-square)](https://github.com/Nideshkanna/week1-rtl-design-flow)
![Week 2](https://img.shields.io/badge/Week%202-Upcoming-blue?style=flat-square)
![Week 3](https://img.shields.io/badge/Week%203-Upcoming-blue?style=flat-square)
![Week 4](https://img.shields.io/badge/Week%204-Upcoming-blue?style=flat-square)
![Week 5+](https://img.shields.io/badge/Week%205+-Upcoming-blue?style=flat-square)

</div>

---

## ğŸ™ Acknowledgments  

I am grateful to:  
- [**Kunal Ghosh**](https://github.com/kunalg123) and the **[VSD team](https://vsdiat.vlsisystemdesign.com/)**  
- **RISC-V International** and **Efabless**  
- The open-source **EDA community** for making this initiative possible  

---

## ğŸš€ Next Steps

- Kick off **Week 2: BabySoC Fundamentals & Functional Modelling**  
- Continue documenting labs and theory in dedicated repos  
- Progress toward **SoC Tapeout & Final GDSII generation**  

---

ğŸ‘¨â€ğŸ’» **Maintainer:** [Nidesh Kanna R](https://github.com/Nideshkanna)  

ğŸ“Œ **Part of:** [RISC-V SoC Tapeout Program](https://github.com/Nideshkanna/riscv-soc-tapeout)  
