ispLEVER Auto-Make Log File
---------------------------

Updating: Fit Design
Start to record tcl script...
Finished recording TCL script.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\Synpwrap.exe -rem -e myLP -target ispmach4000b -pro '

Copyright (c) 1991-2010 Lattice Semiconductor Corporation,  All rights reserved.
Version : 1.7.00.05.28.13

Done sucessfully with exit code 0.
#Build: Synplify Pro G-2012.09LC-SP1 , Build 035R, Mar 19 2013
#install: C:\ispLEVER_Classic1_7\synpbase
#OS: Windows 7 6.1
#Hostname: EE65PC08

#Implementation: labprac

$ Start of Compile
#Sun Apr 21 15:14:04 2019

Synopsys Verilog Compiler, version comp201209rcp1, Build 283R, built Mar 19 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@I::"C:\ispLEVER_Classic1_7\synpbase\lib\vlog\umr_capim.v"
@I::"C:\ispLEVER_Classic1_7\synpbase\lib\vlog\scemi_objects.v"
@I::"C:\ispLEVER_Classic1_7\synpbase\lib\vlog\scemi_pipes.svh"
@I::"C:\ispLEVER_Classic1_7\synpbase\lib\vlog\hypermods.v"
@I::"C:\ispLEVER_Classic1_7\ispcpld\..\cae_library\synthesis\verilog\mach.v"
@I::"W:\my documents\ece 270\labprac\pracpractice.h"
@I::"W:\my documents\ece 270\labprac\labprac.v"
Verilog syntax check successful!
File W:\my documents\ece 270\labprac\labprac.v changed - recompiling
Selecting top level module myLP
@N: CG364 :"C:\ispLEVER_Classic1_7\ispcpld\..\cae_library\synthesis\verilog\mach.v":417:7:417:14|Synthesizing module OSCTIMER

@N: CG364 :"W:\my documents\ece 270\labprac\labprac.v":194:7:194:23|Synthesizing module bounceless_switch

@N: CG364 :"W:\my documents\ece 270\labprac\labprac.v":167:7:167:10|Synthesizing module cla4

@N: CG364 :"W:\my documents\ece 270\labprac\labprac.v":1:7:1:10|Synthesizing module myLP

@W: CG360 :"W:\my documents\ece 270\labprac\labprac.v":48:11:48:16|No assignment to wire MIDRED

@W: CG360 :"W:\my documents\ece 270\labprac\labprac.v":53:11:53:14|No assignment to wire DIS4

@W: CG360 :"W:\my documents\ece 270\labprac\labprac.v":54:5:54:12|No assignment to wire J_unused

@W: CG360 :"W:\my documents\ece 270\labprac\labprac.v":54:15:54:19|No assignment to wire J_RED

@W: CG360 :"W:\my documents\ece 270\labprac\labprac.v":54:22:54:26|No assignment to wire J_YEL

@W: CG360 :"W:\my documents\ece 270\labprac\labprac.v":54:29:54:33|No assignment to wire J_GRN

@W: CL168 :"W:\my documents\ece 270\labprac\labprac.v":78:9:78:10|Pruning instance I1 -- not in use ...

@A: CL282 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Feedback mux created for signal Y[3:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Feedback mux created for signal X[3:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Feedback mux created for signal M -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Feedback mux created for signal DISP[20:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@W: CL189 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Register bit DISP[0] is always 1, optimizing ...
@W: CL189 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Register bit DISP[2] is always 1, optimizing ...
@W: CL189 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Register bit DISP[4] is always 1, optimizing ...
@W: CL189 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Register bit DISP[9] is always 1, optimizing ...
@W: CL189 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Register bit DISP[11] is always 1, optimizing ...
@W: CL189 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Register bit DISP[13] is always 0, optimizing ...
@W: CL189 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Register bit DISP[15] is always 1, optimizing ...
@W: CL260 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Pruning register bit 15 of DISP[20:0] 

@W: CL260 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Pruning register bit 13 of DISP[20:0] 

@W: CL260 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Pruning register bit 11 of DISP[20:0] 

@W: CL260 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Pruning register bit 9 of DISP[20:0] 

@W: CL260 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Pruning register bit 4 of DISP[20:0] 

@W: CL260 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Pruning register bit 2 of DISP[20:0] 

@W: CL260 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Pruning register bit 0 of DISP[20:0] 

@W: CL260 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Pruning register bit 7 of DISP[8:5] 

@W: CL260 :"W:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Pruning register bit 20 of DISP[20:16] 

@W: CL156 :"W:\my documents\ece 270\labprac\labprac.v":48:11:48:16|*Input MIDRED[7:0] to expression [not] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"W:\my documents\ece 270\labprac\labprac.v":53:11:53:14|*Input DIS4[6:0] to expression [not] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"W:\my documents\ece 270\labprac\labprac.v":54:15:54:19|*Input J_RED to expression [not] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"W:\my documents\ece 270\labprac\labprac.v":54:22:54:26|*Input J_YEL to expression [not] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"W:\my documents\ece 270\labprac\labprac.v":54:29:54:33|*Input J_GRN to expression [not] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL156 :"W:\my documents\ece 270\labprac\labprac.v":54:5:54:12|*Input J_unused to expression [not] has undriven bits that are tied to 0 -- simulation mismatch possible.
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 21 15:14:04 2019

###########################################################]
Map & Optimize Report

Synopsys CPLD Technology Mapper, Version maplat, Build 621R, Built Mar 19 2013
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09LC-SP1 
@N: MF248 |Running in 64-bit mode.
@W: BN132 :"w:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Removing instance DISP[3],  because it is equivalent to instance DISP[14]
@W: BN132 :"w:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Removing instance DISP[18],  because it is equivalent to instance DISP[14]
@W: BN132 :"w:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Removing instance DISP[17],  because it is equivalent to instance DISP[1]
@W: BN132 :"w:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Removing instance DISP[12],  because it is equivalent to instance DISP[10]
@W: BN132 :"w:\my documents\ece 270\labprac\labprac.v":143:0:143:5|Removing instance DISP[16],  because it is equivalent to instance DISP[5]
@W: FC103 :|Internal tri state un24_TOPRED_0[1] converted to mux. Simulation mismatch can happen 
@W: FC103 :|Internal tri state un24_TOPRED_0[2] converted to mux. Simulation mismatch can happen 
@W: FC103 :|Internal tri state un24_TOPRED_0[0] converted to mux. Simulation mismatch can happen 
@W: FC103 :|Internal tri state un24_TOPRED_0[3] converted to mux. Simulation mismatch can happen 
---------------------------------------
Resource Usage Report

Simple gate primitives:
DFFC            16 uses
DFFRH           7 uses
DFFRSH          2 uses
IBUF            12 uses
OBUF            58 uses
AND2            60 uses
XOR2            19 uses
INV             64 uses


@N: FC100 |Timing Report not generated for this device, please use place and route tools for timing analysis.
G-2012.09LC-SP1 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 31MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Apr 21 15:14:06 2019

###########################################################]

Synplicity VHDL/Verilog HDL Synthesizer finished successfully

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\edif2blf.exe -edf myLP.edi -out myLP.bl0 -err automake.err -log myLP.log -prj pracpractice -lib "C:\ispLEVER_Classic1_7\ispcpld/dat/mach.edn" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor'

Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit myLP
    Number of input ports   : 5
    Number of output ports  : 9
    Number of bidir ports   : 0
    Number of instances     : 250
    Number of nets          : 262

No design errors found in circuit myLP

WriteBLIF ended normally.

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblifopt.exe myLP.bl0 -collapse none -reduce none -err automake.err -gui -keepwires'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file myLP.bl0...
Writing Open-ABEL 2 (BLIF) file myLP.bl1...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblflink.exe "myLP.bl1" -o "pracpractice.bl2" -omod "pracpractice" -gui -err "automake.err"'

BLIFLINK  Top-Down Design Linker
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.

Top-level file: 'myLP.bl1'

Hierarchical BLIF: 'pracpractice.bl2'

BLIFLINK complete.  Time: 1 second 
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\impsrc.exe -gui -prj pracpractice -lci pracpractice.lct -log pracpractice.imp -err automake.err -tti pracpractice.bl2 -dir w:\my documents\ece 270\labprac'

Source constraints were successfully imported to the current project.
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci pracpractice.lct -blifopt pracpractice.b2_'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mblifopt.exe pracpractice.bl2 -sweep -mergefb -err automake.err -o pracpractice.bl3 @pracpractice.b2_ -gui'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file pracpractice.bl2...
Merging feedbacks...
Note 13707: Node S1BC_i is collapsed...
Note 13707: Node disp_i_19__n is collapsed...
Note 13707: Node disp_i_8__n is collapsed...
Note 13707: Node disp_i_6__n is collapsed...
Note 13707: Node dip_i_4__n is collapsed...
Note 13707: Node un24_topred_i_0__n is collapsed...
Note 13707: Node un24_topred_i_1__n is collapsed...
Note 13707: Node lp_un2_ocf_i_n is collapsed...
Note 13707: Node lp_g_i_3__n is collapsed...
Note 13707: Node lp_un9_ocf_i_n is collapsed...
Note 13707: Node lp_un5_ocf_i_n is collapsed...
Note 13707: Node un24_topred_i_2__n is collapsed...
Note 13707: Node next_aq_i_1__n is collapsed...
Note 13707: Node next_aq_i_0__n is collapsed...
Note 13707: Node next_aq_i_3__n is collapsed...
Note 13707: Node next_aq_i_2__n is collapsed...
Note 13707: Node un24_topred_i_3__n is collapsed...
Note 13707: Node N_28_i is collapsed...
Note 13707: Node N_27_i is collapsed...
Note 13707: Node lp_p_i_0__n is collapsed...
Note 13707: Node N_30_i is collapsed...
Note 13707: Node N_29_i is collapsed...
Note 13707: Node N_32_i is collapsed...
Note 13707: Node N_31_i is collapsed...
Note 13707: Node dip_c_0__n is collapsed...
Note 13707: Node N_17_i is collapsed...
Note 13707: Node N_16_i is collapsed...
Note 13707: Node N_151_i is collapsed...
Note 13707: Node N_18_i is collapsed...
Note 13707: Node N_21_i is collapsed...
Note 13707: Node N_20_i is collapsed...
Note 13707: Node dip_c_4__n is collapsed...
Note 13707: Node N_153_i is collapsed...
Note 13707: Node N_152_i is collapsed...
Note 13707: Node i_S1_NC_c is collapsed...
Note 13707: Node N_154_i is collapsed...
Note 13707: Node N_25_i is collapsed...
Note 13707: Node i_S1_NO_c is collapsed...
Note 13707: Node N_156_i is collapsed...
Note 13707: Node N_155_i is collapsed...
Note 13707: Node i_S2_NO_c is collapsed...
Note 13707: Node i_S2_NC_c is collapsed...
Note 13707: Node disp_i_1__n is collapsed...
Note 13707: Node disp_i_12__n is collapsed...
Note 13707: Node dip_i_1__n is collapsed...
Note 13707: Node dip_i_2__n is collapsed...
Note 13707: Node dip_i_3__n is collapsed...
Note 13707: Node dip_i_7__n is collapsed...
Note 13707: Node aq_i_1__n is collapsed...
Note 13707: Node aq_i_2__n is collapsed...
Note 13707: Node aq_i_3__n is collapsed...
Note 13707: Node i_S2_NO_i is collapsed...
Note 13707: Node i_S1_NO_i is collapsed...
Note 13707: Node N_26_i is collapsed...
Note 13707: Node gnd_n_n is collapsed...
Note 13707: Node lp_un1_ozf_i_2_n is collapsed...
Note 13707: Node M_2_0 is collapsed...
Note 13707: Node un24_topred_1_0__n is collapsed...
Note 13707: Node next_qcc_0_3__n is collapsed...
Note 13707: Node lp_un5_ocf_1_n is collapsed...
Note 13707: Node N_113_0 is collapsed...
Note 13707: Node un24_topred_1_3__n is collapsed...
Note 13707: Node N_19_i_1 is collapsed...
Note 13707: Node LP_P_i_1_0_ is collapsed...
Note 13707: Node LP_G_7_0_a2_1 is collapsed...
Note 13707: Node LP_un2_oVF_0_a2_1_0_ is collapsed...
Note 13707: Node un24_topred_1__n is collapsed...
Note 13707: Node lp_un9_ocf_1_n is collapsed...
Note 13707: Node N_122_0 is collapsed...
Note 13707: Node un24_topred_2__n is collapsed...
Note 13707: Node N_27 is collapsed...
Note 13707: Node N_28 is collapsed...
Note 13707: Node lp_un9_ocf_2_n is collapsed...
Note 13707: Node N_29 is collapsed...
Note 13707: Node next_qcc_0_1_3__n is collapsed...
Note 13707: Node next_qcc_0_2_3__n is collapsed...
Note 13707: Node N_131_0 is collapsed...
Note 13707: Node N_30 is collapsed...
Note 13707: Node N_31 is collapsed...
Note 13707: Node lp_un1_ozf_i_1_n is collapsed...
Note 13707: Node N_32 is collapsed...
Note 13707: Node N_16 is collapsed...
Note 13707: Node N_17 is collapsed...
Note 13707: Node N_18 is collapsed...
Note 13707: Node N_151 is collapsed...
Note 13707: Node N_20 is collapsed...
Note 13707: Node lp_g_3__n is collapsed...
Note 13707: Node N_21 is collapsed...
Note 13707: Node N_152 is collapsed...
Note 13707: Node N_153 is collapsed...
Note 13707: Node LP_un1_P_i_0_ is collapsed...
Note 13707: Node N_154 is collapsed...
Note 13707: Node N_25 is collapsed...
Note 13707: Node N_155 is collapsed...
Note 13707: Node N_156 is collapsed...
Note 13707: Node lp_un2_ocf_n is collapsed...
Note 13707: Node dip_c_1__n is collapsed...
Note 13707: Node dip_c_2__n is collapsed...
Note 13707: Node aq_i_0__n is collapsed...
Note 13707: Node dip_c_3__n is collapsed...
Note 13707: Node dip_i_0__n is collapsed...
Note 13707: Node disp_i_5__n is collapsed...
Note 13707: Node S2BC_i is collapsed...
Note 13707: Node dip_i_6__n is collapsed...
Note 13707: Node dip_i_5__n is collapsed...
Note 13707: Node disp_i_3__n is collapsed...
Note 13707: Node N_14 is collapsed...
Note 13707: Node un1_TOPRED_i is collapsed...
Note 13707: Node lp_g_1__n is collapsed...
Note 13707: Node lp_n_6_n is collapsed...
Note 13707: Node LP_un1_P_i_o2_2_ is collapsed...
Note 13707: Node LP_G_1_i is collapsed...
Note 13707: Node LP_G_3_0_a2 is collapsed...
Note 13707: Node M26 is collapsed...
Note 13707: Node LP_P_0_a2_1_ is collapsed...
Note 13707: Node dip_c_7__n is collapsed...
Note 13707: Node LP_un2_oVF_0_a2_0_ is collapsed...
Note 13707: Node vcc_n_n is collapsed...
Note 13707: Node LP_un1_P_i_o2_3_ is collapsed...
Note 13707: Node N_157 is collapsed...
Note 13707: Node un1_qCC_i_x2_3_ is collapsed...
Note 13707: Node N_26 is collapsed...
Note 13707: Node LP_un1_P_i_o2_1_ is collapsed...
Note 13707: Node lp_n_3_n is collapsed...
Note 13707: Node dip_c_5__n is collapsed...
Note 13707: Node lp_g_0__n is collapsed...
Note 13707: Node LP_G_7_0_a2 is collapsed...
Note 13707: Node dip_c_6__n is collapsed...
Note 13707: Node un24_topred_0__n is collapsed...
Note 13707: Node un24_topred_3__n is collapsed...
Note 13707: Node N_14_i is collapsed...
Note 13707: Node LP_G_5_0_a2 is collapsed...
Note 13707: Node N_24 is collapsed...
Note 13707: Node lp_un5_ocf_n is collapsed...
Note 13707: Node lp_n_8_n is collapsed...
Note 13707: Node lp_un9_ocf_n is collapsed...
Note 13707: Fmax mode optimizing 3 critical paths, 3 levels ...
Note 13707: Fmax mode optimizing 6 critical paths, 2 levels ...
Note 13707: Node LP_P_i_0_ is collapsed...
Note 13707: Fmax mode optimizing 6 critical paths, 2 levels ...
Note 13707: Node LP_G_3_3_0_a2 is collapsed...
Note 13707: Fmax mode optimizing 4 critical paths, 2 levels ...
Note 13707: Node LP_P_0_a2_2_ is collapsed...
Note 13707: Node LP_G_5_3_0_a2 is collapsed...
Note 13707: Fmax mode optimizing 2 critical paths, 2 levels ...
Note 13707: Node lp_g_2__n is collapsed...
Note 13707: Fmax mode optimizing 2 critical paths, 2 levels ...
Note 13707: Node LP_P_0_a2_3_ is collapsed...
Note 13707: Fmax mode satisfied
Control path optimization...
Performing 'bypin choose' optimization...
......Note    0: 
Estimated (clusters + macrocells): 94, Fmax Logic Level: 1
Writing Open-ABEL 2 (BLIF) file pracpractice.bl3...
Note    0: 
BLIFOPT complete - Time 1 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci pracpractice.lct -dev lc4k -diofft pracpractice.d0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\mdiofft.exe pracpractice.bl3 -family AMDMACH -idev van -o pracpractice.bl4 -oxrf pracpractice.xrf -err automake.err @pracpractice.d0 -gui'

DIOFFT  Flip-Flop Transformation program
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.
Input file: pracpractice.bl3.
Output file: pracpractice.bl4.
Cross reference file: pracpractice.xrf.

.......................................................................
......................................................
Shortening signal names...
Writing signal name cross reference file pracpractice.xrf... 

DIOFFT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\abelvci.exe -vci pracpractice.lct -dev lc4k -prefit pracpractice.l0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe -blif -inp pracpractice.bl4 -out pracpractice.bl5 -err automake.err -log pracpractice.log -mod myLP @pracpractice.l0 -gui -sc'

Prefit Logic Optimizer (May 31 2012)  Sun Apr 21 15:14:16 2019

C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe -blif -inp pracpractice.bl4 -out pracpractice.bl5 -err automake.err -log pracpractice.log -mod myLP @pracpractice.l0 -gui -sc 
<Note> F34000: DISP_1_ is removed
<Note> F34000: DISP_10_ is removed
<Note> F34000: DISP_14_ is removed
<Note> F34000: DISP_5_ is removed
<Note> F34000: DISP_6_ is removed
<Note> F34000: DISP_8_ is removed
Number of pins (IO)    :    70
Number of outputs (MC) :    77
Number of registers    :    35
Number of logic pterms :   185
C:\ispLEVER_Classic1_7\ispcpld\BIN\prefit.exe complete - Time 0 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\lpf4k.exe @"pracpractice.rs2"'

Project 'pracpractice' was Fitted Successfully!

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\tda.exe -i pracpractice.bl5 -o pracpractice.tda -lci pracpractice.lct -dev m4e_256_96 -family lc4k -mod myLP -ovec NoInput.tmv -err tda.err -gui'

TDA  - Timing Driven Analyze 
Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 1.7 Copyright 1992-2013 Lattice Semiconductor. All Rights Reserved.

TDA complete - Time 1 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic1_7\ispcpld\BIN\synsvf.exe -exe "C:\ispLEVER_Classic1_7\ispvmsystem/ispufw" -prj pracpractice -if pracpractice.jed -j2s -log pracpractice.svl -gui'

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JPVS -if pracpractice.jed -oft -svf -of "W:\My Documents\ECE 270\LabPrac\pracpractice_epvs.svf" -lever
svf file '"W:\My Documents\ECE 270\LabPrac\pracpractice_epvs.svf"' is generated successfully

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JPV -if pracpractice.jed -oft -svf -of "W:\My Documents\ECE 270\LabPrac\pracpractice_epv.svf" -lever
svf file '"W:\My Documents\ECE 270\LabPrac\pracpractice_epv.svf"' is generated successfully

Invoke process : C:\ispLEVER_Classic1_7\ispvmsystem/ispufw -dev LC4256ZE-XXTN144 -op JV -if pracpractice.jed -oft -svf -of "W:\My Documents\ECE 270\LabPrac\pracpractice_v.svf" -lever
svf file '"W:\My Documents\ECE 270\LabPrac\pracpractice_v.svf"' is generated successfully

Done: completed successfully.
