/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_moca_mac.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/12/11 3:20p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Dec 12 12:00:26 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7346/rdb/b0/bchp_moca_mac.h $
 * 
 * Hydra_Software_Devel/2   12/12/11 3:20p pntruong
 * SW7346-143: Resynced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_MAC_H__
#define BCHP_MOCA_MAC_H__

/***************************************************************************
 *MOCA_MAC - MOCA_MAC registers
 ***************************************************************************/
#define BCHP_MOCA_MAC_MAC_CTRL                   0x00280400 /* MAC Control Register */
#define BCHP_MOCA_MAC_FRM_HDR                    0x00280420 /* Frame header register */
#define BCHP_MOCA_MAC_MSDU_HDR                   0x00280424 /* MSDU header register */
#define BCHP_MOCA_MAC_MAC_STATUS                 0x00280430 /* MAC Interrupt Status bit map */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE          0x00280434 /* MAC Interrupt Enable bit map */
#define BCHP_MOCA_MAC_NET_TIMER                  0x00280440 /* Net timer register */
#define BCHP_MOCA_MAC_MAX_NET_TIMER_CORR         0x00280444 /* Net Timer Max Correction register */
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL            0x00280448 /* Net Timer Fine and Coarse correction register */
#define BCHP_MOCA_MAC_BIT_PARAMS                 0x0028044c /* Net-Timer Burst init time (BIT) value */
#define BCHP_MOCA_MAC_FINE_CORR                  0x00280450 /* Net-Timer Fine correction value */
#define BCHP_MOCA_MAC_COARSE_CORR                0x00280454 /* Net Timer coarse correction value */
#define BCHP_MOCA_MAC_LOAD_TIMER1                0x00280458 /* Load timer 1 value */
#define BCHP_MOCA_MAC_LOAD_TIMER2                0x0028045c /* Load timer 2 value */
#define BCHP_MOCA_MAC_DA_LSB                     0x00280470 /* DA 32 bit lsb */
#define BCHP_MOCA_MAC_DA_MSB                     0x00280474 /* DA 16 bit lsb and valid bit */
#define BCHP_MOCA_MAC_MULTI_CAST_CMD             0x00280478 /* Multicast global command */
#define BCHP_MOCA_MAC_MULTI_CAST_CONFIG          0x0028047c /* Multicast global configuration */
#define BCHP_MOCA_MAC_MULTI_CAST_AGING           0x00280480 /* Multicast global configuration */

/***************************************************************************
 *MAC_CTRL - MAC Control Register
 ***************************************************************************/
/* MOCA_MAC :: MAC_CTRL :: reserved0 [31:05] */
#define BCHP_MOCA_MAC_MAC_CTRL_reserved0_MASK                      0xffffffe0
#define BCHP_MOCA_MAC_MAC_CTRL_reserved0_SHIFT                     5

/* MOCA_MAC :: MAC_CTRL :: net_timer_enable [04:04] */
#define BCHP_MOCA_MAC_MAC_CTRL_net_timer_enable_MASK               0x00000010
#define BCHP_MOCA_MAC_MAC_CTRL_net_timer_enable_SHIFT              4
#define BCHP_MOCA_MAC_MAC_CTRL_net_timer_enable_DEFAULT            0x00000000

/* MOCA_MAC :: MAC_CTRL :: mac_diag_sel [03:01] */
#define BCHP_MOCA_MAC_MAC_CTRL_mac_diag_sel_MASK                   0x0000000e
#define BCHP_MOCA_MAC_MAC_CTRL_mac_diag_sel_SHIFT                  1
#define BCHP_MOCA_MAC_MAC_CTRL_mac_diag_sel_DEFAULT                0x00000000

/* MOCA_MAC :: MAC_CTRL :: mac_enable [00:00] */
#define BCHP_MOCA_MAC_MAC_CTRL_mac_enable_MASK                     0x00000001
#define BCHP_MOCA_MAC_MAC_CTRL_mac_enable_SHIFT                    0
#define BCHP_MOCA_MAC_MAC_CTRL_mac_enable_DEFAULT                  0x00000000

/***************************************************************************
 *FRM_HDR - Frame header register
 ***************************************************************************/
/* MOCA_MAC :: FRM_HDR :: reserved0 [31:27] */
#define BCHP_MOCA_MAC_FRM_HDR_reserved0_MASK                       0xf8000000
#define BCHP_MOCA_MAC_FRM_HDR_reserved0_SHIFT                      27

/* MOCA_MAC :: FRM_HDR :: frm_ctrl_crc_check [26:26] */
#define BCHP_MOCA_MAC_FRM_HDR_frm_ctrl_crc_check_MASK              0x04000000
#define BCHP_MOCA_MAC_FRM_HDR_frm_ctrl_crc_check_SHIFT             26
#define BCHP_MOCA_MAC_FRM_HDR_frm_ctrl_crc_check_DEFAULT           0x00000000

/* MOCA_MAC :: FRM_HDR :: frm_ctrl_crc_type [25:25] */
#define BCHP_MOCA_MAC_FRM_HDR_frm_ctrl_crc_type_MASK               0x02000000
#define BCHP_MOCA_MAC_FRM_HDR_frm_ctrl_crc_type_SHIFT              25
#define BCHP_MOCA_MAC_FRM_HDR_frm_ctrl_crc_type_DEFAULT            0x00000000

/* MOCA_MAC :: FRM_HDR :: frm_ctrl_crc_reset [24:24] */
#define BCHP_MOCA_MAC_FRM_HDR_frm_ctrl_crc_reset_MASK              0x01000000
#define BCHP_MOCA_MAC_FRM_HDR_frm_ctrl_crc_reset_SHIFT             24
#define BCHP_MOCA_MAC_FRM_HDR_frm_ctrl_crc_reset_DEFAULT           0x00000000

/* MOCA_MAC :: FRM_HDR :: frm_hdr_len_width [23:16] */
#define BCHP_MOCA_MAC_FRM_HDR_frm_hdr_len_width_MASK               0x00ff0000
#define BCHP_MOCA_MAC_FRM_HDR_frm_hdr_len_width_SHIFT              16
#define BCHP_MOCA_MAC_FRM_HDR_frm_hdr_len_width_DEFAULT            0x00000000

/* MOCA_MAC :: FRM_HDR :: frm_hdr_len_offset [15:08] */
#define BCHP_MOCA_MAC_FRM_HDR_frm_hdr_len_offset_MASK              0x0000ff00
#define BCHP_MOCA_MAC_FRM_HDR_frm_hdr_len_offset_SHIFT             8
#define BCHP_MOCA_MAC_FRM_HDR_frm_hdr_len_offset_DEFAULT           0x00000000

/* MOCA_MAC :: FRM_HDR :: frm_hdr_len [07:00] */
#define BCHP_MOCA_MAC_FRM_HDR_frm_hdr_len_MASK                     0x000000ff
#define BCHP_MOCA_MAC_FRM_HDR_frm_hdr_len_SHIFT                    0
#define BCHP_MOCA_MAC_FRM_HDR_frm_hdr_len_DEFAULT                  0x00000000

/***************************************************************************
 *MSDU_HDR - MSDU header register
 ***************************************************************************/
/* MOCA_MAC :: MSDU_HDR :: agg_ctrl_n_pdu_max [31:28] */
#define BCHP_MOCA_MAC_MSDU_HDR_agg_ctrl_n_pdu_max_MASK             0xf0000000
#define BCHP_MOCA_MAC_MSDU_HDR_agg_ctrl_n_pdu_max_SHIFT            28
#define BCHP_MOCA_MAC_MSDU_HDR_agg_ctrl_n_pdu_max_DEFAULT          0x00000000

/* MOCA_MAC :: MSDU_HDR :: agg_ctrl_ahc_check [27:27] */
#define BCHP_MOCA_MAC_MSDU_HDR_agg_ctrl_ahc_check_MASK             0x08000000
#define BCHP_MOCA_MAC_MSDU_HDR_agg_ctrl_ahc_check_SHIFT            27
#define BCHP_MOCA_MAC_MSDU_HDR_agg_ctrl_ahc_check_DEFAULT          0x00000000

/* MOCA_MAC :: MSDU_HDR :: msdu_ctrl_crc_check [26:26] */
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_ctrl_crc_check_MASK            0x04000000
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_ctrl_crc_check_SHIFT           26
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_ctrl_crc_check_DEFAULT         0x00000000

/* MOCA_MAC :: MSDU_HDR :: msdu_ctrl_crc_type [25:25] */
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_ctrl_crc_type_MASK             0x02000000
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_ctrl_crc_type_SHIFT            25
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_ctrl_crc_type_DEFAULT          0x00000000

/* MOCA_MAC :: MSDU_HDR :: msdu_ctrl_crc_reset [24:24] */
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_ctrl_crc_reset_MASK            0x01000000
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_ctrl_crc_reset_SHIFT           24
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_ctrl_crc_reset_DEFAULT         0x00000000

/* MOCA_MAC :: MSDU_HDR :: msdu_hdr_len_width [23:16] */
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_hdr_len_width_MASK             0x00ff0000
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_hdr_len_width_SHIFT            16
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_hdr_len_width_DEFAULT          0x00000000

/* MOCA_MAC :: MSDU_HDR :: msdu_hdr_len_offset [15:08] */
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_hdr_len_offset_MASK            0x0000ff00
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_hdr_len_offset_SHIFT           8
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_hdr_len_offset_DEFAULT         0x00000000

/* MOCA_MAC :: MSDU_HDR :: msdu_hdr_len [07:00] */
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_hdr_len_MASK                   0x000000ff
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_hdr_len_SHIFT                  0
#define BCHP_MOCA_MAC_MSDU_HDR_msdu_hdr_len_DEFAULT                0x00000000

/***************************************************************************
 *MAC_STATUS - MAC Interrupt Status bit map
 ***************************************************************************/
/* MOCA_MAC :: MAC_STATUS :: reserved0 [31:15] */
#define BCHP_MOCA_MAC_MAC_STATUS_reserved0_MASK                    0xffff8000
#define BCHP_MOCA_MAC_MAC_STATUS_reserved0_SHIFT                   15

/* MOCA_MAC :: MAC_STATUS :: mng_rx_phy_fifo_shortage [14:14] */
#define BCHP_MOCA_MAC_MAC_STATUS_mng_rx_phy_fifo_shortage_MASK     0x00004000
#define BCHP_MOCA_MAC_MAC_STATUS_mng_rx_phy_fifo_shortage_SHIFT    14
#define BCHP_MOCA_MAC_MAC_STATUS_mng_rx_phy_fifo_shortage_DEFAULT  0x00000000

/* MOCA_MAC :: MAC_STATUS :: pdu_rx_phy_fifo_shortage [13:13] */
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_rx_phy_fifo_shortage_MASK     0x00002000
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_rx_phy_fifo_shortage_SHIFT    13
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_rx_phy_fifo_shortage_DEFAULT  0x00000000

/* MOCA_MAC :: MAC_STATUS :: mng_rx_phy_fifo_overflow [12:12] */
#define BCHP_MOCA_MAC_MAC_STATUS_mng_rx_phy_fifo_overflow_MASK     0x00001000
#define BCHP_MOCA_MAC_MAC_STATUS_mng_rx_phy_fifo_overflow_SHIFT    12
#define BCHP_MOCA_MAC_MAC_STATUS_mng_rx_phy_fifo_overflow_DEFAULT  0x00000000

/* MOCA_MAC :: MAC_STATUS :: mng_rx_phy_fifo_underrun [11:11] */
#define BCHP_MOCA_MAC_MAC_STATUS_mng_rx_phy_fifo_underrun_MASK     0x00000800
#define BCHP_MOCA_MAC_MAC_STATUS_mng_rx_phy_fifo_underrun_SHIFT    11
#define BCHP_MOCA_MAC_MAC_STATUS_mng_rx_phy_fifo_underrun_DEFAULT  0x00000000

/* MOCA_MAC :: MAC_STATUS :: mng_tx_phy_fifo_overflow [10:10] */
#define BCHP_MOCA_MAC_MAC_STATUS_mng_tx_phy_fifo_overflow_MASK     0x00000400
#define BCHP_MOCA_MAC_MAC_STATUS_mng_tx_phy_fifo_overflow_SHIFT    10
#define BCHP_MOCA_MAC_MAC_STATUS_mng_tx_phy_fifo_overflow_DEFAULT  0x00000000

/* MOCA_MAC :: MAC_STATUS :: mng_tx_phy_fifo_underrun_2 [09:09] */
#define BCHP_MOCA_MAC_MAC_STATUS_mng_tx_phy_fifo_underrun_2_MASK   0x00000200
#define BCHP_MOCA_MAC_MAC_STATUS_mng_tx_phy_fifo_underrun_2_SHIFT  9
#define BCHP_MOCA_MAC_MAC_STATUS_mng_tx_phy_fifo_underrun_2_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS :: pdu_tx_phy_fifo_underrun_2 [08:08] */
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_tx_phy_fifo_underrun_2_MASK   0x00000100
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_tx_phy_fifo_underrun_2_SHIFT  8
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_tx_phy_fifo_underrun_2_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS :: int_load2 [07:07] */
#define BCHP_MOCA_MAC_MAC_STATUS_int_load2_MASK                    0x00000080
#define BCHP_MOCA_MAC_MAC_STATUS_int_load2_SHIFT                   7
#define BCHP_MOCA_MAC_MAC_STATUS_int_load2_DEFAULT                 0x00000000

/* MOCA_MAC :: MAC_STATUS :: int_load1 [06:06] */
#define BCHP_MOCA_MAC_MAC_STATUS_int_load1_MASK                    0x00000040
#define BCHP_MOCA_MAC_MAC_STATUS_int_load1_SHIFT                   6
#define BCHP_MOCA_MAC_MAC_STATUS_int_load1_DEFAULT                 0x00000000

/* MOCA_MAC :: MAC_STATUS :: burst_init_too_late [05:05] */
#define BCHP_MOCA_MAC_MAC_STATUS_burst_init_too_late_MASK          0x00000020
#define BCHP_MOCA_MAC_MAC_STATUS_burst_init_too_late_SHIFT         5
#define BCHP_MOCA_MAC_MAC_STATUS_burst_init_too_late_DEFAULT       0x00000000

/* MOCA_MAC :: MAC_STATUS :: mng_tx_phy_fifo_underflow [04:04] */
#define BCHP_MOCA_MAC_MAC_STATUS_mng_tx_phy_fifo_underflow_MASK    0x00000010
#define BCHP_MOCA_MAC_MAC_STATUS_mng_tx_phy_fifo_underflow_SHIFT   4
#define BCHP_MOCA_MAC_MAC_STATUS_mng_tx_phy_fifo_underflow_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS :: pdu_rx_phy_fifo_underrun [03:03] */
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_rx_phy_fifo_underrun_MASK     0x00000008
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_rx_phy_fifo_underrun_SHIFT    3
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_rx_phy_fifo_underrun_DEFAULT  0x00000000

/* MOCA_MAC :: MAC_STATUS :: pdu_rx_phy_fifo_overflow [02:02] */
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_rx_phy_fifo_overflow_MASK     0x00000004
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_rx_phy_fifo_overflow_SHIFT    2
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_rx_phy_fifo_overflow_DEFAULT  0x00000000

/* MOCA_MAC :: MAC_STATUS :: pdu_tx_phy_fifo_underrun [01:01] */
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_tx_phy_fifo_underrun_MASK     0x00000002
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_tx_phy_fifo_underrun_SHIFT    1
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_tx_phy_fifo_underrun_DEFAULT  0x00000000

/* MOCA_MAC :: MAC_STATUS :: pdu_tx_phy_fifo_overflow [00:00] */
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_tx_phy_fifo_overflow_MASK     0x00000001
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_tx_phy_fifo_overflow_SHIFT    0
#define BCHP_MOCA_MAC_MAC_STATUS_pdu_tx_phy_fifo_overflow_DEFAULT  0x00000000

/***************************************************************************
 *MAC_STATUS_ENABLE - MAC Interrupt Enable bit map
 ***************************************************************************/
/* MOCA_MAC :: MAC_STATUS_ENABLE :: reserved0 [31:15] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_reserved0_MASK             0xffff8000
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_reserved0_SHIFT            15

/* MOCA_MAC :: MAC_STATUS_ENABLE :: mng_rx_phy_fifo_shortage_enable [14:14] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_rx_phy_fifo_shortage_enable_MASK 0x00004000
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_rx_phy_fifo_shortage_enable_SHIFT 14
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_rx_phy_fifo_shortage_enable_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS_ENABLE :: pdu_rx_phy_fifo_shortage_enable [13:13] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_shortage_enable_MASK 0x00002000
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_shortage_enable_SHIFT 13
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_shortage_enable_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS_ENABLE :: mng_rx_phy_fifo_overflow_enable [12:12] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_rx_phy_fifo_overflow_enable_MASK 0x00001000
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_rx_phy_fifo_overflow_enable_SHIFT 12
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_rx_phy_fifo_overflow_enable_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS_ENABLE :: mng_rx_phy_fifo_underrun_enable [11:11] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_rx_phy_fifo_underrun_enable_MASK 0x00000800
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_rx_phy_fifo_underrun_enable_SHIFT 11
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_rx_phy_fifo_underrun_enable_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS_ENABLE :: mng_tx_phy_fifo_overflow_enable [10:10] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_tx_phy_fifo_overflow_enable_MASK 0x00000400
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_tx_phy_fifo_overflow_enable_SHIFT 10
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_tx_phy_fifo_overflow_enable_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS_ENABLE :: mng_tx_phy_fifo_underrun_2_enable [09:09] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_tx_phy_fifo_underrun_2_enable_MASK 0x00000200
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_tx_phy_fifo_underrun_2_enable_SHIFT 9
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_tx_phy_fifo_underrun_2_enable_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS_ENABLE :: pdu_tx_phy_fifo_underrun_2_enable [08:08] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_underrun_2_enable_MASK 0x00000100
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_underrun_2_enable_SHIFT 8
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_underrun_2_enable_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS_ENABLE :: int_load2_enable [07:07] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_int_load2_enable_MASK      0x00000080
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_int_load2_enable_SHIFT     7
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_int_load2_enable_DEFAULT   0x00000000

/* MOCA_MAC :: MAC_STATUS_ENABLE :: int_load1_enable [06:06] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_int_load1_enable_MASK      0x00000040
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_int_load1_enable_SHIFT     6
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_int_load1_enable_DEFAULT   0x00000000

/* MOCA_MAC :: MAC_STATUS_ENABLE :: burst_init_too_late_enable [05:05] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_burst_init_too_late_enable_MASK 0x00000020
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_burst_init_too_late_enable_SHIFT 5
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_burst_init_too_late_enable_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS_ENABLE :: mng_tx_phy_fifo_enable_underflow [04:04] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_tx_phy_fifo_enable_underflow_MASK 0x00000010
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_tx_phy_fifo_enable_underflow_SHIFT 4
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_mng_tx_phy_fifo_enable_underflow_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS_ENABLE :: pdu_rx_phy_fifo_underrun_enable [03:03] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_underrun_enable_MASK 0x00000008
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_underrun_enable_SHIFT 3
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_underrun_enable_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS_ENABLE :: pdu_rx_phy_fifo_overflow_enable [02:02] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_overflow_enable_MASK 0x00000004
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_overflow_enable_SHIFT 2
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_overflow_enable_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS_ENABLE :: pdu_tx_phy_fifo_underrun_enable [01:01] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_underrun_enable_MASK 0x00000002
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_underrun_enable_SHIFT 1
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_underrun_enable_DEFAULT 0x00000000

/* MOCA_MAC :: MAC_STATUS_ENABLE :: pdu_tx_phy_fifo_overflow_enable [00:00] */
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_overflow_enable_MASK 0x00000001
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_overflow_enable_SHIFT 0
#define BCHP_MOCA_MAC_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_overflow_enable_DEFAULT 0x00000000

/***************************************************************************
 *NET_TIMER - Net timer register
 ***************************************************************************/
/* MOCA_MAC :: NET_TIMER :: net_timer [31:00] */
#define BCHP_MOCA_MAC_NET_TIMER_net_timer_MASK                     0xffffffff
#define BCHP_MOCA_MAC_NET_TIMER_net_timer_SHIFT                    0
#define BCHP_MOCA_MAC_NET_TIMER_net_timer_DEFAULT                  0x00000000

/***************************************************************************
 *MAX_NET_TIMER_CORR - Net Timer Max Correction register
 ***************************************************************************/
/* MOCA_MAC :: MAX_NET_TIMER_CORR :: spare [31:30] */
#define BCHP_MOCA_MAC_MAX_NET_TIMER_CORR_spare_MASK                0xc0000000
#define BCHP_MOCA_MAC_MAX_NET_TIMER_CORR_spare_SHIFT               30
#define BCHP_MOCA_MAC_MAX_NET_TIMER_CORR_spare_DEFAULT             0x00000000

/* MOCA_MAC :: MAX_NET_TIMER_CORR :: max_time_correction [29:00] */
#define BCHP_MOCA_MAC_MAX_NET_TIMER_CORR_max_time_correction_MASK  0x3fffffff
#define BCHP_MOCA_MAC_MAX_NET_TIMER_CORR_max_time_correction_SHIFT 0
#define BCHP_MOCA_MAC_MAX_NET_TIMER_CORR_max_time_correction_DEFAULT 0x00000000

/***************************************************************************
 *TIMER_CORR_CTRL - Net Timer Fine and Coarse correction register
 ***************************************************************************/
/* MOCA_MAC :: TIMER_CORR_CTRL :: reserved0 [31:31] */
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_reserved0_MASK               0x80000000
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_reserved0_SHIFT              31

/* MOCA_MAC :: TIMER_CORR_CTRL :: fine_enable [30:30] */
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_fine_enable_MASK             0x40000000
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_fine_enable_SHIFT            30
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_fine_enable_DEFAULT          0x00000000

/* MOCA_MAC :: TIMER_CORR_CTRL :: coarse_enable [29:29] */
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_coarse_enable_MASK           0x20000000
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_coarse_enable_SHIFT          29
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_coarse_enable_DEFAULT        0x00000000

/* MOCA_MAC :: TIMER_CORR_CTRL :: arm_load1 [28:28] */
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_arm_load1_MASK               0x10000000
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_arm_load1_SHIFT              28
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_arm_load1_DEFAULT            0x00000000

/* MOCA_MAC :: TIMER_CORR_CTRL :: arm_load2 [27:27] */
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_arm_load2_MASK               0x08000000
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_arm_load2_SHIFT              27
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_arm_load2_DEFAULT            0x00000000

/* MOCA_MAC :: TIMER_CORR_CTRL :: dearm_load1 [26:26] */
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_dearm_load1_MASK             0x04000000
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_dearm_load1_SHIFT            26
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_dearm_load1_DEFAULT          0x00000000

/* MOCA_MAC :: TIMER_CORR_CTRL :: dearm_load2 [25:25] */
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_dearm_load2_MASK             0x02000000
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_dearm_load2_SHIFT            25
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_dearm_load2_DEFAULT          0x00000000

/* MOCA_MAC :: TIMER_CORR_CTRL :: reserved1 [24:20] */
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_reserved1_MASK               0x01f00000
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_reserved1_SHIFT              20

/* MOCA_MAC :: TIMER_CORR_CTRL :: fine_period_value [19:00] */
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_fine_period_value_MASK       0x000fffff
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_fine_period_value_SHIFT      0
#define BCHP_MOCA_MAC_TIMER_CORR_CTRL_fine_period_value_DEFAULT    0x00000000

/***************************************************************************
 *BIT_PARAMS - Net-Timer Burst init time (BIT) value
 ***************************************************************************/
/* MOCA_MAC :: BIT_PARAMS :: spare [31:30] */
#define BCHP_MOCA_MAC_BIT_PARAMS_spare_MASK                        0xc0000000
#define BCHP_MOCA_MAC_BIT_PARAMS_spare_SHIFT                       30
#define BCHP_MOCA_MAC_BIT_PARAMS_spare_DEFAULT                     0x00000000

/* MOCA_MAC :: BIT_PARAMS :: tim_bit [29:00] */
#define BCHP_MOCA_MAC_BIT_PARAMS_tim_bit_MASK                      0x3fffffff
#define BCHP_MOCA_MAC_BIT_PARAMS_tim_bit_SHIFT                     0
#define BCHP_MOCA_MAC_BIT_PARAMS_tim_bit_DEFAULT                   0x00000000

/***************************************************************************
 *FINE_CORR - Net-Timer Fine correction value
 ***************************************************************************/
/* MOCA_MAC :: FINE_CORR :: tim_fine_correction [31:00] */
#define BCHP_MOCA_MAC_FINE_CORR_tim_fine_correction_MASK           0xffffffff
#define BCHP_MOCA_MAC_FINE_CORR_tim_fine_correction_SHIFT          0
#define BCHP_MOCA_MAC_FINE_CORR_tim_fine_correction_DEFAULT        0x00000000

/***************************************************************************
 *COARSE_CORR - Net Timer coarse correction value
 ***************************************************************************/
/* MOCA_MAC :: COARSE_CORR :: tim_coarse_correction [31:00] */
#define BCHP_MOCA_MAC_COARSE_CORR_tim_coarse_correction_MASK       0xffffffff
#define BCHP_MOCA_MAC_COARSE_CORR_tim_coarse_correction_SHIFT      0
#define BCHP_MOCA_MAC_COARSE_CORR_tim_coarse_correction_DEFAULT    0x00000000

/***************************************************************************
 *LOAD_TIMER1 - Load timer 1 value
 ***************************************************************************/
/* MOCA_MAC :: LOAD_TIMER1 :: loadtimer1 [31:00] */
#define BCHP_MOCA_MAC_LOAD_TIMER1_loadtimer1_MASK                  0xffffffff
#define BCHP_MOCA_MAC_LOAD_TIMER1_loadtimer1_SHIFT                 0
#define BCHP_MOCA_MAC_LOAD_TIMER1_loadtimer1_DEFAULT               0x00000000

/***************************************************************************
 *LOAD_TIMER2 - Load timer 2 value
 ***************************************************************************/
/* MOCA_MAC :: LOAD_TIMER2 :: loadtimer2 [31:00] */
#define BCHP_MOCA_MAC_LOAD_TIMER2_loadtimer2_MASK                  0xffffffff
#define BCHP_MOCA_MAC_LOAD_TIMER2_loadtimer2_SHIFT                 0
#define BCHP_MOCA_MAC_LOAD_TIMER2_loadtimer2_DEFAULT               0x00000000

/***************************************************************************
 *DA_LSB - DA 32 bit lsb
 ***************************************************************************/
/* MOCA_MAC :: DA_LSB :: da_lsb [31:00] */
#define BCHP_MOCA_MAC_DA_LSB_da_lsb_MASK                           0xffffffff
#define BCHP_MOCA_MAC_DA_LSB_da_lsb_SHIFT                          0
#define BCHP_MOCA_MAC_DA_LSB_da_lsb_DEFAULT                        0x00000000

/***************************************************************************
 *DA_MSB - DA 16 bit lsb and valid bit
 ***************************************************************************/
/* MOCA_MAC :: DA_MSB :: reserved0 [31:17] */
#define BCHP_MOCA_MAC_DA_MSB_reserved0_MASK                        0xfffe0000
#define BCHP_MOCA_MAC_DA_MSB_reserved0_SHIFT                       17

/* MOCA_MAC :: DA_MSB :: valid [16:16] */
#define BCHP_MOCA_MAC_DA_MSB_valid_MASK                            0x00010000
#define BCHP_MOCA_MAC_DA_MSB_valid_SHIFT                           16
#define BCHP_MOCA_MAC_DA_MSB_valid_DEFAULT                         0x00000000

/* MOCA_MAC :: DA_MSB :: da_msb [15:00] */
#define BCHP_MOCA_MAC_DA_MSB_da_msb_MASK                           0x0000ffff
#define BCHP_MOCA_MAC_DA_MSB_da_msb_SHIFT                          0
#define BCHP_MOCA_MAC_DA_MSB_da_msb_DEFAULT                        0x00000000

/***************************************************************************
 *MULTI_CAST_CMD - Multicast global command
 ***************************************************************************/
/* MOCA_MAC :: MULTI_CAST_CMD :: reserved0 [31:07] */
#define BCHP_MOCA_MAC_MULTI_CAST_CMD_reserved0_MASK                0xffffff80
#define BCHP_MOCA_MAC_MULTI_CAST_CMD_reserved0_SHIFT               7

/* MOCA_MAC :: MULTI_CAST_CMD :: do [06:06] */
#define BCHP_MOCA_MAC_MULTI_CAST_CMD_do_MASK                       0x00000040
#define BCHP_MOCA_MAC_MULTI_CAST_CMD_do_SHIFT                      6
#define BCHP_MOCA_MAC_MULTI_CAST_CMD_do_DEFAULT                    0x00000000

/* MOCA_MAC :: MULTI_CAST_CMD :: rw_n [05:05] */
#define BCHP_MOCA_MAC_MULTI_CAST_CMD_rw_n_MASK                     0x00000020
#define BCHP_MOCA_MAC_MULTI_CAST_CMD_rw_n_SHIFT                    5
#define BCHP_MOCA_MAC_MULTI_CAST_CMD_rw_n_DEFAULT                  0x00000000

/* MOCA_MAC :: MULTI_CAST_CMD :: addr [04:00] */
#define BCHP_MOCA_MAC_MULTI_CAST_CMD_addr_MASK                     0x0000001f
#define BCHP_MOCA_MAC_MULTI_CAST_CMD_addr_SHIFT                    0
#define BCHP_MOCA_MAC_MULTI_CAST_CMD_addr_DEFAULT                  0x00000000

/***************************************************************************
 *MULTI_CAST_CONFIG - Multicast global configuration
 ***************************************************************************/
/* MOCA_MAC :: MULTI_CAST_CONFIG :: reserved0 [31:06] */
#define BCHP_MOCA_MAC_MULTI_CAST_CONFIG_reserved0_MASK             0xffffffc0
#define BCHP_MOCA_MAC_MULTI_CAST_CONFIG_reserved0_SHIFT            6

/* MOCA_MAC :: MULTI_CAST_CONFIG :: filter_enable [05:05] */
#define BCHP_MOCA_MAC_MULTI_CAST_CONFIG_filter_enable_MASK         0x00000020
#define BCHP_MOCA_MAC_MULTI_CAST_CONFIG_filter_enable_SHIFT        5
#define BCHP_MOCA_MAC_MULTI_CAST_CONFIG_filter_enable_DEFAULT      0x00000000

/* MOCA_MAC :: MULTI_CAST_CONFIG :: size [04:00] */
#define BCHP_MOCA_MAC_MULTI_CAST_CONFIG_size_MASK                  0x0000001f
#define BCHP_MOCA_MAC_MULTI_CAST_CONFIG_size_SHIFT                 0
#define BCHP_MOCA_MAC_MULTI_CAST_CONFIG_size_DEFAULT               0x00000000

/***************************************************************************
 *MULTI_CAST_AGING - Multicast global configuration
 ***************************************************************************/
/* MOCA_MAC :: MULTI_CAST_AGING :: aging_bitmap [31:00] */
#define BCHP_MOCA_MAC_MULTI_CAST_AGING_aging_bitmap_MASK           0xffffffff
#define BCHP_MOCA_MAC_MULTI_CAST_AGING_aging_bitmap_SHIFT          0
#define BCHP_MOCA_MAC_MULTI_CAST_AGING_aging_bitmap_DEFAULT        0x00000000

#endif /* #ifndef BCHP_MOCA_MAC_H__ */

/* End of File */
