Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Jun 24 13:38:36 2021
| Host         : TotallyNotAHilbertMatrix running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.506        0.000                      0                    6        0.217        0.000                      0                    6        2.000        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
adc_clk_p_i                {0.000 4.000}        8.000           125.000         
  clk_out1_system_pll_0_2  {0.000 4.000}        8.000           125.000         
  clkfbout_system_pll_0_2  {0.000 4.000}        8.000           125.000         
clk_fpga_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_p_i                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_pll_0_2        6.506        0.000                      0                    6        0.217        0.000                      0                    6        3.500        0.000                       0                     8  
  clkfbout_system_pll_0_2                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_2
  To Clock:  clk_out1_system_pll_0_2

Setup :            0  Failing Endpoints,  Worst Slack        6.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_ram_reader_0/inst/int_rid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.580ns (40.512%)  route 0.852ns (59.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.282ns = ( 5.718 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.739    -2.650    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X43Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    -2.194 r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/Q
                         net (fo=4, routed)           0.852    -1.342    system_i/axis_ram_reader_0/inst/m_axi_arid[3]
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.124    -1.218 r  system_i/axis_ram_reader_0/inst/int_rid_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.218    system_i/axis_ram_reader_0/inst/int_rid_next[5]
    SLICE_X43Y61         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.563     5.718    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X43Y61         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[5]/C
                         clock pessimism             -0.392     5.326    
                         clock uncertainty           -0.069     5.257    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)        0.031     5.288    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.288    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_ram_reader_0/inst/int_rid_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.580ns (40.864%)  route 0.839ns (59.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.282ns = ( 5.718 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.739    -2.650    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X43Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    -2.194 r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]/Q
                         net (fo=5, routed)           0.839    -1.355    system_i/axis_ram_reader_0/inst/m_axi_arid[2]
    SLICE_X43Y61         LUT5 (Prop_lut5_I0_O)        0.124    -1.231 r  system_i/axis_ram_reader_0/inst/int_rid_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -1.231    system_i/axis_ram_reader_0/inst/int_rid_next[4]
    SLICE_X43Y61         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.563     5.718    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X43Y61         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[4]/C
                         clock pessimism             -0.392     5.326    
                         clock uncertainty           -0.069     5.257    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)        0.029     5.286    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.642ns (47.852%)  route 0.700ns (52.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.283ns = ( 5.717 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.739    -2.650    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518    -2.132 r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/Q
                         net (fo=6, routed)           0.700    -1.432    system_i/axis_ram_reader_0/inst/m_axi_arid[1]
    SLICE_X42Y62         LUT2 (Prop_lut2_I1_O)        0.124    -1.308 r  system_i/axis_ram_reader_0/inst/int_rid_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -1.308    system_i/axis_ram_reader_0/inst/int_rid_next[1]
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562     5.717    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/C
                         clock pessimism             -0.367     5.350    
                         clock uncertainty           -0.069     5.281    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.081     5.362    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.362    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  6.670    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.580ns (45.973%)  route 0.682ns (54.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.283ns = ( 5.717 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.739    -2.650    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X43Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456    -2.194 r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/Q
                         net (fo=4, routed)           0.682    -1.512    system_i/axis_ram_reader_0/inst/m_axi_arid[3]
    SLICE_X43Y62         LUT4 (Prop_lut4_I3_O)        0.124    -1.388 r  system_i/axis_ram_reader_0/inst/int_rid_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -1.388    system_i/axis_ram_reader_0/inst/int_rid_next[3]
    SLICE_X43Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562     5.717    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X43Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/C
                         clock pessimism             -0.367     5.350    
                         clock uncertainty           -0.069     5.281    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.031     5.312    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.312    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.642ns (52.593%)  route 0.579ns (47.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.283ns = ( 5.717 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.367ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.739    -2.650    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518    -2.132 f  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/Q
                         net (fo=7, routed)           0.579    -1.553    system_i/axis_ram_reader_0/inst/m_axi_arid[0]
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.124    -1.429 r  system_i/axis_ram_reader_0/inst/int_rid_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.429    system_i/axis_ram_reader_0/inst/int_rid_next[0]
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562     5.717    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
                         clock pessimism             -0.367     5.350    
                         clock uncertainty           -0.069     5.281    
    SLICE_X42Y62         FDRE (Setup_fdre_C_D)        0.077     5.358    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.358    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             6.816ns  (required time - arrival time)
  Source:                 system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_2 rise@8.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.642ns (57.237%)  route 0.480ns (42.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.283ns = ( 5.717 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.650ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.739    -2.650    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.518    -2.132 r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/Q
                         net (fo=6, routed)           0.480    -1.652    system_i/axis_ram_reader_0/inst/m_axi_arid[1]
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.124    -1.528 r  system_i/axis_ram_reader_0/inst/int_rid_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -1.528    system_i/axis_ram_reader_0/inst/int_rid_next[2]
    SLICE_X43Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.562     5.717    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X43Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]/C
                         clock pessimism             -0.389     5.328    
                         clock uncertainty           -0.069     5.259    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.029     5.288    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.288    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  6.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 system_i/axis_ram_reader_0/inst/int_rid_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_ram_reader_0/inst/int_rid_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.282ns
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.588    -0.282    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X43Y61         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.141 r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[5]/Q
                         net (fo=2, routed)           0.123    -0.019    system_i/axis_ram_reader_0/inst/m_axi_arid[5]
    SLICE_X43Y61         LUT6 (Prop_lut6_I5_O)        0.045     0.026 r  system_i/axis_ram_reader_0/inst/int_rid_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.026    system_i/axis_ram_reader_0/inst/int_rid_next[5]
    SLICE_X43Y61         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.858    -0.201    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X43Y61         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[5]/C
                         clock pessimism             -0.081    -0.282    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.092    -0.190    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_ram_reader_0/inst/int_rid_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.590%)  route 0.143ns (43.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587    -0.283    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X43Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.142 r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/Q
                         net (fo=4, routed)           0.143     0.000    system_i/axis_ram_reader_0/inst/m_axi_arid[3]
    SLICE_X43Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.045 r  system_i/axis_ram_reader_0/inst/int_rid_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.045    system_i/axis_ram_reader_0/inst/int_rid_next[4]
    SLICE_X43Y61         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.858    -0.201    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X43Y61         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[4]/C
                         clock pessimism             -0.065    -0.266    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.091    -0.175    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.939%)  route 0.140ns (40.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587    -0.283    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.119 r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/Q
                         net (fo=7, routed)           0.140     0.020    system_i/axis_ram_reader_0/inst/m_axi_arid[0]
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.065 r  system_i/axis_ram_reader_0/inst/int_rid_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.065    system_i/axis_ram_reader_0/inst/int_rid_next[2]
    SLICE_X43Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.856    -0.203    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X43Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]/C
                         clock pessimism             -0.067    -0.270    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.091    -0.179    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.768%)  route 0.141ns (40.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587    -0.283    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.119 r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/Q
                         net (fo=7, routed)           0.141     0.021    system_i/axis_ram_reader_0/inst/m_axi_arid[0]
    SLICE_X43Y62         LUT4 (Prop_lut4_I1_O)        0.045     0.066 r  system_i/axis_ram_reader_0/inst/int_rid_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.066    system_i/axis_ram_reader_0/inst/int_rid_next[3]
    SLICE_X43Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.856    -0.203    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X43Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/C
                         clock pessimism             -0.067    -0.270    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.092    -0.178    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.640%)  route 0.221ns (51.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587    -0.283    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.119 r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/Q
                         net (fo=7, routed)           0.221     0.101    system_i/axis_ram_reader_0/inst/m_axi_arid[0]
    SLICE_X42Y62         LUT2 (Prop_lut2_I0_O)        0.045     0.146 r  system_i/axis_ram_reader_0/inst/int_rid_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.146    system_i/axis_ram_reader_0/inst/int_rid_next[1]
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.856    -0.203    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/C
                         clock pessimism             -0.080    -0.283    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.121    -0.162    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_2 rise@0.000ns - clk_out1_system_pll_0_2 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.640%)  route 0.221ns (51.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.587    -0.283    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.119 f  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/Q
                         net (fo=7, routed)           0.221     0.101    system_i/axis_ram_reader_0/inst/m_axi_arid[0]
    SLICE_X42Y62         LUT1 (Prop_lut1_I0_O)        0.045     0.146 r  system_i/axis_ram_reader_0/inst/int_rid_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.146    system_i/axis_ram_reader_0/inst/int_rid_next[0]
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_2 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_2
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.856    -0.203    system_i/axis_ram_reader_0/inst/aclk
    SLICE_X42Y62         FDRE                                         r  system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
                         clock pessimism             -0.080    -0.283    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.120    -0.163    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_pll_0_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   system_i/pll_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X42Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X42Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y61    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X43Y61    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y61    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y61    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y61    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y61    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y62    system_i/axis_ram_reader_0/inst/int_rid_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_pll_0_2
  To Clock:  clkfbout_system_pll_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_pll_0_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   system_i/pll_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT



