/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpuhddpsram_2012.02.00.d.170a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile 1P10M HKMG CU_ELK 0.9V				*/
/*# Memory Type    : TSMC 28nm High Performance Compact Mobile Ultra High Density Dual Port SRAM with d127 bit cell SVT Periphery */
/*# Library Name   : tsdn28hpcpuhdb512x128m4m (user specify : TSDN28HPCPUHDB512X128M4M)				*/
/*# Library Version: 170a												*/
/*# Generated Time : 2024/01/10, 17:23:40										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/**Template Version : S_03_52201***************************************************************/
/***********************************************************************************************/
library ( tsdn28hpcpuhdb512x128m4m_ssg0p81v0c ) {

    technology ( cmos ) ;
    delay_model : table_lookup ;
    date : "2012 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    nom_process : 1 ;
    voltage_map(VDD, 0.8100);
    voltage_map(VSS, 0.0);
    nom_temperature : 0.0000 ;
    nom_voltage : 0.8100 ;
    operating_conditions ( "ssg0p81v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.8100 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssg0p81v0c ;
    default_max_transition : 0.567000 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
    default_cell_leakage_power : 0.0 ;
    default_leakage_power_density : 0.0 ;
 
    slew_lower_threshold_pct_rise : 10 ;
    slew_upper_threshold_pct_rise : 90 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50 ;
    output_threshold_pct_fall : 50 ;
    input_threshold_pct_rise : 50 ;
    output_threshold_pct_rise : 50 ;
    slew_lower_threshold_pct_fall : 10 ;
    slew_upper_threshold_pct_fall : 90 ;
    k_volt_cell_leakage_power : 0.0 ;
    k_temp_cell_leakage_power : 0.0 ;
    k_process_cell_leakage_power : 0.0 ;
    k_volt_internal_power : 0.0 ;
    k_temp_internal_power : 0.0 ;
    k_process_internal_power : 0.0 ;

    capacitive_load_unit (1, pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation ) ;
    define_cell_area (pad_drivers, pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }


    lu_table_template ( clktran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( asyntran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( sram_load_template ) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_constraint_template ) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    } 
    lu_table_template ( asig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 



    type (RTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (WTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (PTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }


    type ( AA_8_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (AB_8_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }

cell ( TSDN28HPCPUHDB512X128M4M ) {
    is_macro_cell : true;
    

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    


    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 128 ;
    }

    interface_timing : TRUE ;
    bus_naming_style : "%s[%d]" ;
    area : 25566.102750 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    bus ( RTSEL ) {
        bus_type : RTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0010;
        pin ( RTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0118");
                }
                fall_power("scalar") {
                    values ("0.0156");
                }
            }
        }
    }
    bus ( WTSEL ) {
        bus_type : WTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0005;
        pin ( WTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0118");
                }
                fall_power("scalar") {
                    values ("0.0156");
                }
            }
        }
    }
    bus ( PTSEL ) {
        bus_type : PTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0010;
        pin ( PTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0118");
                }
                fall_power("scalar") {
                    values ("0.0156");
                }
            }
        }
    }

/* redundancy */
/* End redundancy */





    bus ( AA ) {
        bus_type : AA_8_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001356 ;
        pin ( AA[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0118") ;
            }
            fall_power("scalar") {
                values ("0.0156") ;
            }
        }   
        
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.097059, 0.109049, 0.123679, 0.154149, 0.236979",\
              "0.085289, 0.097279, 0.111909, 0.142379, 0.225209",\
              "0.071209, 0.083199, 0.097829, 0.128299, 0.211129",\
              "0.048989, 0.060979, 0.075609, 0.106079, 0.188909",\
              "0.010000, 0.017199, 0.031829, 0.062299, 0.145129"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.097059, 0.109049, 0.123679, 0.154149, 0.236979",\
              "0.085289, 0.097279, 0.111909, 0.142379, 0.225209",\
              "0.071209, 0.083199, 0.097829, 0.128299, 0.211129",\
              "0.048989, 0.060979, 0.075609, 0.106079, 0.188909",\
              "0.010000, 0.017199, 0.031829, 0.062299, 0.145129"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.092231, 0.081011, 0.068801, 0.049331, 0.010000",\
              "0.105981, 0.094761, 0.082551, 0.063081, 0.016221",\
              "0.122481, 0.111261, 0.099051, 0.079581, 0.032721",\
              "0.149321, 0.138101, 0.125891, 0.106421, 0.059561",\
              "0.206521, 0.195301, 0.183091, 0.163621, 0.116761"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.092231, 0.081011, 0.068801, 0.049331, 0.010000",\
              "0.105981, 0.094761, 0.082551, 0.063081, 0.016221",\
              "0.122481, 0.111261, 0.099051, 0.079581, 0.032721",\
              "0.149321, 0.138101, 0.125891, 0.106421, 0.059561",\
              "0.206521, 0.195301, 0.183091, 0.163621, 0.116761"\
               ) ;
            }
        }
    } 


    bus ( DA ) {
        bus_type : DA_127_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001967 ;

        memory_write() {
            address : AA ;
            clocked_on : CLK ;
        }
        pin ( DA[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0077") ;
            }
            fall_power("scalar") {
                values ("0.0078") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.013899, 0.027209, 0.044039, 0.081109, 0.191659",\
              "0.010000, 0.015329, 0.032159, 0.069229, 0.179779",\
              "0.010000, 0.010000, 0.018409, 0.055479, 0.166029",\
              "0.010000, 0.010000, 0.010000, 0.032159, 0.142709",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.093869"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.013899, 0.027209, 0.044039, 0.081109, 0.191659",\
              "0.010000, 0.015329, 0.032159, 0.069229, 0.179779",\
              "0.010000, 0.010000, 0.018409, 0.055479, 0.166029",\
              "0.010000, 0.010000, 0.010000, 0.032159, 0.142709",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.093869"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.125732, 0.111542, 0.098012, 0.078542, 0.040592",\
              "0.138932, 0.124742, 0.111212, 0.091742, 0.053792",\
              "0.154222, 0.140032, 0.126502, 0.107032, 0.069082",\
              "0.179852, 0.165662, 0.152132, 0.132662, 0.094712",\
              "0.234082, 0.219892, 0.206362, 0.186892, 0.148942"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.125732, 0.111542, 0.098012, 0.078542, 0.040592",\
              "0.138932, 0.124742, 0.111212, 0.091742, 0.053792",\
              "0.154222, 0.140032, 0.126502, 0.107032, 0.069082",\
              "0.179852, 0.165662, 0.152132, 0.132662, 0.094712",\
              "0.234082, 0.219892, 0.206362, 0.186892, 0.148942"\
               ) ;
            }
        }
    }




    pin ( WEBA ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001912 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0215") ;
            }
            fall_power("scalar") {
                values ("0.0322") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.131880, 0.143760, 0.159160, 0.186990, 0.263110",\
              "0.120220, 0.132100, 0.147500, 0.175330, 0.251450",\
              "0.106030, 0.117910, 0.133310, 0.161140, 0.237260",\
              "0.083700, 0.095580, 0.110980, 0.138810, 0.214930",\
              "0.040030, 0.051910, 0.067310, 0.095140, 0.171260"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.131880, 0.143760, 0.159160, 0.186990, 0.263110",\
              "0.120220, 0.132100, 0.147500, 0.175330, 0.251450",\
              "0.106030, 0.117910, 0.133310, 0.161140, 0.237260",\
              "0.083700, 0.095580, 0.110980, 0.138810, 0.214930",\
              "0.040030, 0.051910, 0.067310, 0.095140, 0.171260"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.090520, 0.078200, 0.066980, 0.050810, 0.016050",\
              "0.104270, 0.091950, 0.080730, 0.064560, 0.029800",\
              "0.120770, 0.108450, 0.097230, 0.081060, 0.046300",\
              "0.147610, 0.135290, 0.124070, 0.107900, 0.073140",\
              "0.204810, 0.192490, 0.181270, 0.165100, 0.130340"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.090520, 0.078200, 0.066980, 0.050810, 0.016050",\
              "0.104270, 0.091950, 0.080730, 0.064560, 0.029800",\
              "0.120770, 0.108450, 0.097230, 0.081060, 0.046300",\
              "0.147610, 0.135290, 0.124070, 0.107900, 0.073140",\
              "0.204810, 0.192490, 0.181270, 0.165100, 0.130340"\
               ) ; 
            } 
        }
    }

    pin ( CEBA ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002647 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0095") ;
            }
            fall_power("scalar") {
                values ("0.0143") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.127468, 0.139788, 0.156288, 0.184118, 0.257488",\
              "0.127468, 0.139788, 0.156288, 0.184118, 0.257488",\
              "0.127468, 0.139788, 0.156288, 0.184118, 0.257488",\
              "0.127578, 0.139898, 0.156398, 0.184228, 0.257598",\
              "0.127578, 0.139898, 0.156398, 0.184228, 0.257598"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.127468, 0.139788, 0.156288, 0.184118, 0.257488",\
              "0.127468, 0.139788, 0.156288, 0.184118, 0.257488",\
              "0.127468, 0.139788, 0.156288, 0.184118, 0.257488",\
              "0.127578, 0.139898, 0.156398, 0.184228, 0.257598",\
              "0.127578, 0.139898, 0.156398, 0.184228, 0.257598"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.108511, 0.108511, 0.108621, 0.108511, 0.108621",\
              "0.121601, 0.121601, 0.121711, 0.121601, 0.121711",\
              "0.135351, 0.135351, 0.135461, 0.135351, 0.135461",\
              "0.155481, 0.155481, 0.155591, 0.155481, 0.155591",\
              "0.208391, 0.208391, 0.208501, 0.208391, 0.208501"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.108511, 0.108511, 0.108621, 0.108511, 0.108621",\
              "0.121601, 0.121601, 0.121711, 0.121601, 0.121711",\
              "0.135351, 0.135351, 0.135461, 0.135351, 0.135461",\
              "0.155481, 0.155481, 0.155591, 0.155481, 0.155591",\
              "0.208391, 0.208391, 0.208501, 0.208391, 0.208501"\
               ) ;
            }
        }
    }   
 

    bus ( AB ) {
        bus_type : AB_8_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001356 ;
        pin ( AB[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0044") ;
            }
            fall_power("scalar") {
                values ("0.0079") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.013080, 0.028700, 0.055540, 0.124290",\
              "0.010000, 0.010000, 0.017370, 0.044210, 0.112960",\
              "0.010000, 0.010000, 0.010000, 0.032330, 0.101080",\
              "0.010000, 0.010000, 0.010000, 0.015060, 0.083810",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.055430"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.013080, 0.028700, 0.055540, 0.124290",\
              "0.010000, 0.010000, 0.017370, 0.044210, 0.112960",\
              "0.010000, 0.010000, 0.010000, 0.032330, 0.101080",\
              "0.010000, 0.010000, 0.010000, 0.015060, 0.083810",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.055430"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.108511, 0.108511, 0.108621, 0.108511, 0.108621",\
              "0.121601, 0.121601, 0.121711, 0.121601, 0.121711",\
              "0.135351, 0.135351, 0.135461, 0.135351, 0.135461",\
              "0.155481, 0.155481, 0.155591, 0.155481, 0.155591",\
              "0.188591, 0.188591, 0.188701, 0.188591, 0.188701"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.108511, 0.108511, 0.108621, 0.108511, 0.108621",\
              "0.121601, 0.121601, 0.121711, 0.121601, 0.121711",\
              "0.135351, 0.135351, 0.135461, 0.135351, 0.135461",\
              "0.155481, 0.155481, 0.155591, 0.155481, 0.155591",\
              "0.188591, 0.188591, 0.188701, 0.188591, 0.188701"\
               ) ;
            }
        }
    }


    bus ( DB ) {
        bus_type : DB_127_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001967 ;

        memory_write() {
            address : AB ;
            clocked_on : CLK ;
        }
        pin ( DB[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0053") ;
            }
            fall_power("scalar") {
                values ("0.0042") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.040714, 0.138944",\
              "0.010000, 0.010000, 0.010000, 0.029494, 0.127724",\
              "0.010000, 0.010000, 0.010000, 0.017614, 0.115844",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.098574",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.070084"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.040714, 0.138944",\
              "0.010000, 0.010000, 0.010000, 0.029494, 0.127724",\
              "0.010000, 0.010000, 0.010000, 0.017614, 0.115844",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.098574",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.070084"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.174584, 0.161714, 0.149064, 0.133444, 0.104404",\
              "0.187014, 0.174144, 0.161494, 0.145874, 0.116834",\
              "0.200104, 0.187234, 0.174584, 0.158964, 0.129924",\
              "0.219354, 0.206484, 0.193834, 0.178214, 0.149174",\
              "0.250814, 0.237944, 0.225294, 0.209674, 0.180634"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.174584, 0.161714, 0.149064, 0.133444, 0.104404",\
              "0.187014, 0.174144, 0.161494, 0.145874, 0.116834",\
              "0.200104, 0.187234, 0.174584, 0.158964, 0.129924",\
              "0.219354, 0.206484, 0.193834, 0.178214, 0.149174",\
              "0.250814, 0.237944, 0.225294, 0.209674, 0.180634"\
               ) ;
            }
        }
    }




    pin ( WEBB ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001912 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0017") ;
            }
            fall_power("scalar") {
                values ("0.0021") ;
            }
        }    


 
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.012420, 0.026940, 0.054330, 0.124950",\
              "0.010000, 0.010000, 0.015390, 0.042780, 0.113400",\
              "0.010000, 0.010000, 0.010000, 0.030790, 0.101410",\
              "0.010000, 0.010000, 0.010000, 0.013850, 0.084470",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.056090"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.012420, 0.026940, 0.054330, 0.124950",\
              "0.010000, 0.010000, 0.015390, 0.042780, 0.113400",\
              "0.010000, 0.010000, 0.010000, 0.030790, 0.101410",\
              "0.010000, 0.010000, 0.010000, 0.013850, 0.084470",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.056090"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.108511, 0.108511, 0.108621, 0.108511, 0.108621",\
              "0.121601, 0.121601, 0.121711, 0.121601, 0.121711",\
              "0.135351, 0.135351, 0.135461, 0.135351, 0.135461",\
              "0.155481, 0.155481, 0.155591, 0.155481, 0.155591",\
              "0.188591, 0.188591, 0.188701, 0.188591, 0.188701"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.108511, 0.108511, 0.108621, 0.108511, 0.108621",\
              "0.121601, 0.121601, 0.121711, 0.121601, 0.121711",\
              "0.135351, 0.135351, 0.135461, 0.135351, 0.135461",\
              "0.155481, 0.155481, 0.155591, 0.155481, 0.155591",\
              "0.188591, 0.188591, 0.188701, 0.188591, 0.188701"\
               ) ; 
            } 
        }
    }

    pin ( CEBB ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002647 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0065") ;
            }
            fall_power("scalar") {
                values ("0.0118") ;
            }
        }    


   
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.127468, 0.139788, 0.156288, 0.184118, 0.257488",\
              "0.127468, 0.139788, 0.156288, 0.184118, 0.257488",\
              "0.127468, 0.139788, 0.156288, 0.184118, 0.257488",\
              "0.127578, 0.139898, 0.156398, 0.184228, 0.257598",\
              "0.127578, 0.139898, 0.156398, 0.184228, 0.257598"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.127468, 0.139788, 0.156288, 0.184118, 0.257488",\
              "0.127468, 0.139788, 0.156288, 0.184118, 0.257488",\
              "0.127468, 0.139788, 0.156288, 0.184118, 0.257488",\
              "0.127578, 0.139898, 0.156398, 0.184228, 0.257598",\
              "0.127578, 0.139898, 0.156398, 0.184228, 0.257598"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.108511, 0.108511, 0.108621, 0.108511, 0.108621",\
              "0.121601, 0.121601, 0.121711, 0.121601, 0.121711",\
              "0.135351, 0.135351, 0.135461, 0.135351, 0.135461",\
              "0.155481, 0.155481, 0.155591, 0.155481, 0.155591",\
              "0.188591, 0.188591, 0.188701, 0.188591, 0.188701"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.108511, 0.108511, 0.108621, 0.108511, 0.108621",\
              "0.121601, 0.121601, 0.121711, 0.121601, 0.121711",\
              "0.135351, 0.135351, 0.135461, 0.135351, 0.135461",\
              "0.155481, 0.155481, 0.155591, 0.155481, 0.155591",\
              "0.188591, 0.188591, 0.188701, 0.188591, 0.188701"\
               ) ;
            }
        }
    }   
 


    pin ( CLK )  {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.010911 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.142621, 0.155161, 0.169791, 0.235000, 0.708750" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.142621, 0.155161, 0.169791, 0.235000, 0.708750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.192567, 1.204502, 1.218992, 1.238557, 1.417500" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "22.6491" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "24.4746" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "25.2669" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "24.8178" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "12.0360" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "13.5460" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "11.6010" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "12.4141" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "0.0150" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }



    } /* CLK */





    bus ( QA ) {
        bus_type : QA_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AA ;
        }
        pin ( QA[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.014661, 0.014661, 0.014661, 0.014661, 0.014661" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.010125, 0.010125, 0.010125, 0.010125, 0.010125" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBA & WEBA" ;
            when : "!CEBA & WEBA" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.597852, 0.613222, 0.633468, 0.712756, 0.903026",\
              "0.608028, 0.623398, 0.643644, 0.722932, 0.913202",\
              "0.621490, 0.636860, 0.657106, 0.736394, 0.926664",\
              "0.639616, 0.654986, 0.675232, 0.754520, 0.944790",\
              "0.672052, 0.687422, 0.707668, 0.786956, 0.977226"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.597852, 0.613222, 0.633468, 0.712756, 0.903026",\
              "0.608028, 0.623398, 0.643644, 0.722932, 0.913202",\
              "0.621490, 0.636860, 0.657106, 0.736394, 0.926664",\
              "0.639616, 0.654986, 0.675232, 0.754520, 0.944790",\
              "0.672052, 0.687422, 0.707668, 0.786956, 0.977226"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.409691, 0.420146, 0.431706, 0.475991, 0.587256",\
              "0.418531, 0.428986, 0.440546, 0.484831, 0.596096",\
              "0.428986, 0.439441, 0.451001, 0.495286, 0.606551",\
              "0.443436, 0.453891, 0.465451, 0.509736, 0.621001",\
              "0.467661, 0.478116, 0.489676, 0.533961, 0.645226"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.409691, 0.420146, 0.431706, 0.475991, 0.587256",\
              "0.418531, 0.428986, 0.440546, 0.484831, 0.596096",\
              "0.428986, 0.439441, 0.451001, 0.495286, 0.606551",\
              "0.443436, 0.453891, 0.465451, 0.509736, 0.621001",\
              "0.467661, 0.478116, 0.489676, 0.533961, 0.645226"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.017700, 0.048100, 0.089400, 0.251500, 0.663300" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.017700, 0.048100, 0.089400, 0.251500, 0.663300" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.015467, 0.035367, 0.062767, 0.172967, 0.451867" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.015467, 0.035367, 0.062767, 0.172967, 0.451867" ) ;
            }

        }       



    }

    bus ( QB ) {
        bus_type : QB_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AB ;
        }
        pin ( QB[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.014580, 0.014580, 0.014580, 0.014580, 0.014580" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.010449, 0.010449, 0.010449, 0.010449, 0.010449" ) ;
                }
            }
        }

        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBB & WEBB" ;
            when     : "!CEBB & WEBB" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "1.192427, 1.209227, 1.228652, 1.305302, 1.494617",\
              "1.204502, 1.221302, 1.240727, 1.317377, 1.506692",\
              "1.218992, 1.235792, 1.255217, 1.331867, 1.521182",\
              "1.237892, 1.254692, 1.274117, 1.350767, 1.540082",\
              "1.266977, 1.283777, 1.303202, 1.379852, 1.569167"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "1.192427, 1.209227, 1.228652, 1.305302, 1.494617",\
              "1.204502, 1.221302, 1.240727, 1.317377, 1.506692",\
              "1.218992, 1.235792, 1.255217, 1.331867, 1.521182",\
              "1.237892, 1.254692, 1.274117, 1.350767, 1.540082",\
              "1.266977, 1.283777, 1.303202, 1.379852, 1.569167"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.898252, 0.908452, 0.920352, 0.964297, 1.075222",\
              "0.906837, 0.917037, 0.928937, 0.972882, 1.083807",\
              "0.919247, 0.929447, 0.941347, 0.985292, 1.096217",\
              "0.935227, 0.945427, 0.957327, 1.001272, 1.112197",\
              "0.958007, 0.968207, 0.980107, 1.024052, 1.134977"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.898252, 0.908452, 0.920352, 0.964297, 1.075222",\
              "0.906837, 0.917037, 0.928937, 0.972882, 1.083807",\
              "0.919247, 0.929447, 0.941347, 0.985292, 1.096217",\
              "0.935227, 0.945427, 0.957327, 1.001272, 1.112197",\
              "0.958007, 0.968207, 0.980107, 1.024052, 1.134977"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.017700, 0.048100, 0.089400, 0.251500, 0.663300" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.017700, 0.048100, 0.089400, 0.251500, 0.663300" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.015467, 0.035367, 0.062767, 0.172967, 0.451867" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.015467, 0.035367, 0.062767, 0.172967, 0.451867" ) ;
            }

        }       

        


    }


  leakage_power () {
    related_pg_pin : VDD;
    value : 6.7155;
  } 


}
}


