// -----------------------------------------------------------------------------
// This file is part of Moira - A Motorola 68k emulator
//
// Copyright (C) Dirk W. Hoffmann. www.dirkwhoffmann.de
// Published under the terms of the MIT License
// -----------------------------------------------------------------------------

#pragma once

#include <cstdint>
#include <string>
#include <optional>

namespace vamiga::moira {


//
// Datatypes
//

typedef int8_t              i8;
typedef int16_t             i16;
typedef int32_t             i32;
typedef long long           i64;
typedef uint8_t             u8;
typedef uint16_t            u16;
typedef uint32_t            u32;
typedef unsigned long long  u64;


//
// Enumerations
//

typedef enum
{
    M68000,                 // Fully supported
    M68010,                 // Fully supported
    M68EC020,               // Work in progress
    M68020,                 // Work in progress
    M68EC030,               // Disassembler only
    M68030,                 // Disassembler only
    M68EC040,               // Disassembler only
    M68LC040,               // Disassembler only
    M68040                  // Disassembler only
}
Model;

typedef enum
{
    INTERNAL_FPU,           // Built-in FPU (in any)
    M68881,                 // Floating-point coprocessor
    M68882                  // Floating-point coprocessor
}
FPUModel;

typedef enum
{
    C68000,                 // Used by M68000
    C68010,                 // Used by M68010
    C68020                  // Used by all others
}
Core;

typedef enum
{
    DASM_MOIRA,             // Official syntax styles
    DASM_MOIRA_MIT,
    DASM_GNU,               // Legacy styles (for unit testing)
    DASM_GNU_MIT,
    DASM_MUSASHI,
}
DasmSyntax;

typedef enum
{
    DASM_MIXED_CASE,        // Style is determined by the selected DasmSyntax
    DASM_LOWER_CASE,        // Everything is printed in lowercase
    DASM_UPPER_CASE         // Everything is printed in uppercase
}
DasmLetterCase;

typedef enum
{
    // 68000 instructions
    ABCD,       ADD,        ADDA,       ADDI,       ADDQ,       ADDX,
    AND,        ANDI,       ANDICCR,    ANDISR,     ASL,        ASR,
    BCC,        BCS,        BEQ,        BGE,        BGT,        BHI,
    BLE,        BLS,        BLT,        BMI,        BNE,        BPL,
    BVC,        BVS,        BCHG,       BCLR,       BRA,        BSET,
    BSR,        BTST,       CHK,        CLR,        CMP,        CMPA,
    CMPI,       CMPM,       DBCC,       DBCS,       DBEQ,       DBGE,
    DBGT,       DBHI,       DBLE,       DBLS,       DBLT,       DBMI,
    DBNE,       DBPL,       DBVC,       DBVS,       DBF,        DBT,
    DIVS,       DIVU,       EOR,        EORI,       EORICCR,    EORISR,
    EXG,        EXT,        ILLEGAL,    JMP,        JSR,        LEA,
    LINE_A,     LINE_F,     LINK,       LSL,        LSR,        MOVE,
    MOVEA,      MOVEFCCR,   MOVETCCR,   MOVEFSR,    MOVETSR,    MOVEUSP,
    MOVEM,      MOVEP,      MOVEQ,      MULS,       MULU,       NBCD,
    NEG,        NEGX,       NOP,        NOT,        OR,         ORI,
    ORICCR,     ORISR,      PEA,        RESET,      ROL,        ROR,
    ROXL,       ROXR,       RTE,        RTR,        RTS,        SBCD,
    SCC,        SCS,        SEQ,        SGE,        SGT,        SHI,
    SLE,        SLS,        SLT,        SMI,        SNE,        SPL,
    SVC,        SVS,        SF,         ST,         STOP,       SUB,
    SUBA,       SUBI,       SUBQ,       SUBX,       SWAP,       TAS,
    TRAP,       TRAPV,      TST,        UNLK,

    // 68010 instructions
    BKPT,       MOVEC,      MOVES,      RTD,

    // 68020 instructions
    BFCHG,      BFCLR,      BFEXTS,     BFEXTU,     BFFFO,      BFINS,
    BFSET,      BFTST,      CALLM,      CAS,        CAS2,       CHK2,
    CMP2,       cpBcc,      cpDBcc,     cpGEN,      cpRESTORE,  cpSAVE,
    cpScc,      cpTRAPcc,   DIVL,       EXTB,       MULL,       PACK,
    RTM,        TRAPCC,     TRAPCS,     TRAPEQ,     TRAPGE,     TRAPGT,
    TRAPHI,     TRAPLE,     TRAPLS,     TRAPLT,     TRAPMI,     TRAPNE,
    TRAPPL,     TRAPVC,     TRAPVS,     TRAPF,      TRAPT,      UNPK,

    // 68040 instructions
    CINV,       CPUSH,      MOVE16,

    // MMU instructions
    PFLUSH,     PFLUSHA,    PFLUSHAN,   PFLUSHN,
    PLOAD,      PMOVE,      PTEST,

    // FPU instructions (68040 and 6888x)
    FABS,       FADD,       FBcc,       FCMP,       FDBcc,      FDIV,
    FMOVE,      FMOVEM,     FMUL,       FNEG,       FNOP,       FRESTORE,
    FSAVE,      FScc,       FSQRT,      FSUB,       FTRAPcc,    FTST,

    // FPU instructions (68040 only)
    FSABS,      FDABS,      FSADD,      FDADD,      FSDIV,      FDDIV,
    FSMOVE,     FDMOVE,     FSMUL,      FDMUL,      FSNEG,      FDNEG,
    FSSQRT,     FDSQRT,     FSSUB,      FDSUB,

    // FPU instructions (6888x only)
    FACOS,      FASIN,      FATAN,      FATANH,     FCOS,       FCOSH,
    FETOX,      FETOXM1,    FGETEXP,    FGETMAN,    FINT,       FINTRZ,
    FLOG10,     FLOG2,      FLOGN,      FLOGNP1,    FMOD,       FMOVECR,
    FREM,       FSCAL,      FSGLDIV,    FSGLMUL,    FSIN,       FSINCOS,
    FSINH,      FTAN,       FTANH,      FTENTOX,    FTWOTOX,

    // Loop mode variants (68010)
    ABCD_LOOP,  ADD_LOOP,   ADDA_LOOP,  ADDX_LOOP,  AND_LOOP,   ASL_LOOP,
    ASR_LOOP,   CLR_LOOP,   CMP_LOOP,   CMPA_LOOP,  CMPM_LOOP,  DBCC_LOOP,
    DBCS_LOOP,  DBEQ_LOOP,  DBGE_LOOP,  DBGT_LOOP,  DBHI_LOOP,  DBLE_LOOP,
    DBLS_LOOP,  DBLT_LOOP,  DBMI_LOOP,  DBNE_LOOP,  DBPL_LOOP,  DBVC_LOOP,
    DBVS_LOOP,  DBF_LOOP,   DBT_LOOP,   EOR_LOOP,   LSL_LOOP,   LSR_LOOP,
    MOVE_LOOP,  NBCD_LOOP,  NEG_LOOP,   NEGX_LOOP,  NOT_LOOP,   OR_LOOP,
    ROL_LOOP,   ROR_LOOP,   ROXL_LOOP,  ROXR_LOOP,  SBCD_LOOP,  SUB_LOOP,
    SUBA_LOOP,  SUBX_LOOP,  TST_LOOP
}
Instr;

typedef enum
{
    REG_TT0,
    REG_TT1,
    REG_MMUSR,
    REG_CRP,
    REG_SRP,
    REG_TC
}
RegName;

typedef enum
{
    Unsized     = 0,
    Byte        = 1,        // .b : Byte addressing
    Word        = 2,        // .w : Word addressing
    Long        = 4,        // .l : Long word addressing

    Quad        = 8,        // FPU
    Extended    = 12        // FPU
}
Size;

typedef enum
{
    MODE_DN,                //  0: Dn
    MODE_AN,                //  1: An
    MODE_AI,                //  2: (An)
    MODE_PI,                //  3: (An)+
    MODE_PD,                //  4: -(An)
    MODE_DI,                //  5: (d,An)
    MODE_IX,                //  6: (d,An,Xi)
    MODE_AW,                //  7: (####).w
    MODE_AL,                //  8: (####).l
    MODE_DIPC,              //  9: (d,PC)
    MODE_IXPC,              // 10: (d,PC,Xi)
    MODE_IM,                // 11: ####
    MODE_IP                 // 12: ----
}
Mode;

constexpr bool isRegMode(Mode M) { return M == 0 || M == 1;  }
constexpr bool isAbsMode(Mode M) { return M == 7 || M == 8;  }
constexpr bool isIdxMode(Mode M) { return M == 6 || M == 10; }
constexpr bool isMemMode(Mode M) { return M >= 2 && M <= 10; }
constexpr bool isPrgMode(Mode M) { return M == 9 || M == 10; }
constexpr bool isDspMode(Mode M) { return M == 5 || M == 6 || M == 9 || M == 10; }
constexpr bool isImmMode(Mode M) { return M == 11; }

typedef enum
{
    COND_BT,                // Always true
    COND_BF,                // Always false
    COND_HI,                // Higher than
    COND_LS,                // Lower or same
    COND_CC,                // Carry clear
    COND_CS,                // Carry set
    COND_NE,                // Not equal
    COND_EQ,                // Equal
    COND_VC,                // Overflow clear
    COND_VS,                // Overflow set
    COND_PL,                // Plus
    COND_MI,                // Minus
    COND_GE,                // Greater or equal
    COND_LT,                // Less than
    COND_GT,                // Greater than
    COND_LE                 // Less than
}
Cond;

typedef enum
{
    // Native exceptions
    EXC_RESET               = 1,
    EXC_BUS_ERROR           = 2,
    EXC_ADDRESS_ERROR       = 3,
    EXC_ILLEGAL             = 4,
    EXC_DIVIDE_BY_ZERO      = 5,
    EXC_CHK                 = 6,
    EXC_TRAPV               = 7,
    EXC_PRIVILEGE           = 8,
    EXC_TRACE               = 9,
    EXC_LINEA               = 10,
    EXC_LINEF               = 11,
    EXC_FORMAT_ERROR        = 14,
    EXC_IRQ_UNINITIALIZED   = 15,
    EXC_IRQ_SPURIOUS        = 24,
    EXC_TRAP                = 32,

    // Exception aliases (will be mapped to a native exception)
    EXC_BKPT
}
ExceptionType;

typedef enum
{
    IRQ_AUTO,
    IRQ_USER,
    IRQ_SPURIOUS,
    IRQ_UNINITIALIZED
}
IrqMode;

typedef enum
{
    MEM_DATA                = 1,
    MEM_PROG                = 2
}
MemSpace;

typedef enum
{
    FLT_LONG,
    FLT_SINGLE,
    FLT_EXTENDED,
    FLT_PACKED,
    FLT_WORD,
    FLT_DOUBLE,
    FLT_BYTE
}
FltFormat;

typedef enum
{
    FPU_PREC_EXTENDED,
    FPU_PREC_SINGLE,
    FPU_PREC_DOUBLE,
    FPU_PREC_UNDEFINED
}
FpuPrecision;

typedef enum
{
    FPU_RND_NEAREST,
    FPU_RND_ZERO,
    FPU_RND_DOWNWARD,
    FPU_RND_UPWARD
}
FpuRoundingMode;

typedef enum
{
    FPU_FRAME_INVALID,
    FPU_FRAME_NULL,
    FPU_FRAME_IDLE,
    FPU_FRAME_UNIMP,
    FPU_FRAME_BUSY,
}
FpuFrameType;


//
// Structures
//

struct StackFrame
{
    u16 code;
    u32 addr;
    u16 ird;
    u16 sr;
    u32 pc;

    u16 fc;                 // Function code
    u16 ssw;                // Special status word (68010)
};

struct StatusRegister {

    bool t1;                // Trace flag
    bool t0;                // Trace flag         (68020 only)
    bool s;                 // Supervisor flag
    bool m;                 // Master flag        (68020 only)
    bool x;                 // Extend flag
    bool n;                 // Negative flag
    bool z;                 // Zero flag
    bool v;                 // Overflow flag
    bool c;                 // Carry flag

    u8 ipl;                 // Required Interrupt Priority Level
};

struct Registers {

    u32 pc;                 // Program counter
    u32 pc0;                // Beginning of the currently executed instruction
    StatusRegister sr;      // Status register

    union {
        struct {
            u32 d[8];       // D0, D1 ... D7
            u32 a[8];       // A0, A1 ... A7
        };
        struct {
            u32 r[16];      // D0, D1 ... D7, A0, A1 ... A7
        };
        struct {
            u32 _pad[15];
            u32 sp;         // Visible stack pointer (overlays a[7])
        };
    };

    u32 usp;                // User Stack Pointer
    u32 isp;                // Interrupt Stack Pointer
    u32 msp;                // Master Stack Pointer             (68020+)

    u8 ipl;                 // Polled Interrupt Priority Level

    u32 vbr;                // Vector Base Register             (68010+)
    u32 sfc;                // Source Function Code             (68010+)
    u32 dfc;                // Destination Function Code        (68010+)

    // Unemulated registers
    u32 cacr;               // Cache Control Register           (68020+)
    u32 caar;               // Cache Address Register           (68020+)
};

struct PrefetchQueue {

    u16 irc;                // The most recent word prefetched from memory
    u16 ird;                // The instruction currently being executed
};

struct InstrInfo
{
    Instr I;
    Mode  M;
    Size  S;
};

struct DasmNumberFormat
{
    const char *prefix;     // Prefix for hexidecimal numbers
    u8 radix;               // 10 (decimal) or 16 (hexadecimal)
    bool upperCase;         // Lettercase for hexadecimal digits A...F
    bool plainZero;         // Determines whether 0 is printed with a prefix
};

struct DasmStyle
{
    DasmSyntax syntax;
    DasmLetterCase letterCase;
    DasmNumberFormat numberFormat;
    int tab;
};


//
// Flags and masks
//

// Function codes
static constexpr u8 FC_USER_DATA        = 1;
static constexpr u8 FC_USER_PROG        = 2;
static constexpr u8 FC_SUPERVISOR_DATA  = 5;
static constexpr u8 FC_SUPERVISOR_PROG  = 6;

// Floating-point condition codes
static constexpr u32 FPCC_N             = 1 << 27;
static constexpr u32 FPCC_Z             = 1 << 26;
static constexpr u32 FPCC_I             = 1 << 25;
static constexpr u32 FPCC_NAN           = 1 << 24;

// Floating-point exception bits
static constexpr u32 FPEXP_BSUN         = 1 << 15;
static constexpr u32 FPEXP_SNAN         = 1 << 14;
static constexpr u32 FPEXP_OPERR        = 1 << 13;
static constexpr u32 FPEXP_OVFL         = 1 << 12;
static constexpr u32 FPEXP_UNFL         = 1 << 11;
static constexpr u32 FPEXP_DZ           = 1 << 10;
static constexpr u32 FPEXP_INEX2        = 1 << 9;
static constexpr u32 FPEXP_INEX1        = 1 << 8;

// Availabilty masks
static constexpr u16 AV_68000           = 1 << M68000;
static constexpr u16 AV_68010           = 1 << M68010;
static constexpr u16 AV_68020           = 1 << M68EC020 | 1 << M68020;
static constexpr u16 AV_68030           = 1 << M68EC030 | 1 << M68030;
static constexpr u16 AV_68040           = 1 << M68EC040 | 1 << M68LC040 | 1 << M68040;
static constexpr u16 AV_MMU             = 1 << M68030 | 1 << M68LC040 | 1 << M68040;
static constexpr u16 AV_FPU             = 1 << M68040;
static constexpr u16 AV_68030_UP        = AV_68030 | AV_68040;
static constexpr u16 AV_68020_UP        = AV_68020 | AV_68030_UP;
static constexpr u16 AV_68010_UP        = AV_68010 | AV_68020_UP;
static constexpr u16 AV_68000_UP        = AV_68000 | AV_68010_UP;

/* State flags
 *
 * CPU_IS_HALTED:
 *     Set when the CPU is in "halted" state. This state is entered when
 *     a double fault occurs. The state is left on reset, only.
 *
 * CPU_IS_STOPPED:
 *     Set when the CPU is in "stopped" state. This state is entered when
 *     the STOP instruction has been executed. The state is left when the
 *     next interrupt occurs.
 *
 * CPU_IS_LOOPING:
 *     Set when the CPU is running in "loop mode". This mode is a 68010
 *     feature to speed up the execution of certain DBcc loops.
 *
 * CPU_LOG_INSTRUCTION:
 *     This flag is set if instruction logging is enabled. If set, the
 *     CPU records the current register contents in a log buffer.
 *
 * CPU_CHECK_IRQ:
 *     The CPU only checks for pending interrupts if this flag is set.
 *     To accelerate emulation, the CPU deletes this flag if it can assure
 *     that no interrupt can happen.
 *
 * CPU_TRACE_EXCEPTION:
 *    If this flag is set, the CPU initiates the trace exception.
 *
 * CPU_TRACE_FLAG:
 *    This flag reflects the T flag from the status register. The copy is
 *    held to accelerate emulation.
 *
 * CPU_CHECK_BP, CPU_CHECK_WP, CPU_CHECK_CP:
 *    These flags indicate whether the CPU should check for breakpoints,
 *    watchpoints, or catchpoints.
 */
static constexpr int CPU_IS_HALTED          = (1 << 8);
static constexpr int CPU_IS_STOPPED         = (1 << 9);
static constexpr int CPU_IS_LOOPING         = (1 << 10);
static constexpr int CPU_LOG_INSTRUCTION    = (1 << 11);
static constexpr int CPU_CHECK_IRQ          = (1 << 12);
static constexpr int CPU_TRACE_EXCEPTION    = (1 << 13);
static constexpr int CPU_TRACE_FLAG         = (1 << 14);
static constexpr int CPU_CHECK_BP           = (1 << 15);
static constexpr int CPU_CHECK_WP           = (1 << 16);
static constexpr int CPU_CHECK_CP           = (1 << 17);

/* Execution flags
 *
 * The M68k is a well organized processor that breaks down the execution of
 * an instruction to a limited number of general execution schemes. However,
 * the schemes slighty differ between instruction. To take care of the subtle
 * differences, some functions take an additional 'flags' argument to alter
 * their behavior. All flags are passed as a template parameter for efficiency.
 */
typedef u64 Flags;

// Memory access flags
static constexpr u64 REVERSE        = (1 << 0);   // Reverse the long word access order
static constexpr u64 SKIP_LAST_RD   = (1 << 1);   // Don't read the extension word

// Interrupt flags
static constexpr u64 POLL           = (1 << 2);   // Poll the interrupt lines

// Address error flags
static constexpr u64 AE_WRITE       = (1 << 3);   // Clear read flag in code word
static constexpr u64 AE_PROG        = (1 << 4);   // Set FC pins to program space
static constexpr u64 AE_DATA        = (1 << 5);   // Set FC pins to user space
static constexpr u64 AE_INC_PC      = (1 << 6);   // Increment PC by 2 in stack frame
static constexpr u64 AE_DEC_PC      = (1 << 7);   // Decrement PC by 2 in stack frame
static constexpr u64 AE_INC_A       = (1 << 8);   // Increment ADDR by 2 in stack frame
static constexpr u64 AE_DEC_A       = (1 << 9);   // Decrement ADDR by 2 in stack frame
static constexpr u64 AE_SET_CB3     = (1 << 10);  // Set bit 3 in CODE segment
static constexpr u64 AE_SET_RW      = (1 << 11);  // Set bit 8 in the special status word (68010)
static constexpr u64 AE_SET_DF      = (1 << 12);  // Set bit 12 in the special status word (68010)
static constexpr u64 AE_SET_IF      = (1 << 13);  // Set bit 13 in the special status word (68010)

// Timing flags
static constexpr u64 IMPL_DEC       = (1 << 14);  // Omit 2 cycle delay in -(An) mode

// FPU
static constexpr u64 FPU_FMOVEM     = (1 << 15);  // Experimental


//
// Exceptions
//

struct AddressError : public std::exception {

    StackFrame stackFrame;
    AddressError(const StackFrame frame) { stackFrame = frame; }
};

struct IllegalInstruction : public std::exception { };
struct BusErrorException : public std::exception { };
struct DoubleFault : public std::exception { };

}
