---
data_source_name: Cake Resume
data_source_hostname: www.cakeresume.com
data_source_url: >-
  https://www.cakeresume.com/jobs?q=architecture&locale=en&range%5Bsalary_range%5D%5Bmin%5D=1000000&page=4
data_source_internal_id: '44439'
title: '數位IC設計工程師_Senior Digital IC Design Engineer_ISP and Video Codec [Hsinchu]'
job_url: 'https://www.cakeresume.com/companies/augentix-augentix-tw/jobs/d97ee0'
date: 2022-08-11T14:02:19.981Z
company_name: 多方科技股份有限公司
company_page_url: 'https://www.cakeresume.com/companies/augentix-augentix-tw'
company_logo_url: >-
  https://media.cakeresume.com/image/upload/s---m7BdPAD--/c_pad,fl_png8,h_200,w_200/v1663326524/gwjr4l5eqziyvkvystjg.png
salary_text: TWD2400000 - TWD3500000
salary_currency: TWD
salary_type: per_year
salary_min: 2400000
salary_max: 3500000
location_list:
  - 台灣
  - Taiwan
job_tags: []
badges:
  - Software architecture

---

[Responsibilities] - Work with a team to: 1、Plan design architecture. 2、Develop high quality digital design. 3、Be familiar with IC design flow. 4、In-house core algorithms' module design - Professional Experience： 1、Experienced in image/video module design 2、Experienced in SoC front-end integration flow [Qualifications] - Minimum Qualifications: 1、Experienced in Verilog RTL language 2、Experienced in digital IC design front-end flow 3、Experienced in CAD tool usage such as simulation tool, linting 