

================================================================
== Vivado HLS Report for 'pg_conv1x1_tile'
================================================================
* Date:           Sun Dec 13 06:16:59 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.266 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       56|      791| 0.224 us | 3.164 us |   56|  791|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Loop_Tile_L  |       54|      789|         7|          1|          1| 49 ~ 784 |    yes   |
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.17>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset([2034 x i16]* @out_buf_all_V_0, [2034 x i16]* @out_buf_all_V_1, [2034 x i16]* @out_buf_all_V_2, [2034 x i16]* @out_buf_all_V_3, [2034 x i16]* @out_buf_all_V_4, [2034 x i16]* @out_buf_all_V_5, [2034 x i16]* @out_buf_all_V_6, [2034 x i16]* @out_buf_all_V_7, [2034 x i16]* @out_buf_all_V_8, [2034 x i16]* @out_buf_all_V_9, [2034 x i16]* @out_buf_all_V_10, [2034 x i16]* @out_buf_all_V_11, [2034 x i16]* @out_buf_all_V_12, [2034 x i16]* @out_buf_all_V_13, [2034 x i16]* @out_buf_all_V_14, [2034 x i16]* @out_buf_all_V_15, [2034 x i16]* @out_buf_all_V_16, [2034 x i16]* @out_buf_all_V_17, [2034 x i16]* @out_buf_all_V_18, [2034 x i16]* @out_buf_all_V_19, [2034 x i16]* @out_buf_all_V_20, [2034 x i16]* @out_buf_all_V_21, [2034 x i16]* @out_buf_all_V_22, [2034 x i16]* @out_buf_all_V_23, [2034 x i16]* @out_buf_all_V_24, [2034 x i16]* @out_buf_all_V_25, [2034 x i16]* @out_buf_all_V_26, [2034 x i16]* @out_buf_all_V_27, [2034 x i16]* @out_buf_all_V_28, [2034 x i16]* @out_buf_all_V_29, [2034 x i16]* @out_buf_all_V_30, [2034 x i16]* @out_buf_all_V_31, i32 0, [1 x i8]* @p_str) nounwind" [bnn.cc:356]   --->   Operation 10 'specreset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_buf_start_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %out_buf_start)" [./pgconv.h:165]   --->   Operation 11 'read' 'out_buf_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%row_offset_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %row_offset)" [./pgconv.h:165]   --->   Operation 12 'read' 'row_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%H_fmap_out_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %H_fmap_out)" [./pgconv.h:165]   --->   Operation 13 'read' 'H_fmap_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c_in_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %c_in)" [./pgconv.h:165]   --->   Operation 14 'read' 'c_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_31_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_31_V_read)" [./pgconv.h:165]   --->   Operation 15 'read' 'weights_31_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_30_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_30_V_read)" [./pgconv.h:165]   --->   Operation 16 'read' 'weights_30_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_29_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_29_V_read)" [./pgconv.h:165]   --->   Operation 17 'read' 'weights_29_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_28_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_28_V_read)" [./pgconv.h:165]   --->   Operation 18 'read' 'weights_28_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_27_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_27_V_read)" [./pgconv.h:165]   --->   Operation 19 'read' 'weights_27_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_26_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_26_V_read)" [./pgconv.h:165]   --->   Operation 20 'read' 'weights_26_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_25_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_25_V_read)" [./pgconv.h:165]   --->   Operation 21 'read' 'weights_25_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weights_24_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_24_V_read)" [./pgconv.h:165]   --->   Operation 22 'read' 'weights_24_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weights_23_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_23_V_read)" [./pgconv.h:165]   --->   Operation 23 'read' 'weights_23_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weights_22_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_22_V_read)" [./pgconv.h:165]   --->   Operation 24 'read' 'weights_22_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_21_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_21_V_read)" [./pgconv.h:165]   --->   Operation 25 'read' 'weights_21_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weights_20_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_20_V_read)" [./pgconv.h:165]   --->   Operation 26 'read' 'weights_20_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weights_19_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_19_V_read)" [./pgconv.h:165]   --->   Operation 27 'read' 'weights_19_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weights_18_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_18_V_read)" [./pgconv.h:165]   --->   Operation 28 'read' 'weights_18_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weights_17_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_17_V_read)" [./pgconv.h:165]   --->   Operation 29 'read' 'weights_17_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weights_16_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_16_V_read)" [./pgconv.h:165]   --->   Operation 30 'read' 'weights_16_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weights_15_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_15_V_read)" [./pgconv.h:165]   --->   Operation 31 'read' 'weights_15_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weights_14_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_14_V_read)" [./pgconv.h:165]   --->   Operation 32 'read' 'weights_14_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%weights_13_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_13_V_read)" [./pgconv.h:165]   --->   Operation 33 'read' 'weights_13_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%weights_12_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_12_V_read)" [./pgconv.h:165]   --->   Operation 34 'read' 'weights_12_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weights_11_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_11_V_read)" [./pgconv.h:165]   --->   Operation 35 'read' 'weights_11_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weights_10_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_10_V_read)" [./pgconv.h:165]   --->   Operation 36 'read' 'weights_10_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%weights_9_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_9_V_read)" [./pgconv.h:165]   --->   Operation 37 'read' 'weights_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%weights_8_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_8_V_read)" [./pgconv.h:165]   --->   Operation 38 'read' 'weights_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%weights_7_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_7_V_read)" [./pgconv.h:165]   --->   Operation 39 'read' 'weights_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%weights_6_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_6_V_read)" [./pgconv.h:165]   --->   Operation 40 'read' 'weights_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%weights_5_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_5_V_read)" [./pgconv.h:165]   --->   Operation 41 'read' 'weights_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%weights_4_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_4_V_read)" [./pgconv.h:165]   --->   Operation 42 'read' 'weights_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%weights_3_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_3_V_read)" [./pgconv.h:165]   --->   Operation 43 'read' 'weights_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weights_2_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_2_V_read)" [./pgconv.h:165]   --->   Operation 44 'read' 'weights_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%weights_1_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_1_V_read)" [./pgconv.h:165]   --->   Operation 45 'read' 'weights_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%weights_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %weights_0_V_read)" [./pgconv.h:165]   --->   Operation 46 'read' 'weights_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i8 %H_fmap_out_read to i7" [./pgconv.h:189]   --->   Operation 47 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.89ns)   --->   "%add_ln189 = add i7 1, %trunc_ln189" [./pgconv.h:189]   --->   Operation 48 'add' 'add_ln189' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i7 %add_ln189 to i11" [./pgconv.h:200]   --->   Operation 49 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i8 %H_fmap_out_read to i13" [./pgconv.h:200]   --->   Operation 50 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i6 %c_in_read to i13" [./pgconv.h:200]   --->   Operation 51 'zext' 'zext_ln200_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (2.17ns)   --->   "%mul_ln200 = mul i13 %zext_ln200_2, %zext_ln200_1" [./pgconv.h:200]   --->   Operation 52 'mul' 'mul_ln200' <Predicate = true> <Delay = 2.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.87ns)   --->   "%icmp_ln206 = icmp sgt i6 %c_in_read, 0" [./pgconv.h:206]   --->   Operation 53 'icmp' 'icmp_ln206' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i8 %H_fmap_out_read to i20" [./pgconv.h:200]   --->   Operation 54 'zext' 'zext_ln200_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i12 %out_buf_start_read to i11" [./pgconv.h:189]   --->   Operation 55 'trunc' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i8 %H_fmap_out_read to i10" [bnn.cc:356]   --->   Operation 56 'zext' 'zext_ln356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %trunc_ln189, i3 0)" [bnn.cc:356]   --->   Operation 57 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.93ns)   --->   "%sub_ln356 = sub i10 %p_shl, %zext_ln356" [bnn.cc:356]   --->   Operation 58 'sub' 'sub_ln356' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.75ns)   --->   "br label %1" [./pgconv.h:184]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.01>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln184_4, %hls_label_15 ]" [./pgconv.h:184]   --->   Operation 60 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%row_0 = phi i3 [ 0, %0 ], [ %select_ln184_1, %hls_label_15 ]" [./pgconv.h:184]   --->   Operation 61 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%col_0 = phi i7 [ 0, %0 ], [ %col, %hls_label_15 ]"   --->   Operation 62 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i7 %col_0 to i8" [./pgconv.h:185]   --->   Operation 63 'zext' 'zext_ln185_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.85ns)   --->   "%icmp_ln185 = icmp slt i8 %zext_ln185_1, %H_fmap_out_read" [./pgconv.h:185]   --->   Operation 64 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.85ns)   --->   "%icmp_ln184 = icmp eq i10 %indvar_flatten, %sub_ln356" [./pgconv.h:184]   --->   Operation 65 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.93ns)   --->   "%add_ln184_4 = add i10 %indvar_flatten, 1" [./pgconv.h:184]   --->   Operation 66 'add' 'add_ln184_4' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln184, label %2, label %hls_label_15" [./pgconv.h:184]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.74ns)   --->   "%row = add i3 1, %row_0" [./pgconv.h:184]   --->   Operation 68 'add' 'row' <Predicate = (!icmp_ln184)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.42ns)   --->   "%select_ln184 = select i1 %icmp_ln185, i7 %col_0, i7 0" [./pgconv.h:184]   --->   Operation 69 'select' 'select_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.27ns)   --->   "%select_ln184_1 = select i1 %icmp_ln185, i3 %row_0, i3 %row" [./pgconv.h:184]   --->   Operation 70 'select' 'select_ln184_1' <Predicate = (!icmp_ln184)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i3 %select_ln184_1 to i8" [./pgconv.h:184]   --->   Operation 71 'zext' 'zext_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.90ns)   --->   "%add_ln184 = add i8 %row_offset_read, %zext_ln184" [./pgconv.h:184]   --->   Operation 72 'add' 'add_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln184 = sext i8 %add_ln184 to i13" [./pgconv.h:184]   --->   Operation 73 'sext' 'sext_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.97ns)   --->   "%add_ln184_1 = add i13 %mul_ln200, %sext_ln184" [./pgconv.h:184]   --->   Operation 74 'add' 'add_ln184_1' <Predicate = (!icmp_ln184)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.89ns)   --->   "%col = add i7 1, %select_ln184" [./pgconv.h:189]   --->   Operation 75 'add' 'col' <Predicate = (!icmp_ln184)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.19>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln184_1 = sext i13 %add_ln184_1 to i20" [./pgconv.h:184]   --->   Operation 76 'sext' 'sext_ln184_1' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.63ns) (grouped into DSP with root node read_index)   --->   "%mul_ln184 = mul i20 %zext_ln200_3, %sext_ln184_1" [./pgconv.h:184]   --->   Operation 77 'mul' 'mul_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i3 %select_ln184_1 to i4" [./pgconv.h:184]   --->   Operation 78 'zext' 'zext_ln184_1' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into DSP with root node add_ln184_3)   --->   "%add_ln184_2 = add i4 2, %zext_ln184_1" [./pgconv.h:184]   --->   Operation 79 'add' 'add_ln184_2' <Predicate = (!icmp_ln184)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into DSP with root node add_ln184_3)   --->   "%zext_ln184_2 = zext i4 %add_ln184_2 to i11" [./pgconv.h:184]   --->   Operation 80 'zext' 'zext_ln184_2' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.63ns) (grouped into DSP with root node add_ln184_3)   --->   "%mul_ln184_1 = mul i11 %zext_ln200, %zext_ln184_2" [./pgconv.h:184]   --->   Operation 81 'mul' 'mul_ln184_1' <Predicate = (!icmp_ln184)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln184_3 = add i11 %mul_ln184_1, %trunc_ln189_1" [./pgconv.h:184]   --->   Operation 82 'add' 'add_ln184_3' <Predicate = (!icmp_ln184)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i7 %select_ln184 to i14" [./pgconv.h:185]   --->   Operation 83 'zext' 'zext_ln185' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.98ns)   --->   "%add_ln200 = add i14 -7118, %zext_ln185" [./pgconv.h:200]   --->   Operation 84 'add' 'add_ln200' <Predicate = (!icmp_ln184)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln200 = sext i14 %add_ln200 to i15" [./pgconv.h:200]   --->   Operation 85 'sext' 'sext_ln200' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i15 %sext_ln200 to i20" [./pgconv.h:200]   --->   Operation 86 'zext' 'zext_ln200_4' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (2.20ns) (root node of the DSP)   --->   "%read_index = add i20 %zext_ln200_4, %mul_ln184" [./pgconv.h:200]   --->   Operation 87 'add' 'read_index' <Predicate = (!icmp_ln184)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i20 %read_index to i64" [./pgconv.h:201]   --->   Operation 88 'zext' 'zext_ln201' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%inputs_V_addr = getelementptr [51200 x i32]* %inputs_V, i64 0, i64 %zext_ln201" [./pgconv.h:201]   --->   Operation 89 'getelementptr' 'inputs_V_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (1.35ns)   --->   "%act_V = load i32* %inputs_V_addr, align 4" [./pgconv.h:201]   --->   Operation 90 'load' 'act_V' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 91 [1/2] (1.35ns)   --->   "%act_V = load i32* %inputs_V_addr, align 4" [./pgconv.h:201]   --->   Operation 91 'load' 'act_V' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>

State 6 <SV = 5> <Delay = 3.26>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i7 %col to i11" [./pgconv.h:189]   --->   Operation 92 'zext' 'zext_ln189' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.94ns)   --->   "%output_index = add i11 %zext_ln189, %add_ln184_3" [./pgconv.h:189]   --->   Operation 93 'add' 'output_index' <Predicate = (!icmp_ln184)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i11 %output_index to i64" [./pgconv.h:207]   --->   Operation 94 'zext' 'zext_ln207' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 95 [2/2] (3.26ns)   --->   "%p_0 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_0_V_read_1)" [./pgconv.h:205]   --->   Operation 95 'call' 'p_0' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%out_buf_all_V_0_addr = getelementptr [2034 x i16]* @out_buf_all_V_0, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 96 'getelementptr' 'out_buf_all_V_0_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 97 [2/2] (1.35ns)   --->   "%out_buf_all_V_0_load = load i16* %out_buf_all_V_0_addr, align 2" [./pgconv.h:207]   --->   Operation 97 'load' 'out_buf_all_V_0_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 98 [2/2] (3.26ns)   --->   "%p_0_1 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_1_V_read_1)" [./pgconv.h:205]   --->   Operation 98 'call' 'p_0_1' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%out_buf_all_V_1_addr = getelementptr [2034 x i16]* @out_buf_all_V_1, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 99 'getelementptr' 'out_buf_all_V_1_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 100 [2/2] (1.35ns)   --->   "%out_buf_all_V_1_load = load i16* %out_buf_all_V_1_addr, align 2" [./pgconv.h:207]   --->   Operation 100 'load' 'out_buf_all_V_1_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 101 [2/2] (3.26ns)   --->   "%p_0_2 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_2_V_read_1)" [./pgconv.h:205]   --->   Operation 101 'call' 'p_0_2' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%out_buf_all_V_2_addr = getelementptr [2034 x i16]* @out_buf_all_V_2, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 102 'getelementptr' 'out_buf_all_V_2_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (1.35ns)   --->   "%out_buf_all_V_2_load = load i16* %out_buf_all_V_2_addr, align 2" [./pgconv.h:207]   --->   Operation 103 'load' 'out_buf_all_V_2_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 104 [2/2] (3.26ns)   --->   "%p_0_3 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_3_V_read_1)" [./pgconv.h:205]   --->   Operation 104 'call' 'p_0_3' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%out_buf_all_V_3_addr = getelementptr [2034 x i16]* @out_buf_all_V_3, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 105 'getelementptr' 'out_buf_all_V_3_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 106 [2/2] (1.35ns)   --->   "%out_buf_all_V_3_load = load i16* %out_buf_all_V_3_addr, align 2" [./pgconv.h:207]   --->   Operation 106 'load' 'out_buf_all_V_3_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 107 [2/2] (3.26ns)   --->   "%p_0_4 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_4_V_read_1)" [./pgconv.h:205]   --->   Operation 107 'call' 'p_0_4' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%out_buf_all_V_4_addr = getelementptr [2034 x i16]* @out_buf_all_V_4, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 108 'getelementptr' 'out_buf_all_V_4_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 109 [2/2] (1.35ns)   --->   "%out_buf_all_V_4_load = load i16* %out_buf_all_V_4_addr, align 2" [./pgconv.h:207]   --->   Operation 109 'load' 'out_buf_all_V_4_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 110 [2/2] (3.26ns)   --->   "%p_0_5 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_5_V_read_1)" [./pgconv.h:205]   --->   Operation 110 'call' 'p_0_5' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%out_buf_all_V_5_addr = getelementptr [2034 x i16]* @out_buf_all_V_5, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 111 'getelementptr' 'out_buf_all_V_5_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 112 [2/2] (1.35ns)   --->   "%out_buf_all_V_5_load = load i16* %out_buf_all_V_5_addr, align 2" [./pgconv.h:207]   --->   Operation 112 'load' 'out_buf_all_V_5_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 113 [2/2] (3.26ns)   --->   "%p_0_6 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_6_V_read_1)" [./pgconv.h:205]   --->   Operation 113 'call' 'p_0_6' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%out_buf_all_V_6_addr = getelementptr [2034 x i16]* @out_buf_all_V_6, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 114 'getelementptr' 'out_buf_all_V_6_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 115 [2/2] (1.35ns)   --->   "%out_buf_all_V_6_load = load i16* %out_buf_all_V_6_addr, align 2" [./pgconv.h:207]   --->   Operation 115 'load' 'out_buf_all_V_6_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 116 [2/2] (3.26ns)   --->   "%p_0_7 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_7_V_read_1)" [./pgconv.h:205]   --->   Operation 116 'call' 'p_0_7' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%out_buf_all_V_7_addr = getelementptr [2034 x i16]* @out_buf_all_V_7, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 117 'getelementptr' 'out_buf_all_V_7_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 118 [2/2] (1.35ns)   --->   "%out_buf_all_V_7_load = load i16* %out_buf_all_V_7_addr, align 2" [./pgconv.h:207]   --->   Operation 118 'load' 'out_buf_all_V_7_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 119 [2/2] (3.26ns)   --->   "%p_0_8 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_8_V_read_1)" [./pgconv.h:205]   --->   Operation 119 'call' 'p_0_8' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%out_buf_all_V_8_addr = getelementptr [2034 x i16]* @out_buf_all_V_8, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 120 'getelementptr' 'out_buf_all_V_8_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 121 [2/2] (1.35ns)   --->   "%out_buf_all_V_8_load = load i16* %out_buf_all_V_8_addr, align 2" [./pgconv.h:207]   --->   Operation 121 'load' 'out_buf_all_V_8_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 122 [2/2] (3.26ns)   --->   "%p_0_9 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_9_V_read_1)" [./pgconv.h:205]   --->   Operation 122 'call' 'p_0_9' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%out_buf_all_V_9_addr = getelementptr [2034 x i16]* @out_buf_all_V_9, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 123 'getelementptr' 'out_buf_all_V_9_addr' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 124 [2/2] (1.35ns)   --->   "%out_buf_all_V_9_load = load i16* %out_buf_all_V_9_addr, align 2" [./pgconv.h:207]   --->   Operation 124 'load' 'out_buf_all_V_9_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 125 [2/2] (3.26ns)   --->   "%p_0_s = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_10_V_read_1)" [./pgconv.h:205]   --->   Operation 125 'call' 'p_0_s' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%out_buf_all_V_10_add = getelementptr [2034 x i16]* @out_buf_all_V_10, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 126 'getelementptr' 'out_buf_all_V_10_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 127 [2/2] (1.35ns)   --->   "%out_buf_all_V_10_loa = load i16* %out_buf_all_V_10_add, align 2" [./pgconv.h:207]   --->   Operation 127 'load' 'out_buf_all_V_10_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 128 [2/2] (3.26ns)   --->   "%p_0_10 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_11_V_read_1)" [./pgconv.h:205]   --->   Operation 128 'call' 'p_0_10' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%out_buf_all_V_11_add = getelementptr [2034 x i16]* @out_buf_all_V_11, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 129 'getelementptr' 'out_buf_all_V_11_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 130 [2/2] (1.35ns)   --->   "%out_buf_all_V_11_loa = load i16* %out_buf_all_V_11_add, align 2" [./pgconv.h:207]   --->   Operation 130 'load' 'out_buf_all_V_11_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 131 [2/2] (3.26ns)   --->   "%p_0_11 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_12_V_read_1)" [./pgconv.h:205]   --->   Operation 131 'call' 'p_0_11' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%out_buf_all_V_12_add = getelementptr [2034 x i16]* @out_buf_all_V_12, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 132 'getelementptr' 'out_buf_all_V_12_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 133 [2/2] (1.35ns)   --->   "%out_buf_all_V_12_loa = load i16* %out_buf_all_V_12_add, align 2" [./pgconv.h:207]   --->   Operation 133 'load' 'out_buf_all_V_12_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 134 [2/2] (3.26ns)   --->   "%p_0_12 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_13_V_read_1)" [./pgconv.h:205]   --->   Operation 134 'call' 'p_0_12' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%out_buf_all_V_13_add = getelementptr [2034 x i16]* @out_buf_all_V_13, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 135 'getelementptr' 'out_buf_all_V_13_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 136 [2/2] (1.35ns)   --->   "%out_buf_all_V_13_loa = load i16* %out_buf_all_V_13_add, align 2" [./pgconv.h:207]   --->   Operation 136 'load' 'out_buf_all_V_13_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 137 [2/2] (3.26ns)   --->   "%p_0_13 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_14_V_read_1)" [./pgconv.h:205]   --->   Operation 137 'call' 'p_0_13' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%out_buf_all_V_14_add = getelementptr [2034 x i16]* @out_buf_all_V_14, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 138 'getelementptr' 'out_buf_all_V_14_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 139 [2/2] (1.35ns)   --->   "%out_buf_all_V_14_loa = load i16* %out_buf_all_V_14_add, align 2" [./pgconv.h:207]   --->   Operation 139 'load' 'out_buf_all_V_14_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 140 [2/2] (3.26ns)   --->   "%p_0_14 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_15_V_read_1)" [./pgconv.h:205]   --->   Operation 140 'call' 'p_0_14' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%out_buf_all_V_15_add = getelementptr [2034 x i16]* @out_buf_all_V_15, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 141 'getelementptr' 'out_buf_all_V_15_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 142 [2/2] (1.35ns)   --->   "%out_buf_all_V_15_loa = load i16* %out_buf_all_V_15_add, align 2" [./pgconv.h:207]   --->   Operation 142 'load' 'out_buf_all_V_15_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 143 [2/2] (3.26ns)   --->   "%p_0_15 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_16_V_read_1)" [./pgconv.h:205]   --->   Operation 143 'call' 'p_0_15' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%out_buf_all_V_16_add = getelementptr [2034 x i16]* @out_buf_all_V_16, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 144 'getelementptr' 'out_buf_all_V_16_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 145 [2/2] (1.35ns)   --->   "%out_buf_all_V_16_loa = load i16* %out_buf_all_V_16_add, align 2" [./pgconv.h:207]   --->   Operation 145 'load' 'out_buf_all_V_16_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 146 [2/2] (3.26ns)   --->   "%p_0_16 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_17_V_read_1)" [./pgconv.h:205]   --->   Operation 146 'call' 'p_0_16' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%out_buf_all_V_17_add = getelementptr [2034 x i16]* @out_buf_all_V_17, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 147 'getelementptr' 'out_buf_all_V_17_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 148 [2/2] (1.35ns)   --->   "%out_buf_all_V_17_loa = load i16* %out_buf_all_V_17_add, align 2" [./pgconv.h:207]   --->   Operation 148 'load' 'out_buf_all_V_17_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 149 [2/2] (3.26ns)   --->   "%p_0_17 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_18_V_read_1)" [./pgconv.h:205]   --->   Operation 149 'call' 'p_0_17' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%out_buf_all_V_18_add = getelementptr [2034 x i16]* @out_buf_all_V_18, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 150 'getelementptr' 'out_buf_all_V_18_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 151 [2/2] (1.35ns)   --->   "%out_buf_all_V_18_loa = load i16* %out_buf_all_V_18_add, align 2" [./pgconv.h:207]   --->   Operation 151 'load' 'out_buf_all_V_18_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 152 [2/2] (3.26ns)   --->   "%p_0_18 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_19_V_read_1)" [./pgconv.h:205]   --->   Operation 152 'call' 'p_0_18' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%out_buf_all_V_19_add = getelementptr [2034 x i16]* @out_buf_all_V_19, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 153 'getelementptr' 'out_buf_all_V_19_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 154 [2/2] (1.35ns)   --->   "%out_buf_all_V_19_loa = load i16* %out_buf_all_V_19_add, align 2" [./pgconv.h:207]   --->   Operation 154 'load' 'out_buf_all_V_19_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 155 [2/2] (3.26ns)   --->   "%p_0_19 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_20_V_read_1)" [./pgconv.h:205]   --->   Operation 155 'call' 'p_0_19' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%out_buf_all_V_20_add = getelementptr [2034 x i16]* @out_buf_all_V_20, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 156 'getelementptr' 'out_buf_all_V_20_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 157 [2/2] (1.35ns)   --->   "%out_buf_all_V_20_loa = load i16* %out_buf_all_V_20_add, align 2" [./pgconv.h:207]   --->   Operation 157 'load' 'out_buf_all_V_20_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 158 [2/2] (3.26ns)   --->   "%p_0_20 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_21_V_read_1)" [./pgconv.h:205]   --->   Operation 158 'call' 'p_0_20' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%out_buf_all_V_21_add = getelementptr [2034 x i16]* @out_buf_all_V_21, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 159 'getelementptr' 'out_buf_all_V_21_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 160 [2/2] (1.35ns)   --->   "%out_buf_all_V_21_loa = load i16* %out_buf_all_V_21_add, align 2" [./pgconv.h:207]   --->   Operation 160 'load' 'out_buf_all_V_21_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 161 [2/2] (3.26ns)   --->   "%p_0_21 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_22_V_read_1)" [./pgconv.h:205]   --->   Operation 161 'call' 'p_0_21' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%out_buf_all_V_22_add = getelementptr [2034 x i16]* @out_buf_all_V_22, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 162 'getelementptr' 'out_buf_all_V_22_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 163 [2/2] (1.35ns)   --->   "%out_buf_all_V_22_loa = load i16* %out_buf_all_V_22_add, align 2" [./pgconv.h:207]   --->   Operation 163 'load' 'out_buf_all_V_22_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 164 [2/2] (3.26ns)   --->   "%p_0_22 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_23_V_read_1)" [./pgconv.h:205]   --->   Operation 164 'call' 'p_0_22' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%out_buf_all_V_23_add = getelementptr [2034 x i16]* @out_buf_all_V_23, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 165 'getelementptr' 'out_buf_all_V_23_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 166 [2/2] (1.35ns)   --->   "%out_buf_all_V_23_loa = load i16* %out_buf_all_V_23_add, align 2" [./pgconv.h:207]   --->   Operation 166 'load' 'out_buf_all_V_23_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 167 [2/2] (3.26ns)   --->   "%p_0_23 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_24_V_read_1)" [./pgconv.h:205]   --->   Operation 167 'call' 'p_0_23' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%out_buf_all_V_24_add = getelementptr [2034 x i16]* @out_buf_all_V_24, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 168 'getelementptr' 'out_buf_all_V_24_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 169 [2/2] (1.35ns)   --->   "%out_buf_all_V_24_loa = load i16* %out_buf_all_V_24_add, align 2" [./pgconv.h:207]   --->   Operation 169 'load' 'out_buf_all_V_24_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 170 [2/2] (3.26ns)   --->   "%p_0_24 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_25_V_read_1)" [./pgconv.h:205]   --->   Operation 170 'call' 'p_0_24' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%out_buf_all_V_25_add = getelementptr [2034 x i16]* @out_buf_all_V_25, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 171 'getelementptr' 'out_buf_all_V_25_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 172 [2/2] (1.35ns)   --->   "%out_buf_all_V_25_loa = load i16* %out_buf_all_V_25_add, align 2" [./pgconv.h:207]   --->   Operation 172 'load' 'out_buf_all_V_25_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 173 [2/2] (3.26ns)   --->   "%p_0_25 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_26_V_read_1)" [./pgconv.h:205]   --->   Operation 173 'call' 'p_0_25' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%out_buf_all_V_26_add = getelementptr [2034 x i16]* @out_buf_all_V_26, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 174 'getelementptr' 'out_buf_all_V_26_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 175 [2/2] (1.35ns)   --->   "%out_buf_all_V_26_loa = load i16* %out_buf_all_V_26_add, align 2" [./pgconv.h:207]   --->   Operation 175 'load' 'out_buf_all_V_26_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 176 [2/2] (3.26ns)   --->   "%p_0_26 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_27_V_read_1)" [./pgconv.h:205]   --->   Operation 176 'call' 'p_0_26' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%out_buf_all_V_27_add = getelementptr [2034 x i16]* @out_buf_all_V_27, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 177 'getelementptr' 'out_buf_all_V_27_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 178 [2/2] (1.35ns)   --->   "%out_buf_all_V_27_loa = load i16* %out_buf_all_V_27_add, align 2" [./pgconv.h:207]   --->   Operation 178 'load' 'out_buf_all_V_27_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 179 [2/2] (3.26ns)   --->   "%p_0_27 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_28_V_read_1)" [./pgconv.h:205]   --->   Operation 179 'call' 'p_0_27' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%out_buf_all_V_28_add = getelementptr [2034 x i16]* @out_buf_all_V_28, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 180 'getelementptr' 'out_buf_all_V_28_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 181 [2/2] (1.35ns)   --->   "%out_buf_all_V_28_loa = load i16* %out_buf_all_V_28_add, align 2" [./pgconv.h:207]   --->   Operation 181 'load' 'out_buf_all_V_28_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 182 [2/2] (3.26ns)   --->   "%p_0_28 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_29_V_read_1)" [./pgconv.h:205]   --->   Operation 182 'call' 'p_0_28' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%out_buf_all_V_29_add = getelementptr [2034 x i16]* @out_buf_all_V_29, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 183 'getelementptr' 'out_buf_all_V_29_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 184 [2/2] (1.35ns)   --->   "%out_buf_all_V_29_loa = load i16* %out_buf_all_V_29_add, align 2" [./pgconv.h:207]   --->   Operation 184 'load' 'out_buf_all_V_29_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 185 [2/2] (3.26ns)   --->   "%p_0_29 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_30_V_read_1)" [./pgconv.h:205]   --->   Operation 185 'call' 'p_0_29' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%out_buf_all_V_30_add = getelementptr [2034 x i16]* @out_buf_all_V_30, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 186 'getelementptr' 'out_buf_all_V_30_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 187 [2/2] (1.35ns)   --->   "%out_buf_all_V_30_loa = load i16* %out_buf_all_V_30_add, align 2" [./pgconv.h:207]   --->   Operation 187 'load' 'out_buf_all_V_30_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_6 : Operation 188 [2/2] (3.26ns)   --->   "%p_0_30 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_31_V_read_1)" [./pgconv.h:205]   --->   Operation 188 'call' 'p_0_30' <Predicate = (!icmp_ln184)> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%out_buf_all_V_31_add = getelementptr [2034 x i16]* @out_buf_all_V_31, i64 0, i64 %zext_ln207" [./pgconv.h:207]   --->   Operation 189 'getelementptr' 'out_buf_all_V_31_add' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_6 : Operation 190 [2/2] (1.35ns)   --->   "%out_buf_all_V_31_loa = load i16* %out_buf_all_V_31_add, align 2" [./pgconv.h:207]   --->   Operation 190 'load' 'out_buf_all_V_31_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 191 [1/2] (0.87ns)   --->   "%p_0 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_0_V_read_1)" [./pgconv.h:205]   --->   Operation 191 'call' 'p_0' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68)   --->   "%shl_ln68 = shl i6 %p_0, 1" [./pgconv.h:205]   --->   Operation 192 'shl' 'shl_ln68' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68 = xor i6 %shl_ln68, -32" [./pgconv.h:205]   --->   Operation 193 'xor' 'xor_ln68' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i6 %xor_ln68 to i16" [./pgconv.h:207]   --->   Operation 194 'sext' 'sext_ln700' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 195 [1/2] (1.35ns)   --->   "%out_buf_all_V_0_load = load i16* %out_buf_all_V_0_addr, align 2" [./pgconv.h:207]   --->   Operation 195 'load' 'out_buf_all_V_0_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 196 [1/1] (1.01ns)   --->   "%add_ln700 = add i16 %out_buf_all_V_0_load, %sext_ln700" [./pgconv.h:207]   --->   Operation 196 'add' 'add_ln700' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.42ns)   --->   "%select_ln206 = select i1 %icmp_ln206, i16 %add_ln700, i16 %sext_ln700" [./pgconv.h:206]   --->   Operation 197 'select' 'select_ln206' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 198 [1/2] (0.87ns)   --->   "%p_0_1 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_1_V_read_1)" [./pgconv.h:205]   --->   Operation 198 'call' 'p_0_1' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_1)   --->   "%shl_ln68_1 = shl i6 %p_0_1, 1" [./pgconv.h:205]   --->   Operation 199 'shl' 'shl_ln68_1' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_1 = xor i6 %shl_ln68_1, -32" [./pgconv.h:205]   --->   Operation 200 'xor' 'xor_ln68_1' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i6 %xor_ln68_1 to i16" [./pgconv.h:207]   --->   Operation 201 'sext' 'sext_ln700_1' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 202 [1/2] (1.35ns)   --->   "%out_buf_all_V_1_load = load i16* %out_buf_all_V_1_addr, align 2" [./pgconv.h:207]   --->   Operation 202 'load' 'out_buf_all_V_1_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 203 [1/1] (1.01ns)   --->   "%add_ln700_1 = add i16 %out_buf_all_V_1_load, %sext_ln700_1" [./pgconv.h:207]   --->   Operation 203 'add' 'add_ln700_1' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.42ns)   --->   "%select_ln206_1 = select i1 %icmp_ln206, i16 %add_ln700_1, i16 %sext_ln700_1" [./pgconv.h:206]   --->   Operation 204 'select' 'select_ln206_1' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 205 [1/2] (0.87ns)   --->   "%p_0_2 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_2_V_read_1)" [./pgconv.h:205]   --->   Operation 205 'call' 'p_0_2' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_2)   --->   "%shl_ln68_2 = shl i6 %p_0_2, 1" [./pgconv.h:205]   --->   Operation 206 'shl' 'shl_ln68_2' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_2 = xor i6 %shl_ln68_2, -32" [./pgconv.h:205]   --->   Operation 207 'xor' 'xor_ln68_2' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i6 %xor_ln68_2 to i16" [./pgconv.h:207]   --->   Operation 208 'sext' 'sext_ln700_2' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 209 [1/2] (1.35ns)   --->   "%out_buf_all_V_2_load = load i16* %out_buf_all_V_2_addr, align 2" [./pgconv.h:207]   --->   Operation 209 'load' 'out_buf_all_V_2_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 210 [1/1] (1.01ns)   --->   "%add_ln700_2 = add i16 %out_buf_all_V_2_load, %sext_ln700_2" [./pgconv.h:207]   --->   Operation 210 'add' 'add_ln700_2' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.42ns)   --->   "%select_ln206_2 = select i1 %icmp_ln206, i16 %add_ln700_2, i16 %sext_ln700_2" [./pgconv.h:206]   --->   Operation 211 'select' 'select_ln206_2' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 212 [1/2] (0.87ns)   --->   "%p_0_3 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_3_V_read_1)" [./pgconv.h:205]   --->   Operation 212 'call' 'p_0_3' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_3)   --->   "%shl_ln68_3 = shl i6 %p_0_3, 1" [./pgconv.h:205]   --->   Operation 213 'shl' 'shl_ln68_3' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_3 = xor i6 %shl_ln68_3, -32" [./pgconv.h:205]   --->   Operation 214 'xor' 'xor_ln68_3' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i6 %xor_ln68_3 to i16" [./pgconv.h:207]   --->   Operation 215 'sext' 'sext_ln700_3' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 216 [1/2] (1.35ns)   --->   "%out_buf_all_V_3_load = load i16* %out_buf_all_V_3_addr, align 2" [./pgconv.h:207]   --->   Operation 216 'load' 'out_buf_all_V_3_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 217 [1/1] (1.01ns)   --->   "%add_ln700_3 = add i16 %out_buf_all_V_3_load, %sext_ln700_3" [./pgconv.h:207]   --->   Operation 217 'add' 'add_ln700_3' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (0.42ns)   --->   "%select_ln206_3 = select i1 %icmp_ln206, i16 %add_ln700_3, i16 %sext_ln700_3" [./pgconv.h:206]   --->   Operation 218 'select' 'select_ln206_3' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 219 [1/2] (0.87ns)   --->   "%p_0_4 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_4_V_read_1)" [./pgconv.h:205]   --->   Operation 219 'call' 'p_0_4' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_4)   --->   "%shl_ln68_4 = shl i6 %p_0_4, 1" [./pgconv.h:205]   --->   Operation 220 'shl' 'shl_ln68_4' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_4 = xor i6 %shl_ln68_4, -32" [./pgconv.h:205]   --->   Operation 221 'xor' 'xor_ln68_4' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i6 %xor_ln68_4 to i16" [./pgconv.h:207]   --->   Operation 222 'sext' 'sext_ln700_4' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 223 [1/2] (1.35ns)   --->   "%out_buf_all_V_4_load = load i16* %out_buf_all_V_4_addr, align 2" [./pgconv.h:207]   --->   Operation 223 'load' 'out_buf_all_V_4_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 224 [1/1] (1.01ns)   --->   "%add_ln700_4 = add i16 %out_buf_all_V_4_load, %sext_ln700_4" [./pgconv.h:207]   --->   Operation 224 'add' 'add_ln700_4' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (0.42ns)   --->   "%select_ln206_4 = select i1 %icmp_ln206, i16 %add_ln700_4, i16 %sext_ln700_4" [./pgconv.h:206]   --->   Operation 225 'select' 'select_ln206_4' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 226 [1/2] (0.87ns)   --->   "%p_0_5 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_5_V_read_1)" [./pgconv.h:205]   --->   Operation 226 'call' 'p_0_5' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_5)   --->   "%shl_ln68_5 = shl i6 %p_0_5, 1" [./pgconv.h:205]   --->   Operation 227 'shl' 'shl_ln68_5' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_5 = xor i6 %shl_ln68_5, -32" [./pgconv.h:205]   --->   Operation 228 'xor' 'xor_ln68_5' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i6 %xor_ln68_5 to i16" [./pgconv.h:207]   --->   Operation 229 'sext' 'sext_ln700_5' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 230 [1/2] (1.35ns)   --->   "%out_buf_all_V_5_load = load i16* %out_buf_all_V_5_addr, align 2" [./pgconv.h:207]   --->   Operation 230 'load' 'out_buf_all_V_5_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 231 [1/1] (1.01ns)   --->   "%add_ln700_5 = add i16 %out_buf_all_V_5_load, %sext_ln700_5" [./pgconv.h:207]   --->   Operation 231 'add' 'add_ln700_5' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.42ns)   --->   "%select_ln206_5 = select i1 %icmp_ln206, i16 %add_ln700_5, i16 %sext_ln700_5" [./pgconv.h:206]   --->   Operation 232 'select' 'select_ln206_5' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 233 [1/2] (0.87ns)   --->   "%p_0_6 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_6_V_read_1)" [./pgconv.h:205]   --->   Operation 233 'call' 'p_0_6' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_6)   --->   "%shl_ln68_6 = shl i6 %p_0_6, 1" [./pgconv.h:205]   --->   Operation 234 'shl' 'shl_ln68_6' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_6 = xor i6 %shl_ln68_6, -32" [./pgconv.h:205]   --->   Operation 235 'xor' 'xor_ln68_6' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i6 %xor_ln68_6 to i16" [./pgconv.h:207]   --->   Operation 236 'sext' 'sext_ln700_6' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 237 [1/2] (1.35ns)   --->   "%out_buf_all_V_6_load = load i16* %out_buf_all_V_6_addr, align 2" [./pgconv.h:207]   --->   Operation 237 'load' 'out_buf_all_V_6_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 238 [1/1] (1.01ns)   --->   "%add_ln700_6 = add i16 %out_buf_all_V_6_load, %sext_ln700_6" [./pgconv.h:207]   --->   Operation 238 'add' 'add_ln700_6' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.42ns)   --->   "%select_ln206_6 = select i1 %icmp_ln206, i16 %add_ln700_6, i16 %sext_ln700_6" [./pgconv.h:206]   --->   Operation 239 'select' 'select_ln206_6' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 240 [1/2] (0.87ns)   --->   "%p_0_7 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_7_V_read_1)" [./pgconv.h:205]   --->   Operation 240 'call' 'p_0_7' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_7)   --->   "%shl_ln68_7 = shl i6 %p_0_7, 1" [./pgconv.h:205]   --->   Operation 241 'shl' 'shl_ln68_7' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_7 = xor i6 %shl_ln68_7, -32" [./pgconv.h:205]   --->   Operation 242 'xor' 'xor_ln68_7' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i6 %xor_ln68_7 to i16" [./pgconv.h:207]   --->   Operation 243 'sext' 'sext_ln700_7' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 244 [1/2] (1.35ns)   --->   "%out_buf_all_V_7_load = load i16* %out_buf_all_V_7_addr, align 2" [./pgconv.h:207]   --->   Operation 244 'load' 'out_buf_all_V_7_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 245 [1/1] (1.01ns)   --->   "%add_ln700_7 = add i16 %out_buf_all_V_7_load, %sext_ln700_7" [./pgconv.h:207]   --->   Operation 245 'add' 'add_ln700_7' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.42ns)   --->   "%select_ln206_7 = select i1 %icmp_ln206, i16 %add_ln700_7, i16 %sext_ln700_7" [./pgconv.h:206]   --->   Operation 246 'select' 'select_ln206_7' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 247 [1/2] (0.87ns)   --->   "%p_0_8 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_8_V_read_1)" [./pgconv.h:205]   --->   Operation 247 'call' 'p_0_8' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_8)   --->   "%shl_ln68_8 = shl i6 %p_0_8, 1" [./pgconv.h:205]   --->   Operation 248 'shl' 'shl_ln68_8' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_8 = xor i6 %shl_ln68_8, -32" [./pgconv.h:205]   --->   Operation 249 'xor' 'xor_ln68_8' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i6 %xor_ln68_8 to i16" [./pgconv.h:207]   --->   Operation 250 'sext' 'sext_ln700_8' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 251 [1/2] (1.35ns)   --->   "%out_buf_all_V_8_load = load i16* %out_buf_all_V_8_addr, align 2" [./pgconv.h:207]   --->   Operation 251 'load' 'out_buf_all_V_8_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 252 [1/1] (1.01ns)   --->   "%add_ln700_8 = add i16 %out_buf_all_V_8_load, %sext_ln700_8" [./pgconv.h:207]   --->   Operation 252 'add' 'add_ln700_8' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.42ns)   --->   "%select_ln206_8 = select i1 %icmp_ln206, i16 %add_ln700_8, i16 %sext_ln700_8" [./pgconv.h:206]   --->   Operation 253 'select' 'select_ln206_8' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 254 [1/2] (0.87ns)   --->   "%p_0_9 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_9_V_read_1)" [./pgconv.h:205]   --->   Operation 254 'call' 'p_0_9' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_9)   --->   "%shl_ln68_9 = shl i6 %p_0_9, 1" [./pgconv.h:205]   --->   Operation 255 'shl' 'shl_ln68_9' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_9 = xor i6 %shl_ln68_9, -32" [./pgconv.h:205]   --->   Operation 256 'xor' 'xor_ln68_9' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i6 %xor_ln68_9 to i16" [./pgconv.h:207]   --->   Operation 257 'sext' 'sext_ln700_9' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 258 [1/2] (1.35ns)   --->   "%out_buf_all_V_9_load = load i16* %out_buf_all_V_9_addr, align 2" [./pgconv.h:207]   --->   Operation 258 'load' 'out_buf_all_V_9_load' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 259 [1/1] (1.01ns)   --->   "%add_ln700_9 = add i16 %out_buf_all_V_9_load, %sext_ln700_9" [./pgconv.h:207]   --->   Operation 259 'add' 'add_ln700_9' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.42ns)   --->   "%select_ln206_9 = select i1 %icmp_ln206, i16 %add_ln700_9, i16 %sext_ln700_9" [./pgconv.h:206]   --->   Operation 260 'select' 'select_ln206_9' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 261 [1/2] (0.87ns)   --->   "%p_0_s = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_10_V_read_1)" [./pgconv.h:205]   --->   Operation 261 'call' 'p_0_s' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_10)   --->   "%shl_ln68_10 = shl i6 %p_0_s, 1" [./pgconv.h:205]   --->   Operation 262 'shl' 'shl_ln68_10' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_10 = xor i6 %shl_ln68_10, -32" [./pgconv.h:205]   --->   Operation 263 'xor' 'xor_ln68_10' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln700_10 = sext i6 %xor_ln68_10 to i16" [./pgconv.h:207]   --->   Operation 264 'sext' 'sext_ln700_10' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 265 [1/2] (1.35ns)   --->   "%out_buf_all_V_10_loa = load i16* %out_buf_all_V_10_add, align 2" [./pgconv.h:207]   --->   Operation 265 'load' 'out_buf_all_V_10_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 266 [1/1] (1.01ns)   --->   "%add_ln700_10 = add i16 %out_buf_all_V_10_loa, %sext_ln700_10" [./pgconv.h:207]   --->   Operation 266 'add' 'add_ln700_10' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.42ns)   --->   "%select_ln206_10 = select i1 %icmp_ln206, i16 %add_ln700_10, i16 %sext_ln700_10" [./pgconv.h:206]   --->   Operation 267 'select' 'select_ln206_10' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 268 [1/2] (0.87ns)   --->   "%p_0_10 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_11_V_read_1)" [./pgconv.h:205]   --->   Operation 268 'call' 'p_0_10' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_11)   --->   "%shl_ln68_11 = shl i6 %p_0_10, 1" [./pgconv.h:205]   --->   Operation 269 'shl' 'shl_ln68_11' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_11 = xor i6 %shl_ln68_11, -32" [./pgconv.h:205]   --->   Operation 270 'xor' 'xor_ln68_11' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln700_11 = sext i6 %xor_ln68_11 to i16" [./pgconv.h:207]   --->   Operation 271 'sext' 'sext_ln700_11' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 272 [1/2] (1.35ns)   --->   "%out_buf_all_V_11_loa = load i16* %out_buf_all_V_11_add, align 2" [./pgconv.h:207]   --->   Operation 272 'load' 'out_buf_all_V_11_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 273 [1/1] (1.01ns)   --->   "%add_ln700_11 = add i16 %out_buf_all_V_11_loa, %sext_ln700_11" [./pgconv.h:207]   --->   Operation 273 'add' 'add_ln700_11' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (0.42ns)   --->   "%select_ln206_11 = select i1 %icmp_ln206, i16 %add_ln700_11, i16 %sext_ln700_11" [./pgconv.h:206]   --->   Operation 274 'select' 'select_ln206_11' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 275 [1/2] (0.87ns)   --->   "%p_0_11 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_12_V_read_1)" [./pgconv.h:205]   --->   Operation 275 'call' 'p_0_11' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_12)   --->   "%shl_ln68_12 = shl i6 %p_0_11, 1" [./pgconv.h:205]   --->   Operation 276 'shl' 'shl_ln68_12' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_12 = xor i6 %shl_ln68_12, -32" [./pgconv.h:205]   --->   Operation 277 'xor' 'xor_ln68_12' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln700_12 = sext i6 %xor_ln68_12 to i16" [./pgconv.h:207]   --->   Operation 278 'sext' 'sext_ln700_12' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 279 [1/2] (1.35ns)   --->   "%out_buf_all_V_12_loa = load i16* %out_buf_all_V_12_add, align 2" [./pgconv.h:207]   --->   Operation 279 'load' 'out_buf_all_V_12_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 280 [1/1] (1.01ns)   --->   "%add_ln700_12 = add i16 %out_buf_all_V_12_loa, %sext_ln700_12" [./pgconv.h:207]   --->   Operation 280 'add' 'add_ln700_12' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 281 [1/1] (0.42ns)   --->   "%select_ln206_12 = select i1 %icmp_ln206, i16 %add_ln700_12, i16 %sext_ln700_12" [./pgconv.h:206]   --->   Operation 281 'select' 'select_ln206_12' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 282 [1/2] (0.87ns)   --->   "%p_0_12 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_13_V_read_1)" [./pgconv.h:205]   --->   Operation 282 'call' 'p_0_12' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_13)   --->   "%shl_ln68_13 = shl i6 %p_0_12, 1" [./pgconv.h:205]   --->   Operation 283 'shl' 'shl_ln68_13' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_13 = xor i6 %shl_ln68_13, -32" [./pgconv.h:205]   --->   Operation 284 'xor' 'xor_ln68_13' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln700_13 = sext i6 %xor_ln68_13 to i16" [./pgconv.h:207]   --->   Operation 285 'sext' 'sext_ln700_13' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 286 [1/2] (1.35ns)   --->   "%out_buf_all_V_13_loa = load i16* %out_buf_all_V_13_add, align 2" [./pgconv.h:207]   --->   Operation 286 'load' 'out_buf_all_V_13_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 287 [1/1] (1.01ns)   --->   "%add_ln700_13 = add i16 %out_buf_all_V_13_loa, %sext_ln700_13" [./pgconv.h:207]   --->   Operation 287 'add' 'add_ln700_13' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [1/1] (0.42ns)   --->   "%select_ln206_13 = select i1 %icmp_ln206, i16 %add_ln700_13, i16 %sext_ln700_13" [./pgconv.h:206]   --->   Operation 288 'select' 'select_ln206_13' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 289 [1/2] (0.87ns)   --->   "%p_0_13 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_14_V_read_1)" [./pgconv.h:205]   --->   Operation 289 'call' 'p_0_13' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_14)   --->   "%shl_ln68_14 = shl i6 %p_0_13, 1" [./pgconv.h:205]   --->   Operation 290 'shl' 'shl_ln68_14' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_14 = xor i6 %shl_ln68_14, -32" [./pgconv.h:205]   --->   Operation 291 'xor' 'xor_ln68_14' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln700_14 = sext i6 %xor_ln68_14 to i16" [./pgconv.h:207]   --->   Operation 292 'sext' 'sext_ln700_14' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 293 [1/2] (1.35ns)   --->   "%out_buf_all_V_14_loa = load i16* %out_buf_all_V_14_add, align 2" [./pgconv.h:207]   --->   Operation 293 'load' 'out_buf_all_V_14_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 294 [1/1] (1.01ns)   --->   "%add_ln700_14 = add i16 %out_buf_all_V_14_loa, %sext_ln700_14" [./pgconv.h:207]   --->   Operation 294 'add' 'add_ln700_14' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 295 [1/1] (0.42ns)   --->   "%select_ln206_14 = select i1 %icmp_ln206, i16 %add_ln700_14, i16 %sext_ln700_14" [./pgconv.h:206]   --->   Operation 295 'select' 'select_ln206_14' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 296 [1/2] (0.87ns)   --->   "%p_0_14 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_15_V_read_1)" [./pgconv.h:205]   --->   Operation 296 'call' 'p_0_14' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_15)   --->   "%shl_ln68_15 = shl i6 %p_0_14, 1" [./pgconv.h:205]   --->   Operation 297 'shl' 'shl_ln68_15' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_15 = xor i6 %shl_ln68_15, -32" [./pgconv.h:205]   --->   Operation 298 'xor' 'xor_ln68_15' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln700_15 = sext i6 %xor_ln68_15 to i16" [./pgconv.h:207]   --->   Operation 299 'sext' 'sext_ln700_15' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 300 [1/2] (1.35ns)   --->   "%out_buf_all_V_15_loa = load i16* %out_buf_all_V_15_add, align 2" [./pgconv.h:207]   --->   Operation 300 'load' 'out_buf_all_V_15_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 301 [1/1] (1.01ns)   --->   "%add_ln700_15 = add i16 %out_buf_all_V_15_loa, %sext_ln700_15" [./pgconv.h:207]   --->   Operation 301 'add' 'add_ln700_15' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 302 [1/1] (0.42ns)   --->   "%select_ln206_15 = select i1 %icmp_ln206, i16 %add_ln700_15, i16 %sext_ln700_15" [./pgconv.h:206]   --->   Operation 302 'select' 'select_ln206_15' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 303 [1/2] (0.87ns)   --->   "%p_0_15 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_16_V_read_1)" [./pgconv.h:205]   --->   Operation 303 'call' 'p_0_15' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_16)   --->   "%shl_ln68_16 = shl i6 %p_0_15, 1" [./pgconv.h:205]   --->   Operation 304 'shl' 'shl_ln68_16' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_16 = xor i6 %shl_ln68_16, -32" [./pgconv.h:205]   --->   Operation 305 'xor' 'xor_ln68_16' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln700_16 = sext i6 %xor_ln68_16 to i16" [./pgconv.h:207]   --->   Operation 306 'sext' 'sext_ln700_16' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 307 [1/2] (1.35ns)   --->   "%out_buf_all_V_16_loa = load i16* %out_buf_all_V_16_add, align 2" [./pgconv.h:207]   --->   Operation 307 'load' 'out_buf_all_V_16_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 308 [1/1] (1.01ns)   --->   "%add_ln700_16 = add i16 %out_buf_all_V_16_loa, %sext_ln700_16" [./pgconv.h:207]   --->   Operation 308 'add' 'add_ln700_16' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/1] (0.42ns)   --->   "%select_ln206_16 = select i1 %icmp_ln206, i16 %add_ln700_16, i16 %sext_ln700_16" [./pgconv.h:206]   --->   Operation 309 'select' 'select_ln206_16' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 310 [1/2] (0.87ns)   --->   "%p_0_16 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_17_V_read_1)" [./pgconv.h:205]   --->   Operation 310 'call' 'p_0_16' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_17)   --->   "%shl_ln68_17 = shl i6 %p_0_16, 1" [./pgconv.h:205]   --->   Operation 311 'shl' 'shl_ln68_17' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_17 = xor i6 %shl_ln68_17, -32" [./pgconv.h:205]   --->   Operation 312 'xor' 'xor_ln68_17' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln700_17 = sext i6 %xor_ln68_17 to i16" [./pgconv.h:207]   --->   Operation 313 'sext' 'sext_ln700_17' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 314 [1/2] (1.35ns)   --->   "%out_buf_all_V_17_loa = load i16* %out_buf_all_V_17_add, align 2" [./pgconv.h:207]   --->   Operation 314 'load' 'out_buf_all_V_17_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 315 [1/1] (1.01ns)   --->   "%add_ln700_17 = add i16 %out_buf_all_V_17_loa, %sext_ln700_17" [./pgconv.h:207]   --->   Operation 315 'add' 'add_ln700_17' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [1/1] (0.42ns)   --->   "%select_ln206_17 = select i1 %icmp_ln206, i16 %add_ln700_17, i16 %sext_ln700_17" [./pgconv.h:206]   --->   Operation 316 'select' 'select_ln206_17' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 317 [1/2] (0.87ns)   --->   "%p_0_17 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_18_V_read_1)" [./pgconv.h:205]   --->   Operation 317 'call' 'p_0_17' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_18)   --->   "%shl_ln68_18 = shl i6 %p_0_17, 1" [./pgconv.h:205]   --->   Operation 318 'shl' 'shl_ln68_18' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 319 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_18 = xor i6 %shl_ln68_18, -32" [./pgconv.h:205]   --->   Operation 319 'xor' 'xor_ln68_18' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln700_18 = sext i6 %xor_ln68_18 to i16" [./pgconv.h:207]   --->   Operation 320 'sext' 'sext_ln700_18' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 321 [1/2] (1.35ns)   --->   "%out_buf_all_V_18_loa = load i16* %out_buf_all_V_18_add, align 2" [./pgconv.h:207]   --->   Operation 321 'load' 'out_buf_all_V_18_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 322 [1/1] (1.01ns)   --->   "%add_ln700_18 = add i16 %out_buf_all_V_18_loa, %sext_ln700_18" [./pgconv.h:207]   --->   Operation 322 'add' 'add_ln700_18' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 323 [1/1] (0.42ns)   --->   "%select_ln206_18 = select i1 %icmp_ln206, i16 %add_ln700_18, i16 %sext_ln700_18" [./pgconv.h:206]   --->   Operation 323 'select' 'select_ln206_18' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 324 [1/2] (0.87ns)   --->   "%p_0_18 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_19_V_read_1)" [./pgconv.h:205]   --->   Operation 324 'call' 'p_0_18' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_19)   --->   "%shl_ln68_19 = shl i6 %p_0_18, 1" [./pgconv.h:205]   --->   Operation 325 'shl' 'shl_ln68_19' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_19 = xor i6 %shl_ln68_19, -32" [./pgconv.h:205]   --->   Operation 326 'xor' 'xor_ln68_19' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln700_19 = sext i6 %xor_ln68_19 to i16" [./pgconv.h:207]   --->   Operation 327 'sext' 'sext_ln700_19' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 328 [1/2] (1.35ns)   --->   "%out_buf_all_V_19_loa = load i16* %out_buf_all_V_19_add, align 2" [./pgconv.h:207]   --->   Operation 328 'load' 'out_buf_all_V_19_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 329 [1/1] (1.01ns)   --->   "%add_ln700_19 = add i16 %out_buf_all_V_19_loa, %sext_ln700_19" [./pgconv.h:207]   --->   Operation 329 'add' 'add_ln700_19' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 330 [1/1] (0.42ns)   --->   "%select_ln206_19 = select i1 %icmp_ln206, i16 %add_ln700_19, i16 %sext_ln700_19" [./pgconv.h:206]   --->   Operation 330 'select' 'select_ln206_19' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 331 [1/2] (0.87ns)   --->   "%p_0_19 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_20_V_read_1)" [./pgconv.h:205]   --->   Operation 331 'call' 'p_0_19' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_20)   --->   "%shl_ln68_20 = shl i6 %p_0_19, 1" [./pgconv.h:205]   --->   Operation 332 'shl' 'shl_ln68_20' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_20 = xor i6 %shl_ln68_20, -32" [./pgconv.h:205]   --->   Operation 333 'xor' 'xor_ln68_20' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln700_20 = sext i6 %xor_ln68_20 to i16" [./pgconv.h:207]   --->   Operation 334 'sext' 'sext_ln700_20' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 335 [1/2] (1.35ns)   --->   "%out_buf_all_V_20_loa = load i16* %out_buf_all_V_20_add, align 2" [./pgconv.h:207]   --->   Operation 335 'load' 'out_buf_all_V_20_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 336 [1/1] (1.01ns)   --->   "%add_ln700_20 = add i16 %out_buf_all_V_20_loa, %sext_ln700_20" [./pgconv.h:207]   --->   Operation 336 'add' 'add_ln700_20' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 337 [1/1] (0.42ns)   --->   "%select_ln206_20 = select i1 %icmp_ln206, i16 %add_ln700_20, i16 %sext_ln700_20" [./pgconv.h:206]   --->   Operation 337 'select' 'select_ln206_20' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 338 [1/2] (0.87ns)   --->   "%p_0_20 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_21_V_read_1)" [./pgconv.h:205]   --->   Operation 338 'call' 'p_0_20' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_21)   --->   "%shl_ln68_21 = shl i6 %p_0_20, 1" [./pgconv.h:205]   --->   Operation 339 'shl' 'shl_ln68_21' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_21 = xor i6 %shl_ln68_21, -32" [./pgconv.h:205]   --->   Operation 340 'xor' 'xor_ln68_21' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln700_21 = sext i6 %xor_ln68_21 to i16" [./pgconv.h:207]   --->   Operation 341 'sext' 'sext_ln700_21' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 342 [1/2] (1.35ns)   --->   "%out_buf_all_V_21_loa = load i16* %out_buf_all_V_21_add, align 2" [./pgconv.h:207]   --->   Operation 342 'load' 'out_buf_all_V_21_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 343 [1/1] (1.01ns)   --->   "%add_ln700_21 = add i16 %out_buf_all_V_21_loa, %sext_ln700_21" [./pgconv.h:207]   --->   Operation 343 'add' 'add_ln700_21' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 344 [1/1] (0.42ns)   --->   "%select_ln206_21 = select i1 %icmp_ln206, i16 %add_ln700_21, i16 %sext_ln700_21" [./pgconv.h:206]   --->   Operation 344 'select' 'select_ln206_21' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 345 [1/2] (0.87ns)   --->   "%p_0_21 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_22_V_read_1)" [./pgconv.h:205]   --->   Operation 345 'call' 'p_0_21' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_22)   --->   "%shl_ln68_22 = shl i6 %p_0_21, 1" [./pgconv.h:205]   --->   Operation 346 'shl' 'shl_ln68_22' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 347 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_22 = xor i6 %shl_ln68_22, -32" [./pgconv.h:205]   --->   Operation 347 'xor' 'xor_ln68_22' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln700_22 = sext i6 %xor_ln68_22 to i16" [./pgconv.h:207]   --->   Operation 348 'sext' 'sext_ln700_22' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 349 [1/2] (1.35ns)   --->   "%out_buf_all_V_22_loa = load i16* %out_buf_all_V_22_add, align 2" [./pgconv.h:207]   --->   Operation 349 'load' 'out_buf_all_V_22_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 350 [1/1] (1.01ns)   --->   "%add_ln700_22 = add i16 %out_buf_all_V_22_loa, %sext_ln700_22" [./pgconv.h:207]   --->   Operation 350 'add' 'add_ln700_22' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 351 [1/1] (0.42ns)   --->   "%select_ln206_22 = select i1 %icmp_ln206, i16 %add_ln700_22, i16 %sext_ln700_22" [./pgconv.h:206]   --->   Operation 351 'select' 'select_ln206_22' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 352 [1/2] (0.87ns)   --->   "%p_0_22 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_23_V_read_1)" [./pgconv.h:205]   --->   Operation 352 'call' 'p_0_22' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_23)   --->   "%shl_ln68_23 = shl i6 %p_0_22, 1" [./pgconv.h:205]   --->   Operation 353 'shl' 'shl_ln68_23' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_23 = xor i6 %shl_ln68_23, -32" [./pgconv.h:205]   --->   Operation 354 'xor' 'xor_ln68_23' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln700_23 = sext i6 %xor_ln68_23 to i16" [./pgconv.h:207]   --->   Operation 355 'sext' 'sext_ln700_23' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 356 [1/2] (1.35ns)   --->   "%out_buf_all_V_23_loa = load i16* %out_buf_all_V_23_add, align 2" [./pgconv.h:207]   --->   Operation 356 'load' 'out_buf_all_V_23_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 357 [1/1] (1.01ns)   --->   "%add_ln700_23 = add i16 %out_buf_all_V_23_loa, %sext_ln700_23" [./pgconv.h:207]   --->   Operation 357 'add' 'add_ln700_23' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [1/1] (0.42ns)   --->   "%select_ln206_23 = select i1 %icmp_ln206, i16 %add_ln700_23, i16 %sext_ln700_23" [./pgconv.h:206]   --->   Operation 358 'select' 'select_ln206_23' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 359 [1/2] (0.87ns)   --->   "%p_0_23 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_24_V_read_1)" [./pgconv.h:205]   --->   Operation 359 'call' 'p_0_23' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_24)   --->   "%shl_ln68_24 = shl i6 %p_0_23, 1" [./pgconv.h:205]   --->   Operation 360 'shl' 'shl_ln68_24' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_24 = xor i6 %shl_ln68_24, -32" [./pgconv.h:205]   --->   Operation 361 'xor' 'xor_ln68_24' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln700_24 = sext i6 %xor_ln68_24 to i16" [./pgconv.h:207]   --->   Operation 362 'sext' 'sext_ln700_24' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 363 [1/2] (1.35ns)   --->   "%out_buf_all_V_24_loa = load i16* %out_buf_all_V_24_add, align 2" [./pgconv.h:207]   --->   Operation 363 'load' 'out_buf_all_V_24_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 364 [1/1] (1.01ns)   --->   "%add_ln700_24 = add i16 %out_buf_all_V_24_loa, %sext_ln700_24" [./pgconv.h:207]   --->   Operation 364 'add' 'add_ln700_24' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 365 [1/1] (0.42ns)   --->   "%select_ln206_24 = select i1 %icmp_ln206, i16 %add_ln700_24, i16 %sext_ln700_24" [./pgconv.h:206]   --->   Operation 365 'select' 'select_ln206_24' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 366 [1/2] (0.87ns)   --->   "%p_0_24 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_25_V_read_1)" [./pgconv.h:205]   --->   Operation 366 'call' 'p_0_24' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_25)   --->   "%shl_ln68_25 = shl i6 %p_0_24, 1" [./pgconv.h:205]   --->   Operation 367 'shl' 'shl_ln68_25' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_25 = xor i6 %shl_ln68_25, -32" [./pgconv.h:205]   --->   Operation 368 'xor' 'xor_ln68_25' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln700_25 = sext i6 %xor_ln68_25 to i16" [./pgconv.h:207]   --->   Operation 369 'sext' 'sext_ln700_25' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 370 [1/2] (1.35ns)   --->   "%out_buf_all_V_25_loa = load i16* %out_buf_all_V_25_add, align 2" [./pgconv.h:207]   --->   Operation 370 'load' 'out_buf_all_V_25_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 371 [1/1] (1.01ns)   --->   "%add_ln700_25 = add i16 %out_buf_all_V_25_loa, %sext_ln700_25" [./pgconv.h:207]   --->   Operation 371 'add' 'add_ln700_25' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 372 [1/1] (0.42ns)   --->   "%select_ln206_25 = select i1 %icmp_ln206, i16 %add_ln700_25, i16 %sext_ln700_25" [./pgconv.h:206]   --->   Operation 372 'select' 'select_ln206_25' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 373 [1/2] (0.87ns)   --->   "%p_0_25 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_26_V_read_1)" [./pgconv.h:205]   --->   Operation 373 'call' 'p_0_25' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_26)   --->   "%shl_ln68_26 = shl i6 %p_0_25, 1" [./pgconv.h:205]   --->   Operation 374 'shl' 'shl_ln68_26' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_26 = xor i6 %shl_ln68_26, -32" [./pgconv.h:205]   --->   Operation 375 'xor' 'xor_ln68_26' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln700_26 = sext i6 %xor_ln68_26 to i16" [./pgconv.h:207]   --->   Operation 376 'sext' 'sext_ln700_26' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 377 [1/2] (1.35ns)   --->   "%out_buf_all_V_26_loa = load i16* %out_buf_all_V_26_add, align 2" [./pgconv.h:207]   --->   Operation 377 'load' 'out_buf_all_V_26_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 378 [1/1] (1.01ns)   --->   "%add_ln700_26 = add i16 %out_buf_all_V_26_loa, %sext_ln700_26" [./pgconv.h:207]   --->   Operation 378 'add' 'add_ln700_26' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/1] (0.42ns)   --->   "%select_ln206_26 = select i1 %icmp_ln206, i16 %add_ln700_26, i16 %sext_ln700_26" [./pgconv.h:206]   --->   Operation 379 'select' 'select_ln206_26' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 380 [1/2] (0.87ns)   --->   "%p_0_26 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_27_V_read_1)" [./pgconv.h:205]   --->   Operation 380 'call' 'p_0_26' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_27)   --->   "%shl_ln68_27 = shl i6 %p_0_26, 1" [./pgconv.h:205]   --->   Operation 381 'shl' 'shl_ln68_27' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_27 = xor i6 %shl_ln68_27, -32" [./pgconv.h:205]   --->   Operation 382 'xor' 'xor_ln68_27' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln700_27 = sext i6 %xor_ln68_27 to i16" [./pgconv.h:207]   --->   Operation 383 'sext' 'sext_ln700_27' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 384 [1/2] (1.35ns)   --->   "%out_buf_all_V_27_loa = load i16* %out_buf_all_V_27_add, align 2" [./pgconv.h:207]   --->   Operation 384 'load' 'out_buf_all_V_27_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 385 [1/1] (1.01ns)   --->   "%add_ln700_27 = add i16 %out_buf_all_V_27_loa, %sext_ln700_27" [./pgconv.h:207]   --->   Operation 385 'add' 'add_ln700_27' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 386 [1/1] (0.42ns)   --->   "%select_ln206_27 = select i1 %icmp_ln206, i16 %add_ln700_27, i16 %sext_ln700_27" [./pgconv.h:206]   --->   Operation 386 'select' 'select_ln206_27' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 387 [1/2] (0.87ns)   --->   "%p_0_27 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_28_V_read_1)" [./pgconv.h:205]   --->   Operation 387 'call' 'p_0_27' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_28)   --->   "%shl_ln68_28 = shl i6 %p_0_27, 1" [./pgconv.h:205]   --->   Operation 388 'shl' 'shl_ln68_28' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_28 = xor i6 %shl_ln68_28, -32" [./pgconv.h:205]   --->   Operation 389 'xor' 'xor_ln68_28' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln700_28 = sext i6 %xor_ln68_28 to i16" [./pgconv.h:207]   --->   Operation 390 'sext' 'sext_ln700_28' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 391 [1/2] (1.35ns)   --->   "%out_buf_all_V_28_loa = load i16* %out_buf_all_V_28_add, align 2" [./pgconv.h:207]   --->   Operation 391 'load' 'out_buf_all_V_28_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 392 [1/1] (1.01ns)   --->   "%add_ln700_28 = add i16 %out_buf_all_V_28_loa, %sext_ln700_28" [./pgconv.h:207]   --->   Operation 392 'add' 'add_ln700_28' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (0.42ns)   --->   "%select_ln206_28 = select i1 %icmp_ln206, i16 %add_ln700_28, i16 %sext_ln700_28" [./pgconv.h:206]   --->   Operation 393 'select' 'select_ln206_28' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 394 [1/2] (0.87ns)   --->   "%p_0_28 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_29_V_read_1)" [./pgconv.h:205]   --->   Operation 394 'call' 'p_0_28' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_29)   --->   "%shl_ln68_29 = shl i6 %p_0_28, 1" [./pgconv.h:205]   --->   Operation 395 'shl' 'shl_ln68_29' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_29 = xor i6 %shl_ln68_29, -32" [./pgconv.h:205]   --->   Operation 396 'xor' 'xor_ln68_29' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln700_29 = sext i6 %xor_ln68_29 to i16" [./pgconv.h:207]   --->   Operation 397 'sext' 'sext_ln700_29' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 398 [1/2] (1.35ns)   --->   "%out_buf_all_V_29_loa = load i16* %out_buf_all_V_29_add, align 2" [./pgconv.h:207]   --->   Operation 398 'load' 'out_buf_all_V_29_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 399 [1/1] (1.01ns)   --->   "%add_ln700_29 = add i16 %out_buf_all_V_29_loa, %sext_ln700_29" [./pgconv.h:207]   --->   Operation 399 'add' 'add_ln700_29' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/1] (0.42ns)   --->   "%select_ln206_29 = select i1 %icmp_ln206, i16 %add_ln700_29, i16 %sext_ln700_29" [./pgconv.h:206]   --->   Operation 400 'select' 'select_ln206_29' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 401 [1/2] (0.87ns)   --->   "%p_0_29 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_30_V_read_1)" [./pgconv.h:205]   --->   Operation 401 'call' 'p_0_29' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_30)   --->   "%shl_ln68_30 = shl i6 %p_0_29, 1" [./pgconv.h:205]   --->   Operation 402 'shl' 'shl_ln68_30' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 403 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_30 = xor i6 %shl_ln68_30, -32" [./pgconv.h:205]   --->   Operation 403 'xor' 'xor_ln68_30' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln700_30 = sext i6 %xor_ln68_30 to i16" [./pgconv.h:207]   --->   Operation 404 'sext' 'sext_ln700_30' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 405 [1/2] (1.35ns)   --->   "%out_buf_all_V_30_loa = load i16* %out_buf_all_V_30_add, align 2" [./pgconv.h:207]   --->   Operation 405 'load' 'out_buf_all_V_30_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 406 [1/1] (1.01ns)   --->   "%add_ln700_30 = add i16 %out_buf_all_V_30_loa, %sext_ln700_30" [./pgconv.h:207]   --->   Operation 406 'add' 'add_ln700_30' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 407 [1/1] (0.42ns)   --->   "%select_ln206_30 = select i1 %icmp_ln206, i16 %add_ln700_30, i16 %sext_ln700_30" [./pgconv.h:206]   --->   Operation 407 'select' 'select_ln206_30' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 408 [1/2] (0.87ns)   --->   "%p_0_30 = call fastcc i6 @compute_engine_32_1(i32 %act_V, i32 %weights_31_V_read_1)" [./pgconv.h:205]   --->   Operation 408 'call' 'p_0_30' <Predicate = (!icmp_ln184)> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln68_31)   --->   "%shl_ln68_31 = shl i6 %p_0_30, 1" [./pgconv.h:205]   --->   Operation 409 'shl' 'shl_ln68_31' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (0.40ns) (out node of the LUT)   --->   "%xor_ln68_31 = xor i6 %shl_ln68_31, -32" [./pgconv.h:205]   --->   Operation 410 'xor' 'xor_ln68_31' <Predicate = (!icmp_ln184)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln700_31 = sext i6 %xor_ln68_31 to i16" [./pgconv.h:207]   --->   Operation 411 'sext' 'sext_ln700_31' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_7 : Operation 412 [1/2] (1.35ns)   --->   "%out_buf_all_V_31_loa = load i16* %out_buf_all_V_31_add, align 2" [./pgconv.h:207]   --->   Operation 412 'load' 'out_buf_all_V_31_loa' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_7 : Operation 413 [1/1] (1.01ns)   --->   "%add_ln700_31 = add i16 %out_buf_all_V_31_loa, %sext_ln700_31" [./pgconv.h:207]   --->   Operation 413 'add' 'add_ln700_31' <Predicate = (!icmp_ln184 & icmp_ln206)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 414 [1/1] (0.42ns)   --->   "%select_ln206_31 = select i1 %icmp_ln206, i16 %add_ln700_31, i16 %sext_ln700_31" [./pgconv.h:206]   --->   Operation 414 'select' 'select_ln206_31' <Predicate = (!icmp_ln184)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 415 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @Loop_Tile_L_str)"   --->   Operation 415 'specloopname' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_8 : Operation 416 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 784, i64 0)"   --->   Operation 416 'speclooptripcount' 'empty' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_8 : Operation 417 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [./pgconv.h:185]   --->   Operation 417 'specregionbegin' 'tmp' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_8 : Operation 418 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./pgconv.h:186]   --->   Operation 418 'specpipeline' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_8 : Operation 419 [1/1] (1.35ns)   --->   "store i16 %select_ln206, i16* %out_buf_all_V_0_addr, align 2" [./pgconv.h:207]   --->   Operation 419 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 420 [1/1] (1.35ns)   --->   "store i16 %select_ln206_1, i16* %out_buf_all_V_1_addr, align 2" [./pgconv.h:207]   --->   Operation 420 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 421 [1/1] (1.35ns)   --->   "store i16 %select_ln206_2, i16* %out_buf_all_V_2_addr, align 2" [./pgconv.h:207]   --->   Operation 421 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 422 [1/1] (1.35ns)   --->   "store i16 %select_ln206_3, i16* %out_buf_all_V_3_addr, align 2" [./pgconv.h:207]   --->   Operation 422 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 423 [1/1] (1.35ns)   --->   "store i16 %select_ln206_4, i16* %out_buf_all_V_4_addr, align 2" [./pgconv.h:207]   --->   Operation 423 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 424 [1/1] (1.35ns)   --->   "store i16 %select_ln206_5, i16* %out_buf_all_V_5_addr, align 2" [./pgconv.h:207]   --->   Operation 424 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 425 [1/1] (1.35ns)   --->   "store i16 %select_ln206_6, i16* %out_buf_all_V_6_addr, align 2" [./pgconv.h:207]   --->   Operation 425 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 426 [1/1] (1.35ns)   --->   "store i16 %select_ln206_7, i16* %out_buf_all_V_7_addr, align 2" [./pgconv.h:207]   --->   Operation 426 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 427 [1/1] (1.35ns)   --->   "store i16 %select_ln206_8, i16* %out_buf_all_V_8_addr, align 2" [./pgconv.h:207]   --->   Operation 427 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 428 [1/1] (1.35ns)   --->   "store i16 %select_ln206_9, i16* %out_buf_all_V_9_addr, align 2" [./pgconv.h:207]   --->   Operation 428 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 429 [1/1] (1.35ns)   --->   "store i16 %select_ln206_10, i16* %out_buf_all_V_10_add, align 2" [./pgconv.h:207]   --->   Operation 429 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 430 [1/1] (1.35ns)   --->   "store i16 %select_ln206_11, i16* %out_buf_all_V_11_add, align 2" [./pgconv.h:207]   --->   Operation 430 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 431 [1/1] (1.35ns)   --->   "store i16 %select_ln206_12, i16* %out_buf_all_V_12_add, align 2" [./pgconv.h:207]   --->   Operation 431 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 432 [1/1] (1.35ns)   --->   "store i16 %select_ln206_13, i16* %out_buf_all_V_13_add, align 2" [./pgconv.h:207]   --->   Operation 432 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 433 [1/1] (1.35ns)   --->   "store i16 %select_ln206_14, i16* %out_buf_all_V_14_add, align 2" [./pgconv.h:207]   --->   Operation 433 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 434 [1/1] (1.35ns)   --->   "store i16 %select_ln206_15, i16* %out_buf_all_V_15_add, align 2" [./pgconv.h:207]   --->   Operation 434 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 435 [1/1] (1.35ns)   --->   "store i16 %select_ln206_16, i16* %out_buf_all_V_16_add, align 2" [./pgconv.h:207]   --->   Operation 435 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 436 [1/1] (1.35ns)   --->   "store i16 %select_ln206_17, i16* %out_buf_all_V_17_add, align 2" [./pgconv.h:207]   --->   Operation 436 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 437 [1/1] (1.35ns)   --->   "store i16 %select_ln206_18, i16* %out_buf_all_V_18_add, align 2" [./pgconv.h:207]   --->   Operation 437 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 438 [1/1] (1.35ns)   --->   "store i16 %select_ln206_19, i16* %out_buf_all_V_19_add, align 2" [./pgconv.h:207]   --->   Operation 438 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 439 [1/1] (1.35ns)   --->   "store i16 %select_ln206_20, i16* %out_buf_all_V_20_add, align 2" [./pgconv.h:207]   --->   Operation 439 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 440 [1/1] (1.35ns)   --->   "store i16 %select_ln206_21, i16* %out_buf_all_V_21_add, align 2" [./pgconv.h:207]   --->   Operation 440 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 441 [1/1] (1.35ns)   --->   "store i16 %select_ln206_22, i16* %out_buf_all_V_22_add, align 2" [./pgconv.h:207]   --->   Operation 441 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 442 [1/1] (1.35ns)   --->   "store i16 %select_ln206_23, i16* %out_buf_all_V_23_add, align 2" [./pgconv.h:207]   --->   Operation 442 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 443 [1/1] (1.35ns)   --->   "store i16 %select_ln206_24, i16* %out_buf_all_V_24_add, align 2" [./pgconv.h:207]   --->   Operation 443 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 444 [1/1] (1.35ns)   --->   "store i16 %select_ln206_25, i16* %out_buf_all_V_25_add, align 2" [./pgconv.h:207]   --->   Operation 444 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 445 [1/1] (1.35ns)   --->   "store i16 %select_ln206_26, i16* %out_buf_all_V_26_add, align 2" [./pgconv.h:207]   --->   Operation 445 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 446 [1/1] (1.35ns)   --->   "store i16 %select_ln206_27, i16* %out_buf_all_V_27_add, align 2" [./pgconv.h:207]   --->   Operation 446 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 447 [1/1] (1.35ns)   --->   "store i16 %select_ln206_28, i16* %out_buf_all_V_28_add, align 2" [./pgconv.h:207]   --->   Operation 447 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 448 [1/1] (1.35ns)   --->   "store i16 %select_ln206_29, i16* %out_buf_all_V_29_add, align 2" [./pgconv.h:207]   --->   Operation 448 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 449 [1/1] (1.35ns)   --->   "store i16 %select_ln206_30, i16* %out_buf_all_V_30_add, align 2" [./pgconv.h:207]   --->   Operation 449 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 450 [1/1] (1.35ns)   --->   "store i16 %select_ln206_31, i16* %out_buf_all_V_31_add, align 2" [./pgconv.h:207]   --->   Operation 450 'store' <Predicate = (!icmp_ln184)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2034> <RAM>
ST_8 : Operation 451 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp)" [./pgconv.h:218]   --->   Operation 451 'specregionend' 'empty_30' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_8 : Operation 452 [1/1] (0.00ns)   --->   "br label %1" [./pgconv.h:185]   --->   Operation 452 'br' <Predicate = (!icmp_ln184)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "ret void" [./pgconv.h:220]   --->   Operation 453 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.17ns
The critical path consists of the following:
	wire read on port 'H_fmap_out' (./pgconv.h:165) [74]  (0 ns)
	'mul' operation ('mul_ln200', ./pgconv.h:200) [113]  (2.17 ns)

 <State 2>: 3.01ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', ./pgconv.h:189) [124]  (0 ns)
	'icmp' operation ('icmp_ln185', ./pgconv.h:185) [126]  (0.856 ns)
	'select' operation ('select_ln184_1', ./pgconv.h:184) [135]  (0.275 ns)
	'add' operation ('add_ln184', ./pgconv.h:184) [137]  (0.907 ns)
	'add' operation ('add_ln184_1', ./pgconv.h:184) [139]  (0.975 ns)

 <State 3>: 3.2ns
The critical path consists of the following:
	'add' operation ('add_ln200', ./pgconv.h:200) [153]  (0.989 ns)
	'add' operation of DSP[156] ('read_index', ./pgconv.h:200) [156]  (2.21 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('inputs_V_addr', ./pgconv.h:201) [158]  (0 ns)
	'load' operation ('act.V', ./pgconv.h:201) on array 'inputs_V' [159]  (1.35 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'load' operation ('act.V', ./pgconv.h:201) on array 'inputs_V' [159]  (1.35 ns)

 <State 6>: 3.27ns
The critical path consists of the following:
	'call' operation ('p_0', ./pgconv.h:205) to 'compute_engine_32_1' [161]  (3.27 ns)

 <State 7>: 2.79ns
The critical path consists of the following:
	'load' operation ('out_buf_all_V_0_load', ./pgconv.h:207) on array 'out_buf_all_V_0' [166]  (1.35 ns)
	'add' operation ('add_ln700', ./pgconv.h:207) [167]  (1.02 ns)
	'select' operation ('select_ln206', ./pgconv.h:206) [168]  (0.42 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln207', ./pgconv.h:207) of variable 'select_ln206', ./pgconv.h:206 on array 'out_buf_all_V_0' [169]  (1.35 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
