// Seed: 2958193893
module module_0 (
    input uwire id_0
    , id_2
);
  always id_2 <= id_0;
  module_2 modCall_1 (id_0);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6
);
  assign id_3 = 1;
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    input supply0 id_0
);
  wire id_2;
  assign module_0.id_2 = 0;
endmodule
module module_3 (
    input wor id_0,
    input supply1 id_1,
    output wire id_2,
    input wor id_3,
    output wire id_4,
    output wire id_5,
    input tri0 id_6,
    output wire id_7,
    output tri0 id_8
);
  id_10 :
  assert property (@(id_3) id_10)
  else;
  module_2 modCall_1 (id_6);
  assign modCall_1.id_0 = 0;
endmodule
