
Proto_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002474  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08002530  08002530  00012530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025c4  080025c4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080025c4  080025c4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080025c4  080025c4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025c4  080025c4  000125c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080025c8  080025c8  000125c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080025cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  080025d8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  080025d8  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   000096a5  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001972  00000000  00000000  0002971c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ab8  00000000  00000000  0002b090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000084b  00000000  00000000  0002bb48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015188  00000000  00000000  0002c393  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c08d  00000000  00000000  0004151b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000899b6  00000000  00000000  0004d5a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002624  00000000  00000000  000d6f60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000d9584  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002518 	.word	0x08002518

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08002518 	.word	0x08002518

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000220:	f000 fab8 	bl	8000794 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000224:	f000 f80c 	bl	8000240 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000228:	f000 f90e 	bl	8000448 <MX_GPIO_Init>
  MX_TIM1_Init();
 800022c:	f000 f866 	bl	80002fc <MX_TIM1_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  HAL_GPIO_WritePin(GPIOA, LED3_Pin,1);
 8000230:	23a0      	movs	r3, #160	; 0xa0
 8000232:	05db      	lsls	r3, r3, #23
 8000234:	2201      	movs	r2, #1
 8000236:	2108      	movs	r1, #8
 8000238:	0018      	movs	r0, r3
 800023a:	f000 fd49 	bl	8000cd0 <HAL_GPIO_WritePin>
 800023e:	e7f7      	b.n	8000230 <main+0x14>

08000240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000240:	b590      	push	{r4, r7, lr}
 8000242:	b093      	sub	sp, #76	; 0x4c
 8000244:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000246:	2410      	movs	r4, #16
 8000248:	193b      	adds	r3, r7, r4
 800024a:	0018      	movs	r0, r3
 800024c:	2338      	movs	r3, #56	; 0x38
 800024e:	001a      	movs	r2, r3
 8000250:	2100      	movs	r1, #0
 8000252:	f002 f935 	bl	80024c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000256:	003b      	movs	r3, r7
 8000258:	0018      	movs	r0, r3
 800025a:	2310      	movs	r3, #16
 800025c:	001a      	movs	r2, r3
 800025e:	2100      	movs	r1, #0
 8000260:	f002 f92e 	bl	80024c0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000264:	2380      	movs	r3, #128	; 0x80
 8000266:	009b      	lsls	r3, r3, #2
 8000268:	0018      	movs	r0, r3
 800026a:	f000 fd4f 	bl	8000d0c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800026e:	193b      	adds	r3, r7, r4
 8000270:	2202      	movs	r2, #2
 8000272:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000274:	193b      	adds	r3, r7, r4
 8000276:	2280      	movs	r2, #128	; 0x80
 8000278:	0052      	lsls	r2, r2, #1
 800027a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800027c:	0021      	movs	r1, r4
 800027e:	187b      	adds	r3, r7, r1
 8000280:	2200      	movs	r2, #0
 8000282:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000284:	187b      	adds	r3, r7, r1
 8000286:	2240      	movs	r2, #64	; 0x40
 8000288:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800028a:	187b      	adds	r3, r7, r1
 800028c:	2202      	movs	r2, #2
 800028e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000290:	187b      	adds	r3, r7, r1
 8000292:	2202      	movs	r2, #2
 8000294:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000296:	187b      	adds	r3, r7, r1
 8000298:	2200      	movs	r2, #0
 800029a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800029c:	187b      	adds	r3, r7, r1
 800029e:	2208      	movs	r2, #8
 80002a0:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002a2:	187b      	adds	r3, r7, r1
 80002a4:	2280      	movs	r2, #128	; 0x80
 80002a6:	0292      	lsls	r2, r2, #10
 80002a8:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002aa:	187b      	adds	r3, r7, r1
 80002ac:	2280      	movs	r2, #128	; 0x80
 80002ae:	0492      	lsls	r2, r2, #18
 80002b0:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002b2:	187b      	adds	r3, r7, r1
 80002b4:	2280      	movs	r2, #128	; 0x80
 80002b6:	0592      	lsls	r2, r2, #22
 80002b8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002ba:	187b      	adds	r3, r7, r1
 80002bc:	0018      	movs	r0, r3
 80002be:	f000 fd65 	bl	8000d8c <HAL_RCC_OscConfig>
 80002c2:	1e03      	subs	r3, r0, #0
 80002c4:	d001      	beq.n	80002ca <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80002c6:	f000 f993 	bl	80005f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ca:	003b      	movs	r3, r7
 80002cc:	2207      	movs	r2, #7
 80002ce:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002d0:	003b      	movs	r3, r7
 80002d2:	2202      	movs	r2, #2
 80002d4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d6:	003b      	movs	r3, r7
 80002d8:	2200      	movs	r2, #0
 80002da:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002dc:	003b      	movs	r3, r7
 80002de:	2200      	movs	r2, #0
 80002e0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002e2:	003b      	movs	r3, r7
 80002e4:	2102      	movs	r1, #2
 80002e6:	0018      	movs	r0, r3
 80002e8:	f001 f86a 	bl	80013c0 <HAL_RCC_ClockConfig>
 80002ec:	1e03      	subs	r3, r0, #0
 80002ee:	d001      	beq.n	80002f4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80002f0:	f000 f97e 	bl	80005f0 <Error_Handler>
  }
}
 80002f4:	46c0      	nop			; (mov r8, r8)
 80002f6:	46bd      	mov	sp, r7
 80002f8:	b013      	add	sp, #76	; 0x4c
 80002fa:	bd90      	pop	{r4, r7, pc}

080002fc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b098      	sub	sp, #96	; 0x60
 8000300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000302:	2354      	movs	r3, #84	; 0x54
 8000304:	18fb      	adds	r3, r7, r3
 8000306:	0018      	movs	r0, r3
 8000308:	230c      	movs	r3, #12
 800030a:	001a      	movs	r2, r3
 800030c:	2100      	movs	r1, #0
 800030e:	f002 f8d7 	bl	80024c0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000312:	2338      	movs	r3, #56	; 0x38
 8000314:	18fb      	adds	r3, r7, r3
 8000316:	0018      	movs	r0, r3
 8000318:	231c      	movs	r3, #28
 800031a:	001a      	movs	r2, r3
 800031c:	2100      	movs	r1, #0
 800031e:	f002 f8cf 	bl	80024c0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000322:	1d3b      	adds	r3, r7, #4
 8000324:	0018      	movs	r0, r3
 8000326:	2334      	movs	r3, #52	; 0x34
 8000328:	001a      	movs	r2, r3
 800032a:	2100      	movs	r1, #0
 800032c:	f002 f8c8 	bl	80024c0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000330:	4b42      	ldr	r3, [pc, #264]	; (800043c <MX_TIM1_Init+0x140>)
 8000332:	4a43      	ldr	r2, [pc, #268]	; (8000440 <MX_TIM1_Init+0x144>)
 8000334:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000336:	4b41      	ldr	r3, [pc, #260]	; (800043c <MX_TIM1_Init+0x140>)
 8000338:	2200      	movs	r2, #0
 800033a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800033c:	4b3f      	ldr	r3, [pc, #252]	; (800043c <MX_TIM1_Init+0x140>)
 800033e:	2200      	movs	r2, #0
 8000340:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000342:	4b3e      	ldr	r3, [pc, #248]	; (800043c <MX_TIM1_Init+0x140>)
 8000344:	4a3f      	ldr	r2, [pc, #252]	; (8000444 <MX_TIM1_Init+0x148>)
 8000346:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000348:	4b3c      	ldr	r3, [pc, #240]	; (800043c <MX_TIM1_Init+0x140>)
 800034a:	2200      	movs	r2, #0
 800034c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800034e:	4b3b      	ldr	r3, [pc, #236]	; (800043c <MX_TIM1_Init+0x140>)
 8000350:	2200      	movs	r2, #0
 8000352:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000354:	4b39      	ldr	r3, [pc, #228]	; (800043c <MX_TIM1_Init+0x140>)
 8000356:	2280      	movs	r2, #128	; 0x80
 8000358:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800035a:	4b38      	ldr	r3, [pc, #224]	; (800043c <MX_TIM1_Init+0x140>)
 800035c:	0018      	movs	r0, r3
 800035e:	f001 fb33 	bl	80019c8 <HAL_TIM_PWM_Init>
 8000362:	1e03      	subs	r3, r0, #0
 8000364:	d001      	beq.n	800036a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000366:	f000 f943 	bl	80005f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800036a:	2154      	movs	r1, #84	; 0x54
 800036c:	187b      	adds	r3, r7, r1
 800036e:	2200      	movs	r2, #0
 8000370:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000372:	187b      	adds	r3, r7, r1
 8000374:	2200      	movs	r2, #0
 8000376:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000378:	187b      	adds	r3, r7, r1
 800037a:	2200      	movs	r2, #0
 800037c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800037e:	187a      	adds	r2, r7, r1
 8000380:	4b2e      	ldr	r3, [pc, #184]	; (800043c <MX_TIM1_Init+0x140>)
 8000382:	0011      	movs	r1, r2
 8000384:	0018      	movs	r0, r3
 8000386:	f001 ff97 	bl	80022b8 <HAL_TIMEx_MasterConfigSynchronization>
 800038a:	1e03      	subs	r3, r0, #0
 800038c:	d001      	beq.n	8000392 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800038e:	f000 f92f 	bl	80005f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000392:	2138      	movs	r1, #56	; 0x38
 8000394:	187b      	adds	r3, r7, r1
 8000396:	2260      	movs	r2, #96	; 0x60
 8000398:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800039a:	187b      	adds	r3, r7, r1
 800039c:	2200      	movs	r2, #0
 800039e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003a0:	187b      	adds	r3, r7, r1
 80003a2:	2200      	movs	r2, #0
 80003a4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003a6:	187b      	adds	r3, r7, r1
 80003a8:	2200      	movs	r2, #0
 80003aa:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80003ac:	187b      	adds	r3, r7, r1
 80003ae:	2200      	movs	r2, #0
 80003b0:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80003b2:	187b      	adds	r3, r7, r1
 80003b4:	2200      	movs	r2, #0
 80003b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80003b8:	1879      	adds	r1, r7, r1
 80003ba:	4b20      	ldr	r3, [pc, #128]	; (800043c <MX_TIM1_Init+0x140>)
 80003bc:	220c      	movs	r2, #12
 80003be:	0018      	movs	r0, r3
 80003c0:	f001 fb5a 	bl	8001a78 <HAL_TIM_PWM_ConfigChannel>
 80003c4:	1e03      	subs	r3, r0, #0
 80003c6:	d001      	beq.n	80003cc <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 80003c8:	f000 f912 	bl	80005f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80003cc:	1d3b      	adds	r3, r7, #4
 80003ce:	2200      	movs	r2, #0
 80003d0:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80003d2:	1d3b      	adds	r3, r7, #4
 80003d4:	2200      	movs	r2, #0
 80003d6:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80003d8:	1d3b      	adds	r3, r7, #4
 80003da:	2200      	movs	r2, #0
 80003dc:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80003de:	1d3b      	adds	r3, r7, #4
 80003e0:	2200      	movs	r2, #0
 80003e2:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80003e4:	1d3b      	adds	r3, r7, #4
 80003e6:	2200      	movs	r2, #0
 80003e8:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80003ea:	1d3b      	adds	r3, r7, #4
 80003ec:	2280      	movs	r2, #128	; 0x80
 80003ee:	0192      	lsls	r2, r2, #6
 80003f0:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80003f2:	1d3b      	adds	r3, r7, #4
 80003f4:	2200      	movs	r2, #0
 80003f6:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80003f8:	1d3b      	adds	r3, r7, #4
 80003fa:	2200      	movs	r2, #0
 80003fc:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80003fe:	1d3b      	adds	r3, r7, #4
 8000400:	2200      	movs	r2, #0
 8000402:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000404:	1d3b      	adds	r3, r7, #4
 8000406:	2280      	movs	r2, #128	; 0x80
 8000408:	0492      	lsls	r2, r2, #18
 800040a:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800040c:	1d3b      	adds	r3, r7, #4
 800040e:	2200      	movs	r2, #0
 8000410:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000412:	1d3b      	adds	r3, r7, #4
 8000414:	2200      	movs	r2, #0
 8000416:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000418:	1d3b      	adds	r3, r7, #4
 800041a:	2200      	movs	r2, #0
 800041c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800041e:	1d3a      	adds	r2, r7, #4
 8000420:	4b06      	ldr	r3, [pc, #24]	; (800043c <MX_TIM1_Init+0x140>)
 8000422:	0011      	movs	r1, r2
 8000424:	0018      	movs	r0, r3
 8000426:	f001 ffaf 	bl	8002388 <HAL_TIMEx_ConfigBreakDeadTime>
 800042a:	1e03      	subs	r3, r0, #0
 800042c:	d001      	beq.n	8000432 <MX_TIM1_Init+0x136>
  {
    Error_Handler();
 800042e:	f000 f8df 	bl	80005f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000432:	46c0      	nop			; (mov r8, r8)
 8000434:	46bd      	mov	sp, r7
 8000436:	b018      	add	sp, #96	; 0x60
 8000438:	bd80      	pop	{r7, pc}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	20000028 	.word	0x20000028
 8000440:	40012c00 	.word	0x40012c00
 8000444:	0000ffff 	.word	0x0000ffff

08000448 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000448:	b590      	push	{r4, r7, lr}
 800044a:	b089      	sub	sp, #36	; 0x24
 800044c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800044e:	240c      	movs	r4, #12
 8000450:	193b      	adds	r3, r7, r4
 8000452:	0018      	movs	r0, r3
 8000454:	2314      	movs	r3, #20
 8000456:	001a      	movs	r2, r3
 8000458:	2100      	movs	r1, #0
 800045a:	f002 f831 	bl	80024c0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800045e:	4b62      	ldr	r3, [pc, #392]	; (80005e8 <MX_GPIO_Init+0x1a0>)
 8000460:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000462:	4b61      	ldr	r3, [pc, #388]	; (80005e8 <MX_GPIO_Init+0x1a0>)
 8000464:	2104      	movs	r1, #4
 8000466:	430a      	orrs	r2, r1
 8000468:	635a      	str	r2, [r3, #52]	; 0x34
 800046a:	4b5f      	ldr	r3, [pc, #380]	; (80005e8 <MX_GPIO_Init+0x1a0>)
 800046c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800046e:	2204      	movs	r2, #4
 8000470:	4013      	ands	r3, r2
 8000472:	60bb      	str	r3, [r7, #8]
 8000474:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000476:	4b5c      	ldr	r3, [pc, #368]	; (80005e8 <MX_GPIO_Init+0x1a0>)
 8000478:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800047a:	4b5b      	ldr	r3, [pc, #364]	; (80005e8 <MX_GPIO_Init+0x1a0>)
 800047c:	2101      	movs	r1, #1
 800047e:	430a      	orrs	r2, r1
 8000480:	635a      	str	r2, [r3, #52]	; 0x34
 8000482:	4b59      	ldr	r3, [pc, #356]	; (80005e8 <MX_GPIO_Init+0x1a0>)
 8000484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000486:	2201      	movs	r2, #1
 8000488:	4013      	ands	r3, r2
 800048a:	607b      	str	r3, [r7, #4]
 800048c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800048e:	4b56      	ldr	r3, [pc, #344]	; (80005e8 <MX_GPIO_Init+0x1a0>)
 8000490:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000492:	4b55      	ldr	r3, [pc, #340]	; (80005e8 <MX_GPIO_Init+0x1a0>)
 8000494:	2102      	movs	r1, #2
 8000496:	430a      	orrs	r2, r1
 8000498:	635a      	str	r2, [r3, #52]	; 0x34
 800049a:	4b53      	ldr	r3, [pc, #332]	; (80005e8 <MX_GPIO_Init+0x1a0>)
 800049c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800049e:	2202      	movs	r2, #2
 80004a0:	4013      	ands	r3, r2
 80004a2:	603b      	str	r3, [r7, #0]
 80004a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin
 80004a6:	23a0      	movs	r3, #160	; 0xa0
 80004a8:	05db      	lsls	r3, r3, #23
 80004aa:	2200      	movs	r2, #0
 80004ac:	213e      	movs	r1, #62	; 0x3e
 80004ae:	0018      	movs	r0, r3
 80004b0:	f000 fc0e 	bl	8000cd0 <HAL_GPIO_WritePin>
                          |LED5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED6_GPIO_Port, LED6_Pin, GPIO_PIN_RESET);
 80004b4:	4b4d      	ldr	r3, [pc, #308]	; (80005ec <MX_GPIO_Init+0x1a4>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	2102      	movs	r1, #2
 80004ba:	0018      	movs	r0, r3
 80004bc:	f000 fc08 	bl	8000cd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin
                           LED5_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin
 80004c0:	193b      	adds	r3, r7, r4
 80004c2:	223e      	movs	r2, #62	; 0x3e
 80004c4:	601a      	str	r2, [r3, #0]
                          |LED5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c6:	193b      	adds	r3, r7, r4
 80004c8:	2201      	movs	r2, #1
 80004ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004cc:	193b      	adds	r3, r7, r4
 80004ce:	2200      	movs	r2, #0
 80004d0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004d2:	193b      	adds	r3, r7, r4
 80004d4:	2200      	movs	r2, #0
 80004d6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d8:	193a      	adds	r2, r7, r4
 80004da:	23a0      	movs	r3, #160	; 0xa0
 80004dc:	05db      	lsls	r3, r3, #23
 80004de:	0011      	movs	r1, r2
 80004e0:	0018      	movs	r0, r3
 80004e2:	f000 fa91 	bl	8000a08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80004e6:	193b      	adds	r3, r7, r4
 80004e8:	22c0      	movs	r2, #192	; 0xc0
 80004ea:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004ec:	193b      	adds	r3, r7, r4
 80004ee:	2202      	movs	r2, #2
 80004f0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f2:	193b      	adds	r3, r7, r4
 80004f4:	2200      	movs	r2, #0
 80004f6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f8:	193b      	adds	r3, r7, r4
 80004fa:	2200      	movs	r2, #0
 80004fc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80004fe:	193b      	adds	r3, r7, r4
 8000500:	2200      	movs	r2, #0
 8000502:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000504:	193a      	adds	r2, r7, r4
 8000506:	23a0      	movs	r3, #160	; 0xa0
 8000508:	05db      	lsls	r3, r3, #23
 800050a:	0011      	movs	r1, r2
 800050c:	0018      	movs	r0, r3
 800050e:	f000 fa7b 	bl	8000a08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8000512:	193b      	adds	r3, r7, r4
 8000514:	2209      	movs	r2, #9
 8000516:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000518:	193b      	adds	r3, r7, r4
 800051a:	2202      	movs	r2, #2
 800051c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051e:	193b      	adds	r3, r7, r4
 8000520:	2200      	movs	r2, #0
 8000522:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000524:	193b      	adds	r3, r7, r4
 8000526:	2200      	movs	r2, #0
 8000528:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800052a:	193b      	adds	r3, r7, r4
 800052c:	2200      	movs	r2, #0
 800052e:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000530:	193b      	adds	r3, r7, r4
 8000532:	4a2e      	ldr	r2, [pc, #184]	; (80005ec <MX_GPIO_Init+0x1a4>)
 8000534:	0019      	movs	r1, r3
 8000536:	0010      	movs	r0, r2
 8000538:	f000 fa66 	bl	8000a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED6_Pin */
  GPIO_InitStruct.Pin = LED6_Pin;
 800053c:	193b      	adds	r3, r7, r4
 800053e:	2202      	movs	r2, #2
 8000540:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000542:	193b      	adds	r3, r7, r4
 8000544:	2201      	movs	r2, #1
 8000546:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000548:	193b      	adds	r3, r7, r4
 800054a:	2200      	movs	r2, #0
 800054c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800054e:	193b      	adds	r3, r7, r4
 8000550:	2200      	movs	r2, #0
 8000552:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED6_GPIO_Port, &GPIO_InitStruct);
 8000554:	193b      	adds	r3, r7, r4
 8000556:	4a25      	ldr	r2, [pc, #148]	; (80005ec <MX_GPIO_Init+0x1a4>)
 8000558:	0019      	movs	r1, r3
 800055a:	0010      	movs	r0, r2
 800055c:	f000 fa54 	bl	8000a08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000560:	0021      	movs	r1, r4
 8000562:	187b      	adds	r3, r7, r1
 8000564:	22c0      	movs	r2, #192	; 0xc0
 8000566:	0152      	lsls	r2, r2, #5
 8000568:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800056a:	000c      	movs	r4, r1
 800056c:	193b      	adds	r3, r7, r4
 800056e:	2212      	movs	r2, #18
 8000570:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000572:	193b      	adds	r3, r7, r4
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000578:	193b      	adds	r3, r7, r4
 800057a:	2200      	movs	r2, #0
 800057c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 800057e:	193b      	adds	r3, r7, r4
 8000580:	2206      	movs	r2, #6
 8000582:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000584:	193a      	adds	r2, r7, r4
 8000586:	23a0      	movs	r3, #160	; 0xa0
 8000588:	05db      	lsls	r3, r3, #23
 800058a:	0011      	movs	r1, r2
 800058c:	0018      	movs	r0, r3
 800058e:	f000 fa3b 	bl	8000a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000592:	193b      	adds	r3, r7, r4
 8000594:	2280      	movs	r2, #128	; 0x80
 8000596:	0212      	lsls	r2, r2, #8
 8000598:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800059a:	193b      	adds	r3, r7, r4
 800059c:	2203      	movs	r2, #3
 800059e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a0:	193b      	adds	r3, r7, r4
 80005a2:	2200      	movs	r2, #0
 80005a4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a6:	193a      	adds	r2, r7, r4
 80005a8:	23a0      	movs	r3, #160	; 0xa0
 80005aa:	05db      	lsls	r3, r3, #23
 80005ac:	0011      	movs	r1, r2
 80005ae:	0018      	movs	r0, r3
 80005b0:	f000 fa2a 	bl	8000a08 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80005b4:	0021      	movs	r1, r4
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	22c0      	movs	r2, #192	; 0xc0
 80005ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005bc:	187b      	adds	r3, r7, r1
 80005be:	2202      	movs	r2, #2
 80005c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c2:	187b      	adds	r3, r7, r1
 80005c4:	2200      	movs	r2, #0
 80005c6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	2200      	movs	r2, #0
 80005cc:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 80005ce:	187b      	adds	r3, r7, r1
 80005d0:	2200      	movs	r2, #0
 80005d2:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005d4:	187b      	adds	r3, r7, r1
 80005d6:	4a05      	ldr	r2, [pc, #20]	; (80005ec <MX_GPIO_Init+0x1a4>)
 80005d8:	0019      	movs	r1, r3
 80005da:	0010      	movs	r0, r2
 80005dc:	f000 fa14 	bl	8000a08 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005e0:	46c0      	nop			; (mov r8, r8)
 80005e2:	46bd      	mov	sp, r7
 80005e4:	b009      	add	sp, #36	; 0x24
 80005e6:	bd90      	pop	{r4, r7, pc}
 80005e8:	40021000 	.word	0x40021000
 80005ec:	50000400 	.word	0x50000400

080005f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005f4:	b672      	cpsid	i
}
 80005f6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005f8:	e7fe      	b.n	80005f8 <Error_Handler+0x8>
	...

080005fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000602:	4b0f      	ldr	r3, [pc, #60]	; (8000640 <HAL_MspInit+0x44>)
 8000604:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000606:	4b0e      	ldr	r3, [pc, #56]	; (8000640 <HAL_MspInit+0x44>)
 8000608:	2101      	movs	r1, #1
 800060a:	430a      	orrs	r2, r1
 800060c:	641a      	str	r2, [r3, #64]	; 0x40
 800060e:	4b0c      	ldr	r3, [pc, #48]	; (8000640 <HAL_MspInit+0x44>)
 8000610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000612:	2201      	movs	r2, #1
 8000614:	4013      	ands	r3, r2
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800061a:	4b09      	ldr	r3, [pc, #36]	; (8000640 <HAL_MspInit+0x44>)
 800061c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800061e:	4b08      	ldr	r3, [pc, #32]	; (8000640 <HAL_MspInit+0x44>)
 8000620:	2180      	movs	r1, #128	; 0x80
 8000622:	0549      	lsls	r1, r1, #21
 8000624:	430a      	orrs	r2, r1
 8000626:	63da      	str	r2, [r3, #60]	; 0x3c
 8000628:	4b05      	ldr	r3, [pc, #20]	; (8000640 <HAL_MspInit+0x44>)
 800062a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800062c:	2380      	movs	r3, #128	; 0x80
 800062e:	055b      	lsls	r3, r3, #21
 8000630:	4013      	ands	r3, r2
 8000632:	603b      	str	r3, [r7, #0]
 8000634:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	46bd      	mov	sp, r7
 800063a:	b002      	add	sp, #8
 800063c:	bd80      	pop	{r7, pc}
 800063e:	46c0      	nop			; (mov r8, r8)
 8000640:	40021000 	.word	0x40021000

08000644 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000644:	b590      	push	{r4, r7, lr}
 8000646:	b095      	sub	sp, #84	; 0x54
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064c:	233c      	movs	r3, #60	; 0x3c
 800064e:	18fb      	adds	r3, r7, r3
 8000650:	0018      	movs	r0, r3
 8000652:	2314      	movs	r3, #20
 8000654:	001a      	movs	r2, r3
 8000656:	2100      	movs	r1, #0
 8000658:	f001 ff32 	bl	80024c0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800065c:	2414      	movs	r4, #20
 800065e:	193b      	adds	r3, r7, r4
 8000660:	0018      	movs	r0, r3
 8000662:	2328      	movs	r3, #40	; 0x28
 8000664:	001a      	movs	r2, r3
 8000666:	2100      	movs	r1, #0
 8000668:	f001 ff2a 	bl	80024c0 <memset>
  if(htim_pwm->Instance==TIM1)
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a23      	ldr	r2, [pc, #140]	; (8000700 <HAL_TIM_PWM_MspInit+0xbc>)
 8000672:	4293      	cmp	r3, r2
 8000674:	d140      	bne.n	80006f8 <HAL_TIM_PWM_MspInit+0xb4>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000676:	193b      	adds	r3, r7, r4
 8000678:	2280      	movs	r2, #128	; 0x80
 800067a:	0392      	lsls	r2, r2, #14
 800067c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 800067e:	193b      	adds	r3, r7, r4
 8000680:	2200      	movs	r2, #0
 8000682:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000684:	193b      	adds	r3, r7, r4
 8000686:	0018      	movs	r0, r3
 8000688:	f001 f824 	bl	80016d4 <HAL_RCCEx_PeriphCLKConfig>
 800068c:	1e03      	subs	r3, r0, #0
 800068e:	d001      	beq.n	8000694 <HAL_TIM_PWM_MspInit+0x50>
    {
      Error_Handler();
 8000690:	f7ff ffae 	bl	80005f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000694:	4b1b      	ldr	r3, [pc, #108]	; (8000704 <HAL_TIM_PWM_MspInit+0xc0>)
 8000696:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000698:	4b1a      	ldr	r3, [pc, #104]	; (8000704 <HAL_TIM_PWM_MspInit+0xc0>)
 800069a:	2180      	movs	r1, #128	; 0x80
 800069c:	0109      	lsls	r1, r1, #4
 800069e:	430a      	orrs	r2, r1
 80006a0:	641a      	str	r2, [r3, #64]	; 0x40
 80006a2:	4b18      	ldr	r3, [pc, #96]	; (8000704 <HAL_TIM_PWM_MspInit+0xc0>)
 80006a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006a6:	2380      	movs	r3, #128	; 0x80
 80006a8:	011b      	lsls	r3, r3, #4
 80006aa:	4013      	ands	r3, r2
 80006ac:	613b      	str	r3, [r7, #16]
 80006ae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b0:	4b14      	ldr	r3, [pc, #80]	; (8000704 <HAL_TIM_PWM_MspInit+0xc0>)
 80006b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006b4:	4b13      	ldr	r3, [pc, #76]	; (8000704 <HAL_TIM_PWM_MspInit+0xc0>)
 80006b6:	2101      	movs	r1, #1
 80006b8:	430a      	orrs	r2, r1
 80006ba:	635a      	str	r2, [r3, #52]	; 0x34
 80006bc:	4b11      	ldr	r3, [pc, #68]	; (8000704 <HAL_TIM_PWM_MspInit+0xc0>)
 80006be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006c0:	2201      	movs	r2, #1
 80006c2:	4013      	ands	r3, r2
 80006c4:	60fb      	str	r3, [r7, #12]
 80006c6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80006c8:	213c      	movs	r1, #60	; 0x3c
 80006ca:	187b      	adds	r3, r7, r1
 80006cc:	2280      	movs	r2, #128	; 0x80
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	2202      	movs	r2, #2
 80006d6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d8:	187b      	adds	r3, r7, r1
 80006da:	2200      	movs	r2, #0
 80006dc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006de:	187b      	adds	r3, r7, r1
 80006e0:	2200      	movs	r2, #0
 80006e2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80006e4:	187b      	adds	r3, r7, r1
 80006e6:	2202      	movs	r2, #2
 80006e8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ea:	187a      	adds	r2, r7, r1
 80006ec:	23a0      	movs	r3, #160	; 0xa0
 80006ee:	05db      	lsls	r3, r3, #23
 80006f0:	0011      	movs	r1, r2
 80006f2:	0018      	movs	r0, r3
 80006f4:	f000 f988 	bl	8000a08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80006f8:	46c0      	nop			; (mov r8, r8)
 80006fa:	46bd      	mov	sp, r7
 80006fc:	b015      	add	sp, #84	; 0x54
 80006fe:	bd90      	pop	{r4, r7, pc}
 8000700:	40012c00 	.word	0x40012c00
 8000704:	40021000 	.word	0x40021000

08000708 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800070c:	e7fe      	b.n	800070c <NMI_Handler+0x4>

0800070e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800070e:	b580      	push	{r7, lr}
 8000710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000712:	e7fe      	b.n	8000712 <HardFault_Handler+0x4>

08000714 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000718:	46c0      	nop			; (mov r8, r8)
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800071e:	b580      	push	{r7, lr}
 8000720:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000722:	46c0      	nop			; (mov r8, r8)
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}

08000728 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800072c:	f000 f89c 	bl	8000868 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000730:	46c0      	nop			; (mov r8, r8)
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}

08000736 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000736:	b580      	push	{r7, lr}
 8000738:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800073a:	46c0      	nop			; (mov r8, r8)
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}

08000740 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000740:	480d      	ldr	r0, [pc, #52]	; (8000778 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000742:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000744:	f7ff fff7 	bl	8000736 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000748:	480c      	ldr	r0, [pc, #48]	; (800077c <LoopForever+0x6>)
  ldr r1, =_edata
 800074a:	490d      	ldr	r1, [pc, #52]	; (8000780 <LoopForever+0xa>)
  ldr r2, =_sidata
 800074c:	4a0d      	ldr	r2, [pc, #52]	; (8000784 <LoopForever+0xe>)
  movs r3, #0
 800074e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000750:	e002      	b.n	8000758 <LoopCopyDataInit>

08000752 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000752:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000754:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000756:	3304      	adds	r3, #4

08000758 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000758:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800075a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800075c:	d3f9      	bcc.n	8000752 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800075e:	4a0a      	ldr	r2, [pc, #40]	; (8000788 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000760:	4c0a      	ldr	r4, [pc, #40]	; (800078c <LoopForever+0x16>)
  movs r3, #0
 8000762:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000764:	e001      	b.n	800076a <LoopFillZerobss>

08000766 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000766:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000768:	3204      	adds	r2, #4

0800076a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800076a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800076c:	d3fb      	bcc.n	8000766 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800076e:	f001 feaf 	bl	80024d0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000772:	f7ff fd53 	bl	800021c <main>

08000776 <LoopForever>:

LoopForever:
  b LoopForever
 8000776:	e7fe      	b.n	8000776 <LoopForever>
  ldr   r0, =_estack
 8000778:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800077c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000780:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000784:	080025cc 	.word	0x080025cc
  ldr r2, =_sbss
 8000788:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800078c:	20000078 	.word	0x20000078

08000790 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000790:	e7fe      	b.n	8000790 <ADC1_IRQHandler>
	...

08000794 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800079a:	1dfb      	adds	r3, r7, #7
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007a0:	4b0b      	ldr	r3, [pc, #44]	; (80007d0 <HAL_Init+0x3c>)
 80007a2:	681a      	ldr	r2, [r3, #0]
 80007a4:	4b0a      	ldr	r3, [pc, #40]	; (80007d0 <HAL_Init+0x3c>)
 80007a6:	2180      	movs	r1, #128	; 0x80
 80007a8:	0049      	lsls	r1, r1, #1
 80007aa:	430a      	orrs	r2, r1
 80007ac:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007ae:	2003      	movs	r0, #3
 80007b0:	f000 f810 	bl	80007d4 <HAL_InitTick>
 80007b4:	1e03      	subs	r3, r0, #0
 80007b6:	d003      	beq.n	80007c0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80007b8:	1dfb      	adds	r3, r7, #7
 80007ba:	2201      	movs	r2, #1
 80007bc:	701a      	strb	r2, [r3, #0]
 80007be:	e001      	b.n	80007c4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80007c0:	f7ff ff1c 	bl	80005fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007c4:	1dfb      	adds	r3, r7, #7
 80007c6:	781b      	ldrb	r3, [r3, #0]
}
 80007c8:	0018      	movs	r0, r3
 80007ca:	46bd      	mov	sp, r7
 80007cc:	b002      	add	sp, #8
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	40022000 	.word	0x40022000

080007d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007d4:	b590      	push	{r4, r7, lr}
 80007d6:	b085      	sub	sp, #20
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007dc:	230f      	movs	r3, #15
 80007de:	18fb      	adds	r3, r7, r3
 80007e0:	2200      	movs	r2, #0
 80007e2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80007e4:	4b1d      	ldr	r3, [pc, #116]	; (800085c <HAL_InitTick+0x88>)
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d02b      	beq.n	8000844 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80007ec:	4b1c      	ldr	r3, [pc, #112]	; (8000860 <HAL_InitTick+0x8c>)
 80007ee:	681c      	ldr	r4, [r3, #0]
 80007f0:	4b1a      	ldr	r3, [pc, #104]	; (800085c <HAL_InitTick+0x88>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	0019      	movs	r1, r3
 80007f6:	23fa      	movs	r3, #250	; 0xfa
 80007f8:	0098      	lsls	r0, r3, #2
 80007fa:	f7ff fc83 	bl	8000104 <__udivsi3>
 80007fe:	0003      	movs	r3, r0
 8000800:	0019      	movs	r1, r3
 8000802:	0020      	movs	r0, r4
 8000804:	f7ff fc7e 	bl	8000104 <__udivsi3>
 8000808:	0003      	movs	r3, r0
 800080a:	0018      	movs	r0, r3
 800080c:	f000 f8ef 	bl	80009ee <HAL_SYSTICK_Config>
 8000810:	1e03      	subs	r3, r0, #0
 8000812:	d112      	bne.n	800083a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	2b03      	cmp	r3, #3
 8000818:	d80a      	bhi.n	8000830 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800081a:	6879      	ldr	r1, [r7, #4]
 800081c:	2301      	movs	r3, #1
 800081e:	425b      	negs	r3, r3
 8000820:	2200      	movs	r2, #0
 8000822:	0018      	movs	r0, r3
 8000824:	f000 f8ce 	bl	80009c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000828:	4b0e      	ldr	r3, [pc, #56]	; (8000864 <HAL_InitTick+0x90>)
 800082a:	687a      	ldr	r2, [r7, #4]
 800082c:	601a      	str	r2, [r3, #0]
 800082e:	e00d      	b.n	800084c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000830:	230f      	movs	r3, #15
 8000832:	18fb      	adds	r3, r7, r3
 8000834:	2201      	movs	r2, #1
 8000836:	701a      	strb	r2, [r3, #0]
 8000838:	e008      	b.n	800084c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800083a:	230f      	movs	r3, #15
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	2201      	movs	r2, #1
 8000840:	701a      	strb	r2, [r3, #0]
 8000842:	e003      	b.n	800084c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000844:	230f      	movs	r3, #15
 8000846:	18fb      	adds	r3, r7, r3
 8000848:	2201      	movs	r2, #1
 800084a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800084c:	230f      	movs	r3, #15
 800084e:	18fb      	adds	r3, r7, r3
 8000850:	781b      	ldrb	r3, [r3, #0]
}
 8000852:	0018      	movs	r0, r3
 8000854:	46bd      	mov	sp, r7
 8000856:	b005      	add	sp, #20
 8000858:	bd90      	pop	{r4, r7, pc}
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	20000008 	.word	0x20000008
 8000860:	20000000 	.word	0x20000000
 8000864:	20000004 	.word	0x20000004

08000868 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800086c:	4b05      	ldr	r3, [pc, #20]	; (8000884 <HAL_IncTick+0x1c>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	001a      	movs	r2, r3
 8000872:	4b05      	ldr	r3, [pc, #20]	; (8000888 <HAL_IncTick+0x20>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	18d2      	adds	r2, r2, r3
 8000878:	4b03      	ldr	r3, [pc, #12]	; (8000888 <HAL_IncTick+0x20>)
 800087a:	601a      	str	r2, [r3, #0]
}
 800087c:	46c0      	nop			; (mov r8, r8)
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	20000008 	.word	0x20000008
 8000888:	20000074 	.word	0x20000074

0800088c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  return uwTick;
 8000890:	4b02      	ldr	r3, [pc, #8]	; (800089c <HAL_GetTick+0x10>)
 8000892:	681b      	ldr	r3, [r3, #0]
}
 8000894:	0018      	movs	r0, r3
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	46c0      	nop			; (mov r8, r8)
 800089c:	20000074 	.word	0x20000074

080008a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008a0:	b590      	push	{r4, r7, lr}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	0002      	movs	r2, r0
 80008a8:	6039      	str	r1, [r7, #0]
 80008aa:	1dfb      	adds	r3, r7, #7
 80008ac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008ae:	1dfb      	adds	r3, r7, #7
 80008b0:	781b      	ldrb	r3, [r3, #0]
 80008b2:	2b7f      	cmp	r3, #127	; 0x7f
 80008b4:	d828      	bhi.n	8000908 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008b6:	4a2f      	ldr	r2, [pc, #188]	; (8000974 <__NVIC_SetPriority+0xd4>)
 80008b8:	1dfb      	adds	r3, r7, #7
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	b25b      	sxtb	r3, r3
 80008be:	089b      	lsrs	r3, r3, #2
 80008c0:	33c0      	adds	r3, #192	; 0xc0
 80008c2:	009b      	lsls	r3, r3, #2
 80008c4:	589b      	ldr	r3, [r3, r2]
 80008c6:	1dfa      	adds	r2, r7, #7
 80008c8:	7812      	ldrb	r2, [r2, #0]
 80008ca:	0011      	movs	r1, r2
 80008cc:	2203      	movs	r2, #3
 80008ce:	400a      	ands	r2, r1
 80008d0:	00d2      	lsls	r2, r2, #3
 80008d2:	21ff      	movs	r1, #255	; 0xff
 80008d4:	4091      	lsls	r1, r2
 80008d6:	000a      	movs	r2, r1
 80008d8:	43d2      	mvns	r2, r2
 80008da:	401a      	ands	r2, r3
 80008dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	019b      	lsls	r3, r3, #6
 80008e2:	22ff      	movs	r2, #255	; 0xff
 80008e4:	401a      	ands	r2, r3
 80008e6:	1dfb      	adds	r3, r7, #7
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	0018      	movs	r0, r3
 80008ec:	2303      	movs	r3, #3
 80008ee:	4003      	ands	r3, r0
 80008f0:	00db      	lsls	r3, r3, #3
 80008f2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008f4:	481f      	ldr	r0, [pc, #124]	; (8000974 <__NVIC_SetPriority+0xd4>)
 80008f6:	1dfb      	adds	r3, r7, #7
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	b25b      	sxtb	r3, r3
 80008fc:	089b      	lsrs	r3, r3, #2
 80008fe:	430a      	orrs	r2, r1
 8000900:	33c0      	adds	r3, #192	; 0xc0
 8000902:	009b      	lsls	r3, r3, #2
 8000904:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000906:	e031      	b.n	800096c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000908:	4a1b      	ldr	r2, [pc, #108]	; (8000978 <__NVIC_SetPriority+0xd8>)
 800090a:	1dfb      	adds	r3, r7, #7
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	0019      	movs	r1, r3
 8000910:	230f      	movs	r3, #15
 8000912:	400b      	ands	r3, r1
 8000914:	3b08      	subs	r3, #8
 8000916:	089b      	lsrs	r3, r3, #2
 8000918:	3306      	adds	r3, #6
 800091a:	009b      	lsls	r3, r3, #2
 800091c:	18d3      	adds	r3, r2, r3
 800091e:	3304      	adds	r3, #4
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	1dfa      	adds	r2, r7, #7
 8000924:	7812      	ldrb	r2, [r2, #0]
 8000926:	0011      	movs	r1, r2
 8000928:	2203      	movs	r2, #3
 800092a:	400a      	ands	r2, r1
 800092c:	00d2      	lsls	r2, r2, #3
 800092e:	21ff      	movs	r1, #255	; 0xff
 8000930:	4091      	lsls	r1, r2
 8000932:	000a      	movs	r2, r1
 8000934:	43d2      	mvns	r2, r2
 8000936:	401a      	ands	r2, r3
 8000938:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	019b      	lsls	r3, r3, #6
 800093e:	22ff      	movs	r2, #255	; 0xff
 8000940:	401a      	ands	r2, r3
 8000942:	1dfb      	adds	r3, r7, #7
 8000944:	781b      	ldrb	r3, [r3, #0]
 8000946:	0018      	movs	r0, r3
 8000948:	2303      	movs	r3, #3
 800094a:	4003      	ands	r3, r0
 800094c:	00db      	lsls	r3, r3, #3
 800094e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000950:	4809      	ldr	r0, [pc, #36]	; (8000978 <__NVIC_SetPriority+0xd8>)
 8000952:	1dfb      	adds	r3, r7, #7
 8000954:	781b      	ldrb	r3, [r3, #0]
 8000956:	001c      	movs	r4, r3
 8000958:	230f      	movs	r3, #15
 800095a:	4023      	ands	r3, r4
 800095c:	3b08      	subs	r3, #8
 800095e:	089b      	lsrs	r3, r3, #2
 8000960:	430a      	orrs	r2, r1
 8000962:	3306      	adds	r3, #6
 8000964:	009b      	lsls	r3, r3, #2
 8000966:	18c3      	adds	r3, r0, r3
 8000968:	3304      	adds	r3, #4
 800096a:	601a      	str	r2, [r3, #0]
}
 800096c:	46c0      	nop			; (mov r8, r8)
 800096e:	46bd      	mov	sp, r7
 8000970:	b003      	add	sp, #12
 8000972:	bd90      	pop	{r4, r7, pc}
 8000974:	e000e100 	.word	0xe000e100
 8000978:	e000ed00 	.word	0xe000ed00

0800097c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	1e5a      	subs	r2, r3, #1
 8000988:	2380      	movs	r3, #128	; 0x80
 800098a:	045b      	lsls	r3, r3, #17
 800098c:	429a      	cmp	r2, r3
 800098e:	d301      	bcc.n	8000994 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000990:	2301      	movs	r3, #1
 8000992:	e010      	b.n	80009b6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000994:	4b0a      	ldr	r3, [pc, #40]	; (80009c0 <SysTick_Config+0x44>)
 8000996:	687a      	ldr	r2, [r7, #4]
 8000998:	3a01      	subs	r2, #1
 800099a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800099c:	2301      	movs	r3, #1
 800099e:	425b      	negs	r3, r3
 80009a0:	2103      	movs	r1, #3
 80009a2:	0018      	movs	r0, r3
 80009a4:	f7ff ff7c 	bl	80008a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009a8:	4b05      	ldr	r3, [pc, #20]	; (80009c0 <SysTick_Config+0x44>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ae:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <SysTick_Config+0x44>)
 80009b0:	2207      	movs	r2, #7
 80009b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009b4:	2300      	movs	r3, #0
}
 80009b6:	0018      	movs	r0, r3
 80009b8:	46bd      	mov	sp, r7
 80009ba:	b002      	add	sp, #8
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	46c0      	nop			; (mov r8, r8)
 80009c0:	e000e010 	.word	0xe000e010

080009c4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	60b9      	str	r1, [r7, #8]
 80009cc:	607a      	str	r2, [r7, #4]
 80009ce:	210f      	movs	r1, #15
 80009d0:	187b      	adds	r3, r7, r1
 80009d2:	1c02      	adds	r2, r0, #0
 80009d4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80009d6:	68ba      	ldr	r2, [r7, #8]
 80009d8:	187b      	adds	r3, r7, r1
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	b25b      	sxtb	r3, r3
 80009de:	0011      	movs	r1, r2
 80009e0:	0018      	movs	r0, r3
 80009e2:	f7ff ff5d 	bl	80008a0 <__NVIC_SetPriority>
}
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	46bd      	mov	sp, r7
 80009ea:	b004      	add	sp, #16
 80009ec:	bd80      	pop	{r7, pc}

080009ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009ee:	b580      	push	{r7, lr}
 80009f0:	b082      	sub	sp, #8
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	0018      	movs	r0, r3
 80009fa:	f7ff ffbf 	bl	800097c <SysTick_Config>
 80009fe:	0003      	movs	r3, r0
}
 8000a00:	0018      	movs	r0, r3
 8000a02:	46bd      	mov	sp, r7
 8000a04:	b002      	add	sp, #8
 8000a06:	bd80      	pop	{r7, pc}

08000a08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b086      	sub	sp, #24
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a12:	2300      	movs	r3, #0
 8000a14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a16:	e147      	b.n	8000ca8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	2101      	movs	r1, #1
 8000a1e:	697a      	ldr	r2, [r7, #20]
 8000a20:	4091      	lsls	r1, r2
 8000a22:	000a      	movs	r2, r1
 8000a24:	4013      	ands	r3, r2
 8000a26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d100      	bne.n	8000a30 <HAL_GPIO_Init+0x28>
 8000a2e:	e138      	b.n	8000ca2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	685b      	ldr	r3, [r3, #4]
 8000a34:	2203      	movs	r2, #3
 8000a36:	4013      	ands	r3, r2
 8000a38:	2b01      	cmp	r3, #1
 8000a3a:	d005      	beq.n	8000a48 <HAL_GPIO_Init+0x40>
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	685b      	ldr	r3, [r3, #4]
 8000a40:	2203      	movs	r2, #3
 8000a42:	4013      	ands	r3, r2
 8000a44:	2b02      	cmp	r3, #2
 8000a46:	d130      	bne.n	8000aaa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	689b      	ldr	r3, [r3, #8]
 8000a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000a4e:	697b      	ldr	r3, [r7, #20]
 8000a50:	005b      	lsls	r3, r3, #1
 8000a52:	2203      	movs	r2, #3
 8000a54:	409a      	lsls	r2, r3
 8000a56:	0013      	movs	r3, r2
 8000a58:	43da      	mvns	r2, r3
 8000a5a:	693b      	ldr	r3, [r7, #16]
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a60:	683b      	ldr	r3, [r7, #0]
 8000a62:	68da      	ldr	r2, [r3, #12]
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	005b      	lsls	r3, r3, #1
 8000a68:	409a      	lsls	r2, r3
 8000a6a:	0013      	movs	r3, r2
 8000a6c:	693a      	ldr	r2, [r7, #16]
 8000a6e:	4313      	orrs	r3, r2
 8000a70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	693a      	ldr	r2, [r7, #16]
 8000a76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000a7e:	2201      	movs	r2, #1
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	409a      	lsls	r2, r3
 8000a84:	0013      	movs	r3, r2
 8000a86:	43da      	mvns	r2, r3
 8000a88:	693b      	ldr	r3, [r7, #16]
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	091b      	lsrs	r3, r3, #4
 8000a94:	2201      	movs	r2, #1
 8000a96:	401a      	ands	r2, r3
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	409a      	lsls	r2, r3
 8000a9c:	0013      	movs	r3, r2
 8000a9e:	693a      	ldr	r2, [r7, #16]
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	693a      	ldr	r2, [r7, #16]
 8000aa8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	2203      	movs	r2, #3
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	2b03      	cmp	r3, #3
 8000ab4:	d017      	beq.n	8000ae6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	68db      	ldr	r3, [r3, #12]
 8000aba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	005b      	lsls	r3, r3, #1
 8000ac0:	2203      	movs	r2, #3
 8000ac2:	409a      	lsls	r2, r3
 8000ac4:	0013      	movs	r3, r2
 8000ac6:	43da      	mvns	r2, r3
 8000ac8:	693b      	ldr	r3, [r7, #16]
 8000aca:	4013      	ands	r3, r2
 8000acc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	689a      	ldr	r2, [r3, #8]
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	005b      	lsls	r3, r3, #1
 8000ad6:	409a      	lsls	r2, r3
 8000ad8:	0013      	movs	r3, r2
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	4313      	orrs	r3, r2
 8000ade:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	2203      	movs	r2, #3
 8000aec:	4013      	ands	r3, r2
 8000aee:	2b02      	cmp	r3, #2
 8000af0:	d123      	bne.n	8000b3a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	08da      	lsrs	r2, r3, #3
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	3208      	adds	r2, #8
 8000afa:	0092      	lsls	r2, r2, #2
 8000afc:	58d3      	ldr	r3, [r2, r3]
 8000afe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	2207      	movs	r2, #7
 8000b04:	4013      	ands	r3, r2
 8000b06:	009b      	lsls	r3, r3, #2
 8000b08:	220f      	movs	r2, #15
 8000b0a:	409a      	lsls	r2, r3
 8000b0c:	0013      	movs	r3, r2
 8000b0e:	43da      	mvns	r2, r3
 8000b10:	693b      	ldr	r3, [r7, #16]
 8000b12:	4013      	ands	r3, r2
 8000b14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	691a      	ldr	r2, [r3, #16]
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	2107      	movs	r1, #7
 8000b1e:	400b      	ands	r3, r1
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	409a      	lsls	r2, r3
 8000b24:	0013      	movs	r3, r2
 8000b26:	693a      	ldr	r2, [r7, #16]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b2c:	697b      	ldr	r3, [r7, #20]
 8000b2e:	08da      	lsrs	r2, r3, #3
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	3208      	adds	r2, #8
 8000b34:	0092      	lsls	r2, r2, #2
 8000b36:	6939      	ldr	r1, [r7, #16]
 8000b38:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	2203      	movs	r2, #3
 8000b46:	409a      	lsls	r2, r3
 8000b48:	0013      	movs	r3, r2
 8000b4a:	43da      	mvns	r2, r3
 8000b4c:	693b      	ldr	r3, [r7, #16]
 8000b4e:	4013      	ands	r3, r2
 8000b50:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	2203      	movs	r2, #3
 8000b58:	401a      	ands	r2, r3
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	005b      	lsls	r3, r3, #1
 8000b5e:	409a      	lsls	r2, r3
 8000b60:	0013      	movs	r3, r2
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	693a      	ldr	r2, [r7, #16]
 8000b6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b6e:	683b      	ldr	r3, [r7, #0]
 8000b70:	685a      	ldr	r2, [r3, #4]
 8000b72:	23c0      	movs	r3, #192	; 0xc0
 8000b74:	029b      	lsls	r3, r3, #10
 8000b76:	4013      	ands	r3, r2
 8000b78:	d100      	bne.n	8000b7c <HAL_GPIO_Init+0x174>
 8000b7a:	e092      	b.n	8000ca2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000b7c:	4a50      	ldr	r2, [pc, #320]	; (8000cc0 <HAL_GPIO_Init+0x2b8>)
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	089b      	lsrs	r3, r3, #2
 8000b82:	3318      	adds	r3, #24
 8000b84:	009b      	lsls	r3, r3, #2
 8000b86:	589b      	ldr	r3, [r3, r2]
 8000b88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000b8a:	697b      	ldr	r3, [r7, #20]
 8000b8c:	2203      	movs	r2, #3
 8000b8e:	4013      	ands	r3, r2
 8000b90:	00db      	lsls	r3, r3, #3
 8000b92:	220f      	movs	r2, #15
 8000b94:	409a      	lsls	r2, r3
 8000b96:	0013      	movs	r3, r2
 8000b98:	43da      	mvns	r2, r3
 8000b9a:	693b      	ldr	r3, [r7, #16]
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	23a0      	movs	r3, #160	; 0xa0
 8000ba4:	05db      	lsls	r3, r3, #23
 8000ba6:	429a      	cmp	r2, r3
 8000ba8:	d013      	beq.n	8000bd2 <HAL_GPIO_Init+0x1ca>
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4a45      	ldr	r2, [pc, #276]	; (8000cc4 <HAL_GPIO_Init+0x2bc>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d00d      	beq.n	8000bce <HAL_GPIO_Init+0x1c6>
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4a44      	ldr	r2, [pc, #272]	; (8000cc8 <HAL_GPIO_Init+0x2c0>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	d007      	beq.n	8000bca <HAL_GPIO_Init+0x1c2>
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4a43      	ldr	r2, [pc, #268]	; (8000ccc <HAL_GPIO_Init+0x2c4>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d101      	bne.n	8000bc6 <HAL_GPIO_Init+0x1be>
 8000bc2:	2303      	movs	r3, #3
 8000bc4:	e006      	b.n	8000bd4 <HAL_GPIO_Init+0x1cc>
 8000bc6:	2305      	movs	r3, #5
 8000bc8:	e004      	b.n	8000bd4 <HAL_GPIO_Init+0x1cc>
 8000bca:	2302      	movs	r3, #2
 8000bcc:	e002      	b.n	8000bd4 <HAL_GPIO_Init+0x1cc>
 8000bce:	2301      	movs	r3, #1
 8000bd0:	e000      	b.n	8000bd4 <HAL_GPIO_Init+0x1cc>
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	697a      	ldr	r2, [r7, #20]
 8000bd6:	2103      	movs	r1, #3
 8000bd8:	400a      	ands	r2, r1
 8000bda:	00d2      	lsls	r2, r2, #3
 8000bdc:	4093      	lsls	r3, r2
 8000bde:	693a      	ldr	r2, [r7, #16]
 8000be0:	4313      	orrs	r3, r2
 8000be2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000be4:	4936      	ldr	r1, [pc, #216]	; (8000cc0 <HAL_GPIO_Init+0x2b8>)
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	089b      	lsrs	r3, r3, #2
 8000bea:	3318      	adds	r3, #24
 8000bec:	009b      	lsls	r3, r3, #2
 8000bee:	693a      	ldr	r2, [r7, #16]
 8000bf0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000bf2:	4b33      	ldr	r3, [pc, #204]	; (8000cc0 <HAL_GPIO_Init+0x2b8>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	43da      	mvns	r2, r3
 8000bfc:	693b      	ldr	r3, [r7, #16]
 8000bfe:	4013      	ands	r3, r2
 8000c00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	685a      	ldr	r2, [r3, #4]
 8000c06:	2380      	movs	r3, #128	; 0x80
 8000c08:	035b      	lsls	r3, r3, #13
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	d003      	beq.n	8000c16 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	4313      	orrs	r3, r2
 8000c14:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000c16:	4b2a      	ldr	r3, [pc, #168]	; (8000cc0 <HAL_GPIO_Init+0x2b8>)
 8000c18:	693a      	ldr	r2, [r7, #16]
 8000c1a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000c1c:	4b28      	ldr	r3, [pc, #160]	; (8000cc0 <HAL_GPIO_Init+0x2b8>)
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	43da      	mvns	r2, r3
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	4013      	ands	r3, r2
 8000c2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	685a      	ldr	r2, [r3, #4]
 8000c30:	2380      	movs	r3, #128	; 0x80
 8000c32:	039b      	lsls	r3, r3, #14
 8000c34:	4013      	ands	r3, r2
 8000c36:	d003      	beq.n	8000c40 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000c38:	693a      	ldr	r2, [r7, #16]
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000c40:	4b1f      	ldr	r3, [pc, #124]	; (8000cc0 <HAL_GPIO_Init+0x2b8>)
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000c46:	4a1e      	ldr	r2, [pc, #120]	; (8000cc0 <HAL_GPIO_Init+0x2b8>)
 8000c48:	2384      	movs	r3, #132	; 0x84
 8000c4a:	58d3      	ldr	r3, [r2, r3]
 8000c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	43da      	mvns	r2, r3
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	4013      	ands	r3, r2
 8000c56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	685a      	ldr	r2, [r3, #4]
 8000c5c:	2380      	movs	r3, #128	; 0x80
 8000c5e:	029b      	lsls	r3, r3, #10
 8000c60:	4013      	ands	r3, r2
 8000c62:	d003      	beq.n	8000c6c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000c6c:	4914      	ldr	r1, [pc, #80]	; (8000cc0 <HAL_GPIO_Init+0x2b8>)
 8000c6e:	2284      	movs	r2, #132	; 0x84
 8000c70:	693b      	ldr	r3, [r7, #16]
 8000c72:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000c74:	4a12      	ldr	r2, [pc, #72]	; (8000cc0 <HAL_GPIO_Init+0x2b8>)
 8000c76:	2380      	movs	r3, #128	; 0x80
 8000c78:	58d3      	ldr	r3, [r2, r3]
 8000c7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	43da      	mvns	r2, r3
 8000c80:	693b      	ldr	r3, [r7, #16]
 8000c82:	4013      	ands	r3, r2
 8000c84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685a      	ldr	r2, [r3, #4]
 8000c8a:	2380      	movs	r3, #128	; 0x80
 8000c8c:	025b      	lsls	r3, r3, #9
 8000c8e:	4013      	ands	r3, r2
 8000c90:	d003      	beq.n	8000c9a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000c92:	693a      	ldr	r2, [r7, #16]
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	4313      	orrs	r3, r2
 8000c98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000c9a:	4909      	ldr	r1, [pc, #36]	; (8000cc0 <HAL_GPIO_Init+0x2b8>)
 8000c9c:	2280      	movs	r2, #128	; 0x80
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000ca2:	697b      	ldr	r3, [r7, #20]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	40da      	lsrs	r2, r3
 8000cb0:	1e13      	subs	r3, r2, #0
 8000cb2:	d000      	beq.n	8000cb6 <HAL_GPIO_Init+0x2ae>
 8000cb4:	e6b0      	b.n	8000a18 <HAL_GPIO_Init+0x10>
  }
}
 8000cb6:	46c0      	nop			; (mov r8, r8)
 8000cb8:	46c0      	nop			; (mov r8, r8)
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	b006      	add	sp, #24
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40021800 	.word	0x40021800
 8000cc4:	50000400 	.word	0x50000400
 8000cc8:	50000800 	.word	0x50000800
 8000ccc:	50000c00 	.word	0x50000c00

08000cd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	0008      	movs	r0, r1
 8000cda:	0011      	movs	r1, r2
 8000cdc:	1cbb      	adds	r3, r7, #2
 8000cde:	1c02      	adds	r2, r0, #0
 8000ce0:	801a      	strh	r2, [r3, #0]
 8000ce2:	1c7b      	adds	r3, r7, #1
 8000ce4:	1c0a      	adds	r2, r1, #0
 8000ce6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ce8:	1c7b      	adds	r3, r7, #1
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d004      	beq.n	8000cfa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000cf0:	1cbb      	adds	r3, r7, #2
 8000cf2:	881a      	ldrh	r2, [r3, #0]
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000cf8:	e003      	b.n	8000d02 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cfa:	1cbb      	adds	r3, r7, #2
 8000cfc:	881a      	ldrh	r2, [r3, #0]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d02:	46c0      	nop			; (mov r8, r8)
 8000d04:	46bd      	mov	sp, r7
 8000d06:	b002      	add	sp, #8
 8000d08:	bd80      	pop	{r7, pc}
	...

08000d0c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000d14:	4b19      	ldr	r3, [pc, #100]	; (8000d7c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a19      	ldr	r2, [pc, #100]	; (8000d80 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	0019      	movs	r1, r3
 8000d1e:	4b17      	ldr	r3, [pc, #92]	; (8000d7c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000d20:	687a      	ldr	r2, [r7, #4]
 8000d22:	430a      	orrs	r2, r1
 8000d24:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000d26:	687a      	ldr	r2, [r7, #4]
 8000d28:	2380      	movs	r3, #128	; 0x80
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d11f      	bne.n	8000d70 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8000d30:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000d32:	681a      	ldr	r2, [r3, #0]
 8000d34:	0013      	movs	r3, r2
 8000d36:	005b      	lsls	r3, r3, #1
 8000d38:	189b      	adds	r3, r3, r2
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	4912      	ldr	r1, [pc, #72]	; (8000d88 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f7ff f9e0 	bl	8000104 <__udivsi3>
 8000d44:	0003      	movs	r3, r0
 8000d46:	3301      	adds	r3, #1
 8000d48:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000d4a:	e008      	b.n	8000d5e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d003      	beq.n	8000d5a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	3b01      	subs	r3, #1
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	e001      	b.n	8000d5e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	e009      	b.n	8000d72 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000d5e:	4b07      	ldr	r3, [pc, #28]	; (8000d7c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000d60:	695a      	ldr	r2, [r3, #20]
 8000d62:	2380      	movs	r3, #128	; 0x80
 8000d64:	00db      	lsls	r3, r3, #3
 8000d66:	401a      	ands	r2, r3
 8000d68:	2380      	movs	r3, #128	; 0x80
 8000d6a:	00db      	lsls	r3, r3, #3
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	d0ed      	beq.n	8000d4c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000d70:	2300      	movs	r3, #0
}
 8000d72:	0018      	movs	r0, r3
 8000d74:	46bd      	mov	sp, r7
 8000d76:	b004      	add	sp, #16
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	46c0      	nop			; (mov r8, r8)
 8000d7c:	40007000 	.word	0x40007000
 8000d80:	fffff9ff 	.word	0xfffff9ff
 8000d84:	20000000 	.word	0x20000000
 8000d88:	000f4240 	.word	0x000f4240

08000d8c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b088      	sub	sp, #32
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d101      	bne.n	8000d9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	e2fe      	b.n	800139c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	2201      	movs	r2, #1
 8000da4:	4013      	ands	r3, r2
 8000da6:	d100      	bne.n	8000daa <HAL_RCC_OscConfig+0x1e>
 8000da8:	e07c      	b.n	8000ea4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000daa:	4bc3      	ldr	r3, [pc, #780]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000dac:	689b      	ldr	r3, [r3, #8]
 8000dae:	2238      	movs	r2, #56	; 0x38
 8000db0:	4013      	ands	r3, r2
 8000db2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000db4:	4bc0      	ldr	r3, [pc, #768]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	2203      	movs	r2, #3
 8000dba:	4013      	ands	r3, r2
 8000dbc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8000dbe:	69bb      	ldr	r3, [r7, #24]
 8000dc0:	2b10      	cmp	r3, #16
 8000dc2:	d102      	bne.n	8000dca <HAL_RCC_OscConfig+0x3e>
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	2b03      	cmp	r3, #3
 8000dc8:	d002      	beq.n	8000dd0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000dca:	69bb      	ldr	r3, [r7, #24]
 8000dcc:	2b08      	cmp	r3, #8
 8000dce:	d10b      	bne.n	8000de8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dd0:	4bb9      	ldr	r3, [pc, #740]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000dd2:	681a      	ldr	r2, [r3, #0]
 8000dd4:	2380      	movs	r3, #128	; 0x80
 8000dd6:	029b      	lsls	r3, r3, #10
 8000dd8:	4013      	ands	r3, r2
 8000dda:	d062      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x116>
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d15e      	bne.n	8000ea2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000de4:	2301      	movs	r3, #1
 8000de6:	e2d9      	b.n	800139c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	685a      	ldr	r2, [r3, #4]
 8000dec:	2380      	movs	r3, #128	; 0x80
 8000dee:	025b      	lsls	r3, r3, #9
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d107      	bne.n	8000e04 <HAL_RCC_OscConfig+0x78>
 8000df4:	4bb0      	ldr	r3, [pc, #704]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000df6:	681a      	ldr	r2, [r3, #0]
 8000df8:	4baf      	ldr	r3, [pc, #700]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000dfa:	2180      	movs	r1, #128	; 0x80
 8000dfc:	0249      	lsls	r1, r1, #9
 8000dfe:	430a      	orrs	r2, r1
 8000e00:	601a      	str	r2, [r3, #0]
 8000e02:	e020      	b.n	8000e46 <HAL_RCC_OscConfig+0xba>
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	685a      	ldr	r2, [r3, #4]
 8000e08:	23a0      	movs	r3, #160	; 0xa0
 8000e0a:	02db      	lsls	r3, r3, #11
 8000e0c:	429a      	cmp	r2, r3
 8000e0e:	d10e      	bne.n	8000e2e <HAL_RCC_OscConfig+0xa2>
 8000e10:	4ba9      	ldr	r3, [pc, #676]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	4ba8      	ldr	r3, [pc, #672]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000e16:	2180      	movs	r1, #128	; 0x80
 8000e18:	02c9      	lsls	r1, r1, #11
 8000e1a:	430a      	orrs	r2, r1
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	4ba6      	ldr	r3, [pc, #664]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	4ba5      	ldr	r3, [pc, #660]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000e24:	2180      	movs	r1, #128	; 0x80
 8000e26:	0249      	lsls	r1, r1, #9
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	e00b      	b.n	8000e46 <HAL_RCC_OscConfig+0xba>
 8000e2e:	4ba2      	ldr	r3, [pc, #648]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	4ba1      	ldr	r3, [pc, #644]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000e34:	49a1      	ldr	r1, [pc, #644]	; (80010bc <HAL_RCC_OscConfig+0x330>)
 8000e36:	400a      	ands	r2, r1
 8000e38:	601a      	str	r2, [r3, #0]
 8000e3a:	4b9f      	ldr	r3, [pc, #636]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	4b9e      	ldr	r3, [pc, #632]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000e40:	499f      	ldr	r1, [pc, #636]	; (80010c0 <HAL_RCC_OscConfig+0x334>)
 8000e42:	400a      	ands	r2, r1
 8000e44:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d014      	beq.n	8000e78 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e4e:	f7ff fd1d 	bl	800088c <HAL_GetTick>
 8000e52:	0003      	movs	r3, r0
 8000e54:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e56:	e008      	b.n	8000e6a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e58:	f7ff fd18 	bl	800088c <HAL_GetTick>
 8000e5c:	0002      	movs	r2, r0
 8000e5e:	693b      	ldr	r3, [r7, #16]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	2b64      	cmp	r3, #100	; 0x64
 8000e64:	d901      	bls.n	8000e6a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000e66:	2303      	movs	r3, #3
 8000e68:	e298      	b.n	800139c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e6a:	4b93      	ldr	r3, [pc, #588]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000e6c:	681a      	ldr	r2, [r3, #0]
 8000e6e:	2380      	movs	r3, #128	; 0x80
 8000e70:	029b      	lsls	r3, r3, #10
 8000e72:	4013      	ands	r3, r2
 8000e74:	d0f0      	beq.n	8000e58 <HAL_RCC_OscConfig+0xcc>
 8000e76:	e015      	b.n	8000ea4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e78:	f7ff fd08 	bl	800088c <HAL_GetTick>
 8000e7c:	0003      	movs	r3, r0
 8000e7e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e80:	e008      	b.n	8000e94 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e82:	f7ff fd03 	bl	800088c <HAL_GetTick>
 8000e86:	0002      	movs	r2, r0
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	1ad3      	subs	r3, r2, r3
 8000e8c:	2b64      	cmp	r3, #100	; 0x64
 8000e8e:	d901      	bls.n	8000e94 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000e90:	2303      	movs	r3, #3
 8000e92:	e283      	b.n	800139c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e94:	4b88      	ldr	r3, [pc, #544]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	2380      	movs	r3, #128	; 0x80
 8000e9a:	029b      	lsls	r3, r3, #10
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	d1f0      	bne.n	8000e82 <HAL_RCC_OscConfig+0xf6>
 8000ea0:	e000      	b.n	8000ea4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ea2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	2202      	movs	r2, #2
 8000eaa:	4013      	ands	r3, r2
 8000eac:	d100      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x124>
 8000eae:	e099      	b.n	8000fe4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000eb0:	4b81      	ldr	r3, [pc, #516]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000eb2:	689b      	ldr	r3, [r3, #8]
 8000eb4:	2238      	movs	r2, #56	; 0x38
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000eba:	4b7f      	ldr	r3, [pc, #508]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000ebc:	68db      	ldr	r3, [r3, #12]
 8000ebe:	2203      	movs	r2, #3
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8000ec4:	69bb      	ldr	r3, [r7, #24]
 8000ec6:	2b10      	cmp	r3, #16
 8000ec8:	d102      	bne.n	8000ed0 <HAL_RCC_OscConfig+0x144>
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d002      	beq.n	8000ed6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000ed0:	69bb      	ldr	r3, [r7, #24]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d135      	bne.n	8000f42 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ed6:	4b78      	ldr	r3, [pc, #480]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	2380      	movs	r3, #128	; 0x80
 8000edc:	00db      	lsls	r3, r3, #3
 8000ede:	4013      	ands	r3, r2
 8000ee0:	d005      	beq.n	8000eee <HAL_RCC_OscConfig+0x162>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	68db      	ldr	r3, [r3, #12]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d101      	bne.n	8000eee <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e256      	b.n	800139c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eee:	4b72      	ldr	r3, [pc, #456]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	4a74      	ldr	r2, [pc, #464]	; (80010c4 <HAL_RCC_OscConfig+0x338>)
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	0019      	movs	r1, r3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	695b      	ldr	r3, [r3, #20]
 8000efc:	021a      	lsls	r2, r3, #8
 8000efe:	4b6e      	ldr	r3, [pc, #440]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000f00:	430a      	orrs	r2, r1
 8000f02:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f04:	69bb      	ldr	r3, [r7, #24]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d112      	bne.n	8000f30 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000f0a:	4b6b      	ldr	r3, [pc, #428]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a6e      	ldr	r2, [pc, #440]	; (80010c8 <HAL_RCC_OscConfig+0x33c>)
 8000f10:	4013      	ands	r3, r2
 8000f12:	0019      	movs	r1, r3
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	691a      	ldr	r2, [r3, #16]
 8000f18:	4b67      	ldr	r3, [pc, #412]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000f1a:	430a      	orrs	r2, r1
 8000f1c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000f1e:	4b66      	ldr	r3, [pc, #408]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	0adb      	lsrs	r3, r3, #11
 8000f24:	2207      	movs	r2, #7
 8000f26:	4013      	ands	r3, r2
 8000f28:	4a68      	ldr	r2, [pc, #416]	; (80010cc <HAL_RCC_OscConfig+0x340>)
 8000f2a:	40da      	lsrs	r2, r3
 8000f2c:	4b68      	ldr	r3, [pc, #416]	; (80010d0 <HAL_RCC_OscConfig+0x344>)
 8000f2e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000f30:	4b68      	ldr	r3, [pc, #416]	; (80010d4 <HAL_RCC_OscConfig+0x348>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	0018      	movs	r0, r3
 8000f36:	f7ff fc4d 	bl	80007d4 <HAL_InitTick>
 8000f3a:	1e03      	subs	r3, r0, #0
 8000f3c:	d051      	beq.n	8000fe2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e22c      	b.n	800139c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	68db      	ldr	r3, [r3, #12]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d030      	beq.n	8000fac <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000f4a:	4b5b      	ldr	r3, [pc, #364]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a5e      	ldr	r2, [pc, #376]	; (80010c8 <HAL_RCC_OscConfig+0x33c>)
 8000f50:	4013      	ands	r3, r2
 8000f52:	0019      	movs	r1, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	691a      	ldr	r2, [r3, #16]
 8000f58:	4b57      	ldr	r3, [pc, #348]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000f5a:	430a      	orrs	r2, r1
 8000f5c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8000f5e:	4b56      	ldr	r3, [pc, #344]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	4b55      	ldr	r3, [pc, #340]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000f64:	2180      	movs	r1, #128	; 0x80
 8000f66:	0049      	lsls	r1, r1, #1
 8000f68:	430a      	orrs	r2, r1
 8000f6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f6c:	f7ff fc8e 	bl	800088c <HAL_GetTick>
 8000f70:	0003      	movs	r3, r0
 8000f72:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f74:	e008      	b.n	8000f88 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f76:	f7ff fc89 	bl	800088c <HAL_GetTick>
 8000f7a:	0002      	movs	r2, r0
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	1ad3      	subs	r3, r2, r3
 8000f80:	2b02      	cmp	r3, #2
 8000f82:	d901      	bls.n	8000f88 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8000f84:	2303      	movs	r3, #3
 8000f86:	e209      	b.n	800139c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f88:	4b4b      	ldr	r3, [pc, #300]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	2380      	movs	r3, #128	; 0x80
 8000f8e:	00db      	lsls	r3, r3, #3
 8000f90:	4013      	ands	r3, r2
 8000f92:	d0f0      	beq.n	8000f76 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f94:	4b48      	ldr	r3, [pc, #288]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	4a4a      	ldr	r2, [pc, #296]	; (80010c4 <HAL_RCC_OscConfig+0x338>)
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	0019      	movs	r1, r3
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	695b      	ldr	r3, [r3, #20]
 8000fa2:	021a      	lsls	r2, r3, #8
 8000fa4:	4b44      	ldr	r3, [pc, #272]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000fa6:	430a      	orrs	r2, r1
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	e01b      	b.n	8000fe4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8000fac:	4b42      	ldr	r3, [pc, #264]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	4b41      	ldr	r3, [pc, #260]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000fb2:	4949      	ldr	r1, [pc, #292]	; (80010d8 <HAL_RCC_OscConfig+0x34c>)
 8000fb4:	400a      	ands	r2, r1
 8000fb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fb8:	f7ff fc68 	bl	800088c <HAL_GetTick>
 8000fbc:	0003      	movs	r3, r0
 8000fbe:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000fc0:	e008      	b.n	8000fd4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fc2:	f7ff fc63 	bl	800088c <HAL_GetTick>
 8000fc6:	0002      	movs	r2, r0
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	2b02      	cmp	r3, #2
 8000fce:	d901      	bls.n	8000fd4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	e1e3      	b.n	800139c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000fd4:	4b38      	ldr	r3, [pc, #224]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	2380      	movs	r3, #128	; 0x80
 8000fda:	00db      	lsls	r3, r3, #3
 8000fdc:	4013      	ands	r3, r2
 8000fde:	d1f0      	bne.n	8000fc2 <HAL_RCC_OscConfig+0x236>
 8000fe0:	e000      	b.n	8000fe4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000fe2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2208      	movs	r2, #8
 8000fea:	4013      	ands	r3, r2
 8000fec:	d047      	beq.n	800107e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000fee:	4b32      	ldr	r3, [pc, #200]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	2238      	movs	r2, #56	; 0x38
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	2b18      	cmp	r3, #24
 8000ff8:	d10a      	bne.n	8001010 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000ffa:	4b2f      	ldr	r3, [pc, #188]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8000ffc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ffe:	2202      	movs	r2, #2
 8001000:	4013      	ands	r3, r2
 8001002:	d03c      	beq.n	800107e <HAL_RCC_OscConfig+0x2f2>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	699b      	ldr	r3, [r3, #24]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d138      	bne.n	800107e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800100c:	2301      	movs	r3, #1
 800100e:	e1c5      	b.n	800139c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	699b      	ldr	r3, [r3, #24]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d019      	beq.n	800104c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001018:	4b27      	ldr	r3, [pc, #156]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 800101a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800101c:	4b26      	ldr	r3, [pc, #152]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 800101e:	2101      	movs	r1, #1
 8001020:	430a      	orrs	r2, r1
 8001022:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001024:	f7ff fc32 	bl	800088c <HAL_GetTick>
 8001028:	0003      	movs	r3, r0
 800102a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800102c:	e008      	b.n	8001040 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800102e:	f7ff fc2d 	bl	800088c <HAL_GetTick>
 8001032:	0002      	movs	r2, r0
 8001034:	693b      	ldr	r3, [r7, #16]
 8001036:	1ad3      	subs	r3, r2, r3
 8001038:	2b02      	cmp	r3, #2
 800103a:	d901      	bls.n	8001040 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800103c:	2303      	movs	r3, #3
 800103e:	e1ad      	b.n	800139c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001040:	4b1d      	ldr	r3, [pc, #116]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8001042:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001044:	2202      	movs	r2, #2
 8001046:	4013      	ands	r3, r2
 8001048:	d0f1      	beq.n	800102e <HAL_RCC_OscConfig+0x2a2>
 800104a:	e018      	b.n	800107e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800104c:	4b1a      	ldr	r3, [pc, #104]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 800104e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001050:	4b19      	ldr	r3, [pc, #100]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8001052:	2101      	movs	r1, #1
 8001054:	438a      	bics	r2, r1
 8001056:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001058:	f7ff fc18 	bl	800088c <HAL_GetTick>
 800105c:	0003      	movs	r3, r0
 800105e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001060:	e008      	b.n	8001074 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001062:	f7ff fc13 	bl	800088c <HAL_GetTick>
 8001066:	0002      	movs	r2, r0
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	2b02      	cmp	r3, #2
 800106e:	d901      	bls.n	8001074 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001070:	2303      	movs	r3, #3
 8001072:	e193      	b.n	800139c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001074:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8001076:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001078:	2202      	movs	r2, #2
 800107a:	4013      	ands	r3, r2
 800107c:	d1f1      	bne.n	8001062 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2204      	movs	r2, #4
 8001084:	4013      	ands	r3, r2
 8001086:	d100      	bne.n	800108a <HAL_RCC_OscConfig+0x2fe>
 8001088:	e0c6      	b.n	8001218 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800108a:	231f      	movs	r3, #31
 800108c:	18fb      	adds	r3, r7, r3
 800108e:	2200      	movs	r2, #0
 8001090:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001092:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	2238      	movs	r2, #56	; 0x38
 8001098:	4013      	ands	r3, r2
 800109a:	2b20      	cmp	r3, #32
 800109c:	d11e      	bne.n	80010dc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800109e:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <HAL_RCC_OscConfig+0x32c>)
 80010a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010a2:	2202      	movs	r2, #2
 80010a4:	4013      	ands	r3, r2
 80010a6:	d100      	bne.n	80010aa <HAL_RCC_OscConfig+0x31e>
 80010a8:	e0b6      	b.n	8001218 <HAL_RCC_OscConfig+0x48c>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d000      	beq.n	80010b4 <HAL_RCC_OscConfig+0x328>
 80010b2:	e0b1      	b.n	8001218 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80010b4:	2301      	movs	r3, #1
 80010b6:	e171      	b.n	800139c <HAL_RCC_OscConfig+0x610>
 80010b8:	40021000 	.word	0x40021000
 80010bc:	fffeffff 	.word	0xfffeffff
 80010c0:	fffbffff 	.word	0xfffbffff
 80010c4:	ffff80ff 	.word	0xffff80ff
 80010c8:	ffffc7ff 	.word	0xffffc7ff
 80010cc:	00f42400 	.word	0x00f42400
 80010d0:	20000000 	.word	0x20000000
 80010d4:	20000004 	.word	0x20000004
 80010d8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80010dc:	4bb1      	ldr	r3, [pc, #708]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 80010de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80010e0:	2380      	movs	r3, #128	; 0x80
 80010e2:	055b      	lsls	r3, r3, #21
 80010e4:	4013      	ands	r3, r2
 80010e6:	d101      	bne.n	80010ec <HAL_RCC_OscConfig+0x360>
 80010e8:	2301      	movs	r3, #1
 80010ea:	e000      	b.n	80010ee <HAL_RCC_OscConfig+0x362>
 80010ec:	2300      	movs	r3, #0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d011      	beq.n	8001116 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80010f2:	4bac      	ldr	r3, [pc, #688]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 80010f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80010f6:	4bab      	ldr	r3, [pc, #684]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 80010f8:	2180      	movs	r1, #128	; 0x80
 80010fa:	0549      	lsls	r1, r1, #21
 80010fc:	430a      	orrs	r2, r1
 80010fe:	63da      	str	r2, [r3, #60]	; 0x3c
 8001100:	4ba8      	ldr	r3, [pc, #672]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 8001102:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001104:	2380      	movs	r3, #128	; 0x80
 8001106:	055b      	lsls	r3, r3, #21
 8001108:	4013      	ands	r3, r2
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800110e:	231f      	movs	r3, #31
 8001110:	18fb      	adds	r3, r7, r3
 8001112:	2201      	movs	r2, #1
 8001114:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001116:	4ba4      	ldr	r3, [pc, #656]	; (80013a8 <HAL_RCC_OscConfig+0x61c>)
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	2380      	movs	r3, #128	; 0x80
 800111c:	005b      	lsls	r3, r3, #1
 800111e:	4013      	ands	r3, r2
 8001120:	d11a      	bne.n	8001158 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001122:	4ba1      	ldr	r3, [pc, #644]	; (80013a8 <HAL_RCC_OscConfig+0x61c>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	4ba0      	ldr	r3, [pc, #640]	; (80013a8 <HAL_RCC_OscConfig+0x61c>)
 8001128:	2180      	movs	r1, #128	; 0x80
 800112a:	0049      	lsls	r1, r1, #1
 800112c:	430a      	orrs	r2, r1
 800112e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001130:	f7ff fbac 	bl	800088c <HAL_GetTick>
 8001134:	0003      	movs	r3, r0
 8001136:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001138:	e008      	b.n	800114c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800113a:	f7ff fba7 	bl	800088c <HAL_GetTick>
 800113e:	0002      	movs	r2, r0
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	2b02      	cmp	r3, #2
 8001146:	d901      	bls.n	800114c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001148:	2303      	movs	r3, #3
 800114a:	e127      	b.n	800139c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800114c:	4b96      	ldr	r3, [pc, #600]	; (80013a8 <HAL_RCC_OscConfig+0x61c>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	2380      	movs	r3, #128	; 0x80
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	4013      	ands	r3, r2
 8001156:	d0f0      	beq.n	800113a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	2b01      	cmp	r3, #1
 800115e:	d106      	bne.n	800116e <HAL_RCC_OscConfig+0x3e2>
 8001160:	4b90      	ldr	r3, [pc, #576]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 8001162:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001164:	4b8f      	ldr	r3, [pc, #572]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 8001166:	2101      	movs	r1, #1
 8001168:	430a      	orrs	r2, r1
 800116a:	65da      	str	r2, [r3, #92]	; 0x5c
 800116c:	e01c      	b.n	80011a8 <HAL_RCC_OscConfig+0x41c>
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	2b05      	cmp	r3, #5
 8001174:	d10c      	bne.n	8001190 <HAL_RCC_OscConfig+0x404>
 8001176:	4b8b      	ldr	r3, [pc, #556]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 8001178:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800117a:	4b8a      	ldr	r3, [pc, #552]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 800117c:	2104      	movs	r1, #4
 800117e:	430a      	orrs	r2, r1
 8001180:	65da      	str	r2, [r3, #92]	; 0x5c
 8001182:	4b88      	ldr	r3, [pc, #544]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 8001184:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001186:	4b87      	ldr	r3, [pc, #540]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 8001188:	2101      	movs	r1, #1
 800118a:	430a      	orrs	r2, r1
 800118c:	65da      	str	r2, [r3, #92]	; 0x5c
 800118e:	e00b      	b.n	80011a8 <HAL_RCC_OscConfig+0x41c>
 8001190:	4b84      	ldr	r3, [pc, #528]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 8001192:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001194:	4b83      	ldr	r3, [pc, #524]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 8001196:	2101      	movs	r1, #1
 8001198:	438a      	bics	r2, r1
 800119a:	65da      	str	r2, [r3, #92]	; 0x5c
 800119c:	4b81      	ldr	r3, [pc, #516]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 800119e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80011a0:	4b80      	ldr	r3, [pc, #512]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 80011a2:	2104      	movs	r1, #4
 80011a4:	438a      	bics	r2, r1
 80011a6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	689b      	ldr	r3, [r3, #8]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d014      	beq.n	80011da <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011b0:	f7ff fb6c 	bl	800088c <HAL_GetTick>
 80011b4:	0003      	movs	r3, r0
 80011b6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011b8:	e009      	b.n	80011ce <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011ba:	f7ff fb67 	bl	800088c <HAL_GetTick>
 80011be:	0002      	movs	r2, r0
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	4a79      	ldr	r2, [pc, #484]	; (80013ac <HAL_RCC_OscConfig+0x620>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d901      	bls.n	80011ce <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80011ca:	2303      	movs	r3, #3
 80011cc:	e0e6      	b.n	800139c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011ce:	4b75      	ldr	r3, [pc, #468]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 80011d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011d2:	2202      	movs	r2, #2
 80011d4:	4013      	ands	r3, r2
 80011d6:	d0f0      	beq.n	80011ba <HAL_RCC_OscConfig+0x42e>
 80011d8:	e013      	b.n	8001202 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011da:	f7ff fb57 	bl	800088c <HAL_GetTick>
 80011de:	0003      	movs	r3, r0
 80011e0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011e2:	e009      	b.n	80011f8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011e4:	f7ff fb52 	bl	800088c <HAL_GetTick>
 80011e8:	0002      	movs	r2, r0
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	4a6f      	ldr	r2, [pc, #444]	; (80013ac <HAL_RCC_OscConfig+0x620>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d901      	bls.n	80011f8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80011f4:	2303      	movs	r3, #3
 80011f6:	e0d1      	b.n	800139c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011f8:	4b6a      	ldr	r3, [pc, #424]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 80011fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011fc:	2202      	movs	r2, #2
 80011fe:	4013      	ands	r3, r2
 8001200:	d1f0      	bne.n	80011e4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001202:	231f      	movs	r3, #31
 8001204:	18fb      	adds	r3, r7, r3
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d105      	bne.n	8001218 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800120c:	4b65      	ldr	r3, [pc, #404]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 800120e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001210:	4b64      	ldr	r3, [pc, #400]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 8001212:	4967      	ldr	r1, [pc, #412]	; (80013b0 <HAL_RCC_OscConfig+0x624>)
 8001214:	400a      	ands	r2, r1
 8001216:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	69db      	ldr	r3, [r3, #28]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d100      	bne.n	8001222 <HAL_RCC_OscConfig+0x496>
 8001220:	e0bb      	b.n	800139a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001222:	4b60      	ldr	r3, [pc, #384]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 8001224:	689b      	ldr	r3, [r3, #8]
 8001226:	2238      	movs	r2, #56	; 0x38
 8001228:	4013      	ands	r3, r2
 800122a:	2b10      	cmp	r3, #16
 800122c:	d100      	bne.n	8001230 <HAL_RCC_OscConfig+0x4a4>
 800122e:	e07b      	b.n	8001328 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	69db      	ldr	r3, [r3, #28]
 8001234:	2b02      	cmp	r3, #2
 8001236:	d156      	bne.n	80012e6 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001238:	4b5a      	ldr	r3, [pc, #360]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	4b59      	ldr	r3, [pc, #356]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 800123e:	495d      	ldr	r1, [pc, #372]	; (80013b4 <HAL_RCC_OscConfig+0x628>)
 8001240:	400a      	ands	r2, r1
 8001242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001244:	f7ff fb22 	bl	800088c <HAL_GetTick>
 8001248:	0003      	movs	r3, r0
 800124a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800124c:	e008      	b.n	8001260 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800124e:	f7ff fb1d 	bl	800088c <HAL_GetTick>
 8001252:	0002      	movs	r2, r0
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	2b02      	cmp	r3, #2
 800125a:	d901      	bls.n	8001260 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800125c:	2303      	movs	r3, #3
 800125e:	e09d      	b.n	800139c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001260:	4b50      	ldr	r3, [pc, #320]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	2380      	movs	r3, #128	; 0x80
 8001266:	049b      	lsls	r3, r3, #18
 8001268:	4013      	ands	r3, r2
 800126a:	d1f0      	bne.n	800124e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800126c:	4b4d      	ldr	r3, [pc, #308]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	4a51      	ldr	r2, [pc, #324]	; (80013b8 <HAL_RCC_OscConfig+0x62c>)
 8001272:	4013      	ands	r3, r2
 8001274:	0019      	movs	r1, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6a1a      	ldr	r2, [r3, #32]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800127e:	431a      	orrs	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001284:	021b      	lsls	r3, r3, #8
 8001286:	431a      	orrs	r2, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800128c:	431a      	orrs	r2, r3
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001292:	431a      	orrs	r2, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001298:	431a      	orrs	r2, r3
 800129a:	4b42      	ldr	r3, [pc, #264]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 800129c:	430a      	orrs	r2, r1
 800129e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012a0:	4b40      	ldr	r3, [pc, #256]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	4b3f      	ldr	r3, [pc, #252]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 80012a6:	2180      	movs	r1, #128	; 0x80
 80012a8:	0449      	lsls	r1, r1, #17
 80012aa:	430a      	orrs	r2, r1
 80012ac:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80012ae:	4b3d      	ldr	r3, [pc, #244]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 80012b0:	68da      	ldr	r2, [r3, #12]
 80012b2:	4b3c      	ldr	r3, [pc, #240]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 80012b4:	2180      	movs	r1, #128	; 0x80
 80012b6:	0549      	lsls	r1, r1, #21
 80012b8:	430a      	orrs	r2, r1
 80012ba:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012bc:	f7ff fae6 	bl	800088c <HAL_GetTick>
 80012c0:	0003      	movs	r3, r0
 80012c2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012c4:	e008      	b.n	80012d8 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012c6:	f7ff fae1 	bl	800088c <HAL_GetTick>
 80012ca:	0002      	movs	r2, r0
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	2b02      	cmp	r3, #2
 80012d2:	d901      	bls.n	80012d8 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80012d4:	2303      	movs	r3, #3
 80012d6:	e061      	b.n	800139c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012d8:	4b32      	ldr	r3, [pc, #200]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	2380      	movs	r3, #128	; 0x80
 80012de:	049b      	lsls	r3, r3, #18
 80012e0:	4013      	ands	r3, r2
 80012e2:	d0f0      	beq.n	80012c6 <HAL_RCC_OscConfig+0x53a>
 80012e4:	e059      	b.n	800139a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012e6:	4b2f      	ldr	r3, [pc, #188]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	4b2e      	ldr	r3, [pc, #184]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 80012ec:	4931      	ldr	r1, [pc, #196]	; (80013b4 <HAL_RCC_OscConfig+0x628>)
 80012ee:	400a      	ands	r2, r1
 80012f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012f2:	f7ff facb 	bl	800088c <HAL_GetTick>
 80012f6:	0003      	movs	r3, r0
 80012f8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012fa:	e008      	b.n	800130e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012fc:	f7ff fac6 	bl	800088c <HAL_GetTick>
 8001300:	0002      	movs	r2, r0
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	2b02      	cmp	r3, #2
 8001308:	d901      	bls.n	800130e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800130a:	2303      	movs	r3, #3
 800130c:	e046      	b.n	800139c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800130e:	4b25      	ldr	r3, [pc, #148]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	2380      	movs	r3, #128	; 0x80
 8001314:	049b      	lsls	r3, r3, #18
 8001316:	4013      	ands	r3, r2
 8001318:	d1f0      	bne.n	80012fc <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800131a:	4b22      	ldr	r3, [pc, #136]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 800131c:	68da      	ldr	r2, [r3, #12]
 800131e:	4b21      	ldr	r3, [pc, #132]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 8001320:	4926      	ldr	r1, [pc, #152]	; (80013bc <HAL_RCC_OscConfig+0x630>)
 8001322:	400a      	ands	r2, r1
 8001324:	60da      	str	r2, [r3, #12]
 8001326:	e038      	b.n	800139a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	69db      	ldr	r3, [r3, #28]
 800132c:	2b01      	cmp	r3, #1
 800132e:	d101      	bne.n	8001334 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e033      	b.n	800139c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001334:	4b1b      	ldr	r3, [pc, #108]	; (80013a4 <HAL_RCC_OscConfig+0x618>)
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	2203      	movs	r2, #3
 800133e:	401a      	ands	r2, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a1b      	ldr	r3, [r3, #32]
 8001344:	429a      	cmp	r2, r3
 8001346:	d126      	bne.n	8001396 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	2270      	movs	r2, #112	; 0x70
 800134c:	401a      	ands	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001352:	429a      	cmp	r2, r3
 8001354:	d11f      	bne.n	8001396 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001356:	697a      	ldr	r2, [r7, #20]
 8001358:	23fe      	movs	r3, #254	; 0xfe
 800135a:	01db      	lsls	r3, r3, #7
 800135c:	401a      	ands	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001362:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001364:	429a      	cmp	r2, r3
 8001366:	d116      	bne.n	8001396 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001368:	697a      	ldr	r2, [r7, #20]
 800136a:	23f8      	movs	r3, #248	; 0xf8
 800136c:	039b      	lsls	r3, r3, #14
 800136e:	401a      	ands	r2, r3
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001374:	429a      	cmp	r2, r3
 8001376:	d10e      	bne.n	8001396 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001378:	697a      	ldr	r2, [r7, #20]
 800137a:	23e0      	movs	r3, #224	; 0xe0
 800137c:	051b      	lsls	r3, r3, #20
 800137e:	401a      	ands	r2, r3
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001384:	429a      	cmp	r2, r3
 8001386:	d106      	bne.n	8001396 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	0f5b      	lsrs	r3, r3, #29
 800138c:	075a      	lsls	r2, r3, #29
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001392:	429a      	cmp	r2, r3
 8001394:	d001      	beq.n	800139a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e000      	b.n	800139c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800139a:	2300      	movs	r3, #0
}
 800139c:	0018      	movs	r0, r3
 800139e:	46bd      	mov	sp, r7
 80013a0:	b008      	add	sp, #32
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40021000 	.word	0x40021000
 80013a8:	40007000 	.word	0x40007000
 80013ac:	00001388 	.word	0x00001388
 80013b0:	efffffff 	.word	0xefffffff
 80013b4:	feffffff 	.word	0xfeffffff
 80013b8:	11c1808c 	.word	0x11c1808c
 80013bc:	eefefffc 	.word	0xeefefffc

080013c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
 80013c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d101      	bne.n	80013d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e0e9      	b.n	80015a8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013d4:	4b76      	ldr	r3, [pc, #472]	; (80015b0 <HAL_RCC_ClockConfig+0x1f0>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2207      	movs	r2, #7
 80013da:	4013      	ands	r3, r2
 80013dc:	683a      	ldr	r2, [r7, #0]
 80013de:	429a      	cmp	r2, r3
 80013e0:	d91e      	bls.n	8001420 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013e2:	4b73      	ldr	r3, [pc, #460]	; (80015b0 <HAL_RCC_ClockConfig+0x1f0>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2207      	movs	r2, #7
 80013e8:	4393      	bics	r3, r2
 80013ea:	0019      	movs	r1, r3
 80013ec:	4b70      	ldr	r3, [pc, #448]	; (80015b0 <HAL_RCC_ClockConfig+0x1f0>)
 80013ee:	683a      	ldr	r2, [r7, #0]
 80013f0:	430a      	orrs	r2, r1
 80013f2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80013f4:	f7ff fa4a 	bl	800088c <HAL_GetTick>
 80013f8:	0003      	movs	r3, r0
 80013fa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80013fc:	e009      	b.n	8001412 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013fe:	f7ff fa45 	bl	800088c <HAL_GetTick>
 8001402:	0002      	movs	r2, r0
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	4a6a      	ldr	r2, [pc, #424]	; (80015b4 <HAL_RCC_ClockConfig+0x1f4>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d901      	bls.n	8001412 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e0ca      	b.n	80015a8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001412:	4b67      	ldr	r3, [pc, #412]	; (80015b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2207      	movs	r2, #7
 8001418:	4013      	ands	r3, r2
 800141a:	683a      	ldr	r2, [r7, #0]
 800141c:	429a      	cmp	r2, r3
 800141e:	d1ee      	bne.n	80013fe <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2202      	movs	r2, #2
 8001426:	4013      	ands	r3, r2
 8001428:	d015      	beq.n	8001456 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	2204      	movs	r2, #4
 8001430:	4013      	ands	r3, r2
 8001432:	d006      	beq.n	8001442 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001434:	4b60      	ldr	r3, [pc, #384]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001436:	689a      	ldr	r2, [r3, #8]
 8001438:	4b5f      	ldr	r3, [pc, #380]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 800143a:	21e0      	movs	r1, #224	; 0xe0
 800143c:	01c9      	lsls	r1, r1, #7
 800143e:	430a      	orrs	r2, r1
 8001440:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001442:	4b5d      	ldr	r3, [pc, #372]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001444:	689b      	ldr	r3, [r3, #8]
 8001446:	4a5d      	ldr	r2, [pc, #372]	; (80015bc <HAL_RCC_ClockConfig+0x1fc>)
 8001448:	4013      	ands	r3, r2
 800144a:	0019      	movs	r1, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	689a      	ldr	r2, [r3, #8]
 8001450:	4b59      	ldr	r3, [pc, #356]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001452:	430a      	orrs	r2, r1
 8001454:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2201      	movs	r2, #1
 800145c:	4013      	ands	r3, r2
 800145e:	d057      	beq.n	8001510 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	2b01      	cmp	r3, #1
 8001466:	d107      	bne.n	8001478 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001468:	4b53      	ldr	r3, [pc, #332]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	2380      	movs	r3, #128	; 0x80
 800146e:	029b      	lsls	r3, r3, #10
 8001470:	4013      	ands	r3, r2
 8001472:	d12b      	bne.n	80014cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001474:	2301      	movs	r3, #1
 8001476:	e097      	b.n	80015a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	2b02      	cmp	r3, #2
 800147e:	d107      	bne.n	8001490 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001480:	4b4d      	ldr	r3, [pc, #308]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	2380      	movs	r3, #128	; 0x80
 8001486:	049b      	lsls	r3, r3, #18
 8001488:	4013      	ands	r3, r2
 800148a:	d11f      	bne.n	80014cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	e08b      	b.n	80015a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d107      	bne.n	80014a8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001498:	4b47      	ldr	r3, [pc, #284]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	2380      	movs	r3, #128	; 0x80
 800149e:	00db      	lsls	r3, r3, #3
 80014a0:	4013      	ands	r3, r2
 80014a2:	d113      	bne.n	80014cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e07f      	b.n	80015a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	2b03      	cmp	r3, #3
 80014ae:	d106      	bne.n	80014be <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80014b0:	4b41      	ldr	r3, [pc, #260]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 80014b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014b4:	2202      	movs	r2, #2
 80014b6:	4013      	ands	r3, r2
 80014b8:	d108      	bne.n	80014cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
 80014bc:	e074      	b.n	80015a8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80014be:	4b3e      	ldr	r3, [pc, #248]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 80014c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014c2:	2202      	movs	r2, #2
 80014c4:	4013      	ands	r3, r2
 80014c6:	d101      	bne.n	80014cc <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80014c8:	2301      	movs	r3, #1
 80014ca:	e06d      	b.n	80015a8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80014cc:	4b3a      	ldr	r3, [pc, #232]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2207      	movs	r2, #7
 80014d2:	4393      	bics	r3, r2
 80014d4:	0019      	movs	r1, r3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685a      	ldr	r2, [r3, #4]
 80014da:	4b37      	ldr	r3, [pc, #220]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 80014dc:	430a      	orrs	r2, r1
 80014de:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80014e0:	f7ff f9d4 	bl	800088c <HAL_GetTick>
 80014e4:	0003      	movs	r3, r0
 80014e6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014e8:	e009      	b.n	80014fe <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014ea:	f7ff f9cf 	bl	800088c <HAL_GetTick>
 80014ee:	0002      	movs	r2, r0
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	4a2f      	ldr	r2, [pc, #188]	; (80015b4 <HAL_RCC_ClockConfig+0x1f4>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d901      	bls.n	80014fe <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80014fa:	2303      	movs	r3, #3
 80014fc:	e054      	b.n	80015a8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014fe:	4b2e      	ldr	r3, [pc, #184]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	2238      	movs	r2, #56	; 0x38
 8001504:	401a      	ands	r2, r3
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	00db      	lsls	r3, r3, #3
 800150c:	429a      	cmp	r2, r3
 800150e:	d1ec      	bne.n	80014ea <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001510:	4b27      	ldr	r3, [pc, #156]	; (80015b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2207      	movs	r2, #7
 8001516:	4013      	ands	r3, r2
 8001518:	683a      	ldr	r2, [r7, #0]
 800151a:	429a      	cmp	r2, r3
 800151c:	d21e      	bcs.n	800155c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800151e:	4b24      	ldr	r3, [pc, #144]	; (80015b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2207      	movs	r2, #7
 8001524:	4393      	bics	r3, r2
 8001526:	0019      	movs	r1, r3
 8001528:	4b21      	ldr	r3, [pc, #132]	; (80015b0 <HAL_RCC_ClockConfig+0x1f0>)
 800152a:	683a      	ldr	r2, [r7, #0]
 800152c:	430a      	orrs	r2, r1
 800152e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001530:	f7ff f9ac 	bl	800088c <HAL_GetTick>
 8001534:	0003      	movs	r3, r0
 8001536:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001538:	e009      	b.n	800154e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800153a:	f7ff f9a7 	bl	800088c <HAL_GetTick>
 800153e:	0002      	movs	r2, r0
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	4a1b      	ldr	r2, [pc, #108]	; (80015b4 <HAL_RCC_ClockConfig+0x1f4>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d901      	bls.n	800154e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800154a:	2303      	movs	r3, #3
 800154c:	e02c      	b.n	80015a8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800154e:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <HAL_RCC_ClockConfig+0x1f0>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2207      	movs	r2, #7
 8001554:	4013      	ands	r3, r2
 8001556:	683a      	ldr	r2, [r7, #0]
 8001558:	429a      	cmp	r2, r3
 800155a:	d1ee      	bne.n	800153a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2204      	movs	r2, #4
 8001562:	4013      	ands	r3, r2
 8001564:	d009      	beq.n	800157a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001566:	4b14      	ldr	r3, [pc, #80]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	4a15      	ldr	r2, [pc, #84]	; (80015c0 <HAL_RCC_ClockConfig+0x200>)
 800156c:	4013      	ands	r3, r2
 800156e:	0019      	movs	r1, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	68da      	ldr	r2, [r3, #12]
 8001574:	4b10      	ldr	r3, [pc, #64]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001576:	430a      	orrs	r2, r1
 8001578:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800157a:	f000 f829 	bl	80015d0 <HAL_RCC_GetSysClockFreq>
 800157e:	0001      	movs	r1, r0
 8001580:	4b0d      	ldr	r3, [pc, #52]	; (80015b8 <HAL_RCC_ClockConfig+0x1f8>)
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	0a1b      	lsrs	r3, r3, #8
 8001586:	220f      	movs	r2, #15
 8001588:	401a      	ands	r2, r3
 800158a:	4b0e      	ldr	r3, [pc, #56]	; (80015c4 <HAL_RCC_ClockConfig+0x204>)
 800158c:	0092      	lsls	r2, r2, #2
 800158e:	58d3      	ldr	r3, [r2, r3]
 8001590:	221f      	movs	r2, #31
 8001592:	4013      	ands	r3, r2
 8001594:	000a      	movs	r2, r1
 8001596:	40da      	lsrs	r2, r3
 8001598:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <HAL_RCC_ClockConfig+0x208>)
 800159a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800159c:	4b0b      	ldr	r3, [pc, #44]	; (80015cc <HAL_RCC_ClockConfig+0x20c>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	0018      	movs	r0, r3
 80015a2:	f7ff f917 	bl	80007d4 <HAL_InitTick>
 80015a6:	0003      	movs	r3, r0
}
 80015a8:	0018      	movs	r0, r3
 80015aa:	46bd      	mov	sp, r7
 80015ac:	b004      	add	sp, #16
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40022000 	.word	0x40022000
 80015b4:	00001388 	.word	0x00001388
 80015b8:	40021000 	.word	0x40021000
 80015bc:	fffff0ff 	.word	0xfffff0ff
 80015c0:	ffff8fff 	.word	0xffff8fff
 80015c4:	08002530 	.word	0x08002530
 80015c8:	20000000 	.word	0x20000000
 80015cc:	20000004 	.word	0x20000004

080015d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015d6:	4b3c      	ldr	r3, [pc, #240]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	2238      	movs	r2, #56	; 0x38
 80015dc:	4013      	ands	r3, r2
 80015de:	d10f      	bne.n	8001600 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80015e0:	4b39      	ldr	r3, [pc, #228]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	0adb      	lsrs	r3, r3, #11
 80015e6:	2207      	movs	r2, #7
 80015e8:	4013      	ands	r3, r2
 80015ea:	2201      	movs	r2, #1
 80015ec:	409a      	lsls	r2, r3
 80015ee:	0013      	movs	r3, r2
 80015f0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80015f2:	6839      	ldr	r1, [r7, #0]
 80015f4:	4835      	ldr	r0, [pc, #212]	; (80016cc <HAL_RCC_GetSysClockFreq+0xfc>)
 80015f6:	f7fe fd85 	bl	8000104 <__udivsi3>
 80015fa:	0003      	movs	r3, r0
 80015fc:	613b      	str	r3, [r7, #16]
 80015fe:	e05d      	b.n	80016bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001600:	4b31      	ldr	r3, [pc, #196]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	2238      	movs	r2, #56	; 0x38
 8001606:	4013      	ands	r3, r2
 8001608:	2b08      	cmp	r3, #8
 800160a:	d102      	bne.n	8001612 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800160c:	4b30      	ldr	r3, [pc, #192]	; (80016d0 <HAL_RCC_GetSysClockFreq+0x100>)
 800160e:	613b      	str	r3, [r7, #16]
 8001610:	e054      	b.n	80016bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001612:	4b2d      	ldr	r3, [pc, #180]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	2238      	movs	r2, #56	; 0x38
 8001618:	4013      	ands	r3, r2
 800161a:	2b10      	cmp	r3, #16
 800161c:	d138      	bne.n	8001690 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800161e:	4b2a      	ldr	r3, [pc, #168]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001620:	68db      	ldr	r3, [r3, #12]
 8001622:	2203      	movs	r2, #3
 8001624:	4013      	ands	r3, r2
 8001626:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001628:	4b27      	ldr	r3, [pc, #156]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800162a:	68db      	ldr	r3, [r3, #12]
 800162c:	091b      	lsrs	r3, r3, #4
 800162e:	2207      	movs	r2, #7
 8001630:	4013      	ands	r3, r2
 8001632:	3301      	adds	r3, #1
 8001634:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	2b03      	cmp	r3, #3
 800163a:	d10d      	bne.n	8001658 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800163c:	68b9      	ldr	r1, [r7, #8]
 800163e:	4824      	ldr	r0, [pc, #144]	; (80016d0 <HAL_RCC_GetSysClockFreq+0x100>)
 8001640:	f7fe fd60 	bl	8000104 <__udivsi3>
 8001644:	0003      	movs	r3, r0
 8001646:	0019      	movs	r1, r3
 8001648:	4b1f      	ldr	r3, [pc, #124]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	0a1b      	lsrs	r3, r3, #8
 800164e:	227f      	movs	r2, #127	; 0x7f
 8001650:	4013      	ands	r3, r2
 8001652:	434b      	muls	r3, r1
 8001654:	617b      	str	r3, [r7, #20]
        break;
 8001656:	e00d      	b.n	8001674 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001658:	68b9      	ldr	r1, [r7, #8]
 800165a:	481c      	ldr	r0, [pc, #112]	; (80016cc <HAL_RCC_GetSysClockFreq+0xfc>)
 800165c:	f7fe fd52 	bl	8000104 <__udivsi3>
 8001660:	0003      	movs	r3, r0
 8001662:	0019      	movs	r1, r3
 8001664:	4b18      	ldr	r3, [pc, #96]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	0a1b      	lsrs	r3, r3, #8
 800166a:	227f      	movs	r2, #127	; 0x7f
 800166c:	4013      	ands	r3, r2
 800166e:	434b      	muls	r3, r1
 8001670:	617b      	str	r3, [r7, #20]
        break;
 8001672:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001674:	4b14      	ldr	r3, [pc, #80]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	0f5b      	lsrs	r3, r3, #29
 800167a:	2207      	movs	r2, #7
 800167c:	4013      	ands	r3, r2
 800167e:	3301      	adds	r3, #1
 8001680:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001682:	6879      	ldr	r1, [r7, #4]
 8001684:	6978      	ldr	r0, [r7, #20]
 8001686:	f7fe fd3d 	bl	8000104 <__udivsi3>
 800168a:	0003      	movs	r3, r0
 800168c:	613b      	str	r3, [r7, #16]
 800168e:	e015      	b.n	80016bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001690:	4b0d      	ldr	r3, [pc, #52]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	2238      	movs	r2, #56	; 0x38
 8001696:	4013      	ands	r3, r2
 8001698:	2b20      	cmp	r3, #32
 800169a:	d103      	bne.n	80016a4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800169c:	2380      	movs	r3, #128	; 0x80
 800169e:	021b      	lsls	r3, r3, #8
 80016a0:	613b      	str	r3, [r7, #16]
 80016a2:	e00b      	b.n	80016bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80016a4:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80016a6:	689b      	ldr	r3, [r3, #8]
 80016a8:	2238      	movs	r2, #56	; 0x38
 80016aa:	4013      	ands	r3, r2
 80016ac:	2b18      	cmp	r3, #24
 80016ae:	d103      	bne.n	80016b8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80016b0:	23fa      	movs	r3, #250	; 0xfa
 80016b2:	01db      	lsls	r3, r3, #7
 80016b4:	613b      	str	r3, [r7, #16]
 80016b6:	e001      	b.n	80016bc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80016b8:	2300      	movs	r3, #0
 80016ba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80016bc:	693b      	ldr	r3, [r7, #16]
}
 80016be:	0018      	movs	r0, r3
 80016c0:	46bd      	mov	sp, r7
 80016c2:	b006      	add	sp, #24
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	46c0      	nop			; (mov r8, r8)
 80016c8:	40021000 	.word	0x40021000
 80016cc:	00f42400 	.word	0x00f42400
 80016d0:	007a1200 	.word	0x007a1200

080016d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80016dc:	2313      	movs	r3, #19
 80016de:	18fb      	adds	r3, r7, r3
 80016e0:	2200      	movs	r2, #0
 80016e2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80016e4:	2312      	movs	r3, #18
 80016e6:	18fb      	adds	r3, r7, r3
 80016e8:	2200      	movs	r2, #0
 80016ea:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	2380      	movs	r3, #128	; 0x80
 80016f2:	029b      	lsls	r3, r3, #10
 80016f4:	4013      	ands	r3, r2
 80016f6:	d100      	bne.n	80016fa <HAL_RCCEx_PeriphCLKConfig+0x26>
 80016f8:	e0a3      	b.n	8001842 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016fa:	2011      	movs	r0, #17
 80016fc:	183b      	adds	r3, r7, r0
 80016fe:	2200      	movs	r2, #0
 8001700:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001702:	4ba5      	ldr	r3, [pc, #660]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001704:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001706:	2380      	movs	r3, #128	; 0x80
 8001708:	055b      	lsls	r3, r3, #21
 800170a:	4013      	ands	r3, r2
 800170c:	d110      	bne.n	8001730 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800170e:	4ba2      	ldr	r3, [pc, #648]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001710:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001712:	4ba1      	ldr	r3, [pc, #644]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001714:	2180      	movs	r1, #128	; 0x80
 8001716:	0549      	lsls	r1, r1, #21
 8001718:	430a      	orrs	r2, r1
 800171a:	63da      	str	r2, [r3, #60]	; 0x3c
 800171c:	4b9e      	ldr	r3, [pc, #632]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800171e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001720:	2380      	movs	r3, #128	; 0x80
 8001722:	055b      	lsls	r3, r3, #21
 8001724:	4013      	ands	r3, r2
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800172a:	183b      	adds	r3, r7, r0
 800172c:	2201      	movs	r2, #1
 800172e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001730:	4b9a      	ldr	r3, [pc, #616]	; (800199c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	4b99      	ldr	r3, [pc, #612]	; (800199c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001736:	2180      	movs	r1, #128	; 0x80
 8001738:	0049      	lsls	r1, r1, #1
 800173a:	430a      	orrs	r2, r1
 800173c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800173e:	f7ff f8a5 	bl	800088c <HAL_GetTick>
 8001742:	0003      	movs	r3, r0
 8001744:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001746:	e00b      	b.n	8001760 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001748:	f7ff f8a0 	bl	800088c <HAL_GetTick>
 800174c:	0002      	movs	r2, r0
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	2b02      	cmp	r3, #2
 8001754:	d904      	bls.n	8001760 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001756:	2313      	movs	r3, #19
 8001758:	18fb      	adds	r3, r7, r3
 800175a:	2203      	movs	r2, #3
 800175c:	701a      	strb	r2, [r3, #0]
        break;
 800175e:	e005      	b.n	800176c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001760:	4b8e      	ldr	r3, [pc, #568]	; (800199c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	2380      	movs	r3, #128	; 0x80
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	4013      	ands	r3, r2
 800176a:	d0ed      	beq.n	8001748 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800176c:	2313      	movs	r3, #19
 800176e:	18fb      	adds	r3, r7, r3
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d154      	bne.n	8001820 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001776:	4b88      	ldr	r3, [pc, #544]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001778:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800177a:	23c0      	movs	r3, #192	; 0xc0
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	4013      	ands	r3, r2
 8001780:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d019      	beq.n	80017bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800178c:	697a      	ldr	r2, [r7, #20]
 800178e:	429a      	cmp	r2, r3
 8001790:	d014      	beq.n	80017bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001792:	4b81      	ldr	r3, [pc, #516]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001794:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001796:	4a82      	ldr	r2, [pc, #520]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001798:	4013      	ands	r3, r2
 800179a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800179c:	4b7e      	ldr	r3, [pc, #504]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800179e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80017a0:	4b7d      	ldr	r3, [pc, #500]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80017a2:	2180      	movs	r1, #128	; 0x80
 80017a4:	0249      	lsls	r1, r1, #9
 80017a6:	430a      	orrs	r2, r1
 80017a8:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80017aa:	4b7b      	ldr	r3, [pc, #492]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80017ac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80017ae:	4b7a      	ldr	r3, [pc, #488]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80017b0:	497c      	ldr	r1, [pc, #496]	; (80019a4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80017b2:	400a      	ands	r2, r1
 80017b4:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80017b6:	4b78      	ldr	r3, [pc, #480]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80017b8:	697a      	ldr	r2, [r7, #20]
 80017ba:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	2201      	movs	r2, #1
 80017c0:	4013      	ands	r3, r2
 80017c2:	d016      	beq.n	80017f2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017c4:	f7ff f862 	bl	800088c <HAL_GetTick>
 80017c8:	0003      	movs	r3, r0
 80017ca:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017cc:	e00c      	b.n	80017e8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017ce:	f7ff f85d 	bl	800088c <HAL_GetTick>
 80017d2:	0002      	movs	r2, r0
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	1ad3      	subs	r3, r2, r3
 80017d8:	4a73      	ldr	r2, [pc, #460]	; (80019a8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d904      	bls.n	80017e8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80017de:	2313      	movs	r3, #19
 80017e0:	18fb      	adds	r3, r7, r3
 80017e2:	2203      	movs	r2, #3
 80017e4:	701a      	strb	r2, [r3, #0]
            break;
 80017e6:	e004      	b.n	80017f2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80017e8:	4b6b      	ldr	r3, [pc, #428]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80017ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017ec:	2202      	movs	r2, #2
 80017ee:	4013      	ands	r3, r2
 80017f0:	d0ed      	beq.n	80017ce <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80017f2:	2313      	movs	r3, #19
 80017f4:	18fb      	adds	r3, r7, r3
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d10a      	bne.n	8001812 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80017fc:	4b66      	ldr	r3, [pc, #408]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80017fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001800:	4a67      	ldr	r2, [pc, #412]	; (80019a0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8001802:	4013      	ands	r3, r2
 8001804:	0019      	movs	r1, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800180a:	4b63      	ldr	r3, [pc, #396]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800180c:	430a      	orrs	r2, r1
 800180e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001810:	e00c      	b.n	800182c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001812:	2312      	movs	r3, #18
 8001814:	18fb      	adds	r3, r7, r3
 8001816:	2213      	movs	r2, #19
 8001818:	18ba      	adds	r2, r7, r2
 800181a:	7812      	ldrb	r2, [r2, #0]
 800181c:	701a      	strb	r2, [r3, #0]
 800181e:	e005      	b.n	800182c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001820:	2312      	movs	r3, #18
 8001822:	18fb      	adds	r3, r7, r3
 8001824:	2213      	movs	r2, #19
 8001826:	18ba      	adds	r2, r7, r2
 8001828:	7812      	ldrb	r2, [r2, #0]
 800182a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800182c:	2311      	movs	r3, #17
 800182e:	18fb      	adds	r3, r7, r3
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d105      	bne.n	8001842 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001836:	4b58      	ldr	r3, [pc, #352]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001838:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800183a:	4b57      	ldr	r3, [pc, #348]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800183c:	495b      	ldr	r1, [pc, #364]	; (80019ac <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800183e:	400a      	ands	r2, r1
 8001840:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2201      	movs	r2, #1
 8001848:	4013      	ands	r3, r2
 800184a:	d009      	beq.n	8001860 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800184c:	4b52      	ldr	r3, [pc, #328]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800184e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001850:	2203      	movs	r2, #3
 8001852:	4393      	bics	r3, r2
 8001854:	0019      	movs	r1, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685a      	ldr	r2, [r3, #4]
 800185a:	4b4f      	ldr	r3, [pc, #316]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800185c:	430a      	orrs	r2, r1
 800185e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2210      	movs	r2, #16
 8001866:	4013      	ands	r3, r2
 8001868:	d009      	beq.n	800187e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800186a:	4b4b      	ldr	r3, [pc, #300]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800186c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800186e:	4a50      	ldr	r2, [pc, #320]	; (80019b0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8001870:	4013      	ands	r3, r2
 8001872:	0019      	movs	r1, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689a      	ldr	r2, [r3, #8]
 8001878:	4b47      	ldr	r3, [pc, #284]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800187a:	430a      	orrs	r2, r1
 800187c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	2380      	movs	r3, #128	; 0x80
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	4013      	ands	r3, r2
 8001888:	d009      	beq.n	800189e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800188a:	4b43      	ldr	r3, [pc, #268]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800188c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800188e:	4a49      	ldr	r2, [pc, #292]	; (80019b4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8001890:	4013      	ands	r3, r2
 8001892:	0019      	movs	r1, r3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	695a      	ldr	r2, [r3, #20]
 8001898:	4b3f      	ldr	r3, [pc, #252]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800189a:	430a      	orrs	r2, r1
 800189c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	2380      	movs	r3, #128	; 0x80
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	4013      	ands	r3, r2
 80018a8:	d009      	beq.n	80018be <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80018aa:	4b3b      	ldr	r3, [pc, #236]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80018ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018ae:	4a42      	ldr	r2, [pc, #264]	; (80019b8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80018b0:	4013      	ands	r3, r2
 80018b2:	0019      	movs	r1, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	699a      	ldr	r2, [r3, #24]
 80018b8:	4b37      	ldr	r3, [pc, #220]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80018ba:	430a      	orrs	r2, r1
 80018bc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2220      	movs	r2, #32
 80018c4:	4013      	ands	r3, r2
 80018c6:	d009      	beq.n	80018dc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80018c8:	4b33      	ldr	r3, [pc, #204]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80018ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018cc:	4a3b      	ldr	r2, [pc, #236]	; (80019bc <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80018ce:	4013      	ands	r3, r2
 80018d0:	0019      	movs	r1, r3
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	68da      	ldr	r2, [r3, #12]
 80018d6:	4b30      	ldr	r3, [pc, #192]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80018d8:	430a      	orrs	r2, r1
 80018da:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681a      	ldr	r2, [r3, #0]
 80018e0:	2380      	movs	r3, #128	; 0x80
 80018e2:	01db      	lsls	r3, r3, #7
 80018e4:	4013      	ands	r3, r2
 80018e6:	d015      	beq.n	8001914 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80018e8:	4b2b      	ldr	r3, [pc, #172]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80018ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018ec:	009b      	lsls	r3, r3, #2
 80018ee:	0899      	lsrs	r1, r3, #2
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	69da      	ldr	r2, [r3, #28]
 80018f4:	4b28      	ldr	r3, [pc, #160]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80018f6:	430a      	orrs	r2, r1
 80018f8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	69da      	ldr	r2, [r3, #28]
 80018fe:	2380      	movs	r3, #128	; 0x80
 8001900:	05db      	lsls	r3, r3, #23
 8001902:	429a      	cmp	r2, r3
 8001904:	d106      	bne.n	8001914 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001906:	4b24      	ldr	r3, [pc, #144]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001908:	68da      	ldr	r2, [r3, #12]
 800190a:	4b23      	ldr	r3, [pc, #140]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800190c:	2180      	movs	r1, #128	; 0x80
 800190e:	0249      	lsls	r1, r1, #9
 8001910:	430a      	orrs	r2, r1
 8001912:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	2380      	movs	r3, #128	; 0x80
 800191a:	039b      	lsls	r3, r3, #14
 800191c:	4013      	ands	r3, r2
 800191e:	d016      	beq.n	800194e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001920:	4b1d      	ldr	r3, [pc, #116]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001924:	4a26      	ldr	r2, [pc, #152]	; (80019c0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8001926:	4013      	ands	r3, r2
 8001928:	0019      	movs	r1, r3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6a1a      	ldr	r2, [r3, #32]
 800192e:	4b1a      	ldr	r3, [pc, #104]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001930:	430a      	orrs	r2, r1
 8001932:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6a1a      	ldr	r2, [r3, #32]
 8001938:	2380      	movs	r3, #128	; 0x80
 800193a:	03db      	lsls	r3, r3, #15
 800193c:	429a      	cmp	r2, r3
 800193e:	d106      	bne.n	800194e <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001940:	4b15      	ldr	r3, [pc, #84]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001942:	68da      	ldr	r2, [r3, #12]
 8001944:	4b14      	ldr	r3, [pc, #80]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001946:	2180      	movs	r1, #128	; 0x80
 8001948:	0449      	lsls	r1, r1, #17
 800194a:	430a      	orrs	r2, r1
 800194c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	2380      	movs	r3, #128	; 0x80
 8001954:	011b      	lsls	r3, r3, #4
 8001956:	4013      	ands	r3, r2
 8001958:	d016      	beq.n	8001988 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800195a:	4b0f      	ldr	r3, [pc, #60]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800195c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800195e:	4a19      	ldr	r2, [pc, #100]	; (80019c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001960:	4013      	ands	r3, r2
 8001962:	0019      	movs	r1, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	691a      	ldr	r2, [r3, #16]
 8001968:	4b0b      	ldr	r3, [pc, #44]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800196a:	430a      	orrs	r2, r1
 800196c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	691a      	ldr	r2, [r3, #16]
 8001972:	2380      	movs	r3, #128	; 0x80
 8001974:	01db      	lsls	r3, r3, #7
 8001976:	429a      	cmp	r2, r3
 8001978:	d106      	bne.n	8001988 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800197a:	4b07      	ldr	r3, [pc, #28]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800197c:	68da      	ldr	r2, [r3, #12]
 800197e:	4b06      	ldr	r3, [pc, #24]	; (8001998 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8001980:	2180      	movs	r1, #128	; 0x80
 8001982:	0249      	lsls	r1, r1, #9
 8001984:	430a      	orrs	r2, r1
 8001986:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001988:	2312      	movs	r3, #18
 800198a:	18fb      	adds	r3, r7, r3
 800198c:	781b      	ldrb	r3, [r3, #0]
}
 800198e:	0018      	movs	r0, r3
 8001990:	46bd      	mov	sp, r7
 8001992:	b006      	add	sp, #24
 8001994:	bd80      	pop	{r7, pc}
 8001996:	46c0      	nop			; (mov r8, r8)
 8001998:	40021000 	.word	0x40021000
 800199c:	40007000 	.word	0x40007000
 80019a0:	fffffcff 	.word	0xfffffcff
 80019a4:	fffeffff 	.word	0xfffeffff
 80019a8:	00001388 	.word	0x00001388
 80019ac:	efffffff 	.word	0xefffffff
 80019b0:	fffff3ff 	.word	0xfffff3ff
 80019b4:	fff3ffff 	.word	0xfff3ffff
 80019b8:	ffcfffff 	.word	0xffcfffff
 80019bc:	ffffcfff 	.word	0xffffcfff
 80019c0:	ffbfffff 	.word	0xffbfffff
 80019c4:	ffff3fff 	.word	0xffff3fff

080019c8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d101      	bne.n	80019da <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e04a      	b.n	8001a70 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	223d      	movs	r2, #61	; 0x3d
 80019de:	5c9b      	ldrb	r3, [r3, r2]
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d107      	bne.n	80019f6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	223c      	movs	r2, #60	; 0x3c
 80019ea:	2100      	movs	r1, #0
 80019ec:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	0018      	movs	r0, r3
 80019f2:	f7fe fe27 	bl	8000644 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	223d      	movs	r2, #61	; 0x3d
 80019fa:	2102      	movs	r1, #2
 80019fc:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	3304      	adds	r3, #4
 8001a06:	0019      	movs	r1, r3
 8001a08:	0010      	movs	r0, r2
 8001a0a:	f000 f935 	bl	8001c78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2248      	movs	r2, #72	; 0x48
 8001a12:	2101      	movs	r1, #1
 8001a14:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	223e      	movs	r2, #62	; 0x3e
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	5499      	strb	r1, [r3, r2]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	223f      	movs	r2, #63	; 0x3f
 8001a22:	2101      	movs	r1, #1
 8001a24:	5499      	strb	r1, [r3, r2]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2240      	movs	r2, #64	; 0x40
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	5499      	strb	r1, [r3, r2]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2241      	movs	r2, #65	; 0x41
 8001a32:	2101      	movs	r1, #1
 8001a34:	5499      	strb	r1, [r3, r2]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2242      	movs	r2, #66	; 0x42
 8001a3a:	2101      	movs	r1, #1
 8001a3c:	5499      	strb	r1, [r3, r2]
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2243      	movs	r2, #67	; 0x43
 8001a42:	2101      	movs	r1, #1
 8001a44:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2244      	movs	r2, #68	; 0x44
 8001a4a:	2101      	movs	r1, #1
 8001a4c:	5499      	strb	r1, [r3, r2]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2245      	movs	r2, #69	; 0x45
 8001a52:	2101      	movs	r1, #1
 8001a54:	5499      	strb	r1, [r3, r2]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2246      	movs	r2, #70	; 0x46
 8001a5a:	2101      	movs	r1, #1
 8001a5c:	5499      	strb	r1, [r3, r2]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2247      	movs	r2, #71	; 0x47
 8001a62:	2101      	movs	r1, #1
 8001a64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	223d      	movs	r2, #61	; 0x3d
 8001a6a:	2101      	movs	r1, #1
 8001a6c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a6e:	2300      	movs	r3, #0
}
 8001a70:	0018      	movs	r0, r3
 8001a72:	46bd      	mov	sp, r7
 8001a74:	b002      	add	sp, #8
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b086      	sub	sp, #24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a84:	2317      	movs	r3, #23
 8001a86:	18fb      	adds	r3, r7, r3
 8001a88:	2200      	movs	r2, #0
 8001a8a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	223c      	movs	r2, #60	; 0x3c
 8001a90:	5c9b      	ldrb	r3, [r3, r2]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d101      	bne.n	8001a9a <HAL_TIM_PWM_ConfigChannel+0x22>
 8001a96:	2302      	movs	r3, #2
 8001a98:	e0e5      	b.n	8001c66 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	223c      	movs	r2, #60	; 0x3c
 8001a9e:	2101      	movs	r1, #1
 8001aa0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2b14      	cmp	r3, #20
 8001aa6:	d900      	bls.n	8001aaa <HAL_TIM_PWM_ConfigChannel+0x32>
 8001aa8:	e0d1      	b.n	8001c4e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	009a      	lsls	r2, r3, #2
 8001aae:	4b70      	ldr	r3, [pc, #448]	; (8001c70 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8001ab0:	18d3      	adds	r3, r2, r3
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	68ba      	ldr	r2, [r7, #8]
 8001abc:	0011      	movs	r1, r2
 8001abe:	0018      	movs	r0, r3
 8001ac0:	f000 f95e 	bl	8001d80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	699a      	ldr	r2, [r3, #24]
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2108      	movs	r1, #8
 8001ad0:	430a      	orrs	r2, r1
 8001ad2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	699a      	ldr	r2, [r3, #24]
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2104      	movs	r1, #4
 8001ae0:	438a      	bics	r2, r1
 8001ae2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	6999      	ldr	r1, [r3, #24]
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	691a      	ldr	r2, [r3, #16]
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	430a      	orrs	r2, r1
 8001af4:	619a      	str	r2, [r3, #24]
      break;
 8001af6:	e0af      	b.n	8001c58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	68ba      	ldr	r2, [r7, #8]
 8001afe:	0011      	movs	r1, r2
 8001b00:	0018      	movs	r0, r3
 8001b02:	f000 f9bd 	bl	8001e80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	699a      	ldr	r2, [r3, #24]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2180      	movs	r1, #128	; 0x80
 8001b12:	0109      	lsls	r1, r1, #4
 8001b14:	430a      	orrs	r2, r1
 8001b16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	699a      	ldr	r2, [r3, #24]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4954      	ldr	r1, [pc, #336]	; (8001c74 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001b24:	400a      	ands	r2, r1
 8001b26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6999      	ldr	r1, [r3, #24]
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	691b      	ldr	r3, [r3, #16]
 8001b32:	021a      	lsls	r2, r3, #8
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	430a      	orrs	r2, r1
 8001b3a:	619a      	str	r2, [r3, #24]
      break;
 8001b3c:	e08c      	b.n	8001c58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	68ba      	ldr	r2, [r7, #8]
 8001b44:	0011      	movs	r1, r2
 8001b46:	0018      	movs	r0, r3
 8001b48:	f000 fa18 	bl	8001f7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	69da      	ldr	r2, [r3, #28]
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2108      	movs	r1, #8
 8001b58:	430a      	orrs	r2, r1
 8001b5a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	69da      	ldr	r2, [r3, #28]
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	2104      	movs	r1, #4
 8001b68:	438a      	bics	r2, r1
 8001b6a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	69d9      	ldr	r1, [r3, #28]
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	691a      	ldr	r2, [r3, #16]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	61da      	str	r2, [r3, #28]
      break;
 8001b7e:	e06b      	b.n	8001c58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	68ba      	ldr	r2, [r7, #8]
 8001b86:	0011      	movs	r1, r2
 8001b88:	0018      	movs	r0, r3
 8001b8a:	f000 fa79 	bl	8002080 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	69da      	ldr	r2, [r3, #28]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2180      	movs	r1, #128	; 0x80
 8001b9a:	0109      	lsls	r1, r1, #4
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	69da      	ldr	r2, [r3, #28]
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4932      	ldr	r1, [pc, #200]	; (8001c74 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001bac:	400a      	ands	r2, r1
 8001bae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	69d9      	ldr	r1, [r3, #28]
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	691b      	ldr	r3, [r3, #16]
 8001bba:	021a      	lsls	r2, r3, #8
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	430a      	orrs	r2, r1
 8001bc2:	61da      	str	r2, [r3, #28]
      break;
 8001bc4:	e048      	b.n	8001c58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	68ba      	ldr	r2, [r7, #8]
 8001bcc:	0011      	movs	r1, r2
 8001bce:	0018      	movs	r0, r3
 8001bd0:	f000 faba 	bl	8002148 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2108      	movs	r1, #8
 8001be0:	430a      	orrs	r2, r1
 8001be2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2104      	movs	r1, #4
 8001bf0:	438a      	bics	r2, r1
 8001bf2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001bfa:	68bb      	ldr	r3, [r7, #8]
 8001bfc:	691a      	ldr	r2, [r3, #16]
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	430a      	orrs	r2, r1
 8001c04:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8001c06:	e027      	b.n	8001c58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	68ba      	ldr	r2, [r7, #8]
 8001c0e:	0011      	movs	r1, r2
 8001c10:	0018      	movs	r0, r3
 8001c12:	f000 faf3 	bl	80021fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2180      	movs	r1, #128	; 0x80
 8001c22:	0109      	lsls	r1, r1, #4
 8001c24:	430a      	orrs	r2, r1
 8001c26:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4910      	ldr	r1, [pc, #64]	; (8001c74 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8001c34:	400a      	ands	r2, r1
 8001c36:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	691b      	ldr	r3, [r3, #16]
 8001c42:	021a      	lsls	r2, r3, #8
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8001c4c:	e004      	b.n	8001c58 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8001c4e:	2317      	movs	r3, #23
 8001c50:	18fb      	adds	r3, r7, r3
 8001c52:	2201      	movs	r2, #1
 8001c54:	701a      	strb	r2, [r3, #0]
      break;
 8001c56:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	223c      	movs	r2, #60	; 0x3c
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	5499      	strb	r1, [r3, r2]

  return status;
 8001c60:	2317      	movs	r3, #23
 8001c62:	18fb      	adds	r3, r7, r3
 8001c64:	781b      	ldrb	r3, [r3, #0]
}
 8001c66:	0018      	movs	r0, r3
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	b006      	add	sp, #24
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	46c0      	nop			; (mov r8, r8)
 8001c70:	08002570 	.word	0x08002570
 8001c74:	fffffbff 	.word	0xfffffbff

08001c78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b084      	sub	sp, #16
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4a37      	ldr	r2, [pc, #220]	; (8001d68 <TIM_Base_SetConfig+0xf0>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d008      	beq.n	8001ca2 <TIM_Base_SetConfig+0x2a>
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	2380      	movs	r3, #128	; 0x80
 8001c94:	05db      	lsls	r3, r3, #23
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d003      	beq.n	8001ca2 <TIM_Base_SetConfig+0x2a>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a33      	ldr	r2, [pc, #204]	; (8001d6c <TIM_Base_SetConfig+0xf4>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d108      	bne.n	8001cb4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2270      	movs	r2, #112	; 0x70
 8001ca6:	4393      	bics	r3, r2
 8001ca8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	68fa      	ldr	r2, [r7, #12]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a2c      	ldr	r2, [pc, #176]	; (8001d68 <TIM_Base_SetConfig+0xf0>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d014      	beq.n	8001ce6 <TIM_Base_SetConfig+0x6e>
 8001cbc:	687a      	ldr	r2, [r7, #4]
 8001cbe:	2380      	movs	r3, #128	; 0x80
 8001cc0:	05db      	lsls	r3, r3, #23
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d00f      	beq.n	8001ce6 <TIM_Base_SetConfig+0x6e>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a28      	ldr	r2, [pc, #160]	; (8001d6c <TIM_Base_SetConfig+0xf4>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d00b      	beq.n	8001ce6 <TIM_Base_SetConfig+0x6e>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a27      	ldr	r2, [pc, #156]	; (8001d70 <TIM_Base_SetConfig+0xf8>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d007      	beq.n	8001ce6 <TIM_Base_SetConfig+0x6e>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	4a26      	ldr	r2, [pc, #152]	; (8001d74 <TIM_Base_SetConfig+0xfc>)
 8001cda:	4293      	cmp	r3, r2
 8001cdc:	d003      	beq.n	8001ce6 <TIM_Base_SetConfig+0x6e>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a25      	ldr	r2, [pc, #148]	; (8001d78 <TIM_Base_SetConfig+0x100>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d108      	bne.n	8001cf8 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	4a24      	ldr	r2, [pc, #144]	; (8001d7c <TIM_Base_SetConfig+0x104>)
 8001cea:	4013      	ands	r3, r2
 8001cec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	68fa      	ldr	r2, [r7, #12]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2280      	movs	r2, #128	; 0x80
 8001cfc:	4393      	bics	r3, r2
 8001cfe:	001a      	movs	r2, r3
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	695b      	ldr	r3, [r3, #20]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	68fa      	ldr	r2, [r7, #12]
 8001d0c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	689a      	ldr	r2, [r3, #8]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4a11      	ldr	r2, [pc, #68]	; (8001d68 <TIM_Base_SetConfig+0xf0>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d007      	beq.n	8001d36 <TIM_Base_SetConfig+0xbe>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a12      	ldr	r2, [pc, #72]	; (8001d74 <TIM_Base_SetConfig+0xfc>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d003      	beq.n	8001d36 <TIM_Base_SetConfig+0xbe>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4a11      	ldr	r2, [pc, #68]	; (8001d78 <TIM_Base_SetConfig+0x100>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d103      	bne.n	8001d3e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	691a      	ldr	r2, [r3, #16]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2201      	movs	r2, #1
 8001d42:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	691b      	ldr	r3, [r3, #16]
 8001d48:	2201      	movs	r2, #1
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d106      	bne.n	8001d5e <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	691b      	ldr	r3, [r3, #16]
 8001d54:	2201      	movs	r2, #1
 8001d56:	4393      	bics	r3, r2
 8001d58:	001a      	movs	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	611a      	str	r2, [r3, #16]
  }
}
 8001d5e:	46c0      	nop			; (mov r8, r8)
 8001d60:	46bd      	mov	sp, r7
 8001d62:	b004      	add	sp, #16
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	46c0      	nop			; (mov r8, r8)
 8001d68:	40012c00 	.word	0x40012c00
 8001d6c:	40000400 	.word	0x40000400
 8001d70:	40002000 	.word	0x40002000
 8001d74:	40014400 	.word	0x40014400
 8001d78:	40014800 	.word	0x40014800
 8001d7c:	fffffcff 	.word	0xfffffcff

08001d80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a1b      	ldr	r3, [r3, #32]
 8001d8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a1b      	ldr	r3, [r3, #32]
 8001d94:	2201      	movs	r2, #1
 8001d96:	4393      	bics	r3, r2
 8001d98:	001a      	movs	r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	699b      	ldr	r3, [r3, #24]
 8001da8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	4a2e      	ldr	r2, [pc, #184]	; (8001e68 <TIM_OC1_SetConfig+0xe8>)
 8001dae:	4013      	ands	r3, r2
 8001db0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	2203      	movs	r2, #3
 8001db6:	4393      	bics	r3, r2
 8001db8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	68fa      	ldr	r2, [r7, #12]
 8001dc0:	4313      	orrs	r3, r2
 8001dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	2202      	movs	r2, #2
 8001dc8:	4393      	bics	r3, r2
 8001dca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	697a      	ldr	r2, [r7, #20]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	4a24      	ldr	r2, [pc, #144]	; (8001e6c <TIM_OC1_SetConfig+0xec>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d007      	beq.n	8001dee <TIM_OC1_SetConfig+0x6e>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4a23      	ldr	r2, [pc, #140]	; (8001e70 <TIM_OC1_SetConfig+0xf0>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d003      	beq.n	8001dee <TIM_OC1_SetConfig+0x6e>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4a22      	ldr	r2, [pc, #136]	; (8001e74 <TIM_OC1_SetConfig+0xf4>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d10c      	bne.n	8001e08 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	2208      	movs	r2, #8
 8001df2:	4393      	bics	r3, r2
 8001df4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	68db      	ldr	r3, [r3, #12]
 8001dfa:	697a      	ldr	r2, [r7, #20]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	2204      	movs	r2, #4
 8001e04:	4393      	bics	r3, r2
 8001e06:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	4a18      	ldr	r2, [pc, #96]	; (8001e6c <TIM_OC1_SetConfig+0xec>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d007      	beq.n	8001e20 <TIM_OC1_SetConfig+0xa0>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	4a17      	ldr	r2, [pc, #92]	; (8001e70 <TIM_OC1_SetConfig+0xf0>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d003      	beq.n	8001e20 <TIM_OC1_SetConfig+0xa0>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	4a16      	ldr	r2, [pc, #88]	; (8001e74 <TIM_OC1_SetConfig+0xf4>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d111      	bne.n	8001e44 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	4a15      	ldr	r2, [pc, #84]	; (8001e78 <TIM_OC1_SetConfig+0xf8>)
 8001e24:	4013      	ands	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	4a14      	ldr	r2, [pc, #80]	; (8001e7c <TIM_OC1_SetConfig+0xfc>)
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	695b      	ldr	r3, [r3, #20]
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	699b      	ldr	r3, [r3, #24]
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	693a      	ldr	r2, [r7, #16]
 8001e48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	68fa      	ldr	r2, [r7, #12]
 8001e4e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685a      	ldr	r2, [r3, #4]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	697a      	ldr	r2, [r7, #20]
 8001e5c:	621a      	str	r2, [r3, #32]
}
 8001e5e:	46c0      	nop			; (mov r8, r8)
 8001e60:	46bd      	mov	sp, r7
 8001e62:	b006      	add	sp, #24
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	46c0      	nop			; (mov r8, r8)
 8001e68:	fffeff8f 	.word	0xfffeff8f
 8001e6c:	40012c00 	.word	0x40012c00
 8001e70:	40014400 	.word	0x40014400
 8001e74:	40014800 	.word	0x40014800
 8001e78:	fffffeff 	.word	0xfffffeff
 8001e7c:	fffffdff 	.word	0xfffffdff

08001e80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a1b      	ldr	r3, [r3, #32]
 8001e8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6a1b      	ldr	r3, [r3, #32]
 8001e94:	2210      	movs	r2, #16
 8001e96:	4393      	bics	r3, r2
 8001e98:	001a      	movs	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	4a2c      	ldr	r2, [pc, #176]	; (8001f60 <TIM_OC2_SetConfig+0xe0>)
 8001eae:	4013      	ands	r3, r2
 8001eb0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	4a2b      	ldr	r2, [pc, #172]	; (8001f64 <TIM_OC2_SetConfig+0xe4>)
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	021b      	lsls	r3, r3, #8
 8001ec0:	68fa      	ldr	r2, [r7, #12]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	2220      	movs	r2, #32
 8001eca:	4393      	bics	r3, r2
 8001ecc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	011b      	lsls	r3, r3, #4
 8001ed4:	697a      	ldr	r2, [r7, #20]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a22      	ldr	r2, [pc, #136]	; (8001f68 <TIM_OC2_SetConfig+0xe8>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d10d      	bne.n	8001efe <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	2280      	movs	r2, #128	; 0x80
 8001ee6:	4393      	bics	r3, r2
 8001ee8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	011b      	lsls	r3, r3, #4
 8001ef0:	697a      	ldr	r2, [r7, #20]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	2240      	movs	r2, #64	; 0x40
 8001efa:	4393      	bics	r3, r2
 8001efc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a19      	ldr	r2, [pc, #100]	; (8001f68 <TIM_OC2_SetConfig+0xe8>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d007      	beq.n	8001f16 <TIM_OC2_SetConfig+0x96>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a18      	ldr	r2, [pc, #96]	; (8001f6c <TIM_OC2_SetConfig+0xec>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d003      	beq.n	8001f16 <TIM_OC2_SetConfig+0x96>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4a17      	ldr	r2, [pc, #92]	; (8001f70 <TIM_OC2_SetConfig+0xf0>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d113      	bne.n	8001f3e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	4a16      	ldr	r2, [pc, #88]	; (8001f74 <TIM_OC2_SetConfig+0xf4>)
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	4a15      	ldr	r2, [pc, #84]	; (8001f78 <TIM_OC2_SetConfig+0xf8>)
 8001f22:	4013      	ands	r3, r2
 8001f24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	699b      	ldr	r3, [r3, #24]
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	693a      	ldr	r2, [r7, #16]
 8001f42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68fa      	ldr	r2, [r7, #12]
 8001f48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685a      	ldr	r2, [r3, #4]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	697a      	ldr	r2, [r7, #20]
 8001f56:	621a      	str	r2, [r3, #32]
}
 8001f58:	46c0      	nop			; (mov r8, r8)
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	b006      	add	sp, #24
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	feff8fff 	.word	0xfeff8fff
 8001f64:	fffffcff 	.word	0xfffffcff
 8001f68:	40012c00 	.word	0x40012c00
 8001f6c:	40014400 	.word	0x40014400
 8001f70:	40014800 	.word	0x40014800
 8001f74:	fffffbff 	.word	0xfffffbff
 8001f78:	fffff7ff 	.word	0xfffff7ff

08001f7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b086      	sub	sp, #24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a1b      	ldr	r3, [r3, #32]
 8001f8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a1b      	ldr	r3, [r3, #32]
 8001f90:	4a31      	ldr	r2, [pc, #196]	; (8002058 <TIM_OC3_SetConfig+0xdc>)
 8001f92:	401a      	ands	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	69db      	ldr	r3, [r3, #28]
 8001fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	4a2d      	ldr	r2, [pc, #180]	; (800205c <TIM_OC3_SetConfig+0xe0>)
 8001fa8:	4013      	ands	r3, r2
 8001faa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2203      	movs	r2, #3
 8001fb0:	4393      	bics	r3, r2
 8001fb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	4a27      	ldr	r2, [pc, #156]	; (8002060 <TIM_OC3_SetConfig+0xe4>)
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	021b      	lsls	r3, r3, #8
 8001fcc:	697a      	ldr	r2, [r7, #20]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a23      	ldr	r2, [pc, #140]	; (8002064 <TIM_OC3_SetConfig+0xe8>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d10d      	bne.n	8001ff6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	4a22      	ldr	r2, [pc, #136]	; (8002068 <TIM_OC3_SetConfig+0xec>)
 8001fde:	4013      	ands	r3, r2
 8001fe0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	68db      	ldr	r3, [r3, #12]
 8001fe6:	021b      	lsls	r3, r3, #8
 8001fe8:	697a      	ldr	r2, [r7, #20]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	4a1e      	ldr	r2, [pc, #120]	; (800206c <TIM_OC3_SetConfig+0xf0>)
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4a1a      	ldr	r2, [pc, #104]	; (8002064 <TIM_OC3_SetConfig+0xe8>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d007      	beq.n	800200e <TIM_OC3_SetConfig+0x92>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a1b      	ldr	r2, [pc, #108]	; (8002070 <TIM_OC3_SetConfig+0xf4>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d003      	beq.n	800200e <TIM_OC3_SetConfig+0x92>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a1a      	ldr	r2, [pc, #104]	; (8002074 <TIM_OC3_SetConfig+0xf8>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d113      	bne.n	8002036 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	4a19      	ldr	r2, [pc, #100]	; (8002078 <TIM_OC3_SetConfig+0xfc>)
 8002012:	4013      	ands	r3, r2
 8002014:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	4a18      	ldr	r2, [pc, #96]	; (800207c <TIM_OC3_SetConfig+0x100>)
 800201a:	4013      	ands	r3, r2
 800201c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	695b      	ldr	r3, [r3, #20]
 8002022:	011b      	lsls	r3, r3, #4
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	4313      	orrs	r3, r2
 8002028:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	699b      	ldr	r3, [r3, #24]
 800202e:	011b      	lsls	r3, r3, #4
 8002030:	693a      	ldr	r2, [r7, #16]
 8002032:	4313      	orrs	r3, r2
 8002034:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	693a      	ldr	r2, [r7, #16]
 800203a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	68fa      	ldr	r2, [r7, #12]
 8002040:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685a      	ldr	r2, [r3, #4]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	697a      	ldr	r2, [r7, #20]
 800204e:	621a      	str	r2, [r3, #32]
}
 8002050:	46c0      	nop			; (mov r8, r8)
 8002052:	46bd      	mov	sp, r7
 8002054:	b006      	add	sp, #24
 8002056:	bd80      	pop	{r7, pc}
 8002058:	fffffeff 	.word	0xfffffeff
 800205c:	fffeff8f 	.word	0xfffeff8f
 8002060:	fffffdff 	.word	0xfffffdff
 8002064:	40012c00 	.word	0x40012c00
 8002068:	fffff7ff 	.word	0xfffff7ff
 800206c:	fffffbff 	.word	0xfffffbff
 8002070:	40014400 	.word	0x40014400
 8002074:	40014800 	.word	0x40014800
 8002078:	ffffefff 	.word	0xffffefff
 800207c:	ffffdfff 	.word	0xffffdfff

08002080 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6a1b      	ldr	r3, [r3, #32]
 800208e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6a1b      	ldr	r3, [r3, #32]
 8002094:	4a24      	ldr	r2, [pc, #144]	; (8002128 <TIM_OC4_SetConfig+0xa8>)
 8002096:	401a      	ands	r2, r3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	69db      	ldr	r3, [r3, #28]
 80020a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	4a20      	ldr	r2, [pc, #128]	; (800212c <TIM_OC4_SetConfig+0xac>)
 80020ac:	4013      	ands	r3, r2
 80020ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	4a1f      	ldr	r2, [pc, #124]	; (8002130 <TIM_OC4_SetConfig+0xb0>)
 80020b4:	4013      	ands	r3, r2
 80020b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	021b      	lsls	r3, r3, #8
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80020c4:	693b      	ldr	r3, [r7, #16]
 80020c6:	4a1b      	ldr	r2, [pc, #108]	; (8002134 <TIM_OC4_SetConfig+0xb4>)
 80020c8:	4013      	ands	r3, r2
 80020ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	031b      	lsls	r3, r3, #12
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4a17      	ldr	r2, [pc, #92]	; (8002138 <TIM_OC4_SetConfig+0xb8>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d007      	beq.n	80020f0 <TIM_OC4_SetConfig+0x70>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a16      	ldr	r2, [pc, #88]	; (800213c <TIM_OC4_SetConfig+0xbc>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d003      	beq.n	80020f0 <TIM_OC4_SetConfig+0x70>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4a15      	ldr	r2, [pc, #84]	; (8002140 <TIM_OC4_SetConfig+0xc0>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d109      	bne.n	8002104 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	4a14      	ldr	r2, [pc, #80]	; (8002144 <TIM_OC4_SetConfig+0xc4>)
 80020f4:	4013      	ands	r3, r2
 80020f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	695b      	ldr	r3, [r3, #20]
 80020fc:	019b      	lsls	r3, r3, #6
 80020fe:	697a      	ldr	r2, [r7, #20]
 8002100:	4313      	orrs	r3, r2
 8002102:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	697a      	ldr	r2, [r7, #20]
 8002108:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	68fa      	ldr	r2, [r7, #12]
 800210e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685a      	ldr	r2, [r3, #4]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	693a      	ldr	r2, [r7, #16]
 800211c:	621a      	str	r2, [r3, #32]
}
 800211e:	46c0      	nop			; (mov r8, r8)
 8002120:	46bd      	mov	sp, r7
 8002122:	b006      	add	sp, #24
 8002124:	bd80      	pop	{r7, pc}
 8002126:	46c0      	nop			; (mov r8, r8)
 8002128:	ffffefff 	.word	0xffffefff
 800212c:	feff8fff 	.word	0xfeff8fff
 8002130:	fffffcff 	.word	0xfffffcff
 8002134:	ffffdfff 	.word	0xffffdfff
 8002138:	40012c00 	.word	0x40012c00
 800213c:	40014400 	.word	0x40014400
 8002140:	40014800 	.word	0x40014800
 8002144:	ffffbfff 	.word	0xffffbfff

08002148 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b086      	sub	sp, #24
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a1b      	ldr	r3, [r3, #32]
 8002156:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a1b      	ldr	r3, [r3, #32]
 800215c:	4a21      	ldr	r2, [pc, #132]	; (80021e4 <TIM_OC5_SetConfig+0x9c>)
 800215e:	401a      	ands	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800216e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	4a1d      	ldr	r2, [pc, #116]	; (80021e8 <TIM_OC5_SetConfig+0xa0>)
 8002174:	4013      	ands	r3, r2
 8002176:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	68fa      	ldr	r2, [r7, #12]
 800217e:	4313      	orrs	r3, r2
 8002180:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	4a19      	ldr	r2, [pc, #100]	; (80021ec <TIM_OC5_SetConfig+0xa4>)
 8002186:	4013      	ands	r3, r2
 8002188:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	041b      	lsls	r3, r3, #16
 8002190:	693a      	ldr	r2, [r7, #16]
 8002192:	4313      	orrs	r3, r2
 8002194:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a15      	ldr	r2, [pc, #84]	; (80021f0 <TIM_OC5_SetConfig+0xa8>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d007      	beq.n	80021ae <TIM_OC5_SetConfig+0x66>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a14      	ldr	r2, [pc, #80]	; (80021f4 <TIM_OC5_SetConfig+0xac>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d003      	beq.n	80021ae <TIM_OC5_SetConfig+0x66>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a13      	ldr	r2, [pc, #76]	; (80021f8 <TIM_OC5_SetConfig+0xb0>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d109      	bne.n	80021c2 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	4a0c      	ldr	r2, [pc, #48]	; (80021e4 <TIM_OC5_SetConfig+0x9c>)
 80021b2:	4013      	ands	r3, r2
 80021b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	021b      	lsls	r3, r3, #8
 80021bc:	697a      	ldr	r2, [r7, #20]
 80021be:	4313      	orrs	r3, r2
 80021c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	697a      	ldr	r2, [r7, #20]
 80021c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68fa      	ldr	r2, [r7, #12]
 80021cc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	621a      	str	r2, [r3, #32]
}
 80021dc:	46c0      	nop			; (mov r8, r8)
 80021de:	46bd      	mov	sp, r7
 80021e0:	b006      	add	sp, #24
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	fffeffff 	.word	0xfffeffff
 80021e8:	fffeff8f 	.word	0xfffeff8f
 80021ec:	fffdffff 	.word	0xfffdffff
 80021f0:	40012c00 	.word	0x40012c00
 80021f4:	40014400 	.word	0x40014400
 80021f8:	40014800 	.word	0x40014800

080021fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6a1b      	ldr	r3, [r3, #32]
 800220a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	4a22      	ldr	r2, [pc, #136]	; (800229c <TIM_OC6_SetConfig+0xa0>)
 8002212:	401a      	ands	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	4a1e      	ldr	r2, [pc, #120]	; (80022a0 <TIM_OC6_SetConfig+0xa4>)
 8002228:	4013      	ands	r3, r2
 800222a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	021b      	lsls	r3, r3, #8
 8002232:	68fa      	ldr	r2, [r7, #12]
 8002234:	4313      	orrs	r3, r2
 8002236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	4a1a      	ldr	r2, [pc, #104]	; (80022a4 <TIM_OC6_SetConfig+0xa8>)
 800223c:	4013      	ands	r3, r2
 800223e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	051b      	lsls	r3, r3, #20
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	4313      	orrs	r3, r2
 800224a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	4a16      	ldr	r2, [pc, #88]	; (80022a8 <TIM_OC6_SetConfig+0xac>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d007      	beq.n	8002264 <TIM_OC6_SetConfig+0x68>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4a15      	ldr	r2, [pc, #84]	; (80022ac <TIM_OC6_SetConfig+0xb0>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d003      	beq.n	8002264 <TIM_OC6_SetConfig+0x68>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a14      	ldr	r2, [pc, #80]	; (80022b0 <TIM_OC6_SetConfig+0xb4>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d109      	bne.n	8002278 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	4a13      	ldr	r2, [pc, #76]	; (80022b4 <TIM_OC6_SetConfig+0xb8>)
 8002268:	4013      	ands	r3, r2
 800226a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	695b      	ldr	r3, [r3, #20]
 8002270:	029b      	lsls	r3, r3, #10
 8002272:	697a      	ldr	r2, [r7, #20]
 8002274:	4313      	orrs	r3, r2
 8002276:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	697a      	ldr	r2, [r7, #20]
 800227c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	68fa      	ldr	r2, [r7, #12]
 8002282:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685a      	ldr	r2, [r3, #4]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	621a      	str	r2, [r3, #32]
}
 8002292:	46c0      	nop			; (mov r8, r8)
 8002294:	46bd      	mov	sp, r7
 8002296:	b006      	add	sp, #24
 8002298:	bd80      	pop	{r7, pc}
 800229a:	46c0      	nop			; (mov r8, r8)
 800229c:	ffefffff 	.word	0xffefffff
 80022a0:	feff8fff 	.word	0xfeff8fff
 80022a4:	ffdfffff 	.word	0xffdfffff
 80022a8:	40012c00 	.word	0x40012c00
 80022ac:	40014400 	.word	0x40014400
 80022b0:	40014800 	.word	0x40014800
 80022b4:	fffbffff 	.word	0xfffbffff

080022b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b084      	sub	sp, #16
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	223c      	movs	r2, #60	; 0x3c
 80022c6:	5c9b      	ldrb	r3, [r3, r2]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d101      	bne.n	80022d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80022cc:	2302      	movs	r3, #2
 80022ce:	e050      	b.n	8002372 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	223c      	movs	r2, #60	; 0x3c
 80022d4:	2101      	movs	r1, #1
 80022d6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	223d      	movs	r2, #61	; 0x3d
 80022dc:	2102      	movs	r1, #2
 80022de:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a21      	ldr	r2, [pc, #132]	; (800237c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d108      	bne.n	800230c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	4a20      	ldr	r2, [pc, #128]	; (8002380 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80022fe:	4013      	ands	r3, r2
 8002300:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	68fa      	ldr	r2, [r7, #12]
 8002308:	4313      	orrs	r3, r2
 800230a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2270      	movs	r2, #112	; 0x70
 8002310:	4393      	bics	r3, r2
 8002312:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68fa      	ldr	r2, [r7, #12]
 800231a:	4313      	orrs	r3, r2
 800231c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68fa      	ldr	r2, [r7, #12]
 8002324:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a14      	ldr	r2, [pc, #80]	; (800237c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d00a      	beq.n	8002346 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	2380      	movs	r3, #128	; 0x80
 8002336:	05db      	lsls	r3, r3, #23
 8002338:	429a      	cmp	r2, r3
 800233a:	d004      	beq.n	8002346 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a10      	ldr	r2, [pc, #64]	; (8002384 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d10c      	bne.n	8002360 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	2280      	movs	r2, #128	; 0x80
 800234a:	4393      	bics	r3, r2
 800234c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	68ba      	ldr	r2, [r7, #8]
 8002354:	4313      	orrs	r3, r2
 8002356:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	68ba      	ldr	r2, [r7, #8]
 800235e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	223d      	movs	r2, #61	; 0x3d
 8002364:	2101      	movs	r1, #1
 8002366:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	223c      	movs	r2, #60	; 0x3c
 800236c:	2100      	movs	r1, #0
 800236e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002370:	2300      	movs	r3, #0
}
 8002372:	0018      	movs	r0, r3
 8002374:	46bd      	mov	sp, r7
 8002376:	b004      	add	sp, #16
 8002378:	bd80      	pop	{r7, pc}
 800237a:	46c0      	nop			; (mov r8, r8)
 800237c:	40012c00 	.word	0x40012c00
 8002380:	ff0fffff 	.word	0xff0fffff
 8002384:	40000400 	.word	0x40000400

08002388 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002392:	2300      	movs	r3, #0
 8002394:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	223c      	movs	r2, #60	; 0x3c
 800239a:	5c9b      	ldrb	r3, [r3, r2]
 800239c:	2b01      	cmp	r3, #1
 800239e:	d101      	bne.n	80023a4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80023a0:	2302      	movs	r3, #2
 80023a2:	e06f      	b.n	8002484 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	223c      	movs	r2, #60	; 0x3c
 80023a8:	2101      	movs	r1, #1
 80023aa:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	22ff      	movs	r2, #255	; 0xff
 80023b0:	4393      	bics	r3, r2
 80023b2:	001a      	movs	r2, r3
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	68db      	ldr	r3, [r3, #12]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	4a33      	ldr	r2, [pc, #204]	; (800248c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80023c0:	401a      	ands	r2, r3
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	4a30      	ldr	r2, [pc, #192]	; (8002490 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80023ce:	401a      	ands	r2, r3
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	4a2e      	ldr	r2, [pc, #184]	; (8002494 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 80023dc:	401a      	ands	r2, r3
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	4a2b      	ldr	r2, [pc, #172]	; (8002498 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 80023ea:	401a      	ands	r2, r3
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	4313      	orrs	r3, r2
 80023f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	4a29      	ldr	r2, [pc, #164]	; (800249c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 80023f8:	401a      	ands	r2, r3
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	695b      	ldr	r3, [r3, #20]
 80023fe:	4313      	orrs	r3, r2
 8002400:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	4a26      	ldr	r2, [pc, #152]	; (80024a0 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8002406:	401a      	ands	r2, r3
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240c:	4313      	orrs	r3, r2
 800240e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	4a24      	ldr	r2, [pc, #144]	; (80024a4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8002414:	401a      	ands	r2, r3
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	699b      	ldr	r3, [r3, #24]
 800241a:	041b      	lsls	r3, r3, #16
 800241c:	4313      	orrs	r3, r2
 800241e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	4a21      	ldr	r2, [pc, #132]	; (80024a8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8002424:	401a      	ands	r2, r3
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	69db      	ldr	r3, [r3, #28]
 800242a:	4313      	orrs	r3, r2
 800242c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a1e      	ldr	r2, [pc, #120]	; (80024ac <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d11c      	bne.n	8002472 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	4a1d      	ldr	r2, [pc, #116]	; (80024b0 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800243c:	401a      	ands	r2, r3
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002442:	051b      	lsls	r3, r3, #20
 8002444:	4313      	orrs	r3, r2
 8002446:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	4a1a      	ldr	r2, [pc, #104]	; (80024b4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800244c:	401a      	ands	r2, r3
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	6a1b      	ldr	r3, [r3, #32]
 8002452:	4313      	orrs	r3, r2
 8002454:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	4a17      	ldr	r2, [pc, #92]	; (80024b8 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800245a:	401a      	ands	r2, r3
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002460:	4313      	orrs	r3, r2
 8002462:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	4a15      	ldr	r2, [pc, #84]	; (80024bc <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8002468:	401a      	ands	r2, r3
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800246e:	4313      	orrs	r3, r2
 8002470:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	68fa      	ldr	r2, [r7, #12]
 8002478:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	223c      	movs	r2, #60	; 0x3c
 800247e:	2100      	movs	r1, #0
 8002480:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002482:	2300      	movs	r3, #0
}
 8002484:	0018      	movs	r0, r3
 8002486:	46bd      	mov	sp, r7
 8002488:	b004      	add	sp, #16
 800248a:	bd80      	pop	{r7, pc}
 800248c:	fffffcff 	.word	0xfffffcff
 8002490:	fffffbff 	.word	0xfffffbff
 8002494:	fffff7ff 	.word	0xfffff7ff
 8002498:	ffffefff 	.word	0xffffefff
 800249c:	ffffdfff 	.word	0xffffdfff
 80024a0:	ffffbfff 	.word	0xffffbfff
 80024a4:	fff0ffff 	.word	0xfff0ffff
 80024a8:	efffffff 	.word	0xefffffff
 80024ac:	40012c00 	.word	0x40012c00
 80024b0:	ff0fffff 	.word	0xff0fffff
 80024b4:	feffffff 	.word	0xfeffffff
 80024b8:	fdffffff 	.word	0xfdffffff
 80024bc:	dfffffff 	.word	0xdfffffff

080024c0 <memset>:
 80024c0:	0003      	movs	r3, r0
 80024c2:	1882      	adds	r2, r0, r2
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d100      	bne.n	80024ca <memset+0xa>
 80024c8:	4770      	bx	lr
 80024ca:	7019      	strb	r1, [r3, #0]
 80024cc:	3301      	adds	r3, #1
 80024ce:	e7f9      	b.n	80024c4 <memset+0x4>

080024d0 <__libc_init_array>:
 80024d0:	b570      	push	{r4, r5, r6, lr}
 80024d2:	2600      	movs	r6, #0
 80024d4:	4c0c      	ldr	r4, [pc, #48]	; (8002508 <__libc_init_array+0x38>)
 80024d6:	4d0d      	ldr	r5, [pc, #52]	; (800250c <__libc_init_array+0x3c>)
 80024d8:	1b64      	subs	r4, r4, r5
 80024da:	10a4      	asrs	r4, r4, #2
 80024dc:	42a6      	cmp	r6, r4
 80024de:	d109      	bne.n	80024f4 <__libc_init_array+0x24>
 80024e0:	2600      	movs	r6, #0
 80024e2:	f000 f819 	bl	8002518 <_init>
 80024e6:	4c0a      	ldr	r4, [pc, #40]	; (8002510 <__libc_init_array+0x40>)
 80024e8:	4d0a      	ldr	r5, [pc, #40]	; (8002514 <__libc_init_array+0x44>)
 80024ea:	1b64      	subs	r4, r4, r5
 80024ec:	10a4      	asrs	r4, r4, #2
 80024ee:	42a6      	cmp	r6, r4
 80024f0:	d105      	bne.n	80024fe <__libc_init_array+0x2e>
 80024f2:	bd70      	pop	{r4, r5, r6, pc}
 80024f4:	00b3      	lsls	r3, r6, #2
 80024f6:	58eb      	ldr	r3, [r5, r3]
 80024f8:	4798      	blx	r3
 80024fa:	3601      	adds	r6, #1
 80024fc:	e7ee      	b.n	80024dc <__libc_init_array+0xc>
 80024fe:	00b3      	lsls	r3, r6, #2
 8002500:	58eb      	ldr	r3, [r5, r3]
 8002502:	4798      	blx	r3
 8002504:	3601      	adds	r6, #1
 8002506:	e7f2      	b.n	80024ee <__libc_init_array+0x1e>
 8002508:	080025c4 	.word	0x080025c4
 800250c:	080025c4 	.word	0x080025c4
 8002510:	080025c8 	.word	0x080025c8
 8002514:	080025c4 	.word	0x080025c4

08002518 <_init>:
 8002518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800251a:	46c0      	nop			; (mov r8, r8)
 800251c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800251e:	bc08      	pop	{r3}
 8002520:	469e      	mov	lr, r3
 8002522:	4770      	bx	lr

08002524 <_fini>:
 8002524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002526:	46c0      	nop			; (mov r8, r8)
 8002528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800252a:	bc08      	pop	{r3}
 800252c:	469e      	mov	lr, r3
 800252e:	4770      	bx	lr
