/* Generated by Yosys 0.15+50 (git sha1 6318db615, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* use_dsp = "yes" *)
(* top =  1  *)
(* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:2.1-39.10" *)
module cal_mult_int8_x2_dsp(clk, a, b, c, ac, bc);
  reg \$auto$verilog_backend.cc:2083:dump_module$4  = 0;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:28.2-36.5" *)
  reg [26:0] _00_;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:28.2-36.5" *)
  reg [26:0] _01_;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:28.2-36.5" *)
  reg [17:0] _02_;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:28.2-36.5" *)
  reg [17:0] _03_;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:28.2-36.5" *)
  reg [44:0] _04_;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:28.2-36.5" *)
  reg [26:0] _05_;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:28.2-36.5" *)
  reg [44:0] _06_;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:33.13-33.34" *)
  wire [26:0] _07_;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:34.13-34.34" *)
  wire [44:0] _08_;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:12.20-12.26" *)
  wire [26:0] A_PORT;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:16.19-16.29" *)
  reg [26:0] A_PORT_REG;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:20.19-20.27" *)
  reg [26:0] A_Plus_D;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:14.20-14.26" *)
  wire [17:0] B_PORT;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:18.19-18.31" *)
  reg [17:0] B_PORT_REG_1;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:19.19-19.31" *)
  reg [17:0] B_PORT_REG_2;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:22.19-22.23" *)
  reg [44:0] DOUT;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:13.20-13.26" *)
  wire [26:0] D_PORT;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:17.19-17.29" *)
  reg [26:0] D_PORT_REG;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:21.19-21.27" *)
  reg [44:0] MULT_RES;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:5.20-5.21" *)
  input [7:0] a;
  wire [7:0] a;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:9.22-9.24" *)
  output [15:0] ac;
  wire [15:0] ac;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:6.20-6.21" *)
  input [7:0] b;
  wire [7:0] b;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:10.22-10.24" *)
  output [15:0] bc;
  wire [15:0] bc;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:7.20-7.21" *)
  input [7:0] c;
  wire [7:0] c;
  (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:4.8-4.11" *)
  input clk;
  wire clk;
  assign _07_ = $signed(A_PORT_REG) + (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:33.13-33.34" *) $signed(D_PORT_REG);
  assign _08_ = $signed(A_Plus_D) * (* src = "submodules/adamgallas_fpga_accelerator_yolov3tiny/vivado_prj/source/cal_mul_int8_x2_dsp.v:34.13-34.34" *) $signed(B_PORT_REG_2);
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    _00_ = A_PORT;
    _05_ = D_PORT;
    _02_ = B_PORT;
    _03_ = B_PORT_REG_1;
    _01_ = _07_;
    _06_ = _08_;
    _04_ = MULT_RES;
  end
  always @(posedge clk) begin
      A_PORT_REG <= _00_;
      D_PORT_REG <= _05_;
      B_PORT_REG_1 <= _02_;
      B_PORT_REG_2 <= _03_;
      A_Plus_D <= _01_;
      MULT_RES <= _06_;
      DOUT <= _04_;
  end
  assign A_PORT = { a[7], a, 18'h00000 };
  assign D_PORT = { b[7], b[7], b[7], b[7], b[7], b[7], b[7], b[7], b[7], b[7], b[7], b[7], b[7], b[7], b[7], b[7], b[7], b[7], b[7], b };
  assign B_PORT = { c[7], c[7], c[7], c[7], c[7], c[7], c[7], c[7], c[7], c[7], c };
  assign ac = DOUT[33:18];
  assign bc = DOUT[15:0];
endmodule
