{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 01 17:18:50 2013 " "Info: Processing started: Sun Dec 01 17:18:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DMSff -c DMSff --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DMSff -c DMSff --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Dlec:inst\|inst2~8 " "Warning: Node \"Dlec:inst\|inst2~8\" is a latch" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Dlec:inst1\|inst2~7 " "Warning: Node \"Dlec:inst1\|inst2~7\" is a latch" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Clock " "Info: Assuming node \"Clock\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 224 8 176 240 "Clock" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Dlec:inst\|inst2~8 register Dlec:inst1\|inst2~7 309.41 MHz 3.232 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 309.41 MHz between source register \"Dlec:inst\|inst2~8\" and destination register \"Dlec:inst1\|inst2~7\" (period= 3.232 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.470 ns + Longest register register " "Info: + Longest register to register delay is 0.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Dlec:inst\|inst2~8 1 REG LCCOMB_X4_Y6_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y6_N28; Fanout = 2; REG Node = 'Dlec:inst\|inst2~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dlec:inst|inst2~8 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 0.470 ns Dlec:inst1\|inst2~7 2 REG LCCOMB_X4_Y6_N18 2 " "Info: 2: + IC(0.292 ns) + CELL(0.178 ns) = 0.470 ns; Loc. = LCCOMB_X4_Y6_N18; Fanout = 2; REG Node = 'Dlec:inst1\|inst2~7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { Dlec:inst|inst2~8 Dlec:inst1|inst2~7 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.178 ns ( 37.87 % ) " "Info: Total cell delay = 0.178 ns ( 37.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.292 ns ( 62.13 % ) " "Info: Total interconnect delay = 0.292 ns ( 62.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { Dlec:inst|inst2~8 Dlec:inst1|inst2~7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.470 ns" { Dlec:inst|inst2~8 {} Dlec:inst1|inst2~7 {} } { 0.000ns 0.292ns } { 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.975 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 224 8 176 240 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 224 8 176 240 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.322 ns) 2.975 ns Dlec:inst1\|inst2~7 3 REG LCCOMB_X4_Y6_N18 2 " "Info: 3: + IC(1.389 ns) + CELL(0.322 ns) = 2.975 ns; Loc. = LCCOMB_X4_Y6_N18; Fanout = 2; REG Node = 'Dlec:inst1\|inst2~7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { Clock~clkctrl Dlec:inst1|inst2~7 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 45.31 % ) " "Info: Total cell delay = 1.348 ns ( 45.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.627 ns ( 54.69 % ) " "Info: Total interconnect delay = 1.627 ns ( 54.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { Clock Clock~clkctrl Dlec:inst1|inst2~7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dlec:inst1|inst2~7 {} } { 0.000ns 0.000ns 0.238ns 1.389ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.974 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 224 8 176 240 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 224 8 176 240 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.322 ns) 2.974 ns Dlec:inst\|inst2~8 3 REG LCCOMB_X4_Y6_N28 2 " "Info: 3: + IC(1.388 ns) + CELL(0.322 ns) = 2.974 ns; Loc. = LCCOMB_X4_Y6_N28; Fanout = 2; REG Node = 'Dlec:inst\|inst2~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { Clock~clkctrl Dlec:inst|inst2~8 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 45.33 % ) " "Info: Total cell delay = 1.348 ns ( 45.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.626 ns ( 54.67 % ) " "Info: Total interconnect delay = 1.626 ns ( 54.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { Clock Clock~clkctrl Dlec:inst|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dlec:inst|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.388ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { Clock Clock~clkctrl Dlec:inst1|inst2~7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dlec:inst1|inst2~7 {} } { 0.000ns 0.000ns 0.238ns 1.389ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { Clock Clock~clkctrl Dlec:inst|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dlec:inst|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.388ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.147 ns + " "Info: + Micro setup delay of destination is 1.147 ns" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { Dlec:inst|inst2~8 Dlec:inst1|inst2~7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.470 ns" { Dlec:inst|inst2~8 {} Dlec:inst1|inst2~7 {} } { 0.000ns 0.292ns } { 0.000ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { Clock Clock~clkctrl Dlec:inst1|inst2~7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.975 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dlec:inst1|inst2~7 {} } { 0.000ns 0.000ns 0.238ns 1.389ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { Clock Clock~clkctrl Dlec:inst|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dlec:inst|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.388ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Dlec:inst\|inst2~8 D Clock 4.590 ns register " "Info: tsu for register \"Dlec:inst\|inst2~8\" (data pin = \"D\", clock pin = \"Clock\") is 4.590 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.141 ns + Longest pin register " "Info: + Longest pin to register delay is 6.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns D 1 PIN PIN_T5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_T5; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 88 8 176 104 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.109 ns) + CELL(0.178 ns) 6.141 ns Dlec:inst\|inst2~8 2 REG LCCOMB_X4_Y6_N28 2 " "Info: 2: + IC(5.109 ns) + CELL(0.178 ns) = 6.141 ns; Loc. = LCCOMB_X4_Y6_N28; Fanout = 2; REG Node = 'Dlec:inst\|inst2~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.287 ns" { D Dlec:inst|inst2~8 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.032 ns ( 16.81 % ) " "Info: Total cell delay = 1.032 ns ( 16.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.109 ns ( 83.19 % ) " "Info: Total interconnect delay = 5.109 ns ( 83.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.141 ns" { D Dlec:inst|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.141 ns" { D {} D~combout {} Dlec:inst|inst2~8 {} } { 0.000ns 0.000ns 5.109ns } { 0.000ns 0.854ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.423 ns + " "Info: + Micro setup delay of destination is 1.423 ns" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.974 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 224 8 176 240 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 224 8 176 240 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.322 ns) 2.974 ns Dlec:inst\|inst2~8 3 REG LCCOMB_X4_Y6_N28 2 " "Info: 3: + IC(1.388 ns) + CELL(0.322 ns) = 2.974 ns; Loc. = LCCOMB_X4_Y6_N28; Fanout = 2; REG Node = 'Dlec:inst\|inst2~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { Clock~clkctrl Dlec:inst|inst2~8 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 45.33 % ) " "Info: Total cell delay = 1.348 ns ( 45.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.626 ns ( 54.67 % ) " "Info: Total interconnect delay = 1.626 ns ( 54.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { Clock Clock~clkctrl Dlec:inst|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dlec:inst|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.388ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.141 ns" { D Dlec:inst|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.141 ns" { D {} D~combout {} Dlec:inst|inst2~8 {} } { 0.000ns 0.000ns 5.109ns } { 0.000ns 0.854ns 0.178ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { Clock Clock~clkctrl Dlec:inst|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dlec:inst|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.388ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock notQ Dlec:inst\|inst2~8 8.143 ns register " "Info: tco from clock \"Clock\" to destination pin \"notQ\" through register \"Dlec:inst\|inst2~8\" is 8.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.974 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 224 8 176 240 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 224 8 176 240 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.322 ns) 2.974 ns Dlec:inst\|inst2~8 3 REG LCCOMB_X4_Y6_N28 2 " "Info: 3: + IC(1.388 ns) + CELL(0.322 ns) = 2.974 ns; Loc. = LCCOMB_X4_Y6_N28; Fanout = 2; REG Node = 'Dlec:inst\|inst2~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { Clock~clkctrl Dlec:inst|inst2~8 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 45.33 % ) " "Info: Total cell delay = 1.348 ns ( 45.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.626 ns ( 54.67 % ) " "Info: Total interconnect delay = 1.626 ns ( 54.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { Clock Clock~clkctrl Dlec:inst|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dlec:inst|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.388ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.169 ns + Longest register pin " "Info: + Longest register to pin delay is 5.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Dlec:inst\|inst2~8 1 REG LCCOMB_X4_Y6_N28 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X4_Y6_N28; Fanout = 2; REG Node = 'Dlec:inst\|inst2~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dlec:inst|inst2~8 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.542 ns) 1.099 ns Dlec:inst1\|inst3 2 COMB LCCOMB_X4_Y6_N8 1 " "Info: 2: + IC(0.557 ns) + CELL(0.542 ns) = 1.099 ns; Loc. = LCCOMB_X4_Y6_N8; Fanout = 1; COMB Node = 'Dlec:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { Dlec:inst|inst2~8 Dlec:inst1|inst3 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 168 448 512 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(3.006 ns) 5.169 ns notQ 3 PIN PIN_Y6 0 " "Info: 3: + IC(1.064 ns) + CELL(3.006 ns) = 5.169 ns; Loc. = PIN_Y6; Fanout = 0; PIN Node = 'notQ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.070 ns" { Dlec:inst1|inst3 notQ } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 112 528 704 128 "notQ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.548 ns ( 68.64 % ) " "Info: Total cell delay = 3.548 ns ( 68.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.621 ns ( 31.36 % ) " "Info: Total interconnect delay = 1.621 ns ( 31.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.169 ns" { Dlec:inst|inst2~8 Dlec:inst1|inst3 notQ } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.169 ns" { Dlec:inst|inst2~8 {} Dlec:inst1|inst3 {} notQ {} } { 0.000ns 0.557ns 1.064ns } { 0.000ns 0.542ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { Clock Clock~clkctrl Dlec:inst|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dlec:inst|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.388ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.169 ns" { Dlec:inst|inst2~8 Dlec:inst1|inst3 notQ } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.169 ns" { Dlec:inst|inst2~8 {} Dlec:inst1|inst3 {} notQ {} } { 0.000ns 0.557ns 1.064ns } { 0.000ns 0.542ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Clock notQ 6.860 ns Longest " "Info: Longest tpd from source pin \"Clock\" to destination pin \"notQ\" is 6.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 224 8 176 240 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.319 ns) 2.790 ns Dlec:inst1\|inst3 2 COMB LCCOMB_X4_Y6_N8 1 " "Info: 2: + IC(1.445 ns) + CELL(0.319 ns) = 2.790 ns; Loc. = LCCOMB_X4_Y6_N8; Fanout = 1; COMB Node = 'Dlec:inst1\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { Clock Dlec:inst1|inst3 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 168 448 512 216 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(3.006 ns) 6.860 ns notQ 3 PIN PIN_Y6 0 " "Info: 3: + IC(1.064 ns) + CELL(3.006 ns) = 6.860 ns; Loc. = PIN_Y6; Fanout = 0; PIN Node = 'notQ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.070 ns" { Dlec:inst1|inst3 notQ } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 112 528 704 128 "notQ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.351 ns ( 63.43 % ) " "Info: Total cell delay = 4.351 ns ( 63.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.509 ns ( 36.57 % ) " "Info: Total interconnect delay = 2.509 ns ( 36.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.860 ns" { Clock Dlec:inst1|inst3 notQ } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.860 ns" { Clock {} Clock~combout {} Dlec:inst1|inst3 {} notQ {} } { 0.000ns 0.000ns 1.445ns 1.064ns } { 0.000ns 1.026ns 0.319ns 3.006ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "Dlec:inst\|inst2~8 D Clock -3.167 ns register " "Info: th for register \"Dlec:inst\|inst2~8\" (data pin = \"D\", clock pin = \"Clock\") is -3.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.974 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 224 8 176 240 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 224 8 176 240 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.322 ns) 2.974 ns Dlec:inst\|inst2~8 3 REG LCCOMB_X4_Y6_N28 2 " "Info: 3: + IC(1.388 ns) + CELL(0.322 ns) = 2.974 ns; Loc. = LCCOMB_X4_Y6_N28; Fanout = 2; REG Node = 'Dlec:inst\|inst2~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { Clock~clkctrl Dlec:inst|inst2~8 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 45.33 % ) " "Info: Total cell delay = 1.348 ns ( 45.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.626 ns ( 54.67 % ) " "Info: Total interconnect delay = 1.626 ns ( 54.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { Clock Clock~clkctrl Dlec:inst|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dlec:inst|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.388ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.141 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns D 1 PIN PIN_T5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_T5; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "DMSff.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/DMSff/DMSff.bdf" { { 88 8 176 104 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.109 ns) + CELL(0.178 ns) 6.141 ns Dlec:inst\|inst2~8 2 REG LCCOMB_X4_Y6_N28 2 " "Info: 2: + IC(5.109 ns) + CELL(0.178 ns) = 6.141 ns; Loc. = LCCOMB_X4_Y6_N28; Fanout = 2; REG Node = 'Dlec:inst\|inst2~8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.287 ns" { D Dlec:inst|inst2~8 } "NODE_NAME" } } { "../Dlec/Dlec.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab4/Dlec/Dlec.bdf" { { 56 448 512 104 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.032 ns ( 16.81 % ) " "Info: Total cell delay = 1.032 ns ( 16.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.109 ns ( 83.19 % ) " "Info: Total interconnect delay = 5.109 ns ( 83.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.141 ns" { D Dlec:inst|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.141 ns" { D {} D~combout {} Dlec:inst|inst2~8 {} } { 0.000ns 0.000ns 5.109ns } { 0.000ns 0.854ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.974 ns" { Clock Clock~clkctrl Dlec:inst|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.974 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Dlec:inst|inst2~8 {} } { 0.000ns 0.000ns 0.238ns 1.388ns } { 0.000ns 1.026ns 0.000ns 0.322ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.141 ns" { D Dlec:inst|inst2~8 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.141 ns" { D {} D~combout {} Dlec:inst|inst2~8 {} } { 0.000ns 0.000ns 5.109ns } { 0.000ns 0.854ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 01 17:18:52 2013 " "Info: Processing ended: Sun Dec 01 17:18:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
