\hypertarget{structADC__Type}{}\section{A\+D\+C\+\_\+\+Type Struct Reference}
\label{structADC__Type}\index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a093e1feaef0edc25a2a6740947bc760c}{S\+C1} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a440cce9a58e10f21220241a51442b71c}{C\+F\+G1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a089c1cc67b67d8cc7ac213a28d317bf8}{C\+F\+G2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structADC__Type_af7aa0f906f46c2a00a0f1160f738e935}{R} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_ac8a4d66d82362aab14f46b3a2947a7b7}{C\+V1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_aca49bcd5d7bc64184e106decf4e7f750}{C\+V2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a7397e1ccace879809b64c8b689a13418}{S\+C2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_af69704301d23c620abacbbdfa7caa05e}{S\+C3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a1081f8facbb93133c09e83ef18b90b10}{O\+FS}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a3c2b3bd7317c8347410247700bff991f}{PG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a2487601e623b6a7c31149b068d9aefca}{MG}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_af713fff7638ff0895a2f3096c292380b}{C\+L\+PD}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a7bac5a0a1385b76292e97a48d04448bb}{C\+L\+PS}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a3b8cdaa5f3bc728ac9ade1e50a536b18}{C\+L\+P4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a1452eb8d202a03a390a021a8ed791698}{C\+L\+P3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a57aa0df779b5b476d8b4cd498e11a07d}{C\+L\+P2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a4d46f571d82c5c84402ed9df3ebf0f2d}{C\+L\+P1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a18689175e64a715367784c7c84c0200d}{C\+L\+P0}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}\hypertarget{structADC__Type_afaa9af9bdbc31419022096ae089bebe2}{}\label{structADC__Type_afaa9af9bdbc31419022096ae089bebe2}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a7354e8844f8eabbe072fd015e5f321a6}{C\+L\+MD}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_aaf8e34a694e7cefc2f3f750ec6947658}{C\+L\+MS}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_ae5a5b0377261f6593f1ad3f51a4681ad}{C\+L\+M4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a8c1d865925f38226c6c93f502abfc32d}{C\+L\+M3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a2c52931453e9fab0bd1fa24a5e771a8c}{C\+L\+M2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a87b7c165ef9dc4d4b5db9a15ff39b3f1}{C\+L\+M1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structADC__Type_a8700ba0357efc8ee2066ff4906a196b2}{C\+L\+M0}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+DC -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+F\+G1@{C\+F\+G1}}
\index{C\+F\+G1@{C\+F\+G1}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+F\+G1}{CFG1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+F\+G1}\hypertarget{structADC__Type_a440cce9a58e10f21220241a51442b71c}{}\label{structADC__Type_a440cce9a58e10f21220241a51442b71c}
A\+DC Configuration Register 1, offset\+: 0x8 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+F\+G2@{C\+F\+G2}}
\index{C\+F\+G2@{C\+F\+G2}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+F\+G2}{CFG2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+F\+G2}\hypertarget{structADC__Type_a089c1cc67b67d8cc7ac213a28d317bf8}{}\label{structADC__Type_a089c1cc67b67d8cc7ac213a28d317bf8}
A\+DC Configuration Register 2, offset\+: 0xC \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+L\+M0@{C\+L\+M0}}
\index{C\+L\+M0@{C\+L\+M0}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+M0}{CLM0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+L\+M0}\hypertarget{structADC__Type_a8700ba0357efc8ee2066ff4906a196b2}{}\label{structADC__Type_a8700ba0357efc8ee2066ff4906a196b2}
A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x6C \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+L\+M1@{C\+L\+M1}}
\index{C\+L\+M1@{C\+L\+M1}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+M1}{CLM1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+L\+M1}\hypertarget{structADC__Type_a87b7c165ef9dc4d4b5db9a15ff39b3f1}{}\label{structADC__Type_a87b7c165ef9dc4d4b5db9a15ff39b3f1}
A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x68 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+L\+M2@{C\+L\+M2}}
\index{C\+L\+M2@{C\+L\+M2}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+M2}{CLM2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+L\+M2}\hypertarget{structADC__Type_a2c52931453e9fab0bd1fa24a5e771a8c}{}\label{structADC__Type_a2c52931453e9fab0bd1fa24a5e771a8c}
A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x64 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+L\+M3@{C\+L\+M3}}
\index{C\+L\+M3@{C\+L\+M3}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+M3}{CLM3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+L\+M3}\hypertarget{structADC__Type_a8c1d865925f38226c6c93f502abfc32d}{}\label{structADC__Type_a8c1d865925f38226c6c93f502abfc32d}
A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x60 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+L\+M4@{C\+L\+M4}}
\index{C\+L\+M4@{C\+L\+M4}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+M4}{CLM4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+L\+M4}\hypertarget{structADC__Type_ae5a5b0377261f6593f1ad3f51a4681ad}{}\label{structADC__Type_ae5a5b0377261f6593f1ad3f51a4681ad}
A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x5C \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+L\+MD@{C\+L\+MD}}
\index{C\+L\+MD@{C\+L\+MD}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+MD}{CLMD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+L\+MD}\hypertarget{structADC__Type_a7354e8844f8eabbe072fd015e5f321a6}{}\label{structADC__Type_a7354e8844f8eabbe072fd015e5f321a6}
A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x54 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+L\+MS@{C\+L\+MS}}
\index{C\+L\+MS@{C\+L\+MS}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+MS}{CLMS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+L\+MS}\hypertarget{structADC__Type_aaf8e34a694e7cefc2f3f750ec6947658}{}\label{structADC__Type_aaf8e34a694e7cefc2f3f750ec6947658}
A\+DC Minus-\/\+Side General Calibration Value Register, offset\+: 0x58 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+L\+P0@{C\+L\+P0}}
\index{C\+L\+P0@{C\+L\+P0}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+P0}{CLP0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+L\+P0}\hypertarget{structADC__Type_a18689175e64a715367784c7c84c0200d}{}\label{structADC__Type_a18689175e64a715367784c7c84c0200d}
A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x4C \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+L\+P1@{C\+L\+P1}}
\index{C\+L\+P1@{C\+L\+P1}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+P1}{CLP1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+L\+P1}\hypertarget{structADC__Type_a4d46f571d82c5c84402ed9df3ebf0f2d}{}\label{structADC__Type_a4d46f571d82c5c84402ed9df3ebf0f2d}
A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x48 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+L\+P2@{C\+L\+P2}}
\index{C\+L\+P2@{C\+L\+P2}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+P2}{CLP2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+L\+P2}\hypertarget{structADC__Type_a57aa0df779b5b476d8b4cd498e11a07d}{}\label{structADC__Type_a57aa0df779b5b476d8b4cd498e11a07d}
A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x44 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+L\+P3@{C\+L\+P3}}
\index{C\+L\+P3@{C\+L\+P3}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+P3}{CLP3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+L\+P3}\hypertarget{structADC__Type_a1452eb8d202a03a390a021a8ed791698}{}\label{structADC__Type_a1452eb8d202a03a390a021a8ed791698}
A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x40 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+L\+P4@{C\+L\+P4}}
\index{C\+L\+P4@{C\+L\+P4}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+P4}{CLP4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+L\+P4}\hypertarget{structADC__Type_a3b8cdaa5f3bc728ac9ade1e50a536b18}{}\label{structADC__Type_a3b8cdaa5f3bc728ac9ade1e50a536b18}
A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x3C \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+L\+PD@{C\+L\+PD}}
\index{C\+L\+PD@{C\+L\+PD}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+PD}{CLPD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+L\+PD}\hypertarget{structADC__Type_af713fff7638ff0895a2f3096c292380b}{}\label{structADC__Type_af713fff7638ff0895a2f3096c292380b}
A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x34 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+L\+PS@{C\+L\+PS}}
\index{C\+L\+PS@{C\+L\+PS}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+L\+PS}{CLPS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+L\+PS}\hypertarget{structADC__Type_a7bac5a0a1385b76292e97a48d04448bb}{}\label{structADC__Type_a7bac5a0a1385b76292e97a48d04448bb}
A\+DC Plus-\/\+Side General Calibration Value Register, offset\+: 0x38 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+V1@{C\+V1}}
\index{C\+V1@{C\+V1}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+V1}{CV1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+V1}\hypertarget{structADC__Type_ac8a4d66d82362aab14f46b3a2947a7b7}{}\label{structADC__Type_ac8a4d66d82362aab14f46b3a2947a7b7}
Compare Value Registers, offset\+: 0x18 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!C\+V2@{C\+V2}}
\index{C\+V2@{C\+V2}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+V2}{CV2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+C\+V2}\hypertarget{structADC__Type_aca49bcd5d7bc64184e106decf4e7f750}{}\label{structADC__Type_aca49bcd5d7bc64184e106decf4e7f750}
Compare Value Registers, offset\+: 0x1C \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!MG@{MG}}
\index{MG@{MG}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{MG}{MG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+MG}\hypertarget{structADC__Type_a2487601e623b6a7c31149b068d9aefca}{}\label{structADC__Type_a2487601e623b6a7c31149b068d9aefca}
A\+DC Minus-\/\+Side Gain Register, offset\+: 0x30 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!O\+FS@{O\+FS}}
\index{O\+FS@{O\+FS}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{O\+FS}{OFS}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+O\+FS}\hypertarget{structADC__Type_a1081f8facbb93133c09e83ef18b90b10}{}\label{structADC__Type_a1081f8facbb93133c09e83ef18b90b10}
A\+DC Offset Correction Register, offset\+: 0x28 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!PG@{PG}}
\index{PG@{PG}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{PG}{PG}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+PG}\hypertarget{structADC__Type_a3c2b3bd7317c8347410247700bff991f}{}\label{structADC__Type_a3c2b3bd7317c8347410247700bff991f}
A\+DC Plus-\/\+Side Gain Register, offset\+: 0x2C \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!R@{R}}
\index{R@{R}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R}{R}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::R}\hypertarget{structADC__Type_af7aa0f906f46c2a00a0f1160f738e935}{}\label{structADC__Type_af7aa0f906f46c2a00a0f1160f738e935}
A\+DC Data Result Register, array offset\+: 0x10, array step\+: 0x4 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!S\+C1@{S\+C1}}
\index{S\+C1@{S\+C1}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+C1}{SC1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+S\+C1}\hypertarget{structADC__Type_a093e1feaef0edc25a2a6740947bc760c}{}\label{structADC__Type_a093e1feaef0edc25a2a6740947bc760c}
A\+DC Status and Control Registers 1, array offset\+: 0x0, array step\+: 0x4 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!S\+C2@{S\+C2}}
\index{S\+C2@{S\+C2}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+C2}{SC2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+S\+C2}\hypertarget{structADC__Type_a7397e1ccace879809b64c8b689a13418}{}\label{structADC__Type_a7397e1ccace879809b64c8b689a13418}
Status and Control Register 2, offset\+: 0x20 \index{A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}!S\+C3@{S\+C3}}
\index{S\+C3@{S\+C3}!A\+D\+C\+\_\+\+Type@{A\+D\+C\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+C3}{SC3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Type\+::\+S\+C3}\hypertarget{structADC__Type_af69704301d23c620abacbbdfa7caa05e}{}\label{structADC__Type_af69704301d23c620abacbbdfa7caa05e}
Status and Control Register 3, offset\+: 0x24 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
