

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Thu Mar 06 13:46:36 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Generated 25/07/2024 GMT
    16                           ; 
    17                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000FE0                     bsr             equ	4064
    50   000FE9                     fsr0            equ	4073
    51   000FEA                     fsr0h           equ	4074
    52   000FE9                     fsr0l           equ	4073
    53   000FE1                     fsr1            equ	4065
    54   000FE2                     fsr1h           equ	4066
    55   000FE1                     fsr1l           equ	4065
    56   000FD9                     fsr2            equ	4057
    57   000FDA                     fsr2h           equ	4058
    58   000FD9                     fsr2l           equ	4057
    59   000FEF                     indf0           equ	4079
    60   000FE7                     indf1           equ	4071
    61   000FDF                     indf2           equ	4063
    62   000FF2                     intcon          equ	4082
    63   000000                     nvmcon          equ	0
    64   000FF9                     pcl             equ	4089
    65   000FFA                     pclath          equ	4090
    66   000FFB                     pclatu          equ	4091
    67   000FEB                     plusw0          equ	4075
    68   000FE3                     plusw1          equ	4067
    69   000FDB                     plusw2          equ	4059
    70   000FED                     postdec0        equ	4077
    71   000FE5                     postdec1        equ	4069
    72   000FDD                     postdec2        equ	4061
    73   000FEE                     postinc0        equ	4078
    74   000FE6                     postinc1        equ	4070
    75   000FDE                     postinc2        equ	4062
    76   000FEC                     preinc0         equ	4076
    77   000FE4                     preinc1         equ	4068
    78   000FDC                     preinc2         equ	4060
    79   000FF3                     prod            equ	4083
    80   000FF4                     prodh           equ	4084
    81   000FF3                     prodl           equ	4083
    82   000FD8                     status          equ	4056
    83   000FF5                     tablat          equ	4085
    84   000FF6                     tblptr          equ	4086
    85   000FF7                     tblptrh         equ	4087
    86   000FF6                     tblptrl         equ	4086
    87   000FF8                     tblptru         equ	4088
    88   000FFD                     tosl            equ	4093
    89   000FE8                     wreg            equ	4072
    90   000F62                     SPPDATA         equ	3938	;# 
    91   000F63                     SPPCFG          equ	3939	;# 
    92   000F64                     SPPEPS          equ	3940	;# 
    93   000F65                     SPPCON          equ	3941	;# 
    94   000F66                     UFRM            equ	3942	;# 
    95   000F66                     UFRML           equ	3942	;# 
    96   000F67                     UFRMH           equ	3943	;# 
    97   000F68                     UIR             equ	3944	;# 
    98   000F69                     UIE             equ	3945	;# 
    99   000F6A                     UEIR            equ	3946	;# 
   100   000F6B                     UEIE            equ	3947	;# 
   101   000F6C                     USTAT           equ	3948	;# 
   102   000F6D                     UCON            equ	3949	;# 
   103   000F6E                     UADDR           equ	3950	;# 
   104   000F6F                     UCFG            equ	3951	;# 
   105   000F70                     UEP0            equ	3952	;# 
   106   000F71                     UEP1            equ	3953	;# 
   107   000F72                     UEP2            equ	3954	;# 
   108   000F73                     UEP3            equ	3955	;# 
   109   000F74                     UEP4            equ	3956	;# 
   110   000F75                     UEP5            equ	3957	;# 
   111   000F76                     UEP6            equ	3958	;# 
   112   000F77                     UEP7            equ	3959	;# 
   113   000F78                     UEP8            equ	3960	;# 
   114   000F79                     UEP9            equ	3961	;# 
   115   000F7A                     UEP10           equ	3962	;# 
   116   000F7B                     UEP11           equ	3963	;# 
   117   000F7C                     UEP12           equ	3964	;# 
   118   000F7D                     UEP13           equ	3965	;# 
   119   000F7E                     UEP14           equ	3966	;# 
   120   000F7F                     UEP15           equ	3967	;# 
   121   000F80                     PORTA           equ	3968	;# 
   122   000F81                     PORTB           equ	3969	;# 
   123   000F82                     PORTC           equ	3970	;# 
   124   000F83                     PORTD           equ	3971	;# 
   125   000F84                     PORTE           equ	3972	;# 
   126   000F89                     LATA            equ	3977	;# 
   127   000F8A                     LATB            equ	3978	;# 
   128   000F8B                     LATC            equ	3979	;# 
   129   000F8C                     LATD            equ	3980	;# 
   130   000F8D                     LATE            equ	3981	;# 
   131   000F92                     TRISA           equ	3986	;# 
   132   000F92                     DDRA            equ	3986	;# 
   133   000F93                     TRISB           equ	3987	;# 
   134   000F93                     DDRB            equ	3987	;# 
   135   000F94                     TRISC           equ	3988	;# 
   136   000F94                     DDRC            equ	3988	;# 
   137   000F95                     TRISD           equ	3989	;# 
   138   000F95                     DDRD            equ	3989	;# 
   139   000F96                     TRISE           equ	3990	;# 
   140   000F96                     DDRE            equ	3990	;# 
   141   000F9B                     OSCTUNE         equ	3995	;# 
   142   000F9D                     PIE1            equ	3997	;# 
   143   000F9E                     PIR1            equ	3998	;# 
   144   000F9F                     IPR1            equ	3999	;# 
   145   000FA0                     PIE2            equ	4000	;# 
   146   000FA1                     PIR2            equ	4001	;# 
   147   000FA2                     IPR2            equ	4002	;# 
   148   000FA6                     EECON1          equ	4006	;# 
   149   000FA7                     EECON2          equ	4007	;# 
   150   000FA8                     EEDATA          equ	4008	;# 
   151   000FA9                     EEADR           equ	4009	;# 
   152   000FAB                     RCSTA           equ	4011	;# 
   153   000FAB                     RCSTA1          equ	4011	;# 
   154   000FAC                     TXSTA           equ	4012	;# 
   155   000FAC                     TXSTA1          equ	4012	;# 
   156   000FAD                     TXREG           equ	4013	;# 
   157   000FAD                     TXREG1          equ	4013	;# 
   158   000FAE                     RCREG           equ	4014	;# 
   159   000FAE                     RCREG1          equ	4014	;# 
   160   000FAF                     SPBRG           equ	4015	;# 
   161   000FAF                     SPBRG1          equ	4015	;# 
   162   000FB0                     SPBRGH          equ	4016	;# 
   163   000FB1                     T3CON           equ	4017	;# 
   164   000FB2                     TMR3            equ	4018	;# 
   165   000FB2                     TMR3L           equ	4018	;# 
   166   000FB3                     TMR3H           equ	4019	;# 
   167   000FB4                     CMCON           equ	4020	;# 
   168   000FB5                     CVRCON          equ	4021	;# 
   169   000FB6                     ECCP1AS         equ	4022	;# 
   170   000FB6                     CCP1AS          equ	4022	;# 
   171   000FB7                     ECCP1DEL        equ	4023	;# 
   172   000FB7                     CCP1DEL         equ	4023	;# 
   173   000FB8                     BAUDCON         equ	4024	;# 
   174   000FB8                     BAUDCTL         equ	4024	;# 
   175   000FBA                     CCP2CON         equ	4026	;# 
   176   000FBB                     CCPR2           equ	4027	;# 
   177   000FBB                     CCPR2L          equ	4027	;# 
   178   000FBC                     CCPR2H          equ	4028	;# 
   179   000FBD                     CCP1CON         equ	4029	;# 
   180   000FBD                     ECCP1CON        equ	4029	;# 
   181   000FBE                     CCPR1           equ	4030	;# 
   182   000FBE                     CCPR1L          equ	4030	;# 
   183   000FBF                     CCPR1H          equ	4031	;# 
   184   000FC0                     ADCON2          equ	4032	;# 
   185   000FC1                     ADCON1          equ	4033	;# 
   186   000FC2                     ADCON0          equ	4034	;# 
   187   000FC3                     ADRES           equ	4035	;# 
   188   000FC3                     ADRESL          equ	4035	;# 
   189   000FC4                     ADRESH          equ	4036	;# 
   190   000FC5                     SSPCON2         equ	4037	;# 
   191   000FC6                     SSPCON1         equ	4038	;# 
   192   000FC7                     SSPSTAT         equ	4039	;# 
   193   000FC8                     SSPADD          equ	4040	;# 
   194   000FC9                     SSPBUF          equ	4041	;# 
   195   000FCA                     T2CON           equ	4042	;# 
   196   000FCB                     PR2             equ	4043	;# 
   197   000FCB                     MEMCON          equ	4043	;# 
   198   000FCC                     TMR2            equ	4044	;# 
   199   000FCD                     T1CON           equ	4045	;# 
   200   000FCE                     TMR1            equ	4046	;# 
   201   000FCE                     TMR1L           equ	4046	;# 
   202   000FCF                     TMR1H           equ	4047	;# 
   203   000FD0                     RCON            equ	4048	;# 
   204   000FD1                     WDTCON          equ	4049	;# 
   205   000FD2                     HLVDCON         equ	4050	;# 
   206   000FD2                     LVDCON          equ	4050	;# 
   207   000FD3                     OSCCON          equ	4051	;# 
   208   000FD5                     T0CON           equ	4053	;# 
   209   000FD6                     TMR0            equ	4054	;# 
   210   000FD6                     TMR0L           equ	4054	;# 
   211   000FD7                     TMR0H           equ	4055	;# 
   212   000FD8                     STATUS          equ	4056	;# 
   213   000FD9                     FSR2            equ	4057	;# 
   214   000FD9                     FSR2L           equ	4057	;# 
   215   000FDA                     FSR2H           equ	4058	;# 
   216   000FDB                     PLUSW2          equ	4059	;# 
   217   000FDC                     PREINC2         equ	4060	;# 
   218   000FDD                     POSTDEC2        equ	4061	;# 
   219   000FDE                     POSTINC2        equ	4062	;# 
   220   000FDF                     INDF2           equ	4063	;# 
   221   000FE0                     BSR             equ	4064	;# 
   222   000FE1                     FSR1            equ	4065	;# 
   223   000FE1                     FSR1L           equ	4065	;# 
   224   000FE2                     FSR1H           equ	4066	;# 
   225   000FE3                     PLUSW1          equ	4067	;# 
   226   000FE4                     PREINC1         equ	4068	;# 
   227   000FE5                     POSTDEC1        equ	4069	;# 
   228   000FE6                     POSTINC1        equ	4070	;# 
   229   000FE7                     INDF1           equ	4071	;# 
   230   000FE8                     WREG            equ	4072	;# 
   231   000FE9                     FSR0            equ	4073	;# 
   232   000FE9                     FSR0L           equ	4073	;# 
   233   000FEA                     FSR0H           equ	4074	;# 
   234   000FEB                     PLUSW0          equ	4075	;# 
   235   000FEC                     PREINC0         equ	4076	;# 
   236   000FED                     POSTDEC0        equ	4077	;# 
   237   000FEE                     POSTINC0        equ	4078	;# 
   238   000FEF                     INDF0           equ	4079	;# 
   239   000FF0                     INTCON3         equ	4080	;# 
   240   000FF1                     INTCON2         equ	4081	;# 
   241   000FF2                     INTCON          equ	4082	;# 
   242   000FF3                     PROD            equ	4083	;# 
   243   000FF3                     PRODL           equ	4083	;# 
   244   000FF4                     PRODH           equ	4084	;# 
   245   000FF5                     TABLAT          equ	4085	;# 
   246   000FF6                     TBLPTR          equ	4086	;# 
   247   000FF6                     TBLPTRL         equ	4086	;# 
   248   000FF7                     TBLPTRH         equ	4087	;# 
   249   000FF8                     TBLPTRU         equ	4088	;# 
   250   000FF9                     PCLAT           equ	4089	;# 
   251   000FF9                     PC              equ	4089	;# 
   252   000FF9                     PCL             equ	4089	;# 
   253   000FFA                     PCLATH          equ	4090	;# 
   254   000FFB                     PCLATU          equ	4091	;# 
   255   000FFC                     STKPTR          equ	4092	;# 
   256   000FFD                     TOS             equ	4093	;# 
   257   000FFD                     TOSL            equ	4093	;# 
   258   000FFE                     TOSH            equ	4094	;# 
   259   000FFF                     TOSU            equ	4095	;# 
   260   007D61                     _TRMT           set	32097
   261   000FAD                     _TXREG          set	4013
   262   000FAF                     _SPBRG          set	4015
   263   000FB8                     _BAUDCON        set	4024
   264   000FAB                     _RCSTA          set	4011
   265   000FAC                     _TXSTA          set	4012
   266   000F8C                     _LATD           set	3980
   267   000F95                     _TRISD          set	3989
   268                           
   269                           ; #config settings
   270                           
   271                           	psect	cinit
   272   00082C                     __pcinit:
   273                           	callstack 0
   274   00082C                     start_initialization:
   275                           	callstack 0
   276   00082C                     __initialization:
   277                           	callstack 0
   278   00082C                     end_of_initialization:
   279                           	callstack 0
   280   00082C                     __end_of__initialization:
   281                           	callstack 0
   282   00082C  0100               	movlb	0
   283   00082E  EF01  F004         	goto	_main	;jump to C main() function
   284                           
   285                           	psect	cstackCOMRAM
   286   000001                     __pcstackCOMRAM:
   287                           	callstack 0
   288   000001                     Transmitir@BufferT:
   289                           	callstack 0
   290   000001                     
   291                           ; 1 bytes @ 0x0
   292   000001                     	ds	1
   293   000002                     
   294                           ; 1 bytes @ 0x1
   295 ;;
   296 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   297 ;;
   298 ;; *************** function _main *****************
   299 ;; Defined at:
   300 ;;		line 15 in file "RS232.c"
   301 ;; Parameters:    Size  Location     Type
   302 ;;		None
   303 ;; Auto vars:     Size  Location     Type
   304 ;;  contador        1    0        unsigned char 
   305 ;; Return value:  Size  Location     Type
   306 ;;                  1    wreg      void 
   307 ;; Registers used:
   308 ;;		wreg, status,2, status,0, cstack
   309 ;; Tracked objects:
   310 ;;		On entry : 0/0
   311 ;;		On exit  : 0/0
   312 ;;		Unchanged: 0/0
   313 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   314 ;;      Params:         0       0       0       0       0       0       0       0       0
   315 ;;      Locals:         0       0       0       0       0       0       0       0       0
   316 ;;      Temps:          0       0       0       0       0       0       0       0       0
   317 ;;      Totals:         0       0       0       0       0       0       0       0       0
   318 ;;Total ram usage:        0 bytes
   319 ;; Hardware stack levels required when called: 1
   320 ;; This function calls:
   321 ;;		_Transmitir
   322 ;; This function is called by:
   323 ;;		Startup code after reset
   324 ;; This function uses a non-reentrant model
   325 ;;
   326                           
   327                           	psect	text0
   328   000802                     __ptext0:
   329                           	callstack 0
   330   000802                     _main:
   331                           	callstack 30
   332                           
   333                           ;RS232.c: 18: TRISD = 0;
   334                           
   335                           ;incstack = 0
   336   000802  6A95               	clrf	149,c	;volatile
   337                           
   338                           ;RS232.c: 19: LATD = 0;
   339   000804  6A8C               	clrf	140,c	;volatile
   340                           
   341                           ;RS232.c: 20: TXSTA=0b00000100;
   342   000806  0E04               	movlw	4
   343   000808  6EAC               	movwf	172,c	;volatile
   344                           
   345                           ;RS232.c: 21: RCSTA=0b10010000;
   346   00080A  0E90               	movlw	144
   347   00080C  6EAB               	movwf	171,c	;volatile
   348                           
   349                           ;RS232.c: 22: BAUDCON=0b00001000;
   350   00080E  0E08               	movlw	8
   351   000810  6EB8               	movwf	184,c	;volatile
   352                           
   353                           ;RS232.c: 23: SPBRG=25;
   354   000812  0E19               	movlw	25
   355   000814  6EAF               	movwf	175,c	;volatile
   356   000816                     l798:
   357                           
   358                           ;RS232.c: 40: Transmitir(1);
   359   000816  0E01               	movlw	1
   360   000818  EC0F  F004         	call	_Transmitir
   361   00081C  D7FC               	goto	l798
   362   00081E                     __end_of_main:
   363                           	callstack 0
   364                           
   365 ;; *************** function _Transmitir *****************
   366 ;; Defined at:
   367 ;;		line 49 in file "RS232.c"
   368 ;; Parameters:    Size  Location     Type
   369 ;;  BufferT         1    wreg     unsigned char 
   370 ;; Auto vars:     Size  Location     Type
   371 ;;  BufferT         1    0[COMRAM] unsigned char 
   372 ;; Return value:  Size  Location     Type
   373 ;;                  1    wreg      void 
   374 ;; Registers used:
   375 ;;		wreg, status,2, status,0
   376 ;; Tracked objects:
   377 ;;		On entry : 0/0
   378 ;;		On exit  : 0/0
   379 ;;		Unchanged: 0/0
   380 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   381 ;;      Params:         0       0       0       0       0       0       0       0       0
   382 ;;      Locals:         1       0       0       0       0       0       0       0       0
   383 ;;      Temps:          0       0       0       0       0       0       0       0       0
   384 ;;      Totals:         1       0       0       0       0       0       0       0       0
   385 ;;Total ram usage:        1 bytes
   386 ;; Hardware stack levels used: 1
   387 ;; This function calls:
   388 ;;		Nothing
   389 ;; This function is called by:
   390 ;;		_main
   391 ;; This function uses a non-reentrant model
   392 ;;
   393                           
   394                           	psect	text1
   395   00081E                     __ptext1:
   396                           	callstack 0
   397   00081E                     _Transmitir:
   398                           	callstack 30
   399                           
   400                           ;incstack = 0
   401                           ;Transmitir@BufferT stored from wreg
   402   00081E  6E01               	movwf	Transmitir@BufferT^0,c
   403   000820                     
   404                           ;RS232.c: 50: while(TRMT==0);
   405   000820  A2AC               	btfss	4012,1,c	;volatile
   406   000822  D7FE               	goto	l790
   407                           
   408                           ;RS232.c: 51: TXREG=BufferT+48 ;
   409   000824  5001               	movf	Transmitir@BufferT^0,w,c
   410   000826  0F30               	addlw	48
   411   000828  6EAD               	movwf	173,c	;volatile
   412   00082A  0012               	return		;funcret
   413   00082C                     __end_of_Transmitir:
   414                           	callstack 0
   415                           
   416                           	psect	smallconst
   417   000800                     __psmallconst:
   418                           	callstack 0
   419   000800  00                 	db	0
   420   000801  00                 	db	0	; dummy byte at the end
   421   000000                     __activetblptr  equ	0
   422                           
   423                           	psect	rparam
   424   000001                     ___rparam_used  equ	1
   425   000000                     ___param_bank   equ	0
   426   000000                     __Lparam        equ	__Lrparam
   427   000000                     __Hparam        equ	__Hrparam
   428                           
   429                           	psect	idloc
   430                           
   431                           ;Config register IDLOC0 @ 0x200000
   432                           ;	unspecified, using default values
   433   200000                     	org	2097152
   434   200000  FF                 	db	255
   435                           
   436                           ;Config register IDLOC1 @ 0x200001
   437                           ;	unspecified, using default values
   438   200001                     	org	2097153
   439   200001  FF                 	db	255
   440                           
   441                           ;Config register IDLOC2 @ 0x200002
   442                           ;	unspecified, using default values
   443   200002                     	org	2097154
   444   200002  FF                 	db	255
   445                           
   446                           ;Config register IDLOC3 @ 0x200003
   447                           ;	unspecified, using default values
   448   200003                     	org	2097155
   449   200003  FF                 	db	255
   450                           
   451                           ;Config register IDLOC4 @ 0x200004
   452                           ;	unspecified, using default values
   453   200004                     	org	2097156
   454   200004  FF                 	db	255
   455                           
   456                           ;Config register IDLOC5 @ 0x200005
   457                           ;	unspecified, using default values
   458   200005                     	org	2097157
   459   200005  FF                 	db	255
   460                           
   461                           ;Config register IDLOC6 @ 0x200006
   462                           ;	unspecified, using default values
   463   200006                     	org	2097158
   464   200006  FF                 	db	255
   465                           
   466                           ;Config register IDLOC7 @ 0x200007
   467                           ;	unspecified, using default values
   468   200007                     	org	2097159
   469   200007  FF                 	db	255
   470                           
   471                           	psect	config
   472                           
   473                           ;Config register CONFIG1L @ 0x300000
   474                           ;	unspecified, using default values
   475                           ;	PLL Prescaler Selection bits
   476                           ;	PLLDIV = 0x0, unprogrammed default
   477                           ;	System Clock Postscaler Selection bits
   478                           ;	CPUDIV = 0x0, unprogrammed default
   479                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   480                           ;	USBDIV = 0x0, unprogrammed default
   481   300000                     	org	3145728
   482   300000  00                 	db	0
   483                           
   484                           ;Config register CONFIG1H @ 0x300001
   485                           ;	Oscillator Selection bits
   486                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   487                           ;	Fail-Safe Clock Monitor Enable bit
   488                           ;	FCMEN = 0x0, unprogrammed default
   489                           ;	Internal/External Oscillator Switchover bit
   490                           ;	IESO = 0x0, unprogrammed default
   491   300001                     	org	3145729
   492   300001  09                 	db	9
   493                           
   494                           ;Config register CONFIG2L @ 0x300002
   495                           ;	unspecified, using default values
   496                           ;	Power-up Timer Enable bit
   497                           ;	PWRT = 0x1, unprogrammed default
   498                           ;	Brown-out Reset Enable bits
   499                           ;	BOR = 0x3, unprogrammed default
   500                           ;	Brown-out Reset Voltage bits
   501                           ;	BORV = 0x3, unprogrammed default
   502                           ;	USB Voltage Regulator Enable bit
   503                           ;	VREGEN = 0x0, unprogrammed default
   504   300002                     	org	3145730
   505   300002  1F                 	db	31
   506                           
   507                           ;Config register CONFIG2H @ 0x300003
   508                           ;	Watchdog Timer Enable bit
   509                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   510                           ;	Watchdog Timer Postscale Select bits
   511                           ;	WDTPS = 0xF, unprogrammed default
   512   300003                     	org	3145731
   513   300003  1E                 	db	30
   514                           
   515                           ; Padding undefined space
   516   300004                     	org	3145732
   517   300004  FF                 	db	255
   518                           
   519                           ;Config register CONFIG3H @ 0x300005
   520                           ;	unspecified, using default values
   521                           ;	CCP2 MUX bit
   522                           ;	CCP2MX = 0x1, unprogrammed default
   523                           ;	PORTB A/D Enable bit
   524                           ;	PBADEN = 0x1, unprogrammed default
   525                           ;	Low-Power Timer 1 Oscillator Enable bit
   526                           ;	LPT1OSC = 0x0, unprogrammed default
   527                           ;	MCLR Pin Enable bit
   528                           ;	MCLRE = 0x1, unprogrammed default
   529   300005                     	org	3145733
   530   300005  83                 	db	131
   531                           
   532                           ;Config register CONFIG4L @ 0x300006
   533                           ;	unspecified, using default values
   534                           ;	Stack Full/Underflow Reset Enable bit
   535                           ;	STVREN = 0x1, unprogrammed default
   536                           ;	Single-Supply ICSP Enable bit
   537                           ;	LVP = 0x1, unprogrammed default
   538                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   539                           ;	ICPRT = 0x0, unprogrammed default
   540                           ;	Extended Instruction Set Enable bit
   541                           ;	XINST = 0x0, unprogrammed default
   542                           ;	Background Debugger Enable bit
   543                           ;	DEBUG = 0x1, unprogrammed default
   544   300006                     	org	3145734
   545   300006  85                 	db	133
   546                           
   547                           ; Padding undefined space
   548   300007                     	org	3145735
   549   300007  FF                 	db	255
   550                           
   551                           ;Config register CONFIG5L @ 0x300008
   552                           ;	unspecified, using default values
   553                           ;	Code Protection bit
   554                           ;	CP0 = 0x1, unprogrammed default
   555                           ;	Code Protection bit
   556                           ;	CP1 = 0x1, unprogrammed default
   557                           ;	Code Protection bit
   558                           ;	CP2 = 0x1, unprogrammed default
   559                           ;	Code Protection bit
   560                           ;	CP3 = 0x1, unprogrammed default
   561   300008                     	org	3145736
   562   300008  0F                 	db	15
   563                           
   564                           ;Config register CONFIG5H @ 0x300009
   565                           ;	unspecified, using default values
   566                           ;	Boot Block Code Protection bit
   567                           ;	CPB = 0x1, unprogrammed default
   568                           ;	Data EEPROM Code Protection bit
   569                           ;	CPD = 0x1, unprogrammed default
   570   300009                     	org	3145737
   571   300009  C0                 	db	192
   572                           
   573                           ;Config register CONFIG6L @ 0x30000A
   574                           ;	unspecified, using default values
   575                           ;	Write Protection bit
   576                           ;	WRT0 = 0x1, unprogrammed default
   577                           ;	Write Protection bit
   578                           ;	WRT1 = 0x1, unprogrammed default
   579                           ;	Write Protection bit
   580                           ;	WRT2 = 0x1, unprogrammed default
   581                           ;	Write Protection bit
   582                           ;	WRT3 = 0x1, unprogrammed default
   583   30000A                     	org	3145738
   584   30000A  0F                 	db	15
   585                           
   586                           ;Config register CONFIG6H @ 0x30000B
   587                           ;	unspecified, using default values
   588                           ;	Configuration Register Write Protection bit
   589                           ;	WRTC = 0x1, unprogrammed default
   590                           ;	Boot Block Write Protection bit
   591                           ;	WRTB = 0x1, unprogrammed default
   592                           ;	Data EEPROM Write Protection bit
   593                           ;	WRTD = 0x1, unprogrammed default
   594   30000B                     	org	3145739
   595   30000B  E0                 	db	224
   596                           
   597                           ;Config register CONFIG7L @ 0x30000C
   598                           ;	unspecified, using default values
   599                           ;	Table Read Protection bit
   600                           ;	EBTR0 = 0x1, unprogrammed default
   601                           ;	Table Read Protection bit
   602                           ;	EBTR1 = 0x1, unprogrammed default
   603                           ;	Table Read Protection bit
   604                           ;	EBTR2 = 0x1, unprogrammed default
   605                           ;	Table Read Protection bit
   606                           ;	EBTR3 = 0x1, unprogrammed default
   607   30000C                     	org	3145740
   608   30000C  0F                 	db	15
   609                           
   610                           ;Config register CONFIG7H @ 0x30000D
   611                           ;	unspecified, using default values
   612                           ;	Boot Block Table Read Protection bit
   613                           ;	EBTRB = 0x1, unprogrammed default
   614   30000D                     	org	3145741
   615   30000D  40                 	db	64
   616                           tosu	equ	0xFFF
   617                           tosh	equ	0xFFE
   618                           tosl	equ	0xFFD
   619                           stkptr	equ	0xFFC
   620                           pclatu	equ	0xFFB
   621                           pclath	equ	0xFFA
   622                           pcl	equ	0xFF9
   623                           tblptru	equ	0xFF8
   624                           tblptrh	equ	0xFF7
   625                           tblptrl	equ	0xFF6
   626                           tablat	equ	0xFF5
   627                           prodh	equ	0xFF4
   628                           prodl	equ	0xFF3
   629                           indf0	equ	0xFEF
   630                           postinc0	equ	0xFEE
   631                           postdec0	equ	0xFED
   632                           preinc0	equ	0xFEC
   633                           plusw0	equ	0xFEB
   634                           fsr0h	equ	0xFEA
   635                           fsr0l	equ	0xFE9
   636                           wreg	equ	0xFE8
   637                           indf1	equ	0xFE7
   638                           postinc1	equ	0xFE6
   639                           postdec1	equ	0xFE5
   640                           preinc1	equ	0xFE4
   641                           plusw1	equ	0xFE3
   642                           fsr1h	equ	0xFE2
   643                           fsr1l	equ	0xFE1
   644                           bsr	equ	0xFE0
   645                           indf2	equ	0xFDF
   646                           postinc2	equ	0xFDE
   647                           postdec2	equ	0xFDD
   648                           preinc2	equ	0xFDC
   649                           plusw2	equ	0xFDB
   650                           fsr2h	equ	0xFDA
   651                           fsr2l	equ	0xFD9
   652                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_Transmitir

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0      15
                         _Transmitir
 ---------------------------------------------------------------------------------
 (1) _Transmitir                                           1     1      0      15
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Transmitir

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh          82      0       0      0.0%
BITBIGSFRll         44      0       0      0.0%
BITBIGSFRlh         31      0       0      0.0%
COMRAM              95      1       1      1.1%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       1      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Thu Mar 06 13:46:36 2025

      Transmitir@BufferT 0001                      l790 0820                      l798 0816  
                   _LATD 0F8C                     _TRMT 7D61                     _main 0802  
                   start 0000             ___param_bank 0000                    ?_main 0001  
                  _RCSTA 0FAB                    _SPBRG 0FAF                    _TRISD 0F95  
                  _TXREG 0FAD                    _TXSTA 0FAC          __initialization 082C  
           __end_of_main 081E                   ??_main 0002            __activetblptr 0000  
                 isa$std 0001             __mediumconst 0000               _Transmitir 081E  
             __accesstop 0060  __end_of__initialization 082C            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  _BAUDCON 0FB8              ?_Transmitir 0001  
                __Hparam 0000                  __Lparam 0000             __psmallconst 0800  
                __pcinit 082C                  __ramtop 0800                  __ptext0 0802  
                __ptext1 081E     end_of_initialization 082C      start_initialization 082C  
           ??_Transmitir 0001       __end_of_Transmitir 082C              __smallconst 0800  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
