//! RISC-V ELF to JAM PVM transpiler.
//!
//! Converts RISC-V rv64em ELF binaries into PVM program blobs
//! suitable for execution by the Grey PVM (Appendix A).
//!
//! Also provides utilities to hand-assemble PVM programs directly.

pub mod assembler;
pub mod emitter;
pub mod linker;
pub mod riscv;
pub mod spi;

use thiserror::Error;

/// Parse a signed variable-length immediate from PVM bytecode.
///
/// Reads `lx` bytes starting at `code[start]`, sign-extends to i64.
/// Used by peephole passes to extract load_imm values and memory offsets.
fn parse_signed_imm(code: &[u8], start: usize, lx: usize) -> i64 {
    let mut buf = [0u8; 8];
    for k in 0..lx.min(8) {
        if start + k < code.len() {
            buf[k] = code[start + k];
        }
    }
    if lx > 0 && lx <= 8 && buf[lx.min(8) - 1] & 0x80 != 0 {
        for b in &mut buf[lx.min(8)..8] {
            *b = 0xFF;
        }
    }
    i64::from_le_bytes(buf)
}

#[derive(Error, Debug)]
pub enum TranspileError {
    #[error("ELF parse error: {0}")]
    ElfParse(String),
    #[error("unsupported RISC-V instruction at offset {offset:#x}: {detail}")]
    UnsupportedInstruction { offset: usize, detail: String },
    #[error("unsupported relocation: {0}")]
    UnsupportedRelocation(String),
    #[error("register mapping error: RISC-V register {0} has no PVM equivalent")]
    RegisterMapping(u8),
    #[error("code too large: {0} bytes")]
    CodeTooLarge(usize),
    #[error("invalid section: {0}")]
    InvalidSection(String),
}

/// Link a RISC-V rv64em ELF binary into a JAR capability manifest PVM blob.
/// Single entrypoint (PC=0). Works for both standard and service programs.
pub fn link_elf(elf_data: &[u8]) -> Result<Vec<u8>, TranspileError> {
    linker::link_elf(elf_data)
}

/// Link an ELF with an explicitly sized standard slot-0 argument DATA
/// capability. No protocol capability or non-JAR execution path is added.
pub fn link_elf_with_argument_pages(
    elf_data: &[u8],
    argument_pages: u32,
) -> Result<Vec<u8>, TranspileError> {
    linker::link_elf_with_argument_pages(elf_data, argument_pages)
}

/// Link a RISC-V rv64em ELF binary into a GP standard-program (SPI) blob —
/// the format `vos_pvm::spi::parse_standard_program` consumes and
/// `vos_pvm::refine::execute_with` runs. See [`linker::link_elf_spi`] for the
/// standard-program data-pointer rules, field derivation, and guest
/// link-address requirements.
pub fn link_elf_spi(elf_data: &[u8]) -> Result<Vec<u8>, TranspileError> {
    linker::link_elf_spi(elf_data)
}

/// Compute skip distance from bitmask: number of continuation bytes after position `pc`.
fn skip_for(bitmask: &[u8], pc: usize) -> usize {
    for j in 0..25 {
        let idx = pc + 1 + j;
        if idx >= bitmask.len() || bitmask[idx] == 1 {
            return j;
        }
    }
    0
}

/// Collect all branch targets and jump table entries from PVM code.
///
/// Returns a set of byte offsets that are branch/jump destinations.
/// Used by peephole passes to avoid fusing across branch boundaries.
fn collect_branch_targets(
    code: &[u8],
    bitmask: &[u8],
    jump_table: &[u32],
) -> std::collections::HashSet<usize> {
    let len = code.len();
    let mut targets = std::collections::HashSet::new();
    let mut i = 0;
    while i < len {
        if i >= bitmask.len() || bitmask[i] != 1 {
            i += 1;
            continue;
        }
        let op = code[i];
        let s = skip_for(bitmask, i);
        // jump (40): 4-byte offset
        if op == 40 && i + 5 <= len {
            let off = i32::from_le_bytes([code[i + 1], code[i + 2], code[i + 3], code[i + 4]]);
            let t = (i as i64 + off as i64) as usize;
            if t < len {
                targets.insert(t);
            }
        }
        // branch_eq..branch_ge_u (170-175): 4-byte offset at +2
        if (170..=175).contains(&op) && i + 6 <= len {
            let off = i32::from_le_bytes([code[i + 2], code[i + 3], code[i + 4], code[i + 5]]);
            let t = (i as i64 + off as i64) as usize;
            if t < len {
                targets.insert(t);
            }
        }
        // branch_*_imm (80-90): variable-length offset
        if (80..=90).contains(&op) && i + 2 <= len {
            let reg_byte = code[i + 1];
            let lx = ((reg_byte as usize / 16) % 8).min(4);
            let ly = if s > lx + 1 { (s - lx - 1).min(4) } else { 0 };
            let off_start = i + 2 + lx;
            if ly > 0 && off_start + ly <= len {
                let mut buf = [0u8; 4];
                buf[..ly].copy_from_slice(&code[off_start..off_start + ly]);
                if ly < 4 && buf[ly - 1] & 0x80 != 0 {
                    for b in &mut buf[ly..4] {
                        *b = 0xFF;
                    }
                }
                let off = i32::from_le_bytes(buf);
                let t = (i as i64 + off as i64) as usize;
                if t < len {
                    targets.insert(t);
                }
            }
        }
        i += 1 + s;
    }
    for &jt in jump_table {
        targets.insert(jt as usize);
    }
    targets
}

/// Peephole pass: fuse `load_imm(51) + ThreeReg ALU` into `TwoRegOneImm` immediate form.
///
/// Scans the PVM code for consecutive pairs where:
/// 1. First instruction is `load_imm` (opcode 51)
/// 2. Second instruction is a ThreeReg ALU op with an immediate-form equivalent
/// 3. The load destination register equals the ALU output register (dead after ALU)
/// 4. The load value fits in i32 (4-byte immediate)
/// 5. Neither instruction is a branch target
///
/// When fusable, rewrites the pair in-place: the first instruction becomes the
/// TwoRegOneImm form with a 4-byte immediate, and all remaining bytes through
/// the end of the second instruction become bitmask=0 continuation bytes.
pub fn peephole_fuse_load_imm_alu(
    code: &mut [u8],
    bitmask: &mut [u8],
    jump_table: &[u32],
) -> usize {
    let len = code.len();
    if len < 4 {
        return 0;
    }

    let targets = collect_branch_targets(code, bitmask, jump_table);

    // ThreeReg ALU → TwoRegOneImm immediate form mapping
    let imm_opcode = |three_reg_op: u8| -> Option<u8> {
        match three_reg_op {
            200 => Some(149), // add_64 → add_imm_64
            202 => Some(150), // mul_64 → mul_imm_64
            207 => Some(151), // shl_64 → shl_imm_64
            208 => Some(152), // shr_64 → shr_imm_64
            209 => Some(153), // sar_64 → sar_imm_64
            210 => Some(132), // and → and_imm
            211 => Some(133), // xor → xor_imm
            212 => Some(134), // or → or_imm
            // set_lt_u (216) and set_lt_s (217) are non-commutative — handled below
            _ => None,
        }
    };

    let mut fused = 0;
    let mut i = 0;
    while i < len {
        if i >= bitmask.len() || bitmask[i] != 1 {
            i += 1;
            continue;
        }
        let op = code[i];
        let s = skip_for(bitmask, i);
        let next_i = i + 1 + s;

        // Look for load_imm (51) followed by a ThreeReg ALU
        if op == 51 && next_i < len && bitmask[next_i] == 1 && !targets.contains(&next_i) {
            let alu_op = code[next_i];
            let alu_s = skip_for(bitmask, next_i);

            // Check if the following instruction is a ThreeReg ALU we can fuse with.
            // Covers: commutative ops (add, mul, shift, logic), sub_64, set_lt.
            let is_fusable_alu =
                imm_opcode(alu_op).is_some() || alu_op == 201 || alu_op == 216 || alu_op == 217;

            if is_fusable_alu && i + 1 < len && next_i + 2 < len {
                // Parse load_imm: [51, reg_byte, imm...] — OneRegOneImm
                let load_reg_byte = code[i + 1];
                let load_rd = load_reg_byte & 0x0F;
                let lx = s.saturating_sub(1);
                let load_val = parse_signed_imm(code, i + 2, lx);

                // Parse ThreeReg ALU: [op, ra|(rb<<4), rd]
                let alu_reg1 = code[next_i + 1];
                let alu_ra = alu_reg1 & 0x0F;
                let alu_rb = (alu_reg1 >> 4) & 0x0F;
                let alu_rd = code[next_i + 2].min(12);

                let fits_i32 = load_val >= i32::MIN as i64 && load_val <= i32::MAX as i64;
                let matches_ra = load_rd == alu_ra;
                let matches_rb = load_rd == alu_rb;
                let end_of_pair = next_i + 1 + alu_s;

                /// Write a fused TwoRegOneImm instruction in-place.
                /// `reg_byte` is `rd | (base << 4)`.
                fn emit_fused(
                    code: &mut [u8],
                    bitmask: &mut [u8],
                    i: usize,
                    end: usize,
                    fused_op: u8,
                    reg_byte: u8,
                    imm: i32,
                ) -> bool {
                    if end >= i + 6 {
                        code[i] = fused_op;
                        code[i + 1] = reg_byte;
                        let imm_bytes = imm.to_le_bytes();
                        code[i + 2] = imm_bytes[0];
                        code[i + 3] = imm_bytes[1];
                        code[i + 4] = imm_bytes[2];
                        code[i + 5] = imm_bytes[3];
                        for k in 6..(end - i) {
                            code[i + k] = 0;
                        }
                        for b in &mut bitmask[(i + 1)..end] {
                            *b = 0;
                        }
                        true
                    } else {
                        false
                    }
                }

                // Non-commutative: set_lt_u (216) and set_lt_s (217).
                // rd = ra < rb: constant as rb → set_lt_imm, constant as ra → set_gt_imm
                if (alu_op == 216 || alu_op == 217)
                    && fits_i32
                    && load_rd == alu_rd
                    && (matches_ra != matches_rb)
                {
                    let (cmp_imm_op, base) = if matches_rb {
                        let op = if alu_op == 216 { 136u8 } else { 137u8 };
                        (op, alu_ra)
                    } else {
                        let op = if alu_op == 216 { 142u8 } else { 143u8 };
                        (op, alu_rb)
                    };
                    if emit_fused(
                        code,
                        bitmask,
                        i,
                        end_of_pair,
                        cmp_imm_op,
                        alu_rd | (base << 4),
                        load_val as i32,
                    ) {
                        fused += 1;
                        i = end_of_pair;
                        continue;
                    }
                }

                // Special case: sub_64 (201) is non-commutative.
                // load_imm rd, K; sub_64 rd, ra, rb (rd = ra - rb):
                //   rd==rb (constant subtrahend): rd = ra - K → add_imm_64(rd, ra, -K)
                //   rd==ra (constant minuend):    rd = K - rb → neg_add_imm_64(rd, rb, K)
                if alu_op == 201 && fits_i32 && load_rd == alu_rd && (matches_ra != matches_rb) {
                    let result = if matches_rb {
                        let neg_k = -(load_val as i32) as i64;
                        if neg_k >= i32::MIN as i64 && neg_k <= i32::MAX as i64 {
                            Some((149u8, alu_ra, neg_k as i32))
                        } else {
                            None
                        }
                    } else {
                        Some((154u8, alu_rb, load_val as i32))
                    };
                    if let Some((sub_imm_op, base, imm32)) = result
                        && emit_fused(
                            code,
                            bitmask,
                            i,
                            end_of_pair,
                            sub_imm_op,
                            alu_rd | (base << 4),
                            imm32,
                        )
                    {
                        fused += 1;
                        i = end_of_pair;
                        continue;
                    }
                }

                // General ALU ops with an immediate form. Beyond
                // `load_rd == alu_rd`, two correctness constraints:
                //  • the surviving operand `base` must NOT be the loaded register
                //    — folding the load away would make `op Rd, Rd, Rd` read the
                //    stale pre-load value of Rd instead of the immediate;
                //  • shifts (shl/shr/sar, 207/208/209) are non-commutative, so the
                //    constant may only fold in as the shift *amount* (the `rb`
                //    operand), never as the value being shifted (`ra`) — otherwise
                //    `K << Rb` would be miscompiled to `Rb << K`.
                if let Some(imm_op) = imm_opcode(alu_op)
                    && fits_i32
                    && load_rd == alu_rd
                {
                    let is_shift = matches!(alu_op, 207..=209);
                    let usable = if is_shift {
                        matches_rb
                    } else {
                        matches_ra || matches_rb
                    };
                    let base = if matches_ra { alu_rb } else { alu_ra };
                    if usable
                        && base != load_rd
                        && emit_fused(
                            code,
                            bitmask,
                            i,
                            end_of_pair,
                            imm_op,
                            alu_rd | (base << 4),
                            load_val as i32,
                        )
                    {
                        fused += 1;
                        i = end_of_pair;
                        continue;
                    }
                }
            }
        }
        i += 1 + s;
    }
    fused
}

/// Peephole pass: fuse `load_imm` + indirect memory op into direct memory op.
///
/// When `load_imm rd, K` is immediately followed by `load_ind_X dest, rd, offset`
/// or `store_ind_X [rd + offset], val`, and `K + offset` fits in i32, the pair is
/// replaced by the direct `load_X dest, K+offset` or `store_X [K+offset], val`.
/// This eliminates the intermediate address register load.
pub fn peephole_fuse_load_imm_memory(
    code: &mut [u8],
    bitmask: &mut [u8],
    jump_table: &[u32],
) -> usize {
    let len = code.len();
    if len < 4 {
        return 0;
    }

    let targets = collect_branch_targets(code, bitmask, jump_table);

    // Map indirect opcode → direct opcode
    let direct_opcode = |ind_op: u8| -> Option<u8> {
        match ind_op {
            124 => Some(52), // load_ind_u8  → load_u8
            125 => Some(53), // load_ind_i8  → load_i8
            126 => Some(54), // load_ind_u16 → load_u16
            127 => Some(55), // load_ind_i16 → load_i16
            128 => Some(56), // load_ind_u32 → load_u32
            129 => Some(57), // load_ind_i32 → load_i32
            130 => Some(58), // load_ind_u64 → load_u64
            120 => Some(59), // store_ind_u8  → store_u8
            121 => Some(60), // store_ind_u16 → store_u16
            122 => Some(61), // store_ind_u32 → store_u32
            123 => Some(62), // store_ind_u64 → store_u64
            _ => None,
        }
    };

    // For load_ind: rd is dest, ra is base. Fusion is safe only when the load
    // overwrites its own base, proving that the address register is dead.
    // Stores never overwrite their base, so this local pass cannot prove it is
    // dead and must retain the preceding load_imm.
    let is_load_ind = |op: u8| -> bool { (124..=130).contains(&op) };

    let mut fused = 0;
    let mut i = 0;
    while i < len {
        if i >= bitmask.len() || bitmask[i] != 1 {
            i += 1;
            continue;
        }
        let op = code[i];
        let s = skip_for(bitmask, i);
        let next_i = i + 1 + s;

        // Look for load_imm (51) followed by load_ind or store_ind
        if op == 51 && next_i < len && bitmask[next_i] == 1 && !targets.contains(&next_i) {
            let mem_op = code[next_i];
            let mem_s = skip_for(bitmask, next_i);
            if let Some(dir_op) = direct_opcode(mem_op) {
                // Parse load_imm: [51, reg_byte, imm...]
                if i + 1 < len {
                    let load_rd = code[i + 1] & 0x0F;
                    let lx = s.saturating_sub(1);
                    let load_val = parse_signed_imm(code, i + 2, lx);

                    // Parse memory op: [mem_op, rd|(ra<<4), imm0-3]
                    if next_i + 2 < len {
                        let mem_reg_byte = code[next_i + 1];
                        let mem_rd = mem_reg_byte & 0x0F; // dest (load) or value (store)
                        let mem_ra = (mem_reg_byte >> 4) & 0x0F; // base address register

                        let base_matches = load_rd == mem_ra;
                        let is_load = is_load_ind(mem_op);
                        let safe = is_load && base_matches && mem_rd == load_rd;

                        // Parse memory op's offset
                        let ly = mem_s.saturating_sub(1);
                        let offset = parse_signed_imm(code, next_i + 2, ly);

                        let combined = load_val.wrapping_add(offset);
                        let fits_u32 = combined >= 0 && combined <= u32::MAX as i64;
                        let end_of_pair = next_i + 1 + mem_s;

                        if safe && fits_u32 && end_of_pair >= next_i + 6 {
                            // Rewrite memory op in-place as direct form
                            code[next_i] = dir_op;
                            // Direct form: [dir_op, rd, imm0-3] (OneRegOneImm)
                            // rd is the dest (load) or value (store) register
                            code[next_i + 1] = mem_rd;
                            let addr_bytes = (combined as u32).to_le_bytes();
                            code[next_i + 2] = addr_bytes[0];
                            code[next_i + 3] = addr_bytes[1];
                            code[next_i + 4] = addr_bytes[2];
                            code[next_i + 5] = addr_bytes[3];
                            // Zero remaining bytes
                            for k in 6..(end_of_pair - next_i) {
                                code[next_i + k] = 0;
                            }
                            // Clear continuation bitmask for memory op
                            for b in &mut bitmask[(next_i + 1)..end_of_pair] {
                                *b = 0;
                            }

                            // NOP the load_imm by clearing its bitmask
                            bitmask[i] = 0;
                            for b in code[i..next_i].iter_mut() {
                                *b = 0;
                            }

                            fused += 1;
                            i = end_of_pair;
                            continue;
                        }
                    }
                }
            }
        }
        i += 1 + s;
    }
    fused
}

/// Peephole pass: eliminate dead `load_imm` instructions.
///
/// When a `load_imm` (opcode 51) or `load_imm_64` (opcode 20) writes to register R,
/// and the immediately following instruction also writes to R without reading it
/// (another load_imm/load_imm_64, or move_reg with R as destination), the first
/// instruction is dead and can be replaced with a no-op (bitmask cleared).
///
/// The second instruction must not be a branch target (otherwise the first
/// load_imm could be reached independently via a different path).
pub fn peephole_eliminate_dead_load_imm(
    code: &mut [u8],
    bitmask: &mut [u8],
    jump_table: &[u32],
) -> usize {
    let len = code.len();
    if len < 4 {
        return 0;
    }

    let targets = collect_branch_targets(code, bitmask, jump_table);

    /// Extract the destination register from a load_imm (51) or load_imm_64 (20).
    /// Returns None if the instruction doesn't write to a register or is malformed.
    fn load_dest_reg(code: &[u8], pc: usize) -> Option<u8> {
        let op = code[pc];
        if (op == 51 || op == 20) && pc + 1 < code.len() {
            Some(code[pc + 1] & 0x0F)
        } else {
            None
        }
    }

    /// Check if an instruction at `pc` unconditionally writes to register `rd`
    /// without reading it first. Covers: load_imm(51), load_imm_64(20), move_reg(100).
    fn writes_without_reading(code: &[u8], pc: usize, rd: u8) -> bool {
        if pc >= code.len() {
            return false;
        }
        let op = code[pc];
        match op {
            // load_imm / load_imm_64: dest is bits 0-3 of reg_byte
            51 | 20 => pc + 1 < code.len() && (code[pc + 1] & 0x0F) == rd,
            // move_reg: [100, rd|(rs<<4)] — writes rd, reads rs
            // Safe only if rd != rs (otherwise it reads rd too, but move to self is still dead)
            100 => pc + 1 < code.len() && (code[pc + 1] & 0x0F) == rd,
            _ => false,
        }
    }

    let mut eliminated = 0;
    let mut i = 0;
    while i < len {
        if i >= bitmask.len() || bitmask[i] != 1 {
            i += 1;
            continue;
        }
        let s = skip_for(bitmask, i);
        let next_i = i + 1 + s;

        if let Some(rd) = load_dest_reg(code, i)
            && next_i < len
            && bitmask[next_i] == 1
            && !targets.contains(&next_i)
            && writes_without_reading(code, next_i, rd)
        {
            // First load_imm is dead — NOP it by clearing its bitmask
            bitmask[i] = 0;
            // Zero out the instruction bytes
            for b in code[i..next_i].iter_mut() {
                *b = 0;
            }
            eliminated += 1;
            i = next_i;
            continue;
        }
        i += 1 + s;
    }
    eliminated
}

/// Post-pass: ensure all PVM branch targets are basic block starts (ϖ).
///
/// Scans the PVM code for branch/jump instructions, extracts their targets,
/// and inserts `fallthrough` (opcode 1) before any target not preceded by a
/// terminator. Adjusts all branch offsets and jump table entries to account
/// for the inserted bytes.
///
/// This guarantees the JAM spec invariant: all branch targets ∈ ϖ.
pub fn ensure_branch_targets_are_block_starts(
    code: &mut Vec<u8>,
    bitmask: &mut Vec<u8>,
    jump_table: &mut [u32],
) {
    // Gray Paper v0.8.0 set T, plus opcode 3 for the VOS capability-runtime
    // extension. `unlikely` (2) and `ecalli` (10) stay inside their block.
    let terminators: &[u8] = &[0, 1, 3, 40, 50, 80, 180];
    let is_terminator = |op: u8| -> bool {
        terminators.contains(&op) || (81..=90).contains(&op) || (170..=175).contains(&op)
    };

    // Helper: compute skip from bitmask (next instruction start after pc)
    let skip_for = |bm: &[u8], pc: usize| -> usize {
        for j in 0..25 {
            let idx = pc + 1 + j;
            if idx >= bm.len() || bm[idx] == 1 {
                return j;
            }
        }
        0
    };

    // Pass 1: find all branch target PCs and check which need fallthrough.
    let len = code.len();
    let mut insert_positions: Vec<usize> = Vec::new(); // PVM offsets to insert fallthrough BEFORE

    // Build post-terminator set for checking
    let mut post_term = std::collections::HashSet::new();
    post_term.insert(0usize);
    {
        let mut i = 0;
        while i < len {
            if i >= bitmask.len() || bitmask[i] != 1 {
                i += 1;
                continue;
            }
            let op = code[i];
            let s = skip_for(bitmask, i);
            if is_terminator(op) {
                let nxt = i + 1 + s;
                if nxt < len && nxt < bitmask.len() && bitmask[nxt] == 1 {
                    post_term.insert(nxt);
                }
            }
            i += 1 + s;
        }
    }

    // Collect branch targets
    let mut branch_targets = std::collections::HashSet::new();
    {
        let mut i = 0;
        while i < len {
            if i >= bitmask.len() || bitmask[i] != 1 {
                i += 1;
                continue;
            }
            let op = code[i];
            let s = skip_for(bitmask, i);

            // OneOffset: opcode 40 (jump), 80 (load_imm_jump)
            if op == 40 && i + 5 <= len {
                let off = i32::from_le_bytes([code[i + 1], code[i + 2], code[i + 3], code[i + 4]]);
                let t = (i as i64 + off as i64) as usize;
                if t < len && t < bitmask.len() && bitmask[t] == 1 {
                    branch_targets.insert(t);
                }
            }
            // TwoRegOneOffset: opcodes 170-175
            if (170..=175).contains(&op) && i + 6 <= len {
                let off = i32::from_le_bytes([code[i + 2], code[i + 3], code[i + 4], code[i + 5]]);
                let t = (i as i64 + off as i64) as usize;
                if t < len && t < bitmask.len() && bitmask[t] == 1 {
                    branch_targets.insert(t);
                }
            }
            // OneRegImmOffset: opcodes 80-90
            if (80..=90).contains(&op) && i + 2 <= len {
                let reg_byte = code[i + 1];
                let lx = ((reg_byte as usize / 16) % 8).min(4);
                let ly = if s > lx + 1 { (s - lx - 1).min(4) } else { 0 };
                let off_start = i + 2 + lx;
                if ly > 0 && off_start + ly <= len {
                    let mut buf = [0u8; 4];
                    buf[..ly].copy_from_slice(&code[off_start..off_start + ly]);
                    if ly < 4 && buf[ly - 1] & 0x80 != 0 {
                        for b in &mut buf[ly..4] {
                            *b = 0xFF;
                        }
                    }
                    let off = i32::from_le_bytes(buf);
                    let t = (i as i64 + off as i64) as usize;
                    if t < len && t < bitmask.len() && bitmask[t] == 1 {
                        branch_targets.insert(t);
                    }
                }
            }
            i += 1 + s;
        }
    }

    // Find branch targets not in post_term
    for &t in &branch_targets {
        if !post_term.contains(&t) {
            insert_positions.push(t);
        }
    }
    // Also check jump table entries
    for &jt_entry in jump_table.iter() {
        let t = jt_entry as usize;
        if t < len
            && t < bitmask.len()
            && bitmask[t] == 1
            && !post_term.contains(&t)
            && !insert_positions.contains(&t)
        {
            insert_positions.push(t);
        }
    }

    if insert_positions.is_empty() {
        return;
    }

    insert_positions.sort();
    insert_positions.dedup();

    // Pass 2: build new code/bitmask with fallthroughs inserted.
    // Also build an offset map: old_pc → new_pc.
    let new_len = len + insert_positions.len();
    let mut new_code = Vec::with_capacity(new_len);
    let mut new_bitmask = Vec::with_capacity(new_len);
    let mut offset_map = vec![0u32; len + 1]; // old_pc → new_pc

    let mut insert_idx = 0;
    for old_pc in 0..len {
        // Insert fallthrough before this PC if needed
        while insert_idx < insert_positions.len() && insert_positions[insert_idx] == old_pc {
            new_code.push(1); // fallthrough opcode
            new_bitmask.push(1); // instruction start
            insert_idx += 1;
        }
        offset_map[old_pc] = new_code.len() as u32;
        new_code.push(code[old_pc]);
        new_bitmask.push(bitmask[old_pc]);
    }
    offset_map[len] = new_code.len() as u32;

    // Pass 3: fix all PC-relative branch offsets in the new code.
    // Scan for branch instructions and recalculate their offsets.
    {
        let mut i = 0;
        while i < new_code.len() {
            if i >= new_bitmask.len() || new_bitmask[i] != 1 {
                i += 1;
                continue;
            }
            let op = new_code[i];
            let s = {
                let mut s = 0;
                for j in 0..25 {
                    let idx = i + 1 + j;
                    if idx >= new_bitmask.len() || new_bitmask[idx] == 1 {
                        s = j;
                        break;
                    }
                }
                s
            };

            // OneOffset with fixed 4-byte immediate: opcode 40 (jump)
            if op == 40 && i + 5 <= new_code.len() {
                let _old_off = i32::from_le_bytes([
                    new_code[i + 1],
                    new_code[i + 2],
                    new_code[i + 3],
                    new_code[i + 4],
                ]);
                // Find old PC for this instruction
                // The instruction at new_pc=i maps back to some old_pc.
                // old_target = old_pc + old_off. new_target = offset_map[old_target].
                // new_off = new_target - new_pc = offset_map[old_target] - i.
                // But we need old_pc. We can compute: old_target was in the original code.
                // Since new code has extra bytes, old_off referenced old positions.
                // Actually, the offset was already resolved in the old code. old_target = old_inst_pc + old_off.
                // We need to map old_inst_pc back. But that's complex.
                // Simpler: compute old target from old offset, then remap.
                // We need to find which old_pc maps to this new i.
                // Build reverse map:
                // Actually let's just do this with a reverse lookup.
            }

            i += 1 + s;
        }
    }

    // This approach is getting complex. Use a simpler strategy:
    // rebuild fixups from scratch by scanning old code, computing old targets,
    // and patching new code with remapped offsets.

    // Actually, let's use the offset_map directly on the old code's branch instructions.
    {
        let mut old_i = 0;
        while old_i < len {
            if old_i >= bitmask.len() || bitmask[old_i] != 1 {
                old_i += 1;
                continue;
            }
            let op = code[old_i];
            let s = skip_for(bitmask, old_i);
            let new_i = offset_map[old_i] as usize;

            // Fix OneOffset: opcode 40
            if op == 40 && old_i + 5 <= len {
                let old_off = i32::from_le_bytes([
                    code[old_i + 1],
                    code[old_i + 2],
                    code[old_i + 3],
                    code[old_i + 4],
                ]);
                let old_target = (old_i as i64 + old_off as i64) as usize;
                if old_target <= len {
                    let new_target = offset_map[old_target] as i64;
                    let new_off = (new_target - new_i as i64) as i32;
                    new_code[new_i + 1..new_i + 5].copy_from_slice(&new_off.to_le_bytes());
                }
            }
            // Fix TwoRegOneOffset: opcodes 170-175
            if (170..=175).contains(&op) && old_i + 6 <= len {
                let old_off = i32::from_le_bytes([
                    code[old_i + 2],
                    code[old_i + 3],
                    code[old_i + 4],
                    code[old_i + 5],
                ]);
                let old_target = (old_i as i64 + old_off as i64) as usize;
                if old_target <= len {
                    let new_target = offset_map[old_target] as i64;
                    let new_off = (new_target - new_i as i64) as i32;
                    new_code[new_i + 2..new_i + 6].copy_from_slice(&new_off.to_le_bytes());
                }
            }
            // Fix OneRegImmOffset: opcodes 80-90
            if (80..=90).contains(&op) && old_i + 2 <= len {
                let reg_byte = code[old_i + 1];
                let lx = ((reg_byte as usize / 16) % 8).min(4);
                let ly = if s > lx + 1 { (s - lx - 1).min(4) } else { 0 };
                let off_start_old = old_i + 2 + lx;
                if ly > 0 && off_start_old + ly <= len {
                    let mut buf = [0u8; 4];
                    buf[..ly].copy_from_slice(&code[off_start_old..off_start_old + ly]);
                    if ly < 4 && buf[ly - 1] & 0x80 != 0 {
                        for b in &mut buf[ly..4] {
                            *b = 0xFF;
                        }
                    }
                    let old_off = i32::from_le_bytes(buf);
                    let old_target = (old_i as i64 + old_off as i64) as usize;
                    if old_target <= len {
                        let new_target = offset_map[old_target] as i64;
                        let new_off = (new_target - new_i as i64) as i32;
                        // Write back with same length ly
                        let new_bytes = new_off.to_le_bytes();
                        let off_start_new = new_i + 2 + lx;
                        new_code[off_start_new..off_start_new + ly]
                            .copy_from_slice(&new_bytes[..ly]);
                    }
                }
            }

            old_i += 1 + s;
        }
    }

    // Fix jump table entries
    for entry in jump_table.iter_mut() {
        let old_pc = *entry as usize;
        if old_pc <= len {
            *entry = offset_map[old_pc];
        }
    }

    *code = new_code;
    *bitmask = new_bitmask;
}

#[cfg(test)]
mod tests {
    use super::*;

    // === peephole_fuse_load_imm_alu tests ===

    #[test]
    fn test_fuse_load_imm_add64() {
        // load_imm φ[2], 42 (rd=2, imm=42)
        // add_64 φ[2] = φ[0] + φ[2] (ra=0, rb=2, rd=2)
        // → add_imm_64 φ[2] = φ[0] + 42
        let mut code = vec![
            51, 2, 42, // load_imm rd=2, imm=42 (skip=1)
            200, 0x20, 2, // add_64 ra=0, rb=2, rd=2
        ];
        let mut bitmask = vec![1, 0, 0, 1, 0, 0];

        let fused = peephole_fuse_load_imm_alu(&mut code, &mut bitmask, &[]);
        assert_eq!(fused, 1);
        assert_eq!(code[0], 149); // add_imm_64
        assert_eq!(code[1] & 0x0F, 2); // rd=2
        assert_eq!(code[1] >> 4, 0); // base=0
        assert_eq!(code[2], 42); // imm low byte
        assert_eq!(bitmask[0], 1);
        assert_eq!(bitmask[3], 0); // old ALU start cleared
    }

    #[test]
    fn test_fuse_load_imm_mul64() {
        // load_imm φ[3], 7 → mul_64 φ[3] = φ[1] * φ[3]
        // → mul_imm_64 φ[3] = φ[1] * 7
        let mut code = vec![
            51, 3, 7, // load_imm rd=3, imm=7
            202, 0x31, 3, // mul_64 ra=1, rb=3, rd=3
        ];
        let mut bitmask = vec![1, 0, 0, 1, 0, 0];

        let fused = peephole_fuse_load_imm_alu(&mut code, &mut bitmask, &[]);
        assert_eq!(fused, 1);
        assert_eq!(code[0], 150); // mul_imm_64
    }

    #[test]
    fn test_fuse_skips_branch_target() {
        // Same pattern but ALU is a branch target → should NOT fuse
        let mut code = vec![
            51, 2, 42, 200, 0x20, 2, 40, 253, 255, 255,
            255, // jump -3 (targets offset 3 = the add_64)
        ];
        let mut bitmask = vec![1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0];

        let fused = peephole_fuse_load_imm_alu(&mut code, &mut bitmask, &[]);
        assert_eq!(fused, 0, "should not fuse when ALU is a branch target");
    }

    #[test]
    fn test_fuse_no_match_different_rd() {
        // load_imm writes to rd=2 but ALU rd=3 → should NOT fuse
        let mut code = vec![
            51, 2, 42, // load_imm rd=2
            200, 0x20, 3, // add_64 rd=3 (not 2)
        ];
        let mut bitmask = vec![1, 0, 0, 1, 0, 0];

        let fused = peephole_fuse_load_imm_alu(&mut code, &mut bitmask, &[]);
        assert_eq!(fused, 0);
    }

    #[test]
    fn test_fuse_sub64_constant_subtrahend() {
        // load_imm φ[2], 5; sub_64 φ[2] = φ[0] - φ[2]
        // → add_imm_64 φ[2] = φ[0] + (-5)
        let mut code = vec![
            51, 2, 5, // load_imm rd=2, imm=5
            201, 0x20, 2, // sub_64 ra=0, rb=2, rd=2
        ];
        let mut bitmask = vec![1, 0, 0, 1, 0, 0];

        let fused = peephole_fuse_load_imm_alu(&mut code, &mut bitmask, &[]);
        assert_eq!(fused, 1);
        assert_eq!(code[0], 149); // add_imm_64
        // imm should be -5 as i32 LE
        let imm = i32::from_le_bytes([code[2], code[3], code[4], code[5]]);
        assert_eq!(imm, -5);
    }

    // === peephole_eliminate_dead_load_imm tests ===

    #[test]
    fn test_eliminate_dead_load_imm() {
        // load_imm φ[2], 99 (dead — immediately overwritten)
        // load_imm φ[2], 42
        let mut code = vec![
            51, 2, 99, // dead load_imm rd=2
            51, 2, 42, // overwrites rd=2
        ];
        let mut bitmask = vec![1, 0, 0, 1, 0, 0];

        let eliminated = peephole_eliminate_dead_load_imm(&mut code, &mut bitmask, &[]);
        assert_eq!(eliminated, 1);
        assert_eq!(bitmask[0], 0, "dead instruction bitmask cleared");
        assert_eq!(code[0], 0, "dead instruction bytes zeroed");
        assert_eq!(code[3], 51, "second load_imm preserved");
    }

    #[test]
    fn test_eliminate_dead_load_imm_branch_target() {
        // load_imm φ[2], 99; load_imm φ[2], 42
        // BUT second is a branch target → should NOT eliminate
        let mut code = vec![
            51, 2, 99, 51, 2, 42, 40, 253, 255, 255, 255, // jump -3 (targets offset 3)
        ];
        let mut bitmask = vec![1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0];

        let eliminated = peephole_eliminate_dead_load_imm(&mut code, &mut bitmask, &[]);
        assert_eq!(
            eliminated, 0,
            "should not eliminate when next is branch target"
        );
    }

    #[test]
    fn test_eliminate_dead_load_imm_different_reg() {
        // load_imm φ[2], 99; load_imm φ[3], 42 → NOT dead (different registers)
        let mut code = vec![
            51, 2, 99, // rd=2
            51, 3, 42, // rd=3
        ];
        let mut bitmask = vec![1, 0, 0, 1, 0, 0];

        let eliminated = peephole_eliminate_dead_load_imm(&mut code, &mut bitmask, &[]);
        assert_eq!(eliminated, 0);
    }

    // === peephole_fuse_load_imm_memory tests ===

    #[test]
    fn test_fuse_load_imm_load_ind() {
        // load_imm φ[3], 0x100; load_ind_u32 φ[3], φ[3], 4
        // → NOP; load_u32 φ[3], 0x104. The load overwrites its base.
        // load_ind_u32 format: [128, rd|(ra<<4), offset_bytes]
        // rd=3 (dest), ra=3 (base). reg byte = 3 | (3<<4) = 0x33.
        let mut code = vec![
            51, 3, 0, 1, // load_imm rd=3, imm=0x100 (skip=2: reg+2 imm bytes)
            128, 0x33, 4, 0, 0, 0, // load_ind_u32 rd=3, ra=3, offset=4
        ];
        let mut bitmask = vec![1, 0, 0, 0, 1, 0, 0, 0, 0, 0];

        let fused = peephole_fuse_load_imm_memory(&mut code, &mut bitmask, &[]);
        assert_eq!(fused, 1);
        // load_imm is NOP'd (bitmask[0]=0), memory op rewritten in-place
        assert_eq!(bitmask[0], 0, "load_imm should be NOP'd");
        assert_eq!(code[4], 56, "load_ind_u32(128) → load_u32(56)");
        assert_eq!(code[5], 3, "dest register preserved");
        // Combined address: 0x100 + 4 = 0x104
        let addr = u32::from_le_bytes([code[6], code[7], code[8], code[9]]);
        assert_eq!(addr, 0x104);
    }

    #[test]
    fn test_does_not_fuse_memory_when_base_survives() {
        for (memory, what) in [(128, "load"), (123, "store")] {
            // The load writes φ[2], and the store writes memory; neither
            // overwrites φ[3]. A later memory operation may reuse that base.
            let original = vec![
                51, 3, 0, 1, // load_imm φ[3], 0x100
                memory, 0x32, 4, 0, 0, 0, // memory φ[2], [φ[3] + 4]
            ];
            let mut code = original.clone();
            let mut bitmask = vec![1, 0, 0, 0, 1, 0, 0, 0, 0, 0];

            let fused = peephole_fuse_load_imm_memory(&mut code, &mut bitmask, &[]);
            assert_eq!(fused, 0, "{what} must preserve a reusable base");
            assert_eq!(code, original);
        }
    }

    // === parse_signed_imm tests ===

    #[test]
    fn test_parse_signed_imm_positive() {
        let code = [42, 0];
        assert_eq!(parse_signed_imm(&code, 0, 2), 42);
    }

    #[test]
    fn test_parse_signed_imm_negative() {
        // -1 in 1 byte = 0xFF, sign-extended
        let code = [0xFF];
        assert_eq!(parse_signed_imm(&code, 0, 1), -1);
    }

    #[test]
    fn test_parse_signed_imm_zero_length() {
        let code = [42];
        assert_eq!(parse_signed_imm(&code, 0, 0), 0);
    }

    mod proptests {
        use super::*;
        use proptest::prelude::*;

        /// Generate random PVM-like bytecode: instruction starts at every 3rd byte
        /// (simulating load_imm + ALU patterns).
        fn random_pvm_program() -> impl Strategy<Value = (Vec<u8>, Vec<u8>)> {
            // Generate 3-30 instructions, each 1-6 bytes
            proptest::collection::vec(
                (
                    0u8..=255u8,                                // opcode
                    proptest::collection::vec(0u8..=255, 0..5), // operand bytes
                ),
                3..30,
            )
            .prop_map(|instrs| {
                let mut code = Vec::new();
                let mut bitmask = Vec::new();
                for (opcode, operands) in &instrs {
                    code.push(*opcode);
                    bitmask.push(1u8);
                    for &b in operands {
                        code.push(b);
                        bitmask.push(0u8);
                    }
                }
                (code, bitmask)
            })
        }

        proptest! {
            #![proptest_config(ProptestConfig::with_cases(256))]

            /// Peephole ALU fusion is idempotent: applying twice produces the same
            /// code as applying once.
            #[test]
            fn alu_fusion_idempotent((code, bitmask) in random_pvm_program()) {
                let mut c1 = code.clone();
                let mut b1 = bitmask.clone();
                peephole_fuse_load_imm_alu(&mut c1, &mut b1, &[]);

                let mut c2 = c1.clone();
                let mut b2 = b1.clone();
                peephole_fuse_load_imm_alu(&mut c2, &mut b2, &[]);

                prop_assert_eq!(&c1, &c2, "code should not change on second pass");
                prop_assert_eq!(&b1, &b2, "bitmask should not change on second pass");
            }

            /// Peephole memory fusion is idempotent.
            #[test]
            fn memory_fusion_idempotent((code, bitmask) in random_pvm_program()) {
                let mut c1 = code.clone();
                let mut b1 = bitmask.clone();
                peephole_fuse_load_imm_memory(&mut c1, &mut b1, &[]);

                let mut c2 = c1.clone();
                let mut b2 = b1.clone();
                peephole_fuse_load_imm_memory(&mut c2, &mut b2, &[]);

                prop_assert_eq!(&c1, &c2);
                prop_assert_eq!(&b1, &b2);
            }

            /// Dead load_imm elimination is idempotent.
            #[test]
            fn dead_load_imm_idempotent((code, bitmask) in random_pvm_program()) {
                let mut c1 = code.clone();
                let mut b1 = bitmask.clone();
                peephole_eliminate_dead_load_imm(&mut c1, &mut b1, &[]);

                let mut c2 = c1.clone();
                let mut b2 = b1.clone();
                peephole_eliminate_dead_load_imm(&mut c2, &mut b2, &[]);

                prop_assert_eq!(&c1, &c2);
                prop_assert_eq!(&b1, &b2);
            }

            /// Full peephole pipeline is idempotent.
            #[test]
            fn full_pipeline_idempotent((code, bitmask) in random_pvm_program()) {
                let apply = |c: &mut Vec<u8>, b: &mut Vec<u8>| {
                    peephole_fuse_load_imm_alu(c, b, &[]);
                    peephole_fuse_load_imm_memory(c, b, &[]);
                    peephole_eliminate_dead_load_imm(c, b, &[]);
                };

                let mut c1 = code.clone();
                let mut b1 = bitmask.clone();
                apply(&mut c1, &mut b1);

                let mut c2 = c1.clone();
                let mut b2 = b1.clone();
                apply(&mut c2, &mut b2);

                prop_assert_eq!(&c1, &c2, "full pipeline should be idempotent");
                prop_assert_eq!(&b1, &b2);
            }

            /// Peephole passes never increase code/bitmask length.
            #[test]
            fn passes_never_grow((code, bitmask) in random_pvm_program()) {
                let orig_len = code.len();
                let mut c = code;
                let mut b = bitmask;
                peephole_fuse_load_imm_alu(&mut c, &mut b, &[]);
                peephole_fuse_load_imm_memory(&mut c, &mut b, &[]);
                peephole_eliminate_dead_load_imm(&mut c, &mut b, &[]);
                prop_assert_eq!(c.len(), orig_len, "code length should not change");
                prop_assert_eq!(b.len(), orig_len, "bitmask length should not change");
            }
        }
    }
}
