
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.071918                       # Number of seconds simulated
sim_ticks                                 71918263500                       # Number of ticks simulated
final_tick                                71918263500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 416973                       # Simulator instruction rate (inst/s)
host_op_rate                                   416973                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              234903439                       # Simulator tick rate (ticks/s)
host_mem_usage                                 186128                       # Number of bytes of host memory used
host_seconds                                   306.16                       # Real time elapsed on the host
sim_insts                                   127661001                       # Number of instructions simulated
sim_ops                                     127661001                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71918263500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23112704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          73152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23185856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23112704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23112704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         4480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          361136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              362279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           70                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 70                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         321374612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1017155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             322391766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    321374612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        321374612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          62293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                62293                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          62293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        321374612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1017155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            322454059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     52670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     44012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.030336159250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3194                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              446720                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49710                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      362280                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     360701                       # Number of write requests accepted
system.mem_ctrls.readBursts                    362280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   360701                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2889472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                20296384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3369280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23185920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23084864                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 317131                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                308031                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1259                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   71918249000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                362280                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               360701                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   37005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    347.352918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   247.944590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.593007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3144     17.46%     17.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4934     27.40%     44.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2691     14.94%     59.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2468     13.71%     73.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1482      8.23%     81.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1274      7.08%     88.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          744      4.13%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          491      2.73%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          779      4.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18007                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.135254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.593198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.887630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2075     64.97%     64.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1110     34.75%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             7      0.22%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3194                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.485124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.451101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.116568                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2570     80.49%     80.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               91      2.85%     83.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              291      9.11%     92.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              155      4.85%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               50      1.57%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.60%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.25%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.16%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3193                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst      2816704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        72768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3369280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 39165350.537141375244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1011815.308916628710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 46848739.611183747649                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       361137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       360701                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1790097750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     53933500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2032365216250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      4956.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47185.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5634487.34                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    997506250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1844031250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  225740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22093.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.89                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40843.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        40.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        46.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    322.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    320.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.34                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    35093                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   44680                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.83                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      99474.60                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                108056760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 57406965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               296509920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              248451120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         475731360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            886374510                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             19579680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1490857800                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       304330560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      15858675060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            19745973735                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            274.561325                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          69923622500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     29030750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     201240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  65861521500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    792517500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1764370250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3269583500                       # Time in different power states
system.mem_ctrls_1.actEnergy                 20606040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 10925805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25846800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               26324460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         471428880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            871621770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             58911840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1105748130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       583576800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      15884927940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            19060302975                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            265.027297                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          69852413750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    126663750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     199420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  65907910750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1519665000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1739700750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2424903250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  71918263500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                31519418                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23542562                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2950757                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             27716505                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                17225185                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             62.147753                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2069832                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          515348                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             331639                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           183709                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     23292324                       # DTB read hits
system.cpu.dtb.read_misses                      30533                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                 23322857                       # DTB read accesses
system.cpu.dtb.write_hits                    13153772                       # DTB write hits
system.cpu.dtb.write_misses                        36                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                13153808                       # DTB write accesses
system.cpu.dtb.data_hits                     36446096                       # DTB hits
system.cpu.dtb.data_misses                      30569                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                 36476665                       # DTB accesses
system.cpu.itb.fetch_hits                    47529507                       # ITB hits
system.cpu.itb.fetch_misses                       288                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                47529795                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                  8138                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     71918263500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        143836531                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           58000087                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      219444028                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    31519418                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           19626656                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      76355424                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5903686                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  309                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2010                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          450                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  47529507                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1219623                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          137310123                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.598164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.652110                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 88567948     64.50%     64.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8956387      6.52%     71.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6538603      4.76%     75.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3216924      2.34%     78.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  7030434      5.12%     83.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  4100953      2.99%     86.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  4384900      3.19%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3288030      2.39%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 11225944      8.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            137310123                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.219134                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.525649                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 27677295                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              80575249                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  10904775                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              15901192                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2251612                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             13946037                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                710928                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              162222213                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                397490                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2251612                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 30448806                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                38012063                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        5074430                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19172844                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              42350368                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              153309909                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              38103678                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                    718                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           117029237                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             220426434                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        219373789                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            798886                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              99301252                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 17727985                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             470829                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          75285                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  98201443                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24450869                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14185438                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            805466                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           185648                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  146077167                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              140651                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 136389875                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3059059                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        18556816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     15967885                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           2132                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     137310123                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.993298                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.818037                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            32717972     23.83%     23.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            82637537     60.18%     84.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            15345238     11.18%     95.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3986191      2.90%     98.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2013431      1.47%     99.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              608959      0.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 795      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       137310123                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                78440299     99.07%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   2623      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 49334      0.06%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   737      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  1961      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                 1418      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   760      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 399554      0.50%     99.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                204782      0.26%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             42464      0.05%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            32864      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               348      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              98134066     71.95%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               695727      0.51%     72.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              172925      0.13%     72.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               51263      0.04%     72.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               68848      0.05%     72.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              26224      0.02%     72.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               16216      0.01%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                374      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23685142     17.37%     90.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            13109662      9.61%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          201161      0.15%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         227919      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              136389875                       # Type of FU issued
system.cpu.iq.rate                           0.948228                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    79176796                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.580518                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          490666329                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         163902329                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    132743317                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1659399                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             873229                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       761374                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              214671855                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  894468                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           712770                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4065196                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2894                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          924                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1733680                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        83097                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2251612                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1318866                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    21                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           148592179                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           1256449                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24450869                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             14185438                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              75460                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    21                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            924                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         899456                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1485975                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2385431                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             134515261                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23322857                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1874614                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2374361                       # number of nop insts executed
system.cpu.iew.exec_refs                     36476665                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17882323                       # Number of branches executed
system.cpu.iew.exec_stores                   13153808                       # Number of stores executed
system.cpu.iew.exec_rate                     0.935195                       # Inst execution rate
system.cpu.iew.wb_sent                      133543849                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     133504691                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  86688863                       # num instructions producing a value
system.cpu.iew.wb_consumers                 120892784                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.928170                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.717072                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        19038103                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          138519                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2250731                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    133739661                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.968703                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.065728                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     41209656     30.81%     30.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     74159478     55.45%     86.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9765558      7.30%     93.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3383621      2.53%     96.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2391573      1.79%     97.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1833160      1.37%     99.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       366521      0.27%     99.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       259448      0.19%     99.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       370646      0.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    133739661                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            129553979                       # Number of instructions committed
system.cpu.commit.committedOps              129553979                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32837431                       # Number of memory references committed
system.cpu.commit.loads                      20385673                       # Number of loads committed
system.cpu.commit.membars                       65190                       # Number of memory barriers committed
system.cpu.commit.branches                   17238137                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     665311                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 125865817                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1338380                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1893078      1.46%      1.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         93776195     72.38%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          652546      0.50%     74.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     74.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         170068      0.13%     74.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          48929      0.04%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          67891      0.05%     74.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         26123      0.02%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          16176      0.01%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           351      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        20342993     15.70%     90.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       12223856      9.44%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       107870      0.08%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       227903      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         129553979                       # Class of committed instruction
system.cpu.commit.bw_lim_events                370646                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    281960291                       # The number of ROB reads
system.cpu.rob.rob_writes                   300754626                       # The number of ROB writes
system.cpu.timesIdled                          199353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         6526408                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   127661001                       # Number of Instructions Simulated
system.cpu.committedOps                     127661001                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.126707                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.126707                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.887542                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.887542                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                196431866                       # number of integer regfile reads
system.cpu.int_regfile_writes               103560030                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    772639                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   418150                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  412994                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 130384                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71918263500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           801.692265                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               25348                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               326                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.754601                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            160000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   801.692265                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.782903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.782903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          817                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          804                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.797852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69897563                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69897563                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  71918263500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     22429628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22429628                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data     12385409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12385409                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        65188                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        65188                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        65190                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        65190                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     34815037                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34815037                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34815037                       # number of overall hits
system.cpu.dcache.overall_hits::total        34815037                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1634                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1159                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1159                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2793                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2793                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2793                       # number of overall misses
system.cpu.dcache.overall_misses::total          2793                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    125392000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    125392000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     82551982                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     82551982                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       116500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       116500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    207943982                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    207943982                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    207943982                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    207943982                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     22431262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22431262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     12386568                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12386568                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        65190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        65190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        65190                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        65190                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     34817830                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34817830                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34817830                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34817830                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000073                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000094                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000031                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000031                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000080                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76739.290086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76739.290086                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71226.904228                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71226.904228                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        58250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74451.837451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74451.837451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74451.837451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74451.837451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1125                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           45                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           70                       # number of writebacks
system.cpu.dcache.writebacks::total                70                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          761                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          761                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          891                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          891                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1652                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1652                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1652                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          873                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          873                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          268                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1141                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1141                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     68612000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     68612000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     21625500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21625500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       114500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       114500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     90237500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     90237500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     90237500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     90237500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000031                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000033                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000033                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78593.356243                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78593.356243                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80692.164179                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80692.164179                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        57250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        57250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79086.327783                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79086.327783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79086.327783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79086.327783                       # average overall mshr miss latency
system.cpu.dcache.replacements                    326                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  71918263500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.422209                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11321187                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            360631                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.392717                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.422209                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.983247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.983247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          95420146                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         95420146                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  71918263500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     47079356                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        47079356                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     47079356                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         47079356                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     47079356                       # number of overall hits
system.cpu.icache.overall_hits::total        47079356                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       450149                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        450149                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       450149                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         450149                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       450149                       # number of overall misses
system.cpu.icache.overall_misses::total        450149                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12125851998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12125851998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  12125851998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12125851998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12125851998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12125851998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     47529505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     47529505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     47529505                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     47529505                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     47529505                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     47529505                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009471                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009471                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009471                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009471                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009471                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009471                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26937.418495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26937.418495                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26937.418495                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26937.418495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26937.418495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26937.418495                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        33078                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               367                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    90.130790                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       360631                       # number of writebacks
system.cpu.icache.writebacks::total            360631                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        89012                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        89012                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst        89012                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        89012                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        89012                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        89012                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       361137                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       361137                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst       361137                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       361137                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       361137                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       361137                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10000642499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10000642499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10000642499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10000642499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10000642499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10000642499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007598                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007598                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007598                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007598                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007598                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007598                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27692.101610                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27692.101610                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27692.101610                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27692.101610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27692.101610                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27692.101610                       # average overall mshr miss latency
system.cpu.icache.replacements                 360631                       # number of replacements
system.membus.snoop_filter.tot_requests        723237                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       360957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  71918263500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             362011                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           70                       # Transaction distribution
system.membus.trans_dist::WritebackClean       360631                       # Transaction distribution
system.membus.trans_dist::CleanEvict              256                       # Transaction distribution
system.membus.trans_dist::ReadExReq               268                       # Transaction distribution
system.membus.trans_dist::ReadExResp              268                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         361137                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           875                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1082904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1085516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46193088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        77632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46270720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            362280                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  362280    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              362280                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2237121500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1818962997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6228500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
