0.7
2020.2
Nov 18 2020
09:47:47
D:/Development/Vivado/FPGA_Lab_2/FPGA_Lab_2.srcs/sources_1/new/Rising_Edge_LED.vhd,1662709883,vhdl,,,,rising_edge_led,,,,,,,,
D:/Development/Vivado/FPGA_Lab_2/FPGA_Lab_2.srcs/sources_1/new/Universal_adder_subtractor.vhd,1662702200,vhdl,,,,universal_adder_subtractor,,,,,,,,
