// Seed: 45617635
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    output wire id_6,
    output wand id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10,
    output tri1 id_11
);
  wire id_13;
  always force id_3 = 1;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1
);
  wor  id_3 = (id_0);
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_7 = 0;
  assign id_3 = -1;
  logic id_5;
  wire  id_6;
endmodule
