# CPU-Labs
All assignments in the course of Central Processing Unit Architecture.

Created on VHDL language.
Lab 1: Adder and subtructor.
Lab 2: Some synchrnized system (see PDF to understand more..)
Task 1: Created ALU in VHDL.
Task 2: Synthezable ALU done with QuartusII program.
Task 3: Full functioning MIPS (most of the commands are implemented).
