// Seed: 191268305
module module_0 #(
    parameter id_17 = 32'd71
) (
    output supply1 id_0,
    output tri1 id_1
    , id_15,
    input wire id_2,
    input tri1 id_3,
    output uwire id_4,
    input wire id_5,
    input wire id_6,
    input tri id_7,
    input supply1 id_8,
    input wor id_9,
    output wor id_10,
    input tri1 id_11,
    input wand id_12
    , id_16,
    input tri id_13
);
  assign id_4 = id_9;
  logic [-1 : 1] _id_17;
  wire [1 : id_17] id_18;
  wire id_19;
  ;
  assign module_1._id_16 = 0;
endmodule
module module_1 #(
    parameter id_16 = 32'd36
) (
    output supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri id_4,
    inout supply0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output supply1 id_9,
    output tri1 id_10,
    input wor id_11,
    input tri id_12,
    output tri1 id_13,
    input supply0 id_14,
    output wand id_15,
    input uwire _id_16,
    input supply0 id_17,
    input tri1 id_18,
    output supply0 id_19,
    input wor id_20,
    input wor id_21,
    output supply0 id_22
);
  wire [-1 : -1 'b0 &  id_16] id_24;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_2,
      id_6,
      id_3,
      id_20,
      id_14,
      id_2,
      id_2,
      id_21,
      id_3,
      id_8,
      id_7,
      id_14
  );
  wire id_25;
endmodule
