C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 1   


C51 COMPILER V9.53.0.0, COMPILATION OF MODULE C8051F12X_FIR_DEMO
OBJECT MODULE PLACED IN C8051F12x_FIR_Demo.OBJ
COMPILER INVOKED BY: C:\Keil_v5\C51\BIN\C51.EXE C8051F12x_FIR_Demo.c OPTIMIZE(8,SPEED) BROWSE DEBUG OBJECTEXTEND TABS(2)

line level    source

   1          //-----------------------------------------------------------------------------
   2          // Includes
   3          //-----------------------------------------------------------------------------
   4          
   5          #include "si_toolchain.h"             // Compiler-specific declarations
   6                                                 // (Keil/SDCC)
   7          #include "C8051F120_defs.h"            // SFR declarations
   8          #include <stdio.h>
   9          #include <math.h>
  10          #include "fir.h"
  11          #include "modbus.h"
  12          
  13          //-------------------------- BIPOLIAR SELECTOR --------------------------------
  14          //#define BIPOLIAR_ADC
  15          //-----------------------------------------------------------------------------
  16          
  17          //-----------------------------------------------------------------------------
  18          // Global Constants
  19          //-----------------------------------------------------------------------------
  20          
  21          #define BAUDRATE     115200            // Baud rate of UART in bps
  22          
  23          #define INTCLK       24500000          // Internal oscillator frequency in Hz    
  24          
  25          //#define SYSCLK       98000000          // Output of PLL derived from (INTCLK*2)
  26          
  27          #define SYSCLK       22100000 * 4
  28          
  29          #define SAMPLE_RATE  11000             // Sample frequency in Hz
  30          
  31          #define N            256               // Number of samples to capture at
  32                                                 // each DAC frequency
  33          
  34          #define PHASE_PRECISION  65536         // Range of phase accumulator
  35          
  36          #define OUTPUT_RATE_DAC  20000L        // DAC output rate in Hz
  37          
  38          #define START_FREQUENCY  10            // Define the starting frequency
  39          #define STOP_FREQUENCY   4999          // Define the ending frequency
  40          #define FREQ_STEP        10            // Define the number of Hz the frequency
  41                                                 // will step for the frequency sweep
  42          #define DAC1_VALUE       0x8000        // value for DAC1
  43          #define SECOND_INTERVAL  1024
  44          #define MILLISECONDS_10  10
  45          //-----------------------------------------------------------------------------
  46          // Macros
  47          //-----------------------------------------------------------------------------
  48          
  49          #if defined __C51__
  50          #include <intrins.h>
  51          #define NOP() \
*** WARNING C317 IN LINE 52 OF C8051F12x_FIR_Demo.c: attempt to redefine macro 'NOP'
  52             _nop_();
  53          #elif defined SDCC
              #define NOP() \
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 2   

                 _asm \
                 nop \
                 _endasm;
              #endif // defined SDCC
  59          
  60          // Single FIR_TAP macro takes advantage of mirroring
  61          // (i.e. the FIR coefficients are mirrored, so the coefficient only needs to be
  62          // loaded into the MAC registers once).
  63          #define FIR_TAP_MIRROR(X,Y,Z) \
  64             MAC0A = X; \
  65             MAC0BH = Y.u8[MSB]; \
  66             MAC0BL = Y.u8[LSB]; \
  67             MAC0BH = Z.u8[MSB]; \
  68             MAC0BL = Z.u8[LSB];
  69          
  70          // Single FIR_TAP macro
  71          #define FIR_TAP(X,Y) \
  72             MAC0A = X; \
  73             MAC0BH = Y.u8[MSB]; \
  74             MAC0BL = Y.u8[LSB];
  75          
  76          #define BREAK_MACRO \
  77             SFRPAGE = UART0_PAGE; \
  78             if(TI0 == 1 || RI0 == 1){ \
  79               break; \
  80             } \
  81             SFRPAGE = SFRPAGE_save;
  82          
  83          //-----------------------------------------------------------------------------
  84          // Global Variables
  85          //-----------------------------------------------------------------------------
  86          // For the FIR filter
  87          // 'x' holds the 'delay line' of input samples
  88          //idata SI_UU16_t x[TAPS];
  89          SI_SEGMENT_VARIABLE(x[FILTER_MAX_ORDER], SI_UU16_t, xdata);
  90          SI_SEGMENT_VARIABLE(B_FIR[FILTER_MAX_ORDER], SI_UU16_t, xdata);
  91          SI_SEGMENT_VARIABLE(TAPS, uint8_t, xdata);
  92          SI_SEGMENT_VARIABLE(data_for_filter[N], SI_UU16_t, xdata);
  93          SI_SEGMENT_VARIABLE(data_for_filter_counter, int, xdata);
  94          SI_SEGMENT_VARIABLE(filtered_samples[N], int, xdata);
  95          SI_SEGMENT_VARIABLE(freq_number, unsigned char, xdata);
  96          SI_SEGMENT_VARIABLE(phase_acc[12], SI_UU16_t, xdata) = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
  97          SI_SEGMENT_VARIABLE(FREQS[12], unsigned long, xdata) = {1343, 1445, 1547, 1649, 1751, 1853, 1955, 2057, 21
             -59, 2261, 2363, 2465};
  98          SI_SEGMENT_VARIABLE(frequency, unsigned long, xdata);
  99          SI_SEGMENT_VARIABLE(delay_index_arr[12], unsigned char, xdata) = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 100          SI_SEGMENT_VARIABLE(freq_divider, unsigned char, xdata);
 101          SI_SEGMENT_VARIABLE(freq_dac_flags[12], unsigned char, xdata);
 102          
 103          sbit LED = P1^6;                                         // LED='1' means ON
 104          sbit LED485 = P7^7;                                      // LED for 485
 105          sbit SELECT485 = P4^4;                                   // Select 485 transmit/receive
 106          
 107          SI_SEGMENT_VARIABLE(Sample, SI_UU16_t, xdata);           // Filter output
 108          SI_SEGMENT_VARIABLE(Phase_Add[12], unsigned int, xdata); // For the frequency sweep
 109          SI_SEGMENT_VARIABLE(TimerForDC24Output, unsigned int, xdata);
 110          SI_SEGMENT_VARIABLE(DividerForDC24Output, unsigned int, xdata);
 111          SI_SEGMENT_VARIABLE(isNeedGetADCValuesFlag, unsigned int, xdata);
 112          SI_SEGMENT_VARIABLE(TIMER, unsigned short, xdata);
 113          SI_SEGMENT_VARIABLE(modbus_16_post_func_invoke_flag, uint8_t, xdata);
 114          //-----------------------------------------------------------------------------
 115          // Function Prototypes
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 3   

 116          //-----------------------------------------------------------------------------
 117          
 118          void SYSCLK_Init (void);               // Configure system clock
 119          void PORT_Init (void);                 // Configure port output
 120          void UART0_Init (void);                // Configure UART operation
 121          void Timer0_Init(void);                // Configure Timer0
 122          void ADC0_Init (void);                 // Configure ADC
 123          void DAC0_Init(void);                  // Configure DAC0
 124          void DAC1_Init(void);                  // Configure DAC1
 125          void Timer3_Init (int counts);         // Configure Timer 3
 126          void Timer4_Init (int counts);         // Configure Timer 4
 127          void Set_DAC_Frequency (unsigned long frequency);
 128          void init_after_flash_reload();
 129          void delay(unsigned short timer);
 130          void toTransmit485();
 131          void toReceive485();
 132          
 133          // Define the UART printing functions
 134          #if defined __C51__
 135          char putchar (char c);                 // Define putchar for Keil
 136          #elif defined SDCC
              void putchar (char c);
              #endif // defined SDCC
 139          
 140          SI_INTERRUPT_PROTO(UART0_ISR, INTERRUPT_UART0);
 141          SI_INTERRUPT_PROTO(TIMER0_ISR, INTERRUPT_TIMER0);
 142          SI_INTERRUPT_PROTO(ADC0_ISR, INTERRUPT_ADC0_EOC);
 143          // A full cycle, 16-bit, 2's complement sine wave lookup table
 144          //int code SINE_TABLE[256] = {
 145          SI_SEGMENT_VARIABLE(SINE_TABLE[256], int, code) = {
 146             0x0000, 0x0324, 0x0647, 0x096a, 0x0c8b, 0x0fab, 0x12c8, 0x15e2,
 147             0x18f8, 0x1c0b, 0x1f19, 0x2223, 0x2528, 0x2826, 0x2b1f, 0x2e11,
 148             0x30fb, 0x33de, 0x36ba, 0x398c, 0x3c56, 0x3f17, 0x41ce, 0x447a,
 149             0x471c, 0x49b4, 0x4c3f, 0x4ebf, 0x5133, 0x539b, 0x55f5, 0x5842,
 150             0x5a82, 0x5cb4, 0x5ed7, 0x60ec, 0x62f2, 0x64e8, 0x66cf, 0x68a6,
 151             0x6a6d, 0x6c24, 0x6dca, 0x6f5f, 0x70e2, 0x7255, 0x73b5, 0x7504,
 152             0x7641, 0x776c, 0x7884, 0x798a, 0x7a7d, 0x7b5d, 0x7c29, 0x7ce3,
 153             0x7d8a, 0x7e1d, 0x7e9d, 0x7f09, 0x7f62, 0x7fa7, 0x7fd8, 0x7ff6,
 154             0x7fff, 0x7ff6, 0x7fd8, 0x7fa7, 0x7f62, 0x7f09, 0x7e9d, 0x7e1d,
 155             0x7d8a, 0x7ce3, 0x7c29, 0x7b5d, 0x7a7d, 0x798a, 0x7884, 0x776c,
 156             0x7641, 0x7504, 0x73b5, 0x7255, 0x70e2, 0x6f5f, 0x6dca, 0x6c24,
 157             0x6a6d, 0x68a6, 0x66cf, 0x64e8, 0x62f2, 0x60ec, 0x5ed7, 0x5cb4,
 158             0x5a82, 0x5842, 0x55f5, 0x539b, 0x5133, 0x4ebf, 0x4c3f, 0x49b4,
 159             0x471c, 0x447a, 0x41ce, 0x3f17, 0x3c56, 0x398c, 0x36ba, 0x33de,
 160             0x30fb, 0x2e11, 0x2b1f, 0x2826, 0x2528, 0x2223, 0x1f19, 0x1c0b,
 161             0x18f8, 0x15e2, 0x12c8, 0x0fab, 0x0c8b, 0x096a, 0x0647, 0x0324,
 162             0x0000, 0xfcdc, 0xf9b9, 0xf696, 0xf375, 0xf055, 0xed38, 0xea1e,
 163             0xe708, 0xe3f5, 0xe0e7, 0xdddd, 0xdad8, 0xd7da, 0xd4e1, 0xd1ef,
 164             0xcf05, 0xcc22, 0xc946, 0xc674, 0xc3aa, 0xc0e9, 0xbe32, 0xbb86,
 165             0xb8e4, 0xb64c, 0xb3c1, 0xb141, 0xaecd, 0xac65, 0xaa0b, 0xa7be,
 166             0xa57e, 0xa34c, 0xa129, 0x9f14, 0x9d0e, 0x9b18, 0x9931, 0x975a,
 167             0x9593, 0x93dc, 0x9236, 0x90a1, 0x8f1e, 0x8dab, 0x8c4b, 0x8afc,
 168             0x89bf, 0x8894, 0x877c, 0x8676, 0x8583, 0x84a3, 0x83d7, 0x831d,
 169             0x8276, 0x81e3, 0x8163, 0x80f7, 0x809e, 0x8059, 0x8028, 0x800a,
 170             0x8000, 0x800a, 0x8028, 0x8059, 0x809e, 0x80f7, 0x8163, 0x81e3,
 171             0x8276, 0x831d, 0x83d7, 0x84a3, 0x8583, 0x8676, 0x877c, 0x8894,
 172             0x89bf, 0x8afc, 0x8c4b, 0x8dab, 0x8f1e, 0x90a1, 0x9236, 0x93dc,
 173             0x9593, 0x975a, 0x9931, 0x9b18, 0x9d0e, 0x9f14, 0xa129, 0xa34c,
 174             0xa57e, 0xa7be, 0xaa0b, 0xac65, 0xaecd, 0xb141, 0xb3c1, 0xb64c,
 175             0xb8e4, 0xbb86, 0xbe32, 0xc0e9, 0xc3aa, 0xc674, 0xc946, 0xcc22,
 176             0xcf05, 0xd1ef, 0xd4e1, 0xd7da, 0xdad8, 0xdddd, 0xe0e7, 0xe3f5,
 177             0xe708, 0xea1e, 0xed38, 0xf055, 0xf375, 0xf696, 0xf9b9, 0xfcdc,
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 4   

 178          };
 179          
 180          // Similar to STARTUP.A51 for Keil, this function stub for SDCC allows us to
 181          // disable the WDT before memory is initialized.
 182          #if defined SDCC
              void _sdcc_external_startup (void);
              
              void _sdcc_external_startup (void)
              {
                 WDTCN = 0xDE;                       // Disable watchdog timer
                 WDTCN = 0xAD;
              }
              #endif // defined SDCC
 191          
 192          //-----------------------------------------------------------------------------
 193          // MAIN Routine
 194          //-----------------------------------------------------------------------------
 195          
 196          void main (void)
 197          {
 198   1         //-----------------------------------------------------------------------------
 199   1         // FIR VARIABLES
 200   1         //-----------------------------------------------------------------------------
 201   1         static unsigned char delay_index = 0;
 202   1         SI_SEGMENT_VARIABLE(coeff_index, unsigned char, xdata);
 203   1         SI_SEGMENT_VARIABLE(sample_index, unsigned char, xdata);
 204   1         SI_SEGMENT_VARIABLE(opposite_sample_index, unsigned char, xdata);
 205   1         SI_SEGMENT_VARIABLE(i, int, xdata);
 206   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 207   1         SI_SEGMENT_VARIABLE(hi, uint8_t, xdata);
 208   1         SI_SEGMENT_VARIABLE(lo, uint8_t, xdata);
 209   1         SI_SEGMENT_VARIABLE(freq_quantity, uint8_t, xdata);
 210   1         unsigned int RMS_Value = 0;
 211   1        //------------------------------------------------------------------------------
 212   1         void (*init_func_pointer)(void) = init_after_flash_reload;
 213   1         //-----------------------------------------------------------------------------
 214   1         WDTCN = 0xDE;                       // Disable watchdog timer
 215   1         WDTCN = 0xAD;
 216   1        
 217   1         SYSCLK_Init ();                     // Initialize oscillator
 218   1         PORT_Init ();                       // Initialize crossbar and GPIO
 219   1         UART0_Init ();                      // Initialize UART0
 220   1         Timer0_Init ();
 221   1        
 222   1         // Initialize Timer3 to overflow at the ADC sample rate
 223   1         Timer3_Init (SYSCLK/SAMPLE_RATE);
 224   1        
 225   1         // Initialize Timer4 to overflow at the DAC sample rate
 226   1         Timer4_Init (SYSCLK/OUTPUT_RATE_DAC);  
 227   1        
 228   1         DAC0_Init ();                       // Initialize the DAC0
 229   1         DAC1_Init ();                       // Initialize the DAC1
 230   1         ADC0_Init ();                       // Initialize the ADC  
 231   1        
 232   1         SFRPAGE = ADC0_PAGE;
 233   1      
 234   1         AD0EN = 1;                          // Enable ADC
 235   1      
 236   1         SFRPAGE = MAC0_PAGE;
 237   1      
 238   1         MAC0CF = 0x06;                      // Fractional mode; Saturate
 239   1                                             // enabled
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 5   

 240   1         data_for_filter_counter = 0;
 241   1         
 242   1         //
 243   1         freq_number = 0;
 244   1         
 245   1         frequency = START_FREQUENCY;
 246   1         
 247   1         isNeedGetADCValuesFlag = 0;
 248   1         
 249   1         EA = 1;
 250   1        
 251   1         modbus_init_from_flash(init_func_pointer);
 252   1         
 253   1         modbus_16_post_func_invoke_flag = FALSE;
 254   1         
 255   1      //-----------------------------------------------------------------------------  
 256   1         while (1) {
 257   2            //-----------------------------------------------------------------------
 258   2            if (modbus_16_post_func_invoke_flag == TRUE) {
 259   3               EA = 0; EA = 0;
 260   3               init_after_flash_reload();
 261   3               EA = 1;
 262   3               modbus_16_post_func_invoke_flag = FALSE;
 263   3            }
 264   2            //-----------------------------------------------------------------------
 265   2            if (getDC24INPUT() == 0) {
 266   3              setDC24InputRegister(1);
 267   3            }
 268   2            if (getCondition() == DP_CONDITION) {
 269   3              freq_quantity = 6;
 270   3            }
 271   2            else {
 272   3              freq_quantity = 12;
 273   3            }
 274   2            //------------------------------------------------------------------------
 275   2            if (data_for_filter_counter == N) {
 276   3               for (freq_number = 0; freq_number < freq_quantity; freq_number++) {
 277   4                  delay_index = delay_index_arr [freq_number];
 278   4                  // Initialize the delay line for the FIR filter
 279   4                  for (i = 0; i < FILTER_MAX_ORDER; i++)
 280   4                  {
 281   5                     x[i].s16 = 0;
 282   5                  }
 283   4                  // Initialize the sample array
 284   4                  for (i = 0; i < N; i ++)
 285   4                  {
 286   5                     filtered_samples[i] = 0;
 287   5                     //-----------------------------------------------------------------------------------------------
             ----
 288   5                     if (isNeedGetADCValuesFlag != 0) {
 289   6                       SFRPAGE_SAVE = SFRPAGE;
 290   6                       SFRPAGE = UART0_PAGE;
 291   6                       if(i == 0) {
 292   7                         modbus_push_transmit_buffer(0xAA);
 293   7                         modbus_push_transmit_buffer(0xAA);
 294   7                       }
 295   6                       hi = ((data_for_filter [i].u16 >> 8) & 0x00FF);
 296   6                       lo = (data_for_filter [i].u16 & 0x00FF);
 297   6                       modbus_push_transmit_buffer(hi);
 298   6                       modbus_push_transmit_buffer(lo);                
 299   6                       if ((i + 1) % 128 == 0) {
 300   7                         TI0 = 1;
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 6   

 301   7                         delay(100);
 302   7                       }
 303   6                       if (i == N - 1) {
 304   7                         modbus_push_transmit_buffer(0xBB);
 305   7                         modbus_push_transmit_buffer(0xBB);
 306   7                         isNeedGetADCValuesFlag = 0;
 307   7                         TI0 = 1;
 308   7                         delay(100);
 309   7                       }
 310   6                       SFRPAGE = SFRPAGE_SAVE;
 311   6                     }
 312   5                     //------------------------------------------------------------------------------------------------
             ---
 313   5                  }
 314   4                  //--------------------------------------------------------------------------------------------------
 315   4                  TAPS = populateFirCoefficients(B_FIR, freq_number);
 316   4                  if (TAPS != FILTER_MAX_ORDER) {
 317   5                     NOP();
 318   5                  }
 319   4                  if (TAPS == FILTER_MAX_ORDER) {
 320   5                    for (i=0; i<N; i++) {         
 321   6                       // Store ADC result in the delay line
 322   6                       x[delay_index].u16 = data_for_filter[i].u16;
 323   6                       // Sample_index points to newest data
 324   6                       sample_index = delay_index;         
 325   6                       // Update delay index
 326   6                       if (delay_index == (TAPS - 1))
 327   6                       {
 328   7                          delay_index = 0;
 329   7                       }
 330   6                       else
 331   6                       {
 332   7                          delay_index++;
 333   7                       }
 334   6      
 335   6                       MAC0CF |= 0x08;                  // Clear accumulator
 336   6                  
 337   6                       // Mirror algorithm
 338   6                       if (sample_index == TAPS - 1)
 339   6                       {
 340   7                          opposite_sample_index = 0;
 341   7                       }
 342   6                       else
 343   6                       {
 344   7                          opposite_sample_index = sample_index + 1;
 345   7                       }
 346   6                       for (coeff_index = 0; coeff_index < (TAPS / 2); coeff_index++)
 347   6                       {
 348   7                          FIR_TAP_MIRROR (B_FIR[coeff_index].u16, x[sample_index],
 349   7                          x[opposite_sample_index]);
 350   7                         
 351   7                          if (sample_index == 0)
 352   7                          {
 353   8                             sample_index = TAPS - 1;
 354   8                          }
 355   7                          else
 356   7                          {
 357   8                             sample_index--;
 358   8                          }
 359   7      
 360   7                          if (opposite_sample_index == TAPS - 1)
 361   7                          {
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 7   

 362   8                             opposite_sample_index = 0;
 363   8                          }
 364   7                          else
 365   7                          {
 366   8                             opposite_sample_index++;
 367   8                          }
 368   7                       }
 369   6                       if ((TAPS % 2) == 1)             // Handle middle tap of odd order filter
 370   6                       {
 371   7                          FIR_TAP (B_FIR[coeff_index].u16, x[sample_index]);
 372   7                          NOP ();
 373   7                          NOP ();
 374   7                          NOP ();
 375   7                       }
 376   6                       Sample.u16 = MAC0RND;
 377   6                       filtered_samples[i] = Sample.u16;
 378   6                    }
 379   5                    RMS_Value = RMS_Calc(filtered_samples, N, TAPS);
 380   5                    putRms2Modbus(RMS_Value, freq_number);
 381   5                    delay_index_arr [freq_number] = delay_index;
 382   5                  }
 383   4               }
 384   3               LED = !LED;
 385   3               data_for_filter_counter = 0;
 386   3            }
 387   2         }
 388   1      //-----------------------------------------------------------------------------  
 389   1      }
 390          
 391          //-----------------------------------------------------------------------------
 392          // Initialization Subroutines
 393          //-----------------------------------------------------------------------------
 394          
 395          //-----------------------------------------------------------------------------
 396          // SYSCLK_Init
 397          //-----------------------------------------------------------------------------
 398          //
 399          // Return Value:  None
 400          // Parameters:    None
 401          //
 402          // This routine initializes the system clock to use the internal 24.5MHz*4
 403          // oscillator as its clock source.
 404          //
 405          //-----------------------------------------------------------------------------
 406          void SYSCLK_Init (void)
 407          {
 408   1         SI_SEGMENT_VARIABLE(i, char, xdata);
 409   1        
 410   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 411   1        
 412   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 413   1      
 414   1         SFRPAGE = CONFIG_PAGE;              // Switch to the necessary SFRPAGE
 415   1        
 416   1         OSCXCN |= 0x67;  
 417   1        
 418   1         // Step 2. Set the PLLSRC bit (PLL0CN.2) to select the desired
 419   1         // clock source for the PLL.
 420   1         PLL0CN |= 0x04;                     // External oscillator
 421   1      
 422   1         // Step 3. Program the Flash read timing bits, FLRT (FLSCL.5-4) to the
 423   1         // appropriate value for the new clock rate (see Section 15. Flash Memory
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 8   

 424   1         // on page 199).
 425   1         SFRPAGE = LEGACY_PAGE;
 426   1         FLSCL |= 0x30;                      // >= 100 MHz
 427   1         SFRPAGE = CONFIG_PAGE;
 428   1      
 429   1         // Step 4. Enable power to the PLL by setting PLLPWR (PLL0CN.0) to ‘1’.
 430   1         PLL0CN |= 0x01;
 431   1      
 432   1         // Step 5. Program the PLL0DIV register to produce the divided reference
 433   1         // frequency to the PLL.
 434   1         PLL0DIV = 0x01;
 435   1      
 436   1         // Step 6. Program the PLLLP3-0 bits (PLL0FLT.3-0) to the appropriate
 437   1         // range for the divided reference frequency.
 438   1         PLL0FLT |= 0x01;
 439   1      
 440   1         // Step 7. Program the PLLICO1-0 bits (PLL0FLT.5-4) to the appropriate
 441   1         // range for the PLL output frequency.
 442   1         PLL0FLT &= ~0x30;
 443   1      
 444   1         // Step 8. Program the PLL0MUL register to the desired clock multiplication
 445   1         // factor.
 446   1         PLL0MUL = 0x04;
 447   1      
 448   1         // Step 9. Wait at least 5 µs, to provide a fast frequency lock.
 449   1         for (i = 100; i > 0; i--);
 450   1      
 451   1         // Step 10. Enable the PLL by setting PLLEN (PLL0CN.1) to ‘1’.
 452   1         PLL0CN |= 0x02;
 453   1      
 454   1         // Step 11. Poll PLLLCK (PLL0CN.4) until it changes from ‘0’ to ‘1’.
 455   1         while ((PLL0CN & 0x10) != 0x10);
 456   1      
 457   1         // Step 12. Switch the System Clock source to the PLL using the CLKSEL
 458   1         // register.
 459   1         CLKSEL = 0x02;
 460   1      
 461   1         SFRPAGE = SFRPAGE_SAVE;             // Restore the SFRPAGE
 462   1      }
 463          
 464          //-----------------------------------------------------------------------------
 465          // PORT_Init
 466          //-----------------------------------------------------------------------------
 467          //
 468          // Return Value:  None
 469          // Parameters:    None
 470          //
 471          // Configure the Crossbar and GPIO ports.
 472          //
 473          // Pinout:
 474          //
 475          // P0.0 - UART TX1 (push-pull)
 476          // P0.1 - UART RX1
 477          //
 478          // P1.6 - LED (push-pull)
 479          //
 480          // DAC0 - DAC0 output
 481          //
 482          // AIN0.0 - ADC0 analog input
 483          //
 484          // Note: DAC0 and AIN0.0 must be tied together.
 485          //
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 9   

 486          //-----------------------------------------------------------------------------
 487          void PORT_Init (void)
 488          {
 489   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata);
 490   1         SFRPAGE_save = SFRPAGE;             // Save the current SFRPAGE
 491   1      
 492   1         SFRPAGE = CONFIG_PAGE;              // Switch to the necessary SFRPAGE
 493   1      
 494   1         XBR0     = 0x04;
 495   1         XBR1     = 0x00;
 496   1         XBR2     = 0x40;                    // Enable crossbar and weak pull-up
 497   1                                             // Enable UART0
 498   1      
 499   1         P0MDOUT |= 0x01;                    // Set TX1 pin to push-pull
 500   1         P1MDOUT |= 0x40;                    // Set P1.6(LED) to push-pull
 501   1         
 502   1         P3MDOUT &= ~0x80;                   // Set P3.7 to input
 503   1         
 504   1         P4MDOUT |= 0x04;                    // Set P4.2 to push-pull
 505   1         P4MDOUT |= 0x10;                    // Set P4.4 to push-pull
 506   1         P4MDOUT &= ~0x08;                   // Set P4.3 to input
 507   1        
 508   1         P5MDOUT |= 0xFF;
 509   1         P6MDOUT |= 0xFF;
 510   1         P7MDOUT |= 0xFF;
 511   1         P5 =  0x00;
 512   1         P6 |= 0x0F;
 513   1         P7 =  0xFF;
 514   1         DC24OUTPUT = 1;
 515   1         DC24INPUT = 1;
 516   1         SELECT485 = 0;                      // to receive
 517   1         CONDSELECTOR = 1;                   // set to KP condition
 518   1         
 519   1         SFRPAGE = SFRPAGE_save;             // Restore the SFRPAGE
 520   1      }
 521          
 522          //-----------------------------------------------------------------------------
 523          // UART0_Init
 524          //-----------------------------------------------------------------------------
 525          void Timer0_Init(void)
 526          {
 527   1        SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata);
 528   1        SFRPAGE_save = SFRPAGE;
 529   1        
 530   1        SFRPAGE = TIMER01_PAGE;
 531   1        
 532   1        TMOD   &= 0xFD;
 533   1        TMOD   |= 0x01;
 534   1        TH0     = 0x00;
 535   1        TL0     = 0x00;
 536   1        ET0     = 1;
 537   1        TR0     = 1;
 538   1        CKCON  |= 0x08;
 539   1        SFRPAGE = SFRPAGE_save;
 540   1      }
 541          //-----------------------------------------------------------------------------
 542          // UART0_Init
 543          //-----------------------------------------------------------------------------
 544          //
 545          // Return Value:  None
 546          // Parameters:    None
 547          //
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 10  

 548          // Configure the UART0 using Timer1, for <BAUDRATE> and 8-N-1.
 549          //
 550          //-----------------------------------------------------------------------------
 551          void UART0_Init (void)
 552          {
 553   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, unsigned char, xdata); 
 554   1         SFRPAGE_save = SFRPAGE; // Save the current SFRPAGE
 555   1      
 556   1         SFRPAGE = UART0_PAGE;               // Switch to the necessary SFRPAGE
 557   1          
 558   1         SCON0  = 0x70;
 559   1         TMOD   = 0x20;
 560   1         TH1    = 0x70;//0x5D;///0xE5;///0x5D;////0xE5;// - 115200;
 561   1         TR1    = 1;
 562   1         CKCON |= 0x10;
 563   1         PCON  |= 0x80;//SMOD0 = 1 
 564   1        
 565   1         TI0    = 0;                         // Indicate TX0 ready
 566   1         
 567   1         PS0    = 1;
 568   1        
 569   1         ES0    = 1; 
 570   1        
 571   1         SFRPAGE = SFRPAGE_save;             // Restore the SFRPAGE
 572   1      }
 573          //-----------------------------------------------------------------------------
 574          // DAC0_Init
 575          //-----------------------------------------------------------------------------
 576          //
 577          // Return Value:  None
 578          // Parameters:    None
 579          //
 580          // Configure DAC1 to update on Timer4 overflows.  VREF is already enabled by
 581          // the ADC initialization code.
 582          //
 583          //-----------------------------------------------------------------------------
 584          void DAC0_Init(void){
 585   1      
 586   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 587   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 588   1      
 589   1         SFRPAGE = DAC0_PAGE;
 590   1      
 591   1         DAC0CN = 0x94;                      // Enable DAC0 in left-justified mode
 592   1                                             // managed by Timer4 overflows
 593   1      
 594   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 595   1      }
 596          
 597          //-----------------------------------------------------------------------------
 598          // DAC1_Init
 599          //-----------------------------------------------------------------------------
 600          //
 601          // Return Value:  None
 602          // Parameters:    None
 603          //
 604          // Configure DAC1 to update on write to DAC1H.  VREF is already enabled by
 605          // the ADC initialization code.
 606          //
 607          //-----------------------------------------------------------------------------
 608          void DAC1_Init(void){
 609   1      
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 11  

 610   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 611   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 612   1      
 613   1         SFRPAGE = DAC1_PAGE;
 614   1      
 615   1         DAC1CN = 0x84;                      // Enable DAC1 in left-justified mode
 616   1                                             // managed by write data to DAC1H
 617   1         
 618   1         DAC1 = DAC1_VALUE;                  // Write to DAC1
 619   1      
 620   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 621   1      }
 622          
 623          //-----------------------------------------------------------------------------
 624          // ADC0_Init
 625          //-----------------------------------------------------------------------------
 626          //
 627          // Return Value:  None
 628          // Parameters:    None
 629          //
 630          // Configures ADC0 to make single-ended analog measurements on pin AIN0.0 for
 631          // the FIR filter.  Timer3 overflows are the conversion source and the data is
 632          // left-justified.  This function also enables the ADC end-of-conversion
 633          // interrupt and leaves the ADC disabled.
 634          //
 635          //-----------------------------------------------------------------------------
 636          void ADC0_Init (void)
 637          {
 638   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 639   1        
 640   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 641   1      
 642   1         SFRPAGE = ADC0_PAGE;
 643   1      
 644   1         ADC0CN = 0x05;                      // ADC0 disabled; normal tracking
 645   1                                             // mode; ADC0 conversions are initiated
 646   1                                             // on overflow of Timer3; ADC0 data is
 647   1                                             // left-justified
 648   1      
 649   1         REF0CN = 0x03;                      // Enable on-chip VREF and VREF output
 650   1                                             // buffer
 651   1      #ifndef BIPOLIAR_ADC
 652   1         AMX0SL = 0x00;                      // Select AIN0.0 as ADC mux input
 653   1      #else 
                 AMX0CF = 0x01;
                 AMX0SL = 0x00;
              #endif
 657   1        
 658   1         ADC0CF = (SYSCLK/2500000) << 3;     // ADC conversion clock = 2.5MHz
 659   1      
 660   1         EIE2 |= 0x02;                       // Enable ADC interrupts
 661   1      
 662   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 663   1      }
 664          
 665          //-----------------------------------------------------------------------------
 666          // Timer3_Init
 667          //-----------------------------------------------------------------------------
 668          //
 669          // Return Value:  None
 670          // Parameters:    None
 671          //
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 12  

 672          // Configure Timer3 to auto-reload at interval specified by <counts> (no
 673          // interrupt generated) using SYSCLK as its time base.
 674          //
 675          // Timer 3 overflow automatically triggers ADC0 conversion.
 676          //
 677          //-----------------------------------------------------------------------------
 678          void Timer3_Init (int counts)
 679          {
 680   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 681   1        
 682   1         SFRPAGE_SAVE = SFRPAGE;             // Save Current SFR page
 683   1      
 684   1         SFRPAGE = TMR3_PAGE;
 685   1      
 686   1         TMR3CN = 0x00;                      // Stop Timer3; Clear TF3;
 687   1         TMR3CF = 0x08;                      // use SYSCLK as timebase
 688   1      
 689   1         RCAP3   = -counts;                  // Init reload values
 690   1         TMR3    = RCAP3;                    // set to reload immediately
 691   1         EIE2   &= ~0x01;                    // Disable Timer3 interrupts
 692   1         TR3 = 1;                            // Start Timer3
 693   1      
 694   1         SFRPAGE = SFRPAGE_SAVE;             // Restore SFR page
 695   1      }
 696          //-----------------------------------------------------------------------------
 697          // Timer4_Init
 698          //-----------------------------------------------------------------------------
 699          //
 700          // Return Value:  None
 701          // Parameters:
 702          //   1) counts - the number of timer clocks to count before a timer interrupt
 703          //           should occur
 704          //
 705          // Configure Timer4 to auto-reload mode and to generate interrupts
 706          // at intervals specified in <counts> using SYSCLK as its time base.
 707          //
 708          // Timer 4 overflow controls the DAC update rate.
 709          //
 710          //-----------------------------------------------------------------------------
 711          void Timer4_Init (int counts)
 712          {
 713   1         SI_SEGMENT_VARIABLE(SFRPAGE_SAVE, char, xdata);
 714   1        
 715   1         SFRPAGE_SAVE = SFRPAGE;          // Save Current SFR page
 716   1      
 717   1         SFRPAGE = TMR4_PAGE;
 718   1      
 719   1         TMR4CN = 0x00;                   // Stop Timer4; Clear overflow flag (TF4);
 720   1                                          // Set to Auto-Reload Mode
 721   1      
 722   1         TMR4CF = 0x08;                   // Configure Timer4 to increment;
 723   1                                          // Timer4 counts SYSCLKs
 724   1      
 725   1         RCAP4 = -counts;                 // Set reload value
 726   1         TMR4 = RCAP4;                    // Initialzie Timer4 to reload value
 727   1        
 728   1         EIE2 |= 0x04;                    // Enable Timer4 interrupts
 729   1         TR4 = 1;                         // Start Timer4
 730   1      
 731   1         SFRPAGE = SFRPAGE_SAVE;          // Restore SFR page
 732   1      }
 733          //-----------------------------------------------------------------------------
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 13  

 734          // ADC0_ISR
 735          //-----------------------------------------------------------------------------
 736          //
 737          // ADC0 end-of-conversion ISR
 738          //
 739          // This interrupt service routine is called on ADC0 conversion complete.
 740          // The ADC result is converted to signed and stored in the FIR delay line.
 741          //
 742          // If the global <FIR_On> bit is set to a '1', then the FIR output is computed
 743          // and stored in the global variable 'Sample'.  The 'Sample_Ready' indicator
 744          // bit is set to indicate the value is ready.
 745          //
 746          // If <FIR_On> is set to '0', then the ADC sample is copied to the global
 747          // 'Sample' variable.  The 'Sample_Ready' indicator bit is set to indicate
 748          // that the value is ready.
 749          //
 750          //-----------------------------------------------------------------------------
 751          //void ADC0_ISR (void) interrupt 15
 752          #pragma NOAREGS
 753          SI_INTERRUPT(ADC0_ISR, INTERRUPT_ADC0_EOC)
 754          {
 755   1         volatile SI_UU16_t input;
 756   1        
 757   1         AD0INT = 0;                         // Clear ADC conversion complete
 758   1                                             // indicator
 759   1      
 760   1         input.s16 = ADC0^0x8000;            // Convert to bipolar value
 761   1         
 762   1         
 763   1         if (data_for_filter_counter < N) {
 764   2            data_for_filter [data_for_filter_counter++].u16 = input.u16;
 765   2         }
 766   1      }
 767          
 768          #pragma NOAREGS
 769          SI_INTERRUPT(TIMER0_ISR, INTERRUPT_TIMER0)
 770          {
 771   1        unsigned char SFRPAGE_save = SFRPAGE;
 772   1        SFRPAGE = TIMER01_PAGE;
 773   1        TH0     = 0x00;
 774   1        TL0     = 0x00;
 775   1        TF0     = 0;
 776   1        SFRPAGE = SFRPAGE_save;
 777   1        if(modbus_was_sendind_received()) {
 778   2          modbus_command_received();
 779   2          SFRPAGE = CONFIG_PAGE;
 780   2          LED485  = !LED485;
 781   2        }
 782   1        SFRPAGE = CONFIG_PAGE;
 783   1        if (DC24OUTPUT == 0) {
 784   2          if (TimerForDC24Output++ % DividerForDC24Output == 0) {
 785   3            DC24OUTPUT = 1;
 786   3          }
 787   2        }
 788   1        TIMER++;
 789   1        SFRPAGE = SFRPAGE_save;
 790   1      }
 791          
 792          #pragma NOAREGS
 793          SI_INTERRUPT(UART0_ISR, INTERRUPT_UART0)
 794          {
 795   1        unsigned char SFRPAGE_save = SFRPAGE; // Save the current SFRPAGE
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 14  

 796   1        SFRPAGE = UART0_PAGE;
 797   1        if(RI0 == 1) {
 798   2          modbus_byte_receive(SBUF0);
 799   2          RI0 = 0;
 800   2        }
 801   1        if(TI0 == 1) {
 802   2          TI0 = 0;
 803   2          toTransmit485();
 804   2          if (modbus_transmit_buffer_is_empty()) {
 805   3            toReceive485();
 806   3          }
 807   2          else {
 808   3            modbus_transmit_byte();
 809   3          }
 810   2        }
 811   1        SFRPAGE = SFRPAGE_save;               // Restore the SFRPAGE  
 812   1      }
 813          //-----------------------------------------------------------------------------
 814          // Timer4_ISR
 815          //-----------------------------------------------------------------------------
 816          //
 817          // This ISR is called on Timer4 overflows.  Timer4 is set to auto-reload mode
 818          // and is used to schedule the DAC output sample rate in this example.
 819          // Note that the value that is written to DAC1 during this ISR call is
 820          // actually transferred to DAC1 at the next Timer4 overflow.
 821          //
 822          //-----------------------------------------------------------------------------
 823          //void Timer4_ISR (void) interrupt 16
 824          #pragma NOAREGS
 825          SI_INTERRUPT(Timer4_ISR, INTERRUPT_TIMER4)
 826          { 
 827   1         char number = 0;
 828   1         int temp1 = 0;                      // The temporary value that passes
 829   1                                             // through 3 stages before being written
 830   1                                             // to the IDAC
 831   1         TMR3CN &= ~0x80;                    // Clear Timer3 overflow flag
 832   1        
 833   1         for (number=0; number<12; number++) {
 834   2            if (freq_dac_flags [number] == 1) {
 835   3              phase_acc[number].u16 += Phase_Add [number];
 836   3              temp1 += (SINE_TABLE[phase_acc[number].u8[MSB]] / freq_divider);
 837   3            }
 838   2         }
 839   1           
 840   1         SFRPAGE = DAC0_PAGE;
 841   1      
 842   1         // Add a DC bias to make the rails 0 to 65535
 843   1         // Note: the XOR with 0x8000 translates the bipolar quantity into
 844   1         // a unipolar quantity.
 845   1      
 846   1         DAC0 = 0x8000 ^ temp1;              // Write to DAC0
 847   1      }
 848          
 849          #pragma NOAREGS
 850          void init_after_flash_reload() {
 851   1         //-----------------------------------------------------------------------
 852   1         SI_SEGMENT_VARIABLE(i, uint8_t, xdata);
 853   1         SI_SEGMENT_VARIABLE(d, uint8_t, xdata);
 854   1         SI_SEGMENT_VARIABLE(SFRPAGE_save, uint8_t, xdata);
 855   1         //-----------------------------------------------------------------------
 856   1         SFRPAGE_save = SFRPAGE;
 857   1         d = 0;
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 15  

 858   1         //----------------------- FREQ DIVIDER INIT -----------------------------
 859   1         freq_divider = modbus_get_freq_divider();
 860   1         if (freq_divider == 0) {
 861   2            freq_divider = 1;
 862   2         }
 863   1         //--------------------------- FREQ INIT ---------------------------------
 864   1         modbus_init_freqs(FREQS);
 865   1         for (i=0; i<12; i++) {
 866   2            Phase_Add [i] = (unsigned int)((unsigned long)((FREQS [i] *
 867   2                      PHASE_PRECISION) / OUTPUT_RATE_DAC));
 868   2            if (getFreqFromModbusForDAC(i) != 0) {
 869   3               freq_dac_flags [i] = 1;
 870   3               if (i < 8) {
 871   4                  d = bit_set(d, i);
 872   4               }
 873   3            } else {
 874   3               freq_dac_flags [i] = 0;
 875   3            }
 876   2            if (getCondition() == DP_CONDITION) {
 877   3               // DP
 878   3               flashP5P6(i, freq_dac_flags [i]);
 879   3            }
 880   2         }
 881   1         if (getCondition() == KP_CONDITION) {
 882   2            // KP
 883   2            flashDiodesOnCommand(d, KP_CONDITION);
 884   2         }
 885   1         d = getDC24DurationTimeIfEnabed();
 886   1         if (d != 0) {
 887   2            setDC24OUTPUT(0);
 888   2            DividerForDC24Output = d * MILLISECONDS_10;
 889   2            TimerForDC24Output = 1;
 890   2         }
 891   1         //--------------------------------------------------------------------------
 892   1         if (isNeedGetADCValues() == 1) {
 893   2           isNeedGetADCValuesFlag = 1;
 894   2         }
 895   1         SFRPAGE = SFRPAGE_save;
 896   1      }
 897          //-----------------------------------------------------------------------------
 898          // delay
 899          void delay(unsigned short timer) {
 900   1        TIMER = 0;
 901   1        while(TIMER < timer); 
 902   1      }
 903          //-----------------------------------------------------------------------------
 904          // transmit 485
 905          void toTransmit485() {
 906   1        SI_SEGMENT_VARIABLE(SFRPAGE_save, uint8_t, xdata);
 907   1        SFRPAGE_save = SFRPAGE;
 908   1        SFRPAGE = CONFIG_PAGE;
 909   1        SELECT485 = 1;
 910   1        SFRPAGE = SFRPAGE_save;
 911   1      }
 912          //-----------------------------------------------------------------------------
 913          // receive 485
 914          void toReceive485() {
 915   1        SI_SEGMENT_VARIABLE(SFRPAGE_save, uint8_t, xdata);
 916   1        SFRPAGE_save = SFRPAGE;
 917   1        SFRPAGE = CONFIG_PAGE;
 918   1        SELECT485 = 0;
 919   1        SFRPAGE = SFRPAGE_save;
C51 COMPILER V9.53.0.0   C8051F12X_FIR_DEMO                                                08/15/2020 10:40:53 PAGE 16  

 920   1      }
 921          //-----------------------------------------------------------------------------
 922          // putchar
 923          //-----------------------------------------------------------------------------
 924          //
 925          // Return Value:
 926          //   1) char c - returns the char c that was passed as a parameter
 927          // Parameters:
 928          //   1) char c - the character to be printed
 929          //
 930          // Print the character <c> using UART0 at <BAUDRATE>.
 931          //
 932          //-----------------------------------------------------------------------------
 933          #if defined __C51__
 934          char putchar (char c)
 935          #elif defined SDCC
              void putchar (char c)
              #endif
 938          {
 939   1         modbus_push_transmit_buffer(c);
 940   1      #if defined __C51__
 941   1         return c;                           // Print the character
 942   1      #endif
 943   1      }
 944          //-----------------------------------------------------------------------------
 945          // End Of File
 946          //-----------------------------------------------------------------------------


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   2270    ----
   CONSTANT SIZE    =    512    ----
   XDATA SIZE       =   1564      24
   PDATA SIZE       =   ----    ----
   DATA SIZE        =      1      12
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  1 WARNING(S),  0 ERROR(S)
