/*
 *   Creation Date: <2004/08/28 18:38:22 greg>
 *   Time-stamp: <2004/08/28 18:38:22 greg>
 *
 *	<init.c>
 *
 *	Initialization for qemu
 *
 *   Copyright (C) 2004 Greg Watson
 *   Copyright (C) 2005 Stefan Reinauer
 *
 *   based on mol/init.c:
 *
 *   Copyright (C) 1999, 2000, 2001, 2002, 2003, 2004 Samuel & David Rydh
 *      (samuel@ibrium.se, dary@lindesign.se)
 *
 *   This program is free software; you can redistribute it and/or
 *   modify it under the terms of the GNU General Public License
 *   as published by the Free Software Foundation
 *
 */

#include "config.h"
#include "libopenbios/openbios.h"
#include "libopenbios/bindings.h"
#include "libopenbios/console.h"
#include "drivers/pci.h"
#include "arch/common/nvram.h"
#include "drivers/drivers.h"
#include "qemu/qemu.h"
#include "libopenbios/ofmem.h"
#include "openbios-version.h"
#include "libc/byteorder.h"
#include "libc/vsprintf.h"
#define NO_QEMU_PROTOS
#include "arch/common/fw_cfg.h"
#include "arch/ppc/processor.h"
#include "context.h"

#define UUID_FMT "%02x%02x%02x%02x-%02x%02x-%02x%02x-%02x%02x-%02x%02x%02x%02x%02x%02x"

struct cpudef {
    unsigned int iu_version;
    const char *name;
    int icache_size, dcache_size;
    int icache_sets, dcache_sets;
    int icache_block_size, dcache_block_size;
    int tlb_sets, tlb_size;
    void (*initfn)(const struct cpudef *cpu);
};

static uint16_t machine_id = 0;

extern void unexpected_excep(int vector);

void
unexpected_excep(int vector)
{
    printk("openbios panic: Unexpected exception %x\n", vector);
    for (;;) {
    }
}

extern void __divide_error(void);

void
__divide_error(void)
{
    return;
}

enum {
    ARCH_PREP = 0,
    ARCH_MAC99,
    ARCH_HEATHROW,
    ARCH_MAC99_U3,
};

int is_apple(void)
{
    return is_oldworld() || is_newworld();
}

int is_oldworld(void)
{
    return machine_id == ARCH_HEATHROW;
}

int is_newworld(void)
{
    return (machine_id == ARCH_MAC99) ||
           (machine_id == ARCH_MAC99_U3);
}

int is_u3(void)
{
    return machine_id == ARCH_MAC99_U3;
}

#define CORE99_VIA_CONFIG_CUDA     0x0
#define CORE99_VIA_CONFIG_PMU      0x1
#define CORE99_VIA_CONFIG_PMU_ADB  0x2

int has_pmu(void)
{
    uint32_t via_config = fw_cfg_read_i32(FW_CFG_PPC_VIACONFIG);

    return (via_config != CORE99_VIA_CONFIG_CUDA);
}

int has_adb(void)
{
    uint32_t via_config = fw_cfg_read_i32(FW_CFG_PPC_VIACONFIG);

    return (via_config == CORE99_VIA_CONFIG_CUDA ||
            via_config == CORE99_VIA_CONFIG_PMU_ADB);
}

static const pci_arch_t known_arch[] = {
    [ARCH_PREP] = {
        .name = "PREP",
        .vendor_id = PCI_VENDOR_ID_MOTOROLA,
        .device_id = PCI_DEVICE_ID_MOTOROLA_RAVEN,
        .cfg_addr = 0x80000cf8,
        .cfg_data = 0x80000cfc,
        .cfg_base = 0x80000000,
        .cfg_len = 0x00100000,
        .host_pci_base = 0xc0000000,
        .pci_mem_base = 0x100000, /* avoid VGA at 0xa0000 */
        .mem_len = 0x10000000,
        .io_base = 0x80000000,
        .io_len = 0x00010000,
        .host_ranges = {
            { .type = IO_SPACE, .parentaddr = 0, .childaddr = 0x80000000, .len = 0x00010000 },
            { .type = MEMORY_SPACE_32, .parentaddr = 0, .childaddr = 0xc0100000, .len = 0x10000000 },
            { .type = 0, .parentaddr = 0, .childaddr = 0, .len = 0 }
         },
        .irqs = { 15, 15, 15, 15 }
    },
    [ARCH_MAC99] = {
        .name = "MAC99",
        .vendor_id = PCI_VENDOR_ID_APPLE,
        .device_id = PCI_DEVICE_ID_APPLE_UNI_N_PCI,
        .cfg_addr = 0xf2800000,
        .cfg_data = 0xf2c00000,
        .cfg_base = 0xf2000000,
        .cfg_len = 0x02000000,
        .host_pci_base = 0x0,
        .pci_mem_base = 0x80000000,
        .mem_len = 0x10000000,
        .io_base = 0xf2000000,
        .io_len = 0x00800000,
        .host_ranges = {
            { .type = IO_SPACE, .parentaddr = 0, .childaddr = 0xf2000000, .len = 0x00800000 },
            { .type = MEMORY_SPACE_32, .parentaddr = 0x80000000, .childaddr = 0x80000000, .len = 0x10000000 },
            { .type = 0, .parentaddr = 0, .childaddr = 0, .len = 0 }
         },
        .irqs = { 0x1b, 0x1c, 0x1d, 0x1e }
    },
    [ARCH_MAC99_U3] = {
        .name = "MAC99_U3",
        .vendor_id = PCI_VENDOR_ID_APPLE,
        .device_id = PCI_DEVICE_ID_APPLE_U3_AGP,
        .cfg_addr = 0xf0800000,
        .cfg_data = 0xf0c00000,
        .cfg_base = 0xf0000000,
        .cfg_len = 0x02000000,
        .host_pci_base = 0x0,
        /* 512MB, regions 0x9-0xa: room for a 256MB frame-buffer BAR */
        .pci_mem_base = 0x90000000,
        .mem_len = 0x20000000,
        .io_base = 0xf0000000,
        .io_len = 0x00800000,
        .host_ranges = {
            { .type = IO_SPACE, .parentaddr = 0, .childaddr = 0xf0000000, .len = 0x00800000 },
            { .type = MEMORY_SPACE_32, .parentaddr = 0x90000000, .childaddr = 0x90000000, .len = 0x20000000 },
            { .type = 0, .parentaddr = 0, .childaddr = 0, .len = 0 }
         },
        .irqs = { 0x1b, 0x1c, 0x1d, 0x1e }
    },
    [ARCH_HEATHROW] = {
        .name = "HEATHROW",
        .vendor_id = PCI_VENDOR_ID_MOTOROLA,
        .device_id = PCI_DEVICE_ID_MOTOROLA_MPC106,
        .cfg_addr = 0xfec00000,
        .cfg_data = 0xfee00000,
        .cfg_base = 0x80000000,
        .cfg_len = 0x7f000000,
        .host_pci_base = 0x0,
        .pci_mem_base = 0x80000000,
        .mem_len = 0x10000000,
        .io_base = 0xfe000000,
        .io_len = 0x00800000,
        .host_ranges = {
            { .type = IO_SPACE, .parentaddr = 0, .childaddr = 0xfe000000, .len = 0x00800000 },
            { .type = MEMORY_SPACE_32, .parentaddr = 0, .childaddr = 0xfd000000, .len = 0x01000000 },
            { .type = MEMORY_SPACE_32, .parentaddr = 0x80000000, .childaddr = 0x80000000, .len = 0x10000000 },
            { .type = 0, .parentaddr = 0, .childaddr = 0, .len = 0 }
         },
        .irqs = { 21, 22, 23, 24 }
    },
};

/* The U3's HyperTransport domain */
static const pci_arch_t u3_ht_arch = {
        .name = "MAC99_U3_HT",
        .vendor_id = PCI_VENDOR_ID_APPLE,
        .device_id = PCI_DEVICE_ID_APPLE_U3_HT,
        .cfg_addr = 0xf8070000,
        .cfg_data = 0xf2000000,
        .cfg_base = 0xf2000000,
        .cfg_len = 0x02800000,
        .host_pci_base = 0x0,
        .pci_mem_base = 0x80000000,
        .mem_len = 0x10000000,
        .io_base = 0xf4000000,
        .io_len = 0x00400000,
        .cfg_ht = 1,
};
unsigned long isa_io_base;

extern struct _console_ops mac_console_ops, prep_console_ops;

void
entry(void)
{
    uint32_t temp = 0;
    char buf[5];

    arch = &known_arch[ARCH_HEATHROW];

    fw_cfg_init();

    fw_cfg_read(FW_CFG_SIGNATURE, buf, 4);
    buf[4] = '\0';
    if (strncmp(buf, "QEMU", 4) == 0) {
        temp = fw_cfg_read_i32(FW_CFG_ID);
        if (temp == 1) {
            machine_id = fw_cfg_read_i16(FW_CFG_MACHINE_ID);
            arch = &known_arch[machine_id];
        }
    }

    isa_io_base = arch->io_base;

#ifdef CONFIG_DEBUG_CONSOLE
    if (is_apple()) {
        init_console(mac_console_ops);
    } else {
        init_console(prep_console_ops);
    }
#endif

    if (temp != 1) {
        printk("Incompatible configuration device version, freezing\n");
        for (;;) {
        }
    }

    ofmem_init();
    initialize_forth();
    /* won't return */

    printk("of_startup returned!\n");
    for (;;) {
    }
}

/* Physical addresses take two cells on a 64-bit machine, as on a G5 */
int
ppc_root_address_cells(void)
{
#ifdef CONFIG_PPC64
    return 2;
#else
    return machine_id == ARCH_MAC99_U3 ? 2 : 1;
#endif
}

/* -- phys.lo ... phys.hi */
static void
push_physaddr(phys_addr_t value)
{
    PUSH(value);
    if (ppc_root_address_cells() == 2) {
        PUSH((uint64_t)value >> 32);
    }
}

/* U3 memory: eight DIMM slots in four pairs, banks 2n and 2n+1 are the
   front and back of pair n, as on a PowerMac7,2 */
#define U3_BANKS 8
#define U3_MEM_ENTRIES 16

static const char * const u3_slot_names[U3_BANKS] = {
    "DIMM0/J11", "DIMM1/J12", "DIMM2/J13", "DIMM3/J14",
    "DIMM4/J41", "DIMM5/J42", "DIMM6/J43", "DIMM7/J44",
};

static int
u3_strlist(char *buf, int len, const char *s)
{
    int n = strlen(s) + 1;

    memcpy(buf + len, s, n);
    return len + n;
}

static void
u3_memory_node(uint64_t low, uint64_t high)
{
    phandle_t ph = find_dev("/memory");
    uint64_t total = low + high, bank = 0x40000000ULL;
    uint64_t base[U3_MEM_ENTRIES], size[U3_MEM_ENTRIES];
    uint32_t reg[U3_MEM_ENTRIES * 3], bsz[U3_BANKS];
    ucell avail[U3_MEM_ENTRIES * 3];
    char names[256], types[128], speeds[160];
    static uint8_t spd[U3_BANKS * 128];
    int n = 0, na = 0, nl = 4, nt = 0, ns = 0, i;

    /* bank size: 1 GiB (2 GiB per DIMM pair), larger only above 8 GiB */
    if (total > 8ULL * 0x40000000ULL) {
        bank = 0x80000000ULL;
    }
    while (low && n < U3_MEM_ENTRIES) {
        size[n] = low < bank ? low : bank;
        base[n] = n ? base[n - 1] + size[n - 1] : 0;
        low -= size[n++];
    }
    for (i = 0; high && n < U3_MEM_ENTRIES; i++) {
        size[n] = high < bank ? high : bank;
        base[n] = i ? base[n - 1] + size[n - 1] : 0x100000000ULL;
        high -= size[n];
        avail[na++] = base[n] >> 32;
        avail[na++] = (uint32_t)base[n];
        avail[na++] = size[n];
        n++;
    }
    ofmem_set_extra_available(avail, na);

    memset(reg, 0, sizeof(reg));
    for (i = 0; i < n; i++) {
        reg[i * 3] = base[i] >> 32;
        reg[i * 3 + 1] = (uint32_t)base[i];
        reg[i * 3 + 2] = size[i];
    }
    set_property(ph, "reg", (char *)reg,
                 (n > U3_BANKS ? n : U3_BANKS) * 3 * sizeof(uint32_t));

    memset(bsz, 0, sizeof(bsz));
    for (i = 0; i < n && i < U3_BANKS; i++) {
        bsz[i] = size[i];
    }
    set_property(ph, "bank-sizes", (char *)bsz, sizeof(bsz));
    set_int_property(ph, "ram-layout-architecture", 1);

    /* slot i holds half of each of the banks of its pair */
    names[0] = names[1] = names[2] = 0;
    names[3] = 0xff;
    memset(spd, 0, sizeof(spd));
    for (i = 0; i < U3_BANKS; i++) {
        int used = bsz[i & ~1] != 0;

        nl = u3_strlist(names, nl, u3_slot_names[i]);
        nt = u3_strlist(types, nt, used ? "DDR SDRAM" : "");
        ns = u3_strlist(speeds, ns, used ? "PC3200U-30330" : "");
        if (used) {
            spd[i * 128] = 0x80;
            spd[i * 128 + 1] = 0x08;
            spd[i * 128 + 2] = 0x07;
        }
    }
    set_property(ph, "slot-names", names, nl);
    set_property(ph, "dimm-types", types, nt);
    set_property(ph, "dimm-speeds", speeds, ns);
    set_property(ph, "dimm-info", (char *)spd, sizeof(spd));

    nl = 4;
    for (i = 0; i < U3_BANKS; i++) {
        char b[40];

        snprintf(b, sizeof(b), "64 bit Bank%d/%s/%s/%s", i,
                 u3_slot_names[i & ~1] + 6, u3_slot_names[i | 1] + 6,
                 (i & 1) ? "back" : "front");
        nl = u3_strlist(names, nl, b);
    }
    set_property(ph, "bank-names", names, nl);
}

/* From drivers/timer.c */
extern unsigned long timer_freq;

/* With more than one CPU, arch_of_init() finishes each CPU node */
static int g_num_cpus = 1;

static void
cpu_generic_init(const struct cpudef *cpu)
{
    push_str("/cpus");
    fword("find-device");

    fword("new-device");

    push_str(cpu->name);
    fword("device-name");

    push_str("cpu");
    fword("device-type");

    PUSH(mfpvr());
    fword("encode-int");
    push_str("cpu-version");
    fword("property");

    PUSH(cpu->dcache_size);
    fword("encode-int");
    push_str("d-cache-size");
    fword("property");

    PUSH(cpu->icache_size);
    fword("encode-int");
    push_str("i-cache-size");
    fword("property");

    PUSH(cpu->dcache_sets);
    fword("encode-int");
    push_str("d-cache-sets");
    fword("property");

    PUSH(cpu->icache_sets);
    fword("encode-int");
    push_str("i-cache-sets");
    fword("property");

    PUSH(cpu->dcache_block_size);
    fword("encode-int");
    push_str("d-cache-block-size");
    fword("property");

    PUSH(cpu->icache_block_size);
    fword("encode-int");
    push_str("i-cache-block-size");
    fword("property");

    PUSH(cpu->tlb_sets);
    fword("encode-int");
    push_str("tlb-sets");
    fword("property");

    PUSH(cpu->tlb_size);
    fword("encode-int");
    push_str("tlb-size");
    fword("property");

    timer_freq = fw_cfg_read_i32(FW_CFG_PPC_TBFREQ);
    PUSH(timer_freq);
    fword("encode-int");
    push_str("timebase-frequency");
    fword("property");

    PUSH(fw_cfg_read_i32(FW_CFG_PPC_CLOCKFREQ));
    fword("encode-int");
    push_str("clock-frequency");
    fword("property");

    PUSH(fw_cfg_read_i32(FW_CFG_PPC_BUSFREQ));
    fword("encode-int");
    push_str("bus-frequency");
    fword("property");

    push_str("running");
    fword("encode-string");
    push_str("state");
    fword("property");

    PUSH(0x20);
    fword("encode-int");
    push_str("reservation-granule-size");
    fword("property");
}

static void
cpu_add_pir_property(void)
{
    unsigned long pir;

    asm("mfspr %0, 1023\n"
        : "=r"(pir) :);
    PUSH(pir);
    fword("encode-int");
    push_str("reg");
    fword("property");
}

static void
cpu_604_init(const struct cpudef *cpu)
{
    cpu_generic_init(cpu);
    cpu_add_pir_property();

    fword("finish-device");
}

static void
cpu_750_init(const struct cpudef *cpu)
{
    cpu_generic_init(cpu);

    PUSH(0);
    fword("encode-int");
    push_str("reg");
    fword("property");

    fword("finish-device");
}

static void
cpu_g4_init(const struct cpudef *cpu)
{
    cpu_generic_init(cpu);

    if (g_num_cpus == 1) {
        cpu_add_pir_property();
        fword("finish-device");
    }
}

#ifdef CONFIG_PPC_64BITSUPPORT
/* In order to get 64 bit aware handlers that rescue all our
   GPRs from getting truncated to 32 bits, we need to patch the
   existing handlers so they jump to our 64 bit aware ones. */

/*
 * Disable -Warray-bounds for ppc64_patch_handlers() because accesses
 * to low memory locations via constant pointers triggers a warning
 * in gcc 12 (see https://gcc.gnu.org/bugzilla/show_bug.cgi?id=105523)
 */

#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Warray-bounds"

static void
ppc64_patch_handlers(void)
{
    uint32_t *dsi = (uint32_t *)0x300UL;
    uint32_t *isi = (uint32_t *)0x400UL;

    // Patch the first DSI handler instruction to: ba 0x2000
    *dsi = 0x48002002;

    // Patch the first ISI handler instruction to: ba 0x2200
    *isi = 0x48002202;

    // Invalidate the cache lines
    asm ("icbi 0, %0" : : "r"(dsi));
    asm ("icbi 0, %0" : : "r"(isi));
}

#pragma GCC diagnostic pop
#endif

/*
 * Apple's firmware hands its XCOFF clients (BootX, hence Mac OS X) a 970
 * whose dcbz clears 32 bytes; Linux sets the size it wants itself only in
 * hypervisor mode, so leave other clients the reset value.
 */
void
ppc_xcoff_client_init(void)
{
    unsigned long pvr, hid5;

    asm volatile("mfpvr %0" : "=r"(pvr));
    switch (pvr >> 16) {
    case 0x0039:    /* 970 */
    case 0x003c:    /* 970FX */
    case 0x0044:    /* 970MP */
        asm volatile("mfspr %0, 1014" : "=r"(hid5));
        hid5 = (hid5 & ~0xc0UL) | 0x80;
        asm volatile("mtspr 1014, %0" : : "r"(hid5));
        break;
    }
}

static void
cpu_970_init(const struct cpudef *cpu)
{
    static int done;

    cpu_generic_init(cpu);

    PUSH(0);
    PUSH(0);
    fword("encode-bytes");
    push_str("64-bit");
    fword("property");

    if (g_num_cpus == 1) {
        PUSH(0);
        fword("encode-int");
        push_str("reg");
        fword("property");

        fword("finish-device");
    }

    if (done) {
        return;
    }
    done = 1;

#ifdef CONFIG_PPC_64BITSUPPORT
    /* The 970 is a PPC64 CPU, so we need to activate
     * 64bit aware interrupt handlers */

    ppc64_patch_handlers();
#endif

    /* The 970 also implements the HIOR which we need to set to 0 */

    mtspr(S_HIOR, 0);
}

static const struct cpudef ppc_defs[] = {
    {
        .iu_version = 0x00040000,
        .name = "PowerPC,604",
        .icache_size = 0x4000,
        .dcache_size = 0x4000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x20,
        .dcache_block_size = 0x20,
        .tlb_sets = 0x40,
        .tlb_size = 0x80,
        .initfn = cpu_604_init,
    },
    { // XXX find out real values
        .iu_version = 0x00090000,
        .name = "PowerPC,604e",
        .icache_size = 0x4000,
        .dcache_size = 0x4000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x20,
        .dcache_block_size = 0x20,
        .tlb_sets = 0x40,
        .tlb_size = 0x80,
        .initfn = cpu_604_init,
    },
    { // XXX find out real values
        .iu_version = 0x000a0000,
        .name = "PowerPC,604r",
        .icache_size = 0x4000,
        .dcache_size = 0x4000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x20,
        .dcache_block_size = 0x20,
        .tlb_sets = 0x40,
        .tlb_size = 0x80,
        .initfn = cpu_604_init,
    },
    { // XXX find out real values
        .iu_version = 0x80040000,
        .name = "PowerPC,MPC86xx",
        .icache_size = 0x8000,
        .dcache_size = 0x8000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x20,
        .dcache_block_size = 0x20,
        .tlb_sets = 0x40,
        .tlb_size = 0x80,
        .initfn = cpu_750_init,
    },
    {
        .iu_version = 0x000080000,
        .name = "PowerPC,750",
        .icache_size = 0x8000,
        .dcache_size = 0x8000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x20,
        .dcache_block_size = 0x20,
        .tlb_sets = 0x40,
        .tlb_size = 0x80,
        .initfn = cpu_750_init,
    },
    { // XXX find out real values
        .iu_version = 0x10080000,
        .name = "PowerPC,750",
        .icache_size = 0x8000,
        .dcache_size = 0x8000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x20,
        .dcache_block_size = 0x20,
        .tlb_sets = 0x40,
        .tlb_size = 0x80,
        .initfn = cpu_750_init,
    },
    { // XXX find out real values
        .iu_version = 0x70000000,
        .name = "PowerPC,750",
        .icache_size = 0x8000,
        .dcache_size = 0x8000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x20,
        .dcache_block_size = 0x20,
        .tlb_sets = 0x40,
        .tlb_size = 0x80,
        .initfn = cpu_750_init,
    },
    { // XXX find out real values
        .iu_version = 0x70020000,
        .name = "PowerPC,750",
        .icache_size = 0x8000,
        .dcache_size = 0x8000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x20,
        .dcache_block_size = 0x20,
        .tlb_sets = 0x40,
        .tlb_size = 0x80,
        .initfn = cpu_750_init,
    },
    { // XXX find out real values
        .iu_version = 0x800c0000,
        .name = "PowerPC,74xx",
        .icache_size = 0x8000,
        .dcache_size = 0x8000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x20,
        .dcache_block_size = 0x20,
        .tlb_sets = 0x40,
        .tlb_size = 0x80,
        .initfn = cpu_750_init,
    },
    {
        .iu_version = 0x0000c0000,
        .name = "PowerPC,G4",
        .icache_size = 0x8000,
        .dcache_size = 0x8000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x20,
        .dcache_block_size = 0x20,
        .tlb_sets = 0x40,
        .tlb_size = 0x80,
        .initfn = cpu_g4_init,
    },
    {
        .iu_version = 0x80000000,
        .name = "PowerPC,G4",
        .icache_size = 0x8000,
        .dcache_size = 0x8000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x20,
        .dcache_block_size = 0x20,
        .tlb_sets = 0x40,
        .tlb_size = 0x80,
        .initfn = cpu_g4_init,
    },
    {
        .iu_version = 0x80010000,
        .name = "PowerPC,G4",
        .icache_size = 0x8000,
        .dcache_size = 0x8000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x20,
        .dcache_block_size = 0x20,
        .tlb_sets = 0x40,
        .tlb_size = 0x80,
        .initfn = cpu_g4_init,
    },
    {
        .iu_version = 0x80020000,
        .name = "PowerPC,G4",
        .icache_size = 0x8000,
        .dcache_size = 0x8000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x20,
        .dcache_block_size = 0x20,
        .tlb_sets = 0x40,
        .tlb_size = 0x80,
        .initfn = cpu_g4_init,
    },
    {
        .iu_version = 0x80030000,
        .name = "PowerPC,G4",
        .icache_size = 0x8000,
        .dcache_size = 0x8000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x20,
        .dcache_block_size = 0x20,
        .tlb_sets = 0x40,
        .tlb_size = 0x80,
        .initfn = cpu_g4_init,
    },
    {
        .iu_version = 0x00390000,
        .name = "PowerPC,970",
        .icache_size = 0x10000,
        .dcache_size = 0x8000,
        .icache_sets = 0x200,
        .dcache_sets = 0x80,
        .icache_block_size = 0x80,
        .dcache_block_size = 0x80,
        .tlb_sets = 0x100,
        .tlb_size = 0x1000,
        .initfn = cpu_970_init,
    },
    { // XXX find out real values
        .iu_version = 0x003C0000,
        .name = "PowerPC,970FX",
        .icache_size = 0x10000,
        .dcache_size = 0x8000,
        .icache_sets = 0x80,
        .dcache_sets = 0x80,
        .icache_block_size = 0x80,
        .dcache_block_size = 0x80,
        .tlb_sets = 0x100,
        .tlb_size = 0x1000,
        .initfn = cpu_970_init,
    },
    {
        .iu_version = 0x00350000,
        .name = "PowerPC,POWER4",
        .icache_size = 0x10000,
        .dcache_size = 0x8000,
        .icache_sets = 0x100,
        .dcache_sets = 0x40,
        .icache_block_size = 0x80,
        .dcache_block_size = 0x80,
        .tlb_sets = 0x100,
        .tlb_size = 0x1000,
        .initfn = cpu_970_init,
    },
};

static const struct cpudef *
id_cpu(void)
{
    unsigned int iu_version;
    unsigned int i;

    iu_version = mfpvr() & 0xffff0000;

    for (i = 0; i < sizeof(ppc_defs) / sizeof(struct cpudef); i++) {
        if (iu_version == ppc_defs[i].iu_version)
            return &ppc_defs[i];
    }
    printk("Unknown cpu (pvr %x), freezing!\n", iu_version);
    for (;;) {
    }
}

static void arch_go(void);

static void
arch_go(void)
{
    phandle_t ph;
    xt_t xt;

    /* Insert copyright property for MacOS 9 and below */
    if (find_dev("/rom/macos")) {
        fword("insert-copyright-property");
    }

    /* PReP machines expect a standard VGA console, so disable
       VBE extensions just before we transfer control */
    if (!is_apple()) {
        ph = dt_iterate_type(find_dev("/"), "display");
        if (ph != 0) {
            xt = find_package_method("vbe-deinit", ph);
            if (xt != 0) {
                PUSH(xt);
                fword("execute");
            }
        }
    }
}

static void kvm_of_init(void)
{
    char hypercall[4 * 4];
    uint32_t *hc32;

    /* Don't expose /hypervisor when not in KVM */
    if (!fw_cfg_read_i32(FW_CFG_PPC_IS_KVM))
        return;

    push_str("/");
    fword("find-device");

    fword("new-device");

    push_str("hypervisor");
    fword("device-name");

    push_str("hypervisor");
    fword("device-type");

    /* compatible */

    push_str("linux,kvm");
    fword("encode-string");
    push_str("epapr,hypervisor-0.2");
    fword("encode-string");
    fword("encode+");
    push_str("compatible");
    fword("property");

    /* Tell the guest about the hypercall instructions */
    fw_cfg_read(FW_CFG_PPC_KVM_HC, hypercall, 4 * 4);
    hc32 = (uint32_t*)hypercall;
    PUSH(hc32[0]);
    fword("encode-int");
    PUSH(hc32[1]);
    fword("encode-int");
    fword("encode+");
    PUSH(hc32[2]);
    fword("encode-int");
    fword("encode+");
    PUSH(hc32[3]);
    fword("encode-int");
    fword("encode+");
    push_str("hcall-instructions");
    fword("property");

    /* ePAPR requires us to provide a unique guest id */
    PUSH(fw_cfg_read_i32(FW_CFG_PPC_KVM_PID));
    fword("encode-int");
    push_str("guest-id");
    fword("property");

    /* ePAPR requires us to provide a guest name */
    push_str("KVM guest");
    fword("encode-string");
    push_str("guest-name");
    fword("property");

    fword("finish-device");
}

/*
 *  filll        ( addr bytes quad -- )
 */

static void ffilll(void)
{
    const u32 longval = POP();
    u32 bytes = POP();
    u32 *laddr = (u32 *)cell2pointer(POP());
    u32 len;
    
    for (len = 0; len < bytes / sizeof(u32); len++) {
        *laddr++ = longval;
    }   
}

/*
 * adler32        ( adler buf len -- checksum )
 *
 * Adapted from Mark Adler's original implementation (zlib license)
 *
 * Both OS 9 and BootX require this word for payload validation.
 */

#define DO1(buf,i)  {s1 += buf[i]; s2 += s1;}
#define DO2(buf,i)  DO1(buf,i); DO1(buf,i+1);
#define DO4(buf,i)  DO2(buf,i); DO2(buf,i+2);
#define DO8(buf,i)  DO4(buf,i); DO4(buf,i+4);
#define DO16(buf)   DO8(buf,0); DO8(buf,8);

static void adler32(void)
{
    uint32_t len = (uint32_t)POP();
    char *buf = (char *)POP();
    uint32_t adler = (uint32_t)POP();

    if (buf == NULL) {
        RET(-1);
    }

    uint32_t base = 65521;
    uint32_t nmax = 5552;

    uint32_t s1 = adler & 0xffff;
    uint32_t s2 = (adler >> 16) & 0xffff;

    uint32_t k;
    while (len > 0) {
        k = (len < nmax ? len : nmax);
        len -= k;

        while (k >= 16) {
            DO16(buf);
            buf += 16;
            k -= 16;
        }
        if (k != 0) {
            do {
                s1 += *buf++;
                s2 += s1;
            } while (--k);
        }

        s1 %= base;
        s2 %= base;
    }

    RET(s2 << 16 | s1);
}

/* ( size -- virt ) */
static void
dma_alloc(void)
{
    ucell size = POP();
    ucell addr;
    int ret;

    ret = ofmem_posix_memalign((void *)&addr, size, PAGE_SIZE);

    if (ret) {
        PUSH(0);
    } else {
        PUSH(addr);
    }
}

/* ( virt size cacheable? -- devaddr ) */
static void
dma_map_in(void)
{
    POP();
    POP();
    ucell va = POP();

    if (is_apple()) {
        PUSH(va);
    } else {
        /* PReP */
        PUSH(va + 0x80000000);
    }
}

/* ( virt devaddr size -- ) */
static void
dma_sync(void)
{
    ucell size = POP();
    POP();
    ucell virt = POP();

    flush_dcache_range(cell2pointer(virt), cell2pointer(virt + size));
    flush_icache_range(cell2pointer(virt), cell2pointer(virt + size));
}

void
arch_of_init(void)
{
#ifdef CONFIG_RTAS
    phandle_t ph;
#endif
    uint64_t ram_size;
    const struct cpudef *cpu;
    char buf[256], qemu_uuid[16];
    const char *stdin_path, *stdout_path, *boot_path;
    uint32_t temp = 0;
    char *boot_device, *bootorder_file;
    uint32_t bootorder_sz, sz;
    ofmem_t *ofmem = ofmem_arch_get_private();
    ucell load_base;

    openbios_init();
    modules_init();
    setup_timers();

    if (ppc_root_address_cells() == 2) {
        u32 props[3];

        set_int_property(find_dev("/"), "#address-cells", 2);
        props[0] = 0;
        props[1] = 0xff800000;
        props[2] = 0;
        set_property(find_dev("/rom"), "reg", (char *)props, sizeof(props));
    }

    bind_func("ppc-dma-alloc", dma_alloc);
    feval("['] ppc-dma-alloc to (dma-alloc)");
    bind_func("ppc-dma-map-in", dma_map_in);
    feval("['] ppc-dma-map-in to (dma-map-in)");
    bind_func("ppc-dma-sync", dma_sync);
    feval("['] ppc-dma-sync to (dma-sync)");

#ifdef CONFIG_DRIVER_PCI
    push_str("/");
    fword("find-device");
    feval("\" /\" open-dev to my-self");

    switch (machine_id) {
    case ARCH_MAC99:
    case ARCH_MAC99_U3:
        /* The NewWorld NVRAM is not located in the MacIO device */
        macio_nvram_init("/", 0);
        /* the U3's mac-io is on HyperTransport; set it up first */
        if (is_u3()) {
            ob_pci_ht_init(&u3_ht_arch);
        }
        ob_pci_init();
        ob_unin_init();
        break;
    default:
        ob_pci_init();
    }

    feval("0 to my-self");
#endif

    printk("\n");
    printk("=============================================================\n");
    printk(PROGRAM_NAME " " OPENBIOS_VERSION_STR " [%s]\n",
           OPENBIOS_BUILD_DATE);

    fw_cfg_read(FW_CFG_SIGNATURE, buf, 4);
    buf[4] = '\0';
    printk("Configuration device id %s", buf);

    temp = fw_cfg_read_i32(FW_CFG_ID);
    printk(" version %d machine id %d\n", temp, machine_id);

    temp = fw_cfg_read_i32(FW_CFG_NB_CPUS);

    printk("CPUs: %x\n", temp);

    ram_size = ofmem->ramsize;

    printk("Memory: %lldM\n",
           (ram_size + fw_cfg_read_i64(FW_CFG_PPC_HIGH_RAM_SIZE)) / 1024 / 1024);

    fw_cfg_read(FW_CFG_UUID, qemu_uuid, 16);

    printk("UUID: " UUID_FMT "\n", qemu_uuid[0], qemu_uuid[1], qemu_uuid[2],
           qemu_uuid[3], qemu_uuid[4], qemu_uuid[5], qemu_uuid[6],
           qemu_uuid[7], qemu_uuid[8], qemu_uuid[9], qemu_uuid[10],
           qemu_uuid[11], qemu_uuid[12], qemu_uuid[13], qemu_uuid[14],
           qemu_uuid[15]);

    /* set device tree root info */

    push_str("/");
    fword("find-device");

    switch(machine_id) {
    case ARCH_HEATHROW:	/* OldWorld */

        /* model */

        push_str("Power Macintosh");
        fword("model");

        /* compatible */

        push_str("AAPL,PowerMac G3");
        fword("encode-string");
        push_str("MacRISC");
        fword("encode-string");
        fword("encode+");
        push_str("compatible");
        fword("property");

        /* misc */

        push_str("device-tree");
        fword("encode-string");
        push_str("AAPL,original-name");
        fword("property");

        PUSH(0);
        fword("encode-int");
        push_str("AAPL,cpu-id");
        fword("property");

        PUSH(fw_cfg_read_i32(FW_CFG_PPC_BUSFREQ));
        fword("encode-int");
        push_str("clock-frequency");
        fword("property");
        break;

    case ARCH_MAC99_U3:

        /* model */

        push_str("PowerMac7,3");
        fword("model");

        /* compatible */

        push_str("PowerMac7,3");
        fword("encode-string");
        push_str("MacRISC4");
        fword("encode-string");
        fword("encode+");
        push_str("Power Macintosh");
        fword("encode-string");
        fword("encode+");
        push_str("compatible");
        fword("property");

        /* misc */

        push_str("bootrom");
        fword("device-type");

        PUSH(fw_cfg_read_i32(FW_CFG_PPC_BUSFREQ));
        fword("encode-int");
        push_str("clock-frequency");
        fword("property");
        break;

    case ARCH_MAC99:
    case ARCH_PREP:
    default:

        /* model */

        push_str("PowerMac3,1");
        fword("model");

        /* compatible */

        push_str("PowerMac3,1");
        fword("encode-string");
        push_str("MacRISC");
        fword("encode-string");
        fword("encode+");
        push_str("MacRISC2");
        fword("encode-string");
        fword("encode+");
        push_str("Power Macintosh");
        fword("encode-string");
        fword("encode+");
        push_str("compatible");
        fword("property");

        /* misc */

        push_str("bootrom");
        fword("device-type");

        PUSH(fw_cfg_read_i32(FW_CFG_PPC_BUSFREQ));
        fword("encode-int");
        push_str("clock-frequency");
        fword("property");
        break;
    }

    /* Perhaps we can store UUID here ? */

    push_str("0000000000000");
    fword("encode-string");
    push_str("system-id");
    fword("property");

    /* memory info */

    push_str("/memory");
    fword("find-device");

    if (machine_id == ARCH_MAC99_U3) {
        u3_memory_node(ram_size, fw_cfg_read_i64(FW_CFG_PPC_HIGH_RAM_SIZE));
    } else {
        /* all memory */

        push_physaddr(0);
        fword("encode-phys");
        /* This needs adjusting if #size-cells gets increased.
           Alternatively use multiple (address, size) tuples. */
        PUSH(ram_size & 0xffffffff);
        fword("encode-int");
        fword("encode+");
        push_str("reg");
        fword("property");
    }

    cpu = id_cpu();

    /* SMP only for CPUs with KeyLargo/K2 GPIO soft-reset lines */
    g_num_cpus = (cpu->initfn == cpu_g4_init ||
                  cpu->initfn == cpu_970_init) ?
                 fw_cfg_read_i32(FW_CFG_NB_CPUS) : 1;

    for (int i = 0; i < g_num_cpus; i++) {
        cpu->initfn(cpu);

        if (g_num_cpus > 1) {
            PUSH(i);
            fword("encode-int");
            push_str("reg");
            fword("property");

            push_str(i == 0 ? "running" : "off");
            fword("encode-string");
            push_str("state");
            fword("property");

            if (is_newworld()) {
                phandle_t gpio_ph;
                char *macio;
                int len;

                gpio_ph = 0;
                macio = get_property(find_dev("/aliases"), "mac-io", &len);
                if (macio) {
                    snprintf(buf, sizeof(buf), "%s/gpio", macio);
                    gpio_ph = find_dev(buf);
                }
                if (gpio_ph) {
                    /* KeyLargo extint-gpio3/4/15/16; K2 gpio7/8 */
                    static const uint32_t soft_reset_gpio[4] = {
                        0x5b, 0x5c, 0x67, 0x68
                    };
                    static const uint32_t k2_soft_reset_gpio[2] = {
                        0x71, 0x72
                    };
                    uint32_t reset_offset = is_u3() ?
                                            k2_soft_reset_gpio[i & 1] :
                                            soft_reset_gpio[i < 4 ? i : 1];

                    PUSH(gpio_ph);
                    fword("encode-int");
                    push_str("gpio-parent");
                    fword("property");

                    PUSH(reset_offset);
                    fword("encode-int");
                    push_str("soft-reset");
                    fword("property");

                    PUSH(0x01);
                    fword("encode-int");
                    push_str("gpio-mask");
                    fword("property");

                    PUSH(0x01);
                    fword("encode-int");
                    push_str("gpio-value");
                    fword("property");

                    if (i > 0 && !is_u3()) {
                        PUSH(0x73);
                        fword("encode-int");
                        push_str("timebase-enable");
                        fword("property");
                    }
                }
            }

            fword("finish-device");
        }
    }

#ifdef CONFIG_DRIVER_PCI
    if (is_u3()) {
        /* the CPUs take their interrupts from the K2 MPIC */
        phandle_t mpic = ob_host_mpic();
        phandle_t ph;

        PUSH(find_dev("/cpus"));
        fword("child");
        ph = POP();
        while (ph && mpic) {
            set_int_property(ph, "AAPL,parentIC", mpic);
            PUSH(ph);
            fword("peer");
            ph = POP();
        }
    }
#endif

    printk("CPU type %s", cpu->name);
    if (g_num_cpus > 1) {
        printk(" x%d (SMP)", g_num_cpus);
    }
    printk("\n");

    snprintf(buf, sizeof(buf), "/cpus/%s", cpu->name);
    ofmem_register(find_dev("/memory"), find_dev(buf));
    node_methods_init(buf);

#ifdef CONFIG_RTAS
    /* OldWorld Macs don't have an /rtas node. */
    switch (machine_id) {
    case ARCH_MAC99:
    case ARCH_MAC99_U3:
        if (!(ph = find_dev("/rtas"))) {
            printk("Warning: No /rtas node\n");
        } else {
            unsigned long size = 0x1000;
            while (size < (unsigned long)of_rtas_end - (unsigned long)of_rtas_start)
                size *= 2;
            set_property(ph, "rtas-size", (char*)&size, sizeof(size));
            set_int_property(ph, "rtas-version", is_apple() ? 0x41 : 1);
        }
        break;
    }
#endif

    if (fw_cfg_read_i16(FW_CFG_NOGRAPHIC)) {
        if (is_apple()) {
            if (CONFIG_SERIAL_PORT) {
                stdin_path = "sccb";
                stdout_path = "sccb";
            } else {
                stdin_path = "scca";
                stdout_path = "scca";
            }
        } else {
            stdin_path = "ttya";
            stdout_path = "ttya";
        }

        /* Some bootloaders force the output to the screen device, so
           let's create a screen alias for the serial device too */

        push_str("/aliases");
        fword("find-device");

        push_str(stdout_path);
        fword("pathres-resolve-aliases");
        fword("encode-string");
        push_str("screen");
        fword("property");
    } else {
        stdin_path = "keyboard";
        stdout_path = "screen";
    }

    kvm_of_init();

    /* Setup nvram variables */
    push_str("/options");
    fword("find-device");

    /* Boot order */
    bootorder_file = fw_cfg_read_file("bootorder", &bootorder_sz);

    if (bootorder_file == NULL) {
        /* No bootorder present, use fw_cfg device if no custom
           boot-device specified */
        fword("boot-device");
        boot_device = pop_fstr_copy();

        if (boot_device && strcmp(boot_device, "disk") == 0) {
            switch (fw_cfg_read_i16(FW_CFG_BOOT_DEVICE)) {
            case 'c':
                boot_path = "hd";
                break;
            default:
            case 'd':
                boot_path = "cd";
                break;
            }

            snprintf(buf, sizeof(buf),
                     "%s:,\\\\:tbxi "
                     "%s:,\\ppc\\bootinfo.txt "
                     "%s:,%%BOOT",
                     boot_path, boot_path, boot_path);

            push_str(buf);
            fword("encode-string");
            push_str("boot-device");
            fword("property");
        }

        free(boot_device);
    } else {
        sz = bootorder_sz * (3 * 2);
        boot_device = malloc(sz);
        memset(boot_device, 0, sz);

        while ((boot_path = strsep(&bootorder_file, "\n")) != NULL) {
            snprintf(buf, sizeof(buf),
                     "%s:,\\\\:tbxi "
                     "%s:,\\ppc\\bootinfo.txt "
                     "%s:,%%BOOT ",
                     boot_path, boot_path, boot_path);

            strncat(boot_device, buf, sz);
        }

        push_str(boot_device);
        fword("encode-string");
        push_str("boot-device");
        fword("property");

        free(boot_device);
    }

    /* Set up other properties */

    push_str("/chosen");
    fword("find-device");

    push_str(stdin_path);
    fword("pathres-resolve-aliases");
    push_str("input-device");
    fword("$setenv");

    push_str(stdout_path);
    fword("pathres-resolve-aliases");
    push_str("output-device");
    fword("$setenv");

#if 0
    if(getbool("tty-interface?") == 1)
#endif
        fword("activate-tty-interface");

    device_end();

    /* Implementation of filll word (required by BootX) */
    bind_func("filll", ffilll);

    /* Implementation of adler32 word (required by OS 9, BootX) */
    bind_func("(adler32)", adler32);
    
    bind_func("platform-boot", boot);
    bind_func("(arch-go)", arch_go);

    /* Allocate 8MB memory at load-base */
    fword("load-base");
    load_base = POP();
    ofmem_claim_phys(load_base, 0x800000, 0);
    ofmem_claim_virt(load_base, 0x800000, 0);
    ofmem_map(load_base, load_base, 0x800000, 0);
}
