

================================================================
== Vitis HLS Report for 'AxiStream2MatStream'
================================================================
* Date:           Sun Feb 25 01:46:21 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        canny_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        8|  2073607|  80.000 ns|  20.736 ms|    8|  2073607|     none|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterInLoopRow  |        4|  2073603|         5|          1|          1|  1 ~ 2073600|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rem = alloca i32 1"   --->   Operation 10 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 11 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 12 'read' 'rows_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%cols_bound_per_npc_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols_bound_per_npc" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 13 'read' 'cols_bound_per_npc_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%last_blk_width_read = read i4 @_ssdm_op_Read.ap_fifo.i4P0A, i4 %last_blk_width" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1079]   --->   Operation 14 'read' 'last_blk_width_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln1073 = store i64 0, i64 %p_Val2_s" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 15 'store' 'store_ln1073' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.70ns)   --->   "%store_ln1073 = store i32 0, i32 %rem" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 16 'store' 'store_ln1073' <Predicate = true> <Delay = 1.70>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 17 [2/2] (6.91ns)   --->   "%bound = mul i32 %cols_bound_per_npc_read, i32 %rows_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 17 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata1, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_418, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %last_blk_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_bound_per_npc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_i = zext i4 %last_blk_width_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1079]   --->   Operation 23 'zext' 'last_blk_width_cast2_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ldata1, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_418, void @empty_13, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (6.91ns)   --->   "%bound = mul i32 %cols_bound_per_npc_read, i32 %rows_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 26 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (2.55ns)   --->   "%sub_i = add i32 %cols_bound_per_npc_read, i32 4294967295" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071]   --->   Operation 27 'add' 'sub_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.87ns)   --->   "%sub4_i = sub i7 64, i7 %last_blk_width_cast2_i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1079]   --->   Operation 28 'sub' 'sub4_i' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln1093 = add i7 %last_blk_width_cast2_i, i7 63" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1093->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 29 'add' 'add_ln1093' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (1.58ns)   --->   "%br_ln1073 = br void" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 30 'br' 'br_ln1073' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %entry, i32 %j_4, void %._crit_edge2.i"   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%i = phi i31 0, void %entry, i31 %add_ln1073, void %._crit_edge2.i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 32 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (2.52ns)   --->   "%add_ln1073 = add i31 %i, i31 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 33 'add' 'add_ln1073' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1053 = zext i31 %i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1053->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 34 'zext' 'zext_ln1053' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln1073 = icmp_slt  i32 %zext_ln1053, i32 %bound" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 35 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1073 = br i1 %icmp_ln1073, void %.exit, void %.split.i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1073->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 36 'br' 'br_ln1073' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (2.47ns)   --->   "%bLast = icmp_eq  i32 %j, i32 %sub_i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1078->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 37 'icmp' 'bLast' <Predicate = (icmp_ln1073)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (2.47ns)   --->   "%icmp_ln1104 = icmp_slt  i32 %j, i32 %cols_bound_per_npc_read" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1104->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 38 'icmp' 'icmp_ln1104' <Predicate = (icmp_ln1073)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1104 = br i1 %icmp_ln1104, void %._crit_edge2.i, void" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1104->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 39 'br' 'br_ln1104' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.55ns)   --->   "%add_ln1105 = add i32 %j, i32 1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1105->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 40 'add' 'add_ln1105' <Predicate = (icmp_ln1073)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.69ns)   --->   "%j_4 = select i1 %bLast, i32 0, i32 %add_ln1105" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1105->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 41 'select' 'j_4' <Predicate = (icmp_ln1073)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = (icmp_ln1073)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.89>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%rem_load = load i32 %rem" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1084->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 43 'load' 'rem_load' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.02ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_read, i4 8" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1079->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 44 'select' 'xf_bits_per_clock' <Predicate = (icmp_ln1073)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1079 = zext i4 %xf_bits_per_clock" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1079->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 45 'zext' 'zext_ln1079' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1079_1 = zext i4 %xf_bits_per_clock" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1079->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 46 'zext' 'zext_ln1079_1' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.99ns)   --->   "%ptr_width_minus = select i1 %bLast, i7 %sub4_i, i7 56" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1080->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 47 'select' 'ptr_width_minus' <Predicate = (icmp_ln1073)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1080 = zext i7 %ptr_width_minus" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1080->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 48 'zext' 'zext_ln1080' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (2.47ns)   --->   "%icmp_ln1084 = icmp_slt  i32 %rem_load, i32 %zext_ln1079" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1084->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 49 'icmp' 'icmp_ln1084' <Predicate = (icmp_ln1073)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln1084 = br i1 %icmp_ln1084, void, void %_ifconv" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1084->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 50 'br' 'br_ln1084' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1093)   --->   "%select_ln1093 = select i1 %bLast, i7 %add_ln1093, i7 71" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1093->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 51 'select' 'select_ln1093' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1093)   --->   "%zext_ln1093 = zext i7 %select_ln1093" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1093->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 52 'zext' 'zext_ln1093' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln1093 = sub i32 %zext_ln1093, i32 %rem_load" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1093->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 53 'sub' 'sub_ln1093' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (2.55ns)   --->   "%sub_ln1093_1 = sub i32 64, i32 %rem_load" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1093->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 54 'sub' 'sub_ln1093_1' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln674_1 = icmp_ugt  i32 %sub_ln1093_1, i32 %sub_ln1093"   --->   Operation 55 'icmp' 'icmp_ln674_1' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i32 %sub_ln1093_1"   --->   Operation 56 'trunc' 'trunc_ln674_1' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i32 %sub_ln1093"   --->   Operation 57 'trunc' 'trunc_ln674_2' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.87ns)   --->   "%sub_ln674_4 = sub i7 %trunc_ln674_1, i7 %trunc_ln674_2"   --->   Operation 58 'sub' 'sub_ln674_4' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.87ns)   --->   "%sub_ln674_6 = sub i7 %trunc_ln674_2, i7 %trunc_ln674_1"   --->   Operation 59 'sub' 'sub_ln674_6' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_7)   --->   "%select_ln674_3 = select i1 %icmp_ln674_1, i7 %sub_ln674_4, i7 %sub_ln674_6"   --->   Operation 60 'select' 'select_ln674_3' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln674_7 = sub i7 63, i7 %select_ln674_3"   --->   Operation 61 'sub' 'sub_ln674_7' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (2.55ns)   --->   "%rem_2 = sub i32 %rem_load, i32 %zext_ln1079" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1094->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 62 'sub' 'rem_2' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.70ns)   --->   "%store_ln1094 = store i32 %rem_2, i32 %rem" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1094->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 63 'store' 'store_ln1094' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 1.70>
ST_5 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln1085 = icmp_eq  i32 %rem_load, i32 0" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1085->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 64 'icmp' 'icmp_ln1085' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (2.55ns)   --->   "%sub_ln1086 = sub i32 64, i32 %rem_load" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1086->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 65 'sub' 'sub_ln1086' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1086 = trunc i32 %rem_load" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1086->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 66 'trunc' 'trunc_ln1086' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %sub_ln1086, i32 6, i32 31"   --->   Operation 67 'partselect' 'tmp' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.45ns)   --->   "%icmp_ln674 = icmp_ne  i26 %tmp, i26 0"   --->   Operation 68 'icmp' 'icmp_ln674' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %sub_ln1086"   --->   Operation 69 'trunc' 'trunc_ln674' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln1090 = add i5 %zext_ln1079_1, i5 31" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1090->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 70 'add' 'add_ln1090' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1090 = sext i5 %add_ln1090" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1090->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 71 'sext' 'sext_ln1090' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1090_1 = sext i5 %add_ln1090" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1090->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 72 'sext' 'sext_ln1090_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1090 = trunc i32 %rem_load" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1090->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 73 'trunc' 'trunc_ln1090' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln674_3 = sub i7 %trunc_ln1090, i7 %sext_ln1090_1"   --->   Operation 74 'sub' 'sub_ln674_3' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 75 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln674_1 = add i7 %sub_ln674_3, i7 63"   --->   Operation 75 'add' 'add_ln674_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 76 [1/1] (2.47ns)   --->   "%icmp_ln414 = icmp_ugt  i32 %rem_load, i32 %sext_ln1090"   --->   Operation 76 'icmp' 'icmp_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i32 %rem_load"   --->   Operation 77 'trunc' 'trunc_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i5 %add_ln1090"   --->   Operation 78 'trunc' 'trunc_ln414_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.55ns)   --->   "%rem_1 = add i32 %rem_load, i32 %zext_ln1080" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1091->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 79 'add' 'rem_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.70ns)   --->   "%store_ln1092 = store i32 %rem_1, i32 %rem" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1092->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 80 'store' 'store_ln1092' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 1.70>

State 6 <SV = 5> <Delay = 6.78>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln1068 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1068->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 81 'specpipeline' 'specpipeline_ln1068' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1068 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2073600, i64 1036800" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1068->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln1068' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln1068 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1068->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 83 'specloopname' 'specloopname_ln1068' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%p_Val2_load = load i64 %p_Val2_s"   --->   Operation 84 'load' 'p_Val2_load' <Predicate = (icmp_ln1073)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%tmp_13 = partselect i64 @llvm.part.select.i64, i64 %p_Val2_load, i32 63, i32 0"   --->   Operation 85 'partselect' 'tmp_13' <Predicate = (icmp_ln1073 & !icmp_ln1084 & icmp_ln674_1)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.87ns)   --->   "%sub_ln674_5 = sub i7 63, i7 %trunc_ln674_1"   --->   Operation 86 'sub' 'sub_ln674_5' <Predicate = (icmp_ln1073 & !icmp_ln1084 & icmp_ln674_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%select_ln674_4 = select i1 %icmp_ln674_1, i64 %tmp_13, i64 %p_Val2_load"   --->   Operation 87 'select' 'select_ln674_4' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%select_ln674_5 = select i1 %icmp_ln674_1, i7 %sub_ln674_5, i7 %trunc_ln674_1"   --->   Operation 88 'select' 'select_ln674_5' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674_3)   --->   "%zext_ln674_3 = zext i7 %select_ln674_5"   --->   Operation 89 'zext' 'zext_ln674_3' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (4.59ns) (out node of the LUT)   --->   "%lshr_ln674_3 = lshr i64 %select_ln674_4, i64 %zext_ln674_3"   --->   Operation 90 'lshr' 'lshr_ln674_3' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%tmp_8 = partselect i64 @llvm.part.select.i64, i64 %p_Val2_load, i32 63, i32 0"   --->   Operation 91 'partselect' 'tmp_8' <Predicate = (icmp_ln1073 & icmp_ln1084 & icmp_ln674 & !icmp_ln1085)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.87ns)   --->   "%add_ln674 = add i7 %trunc_ln674, i7 65"   --->   Operation 92 'add' 'add_ln674' <Predicate = (icmp_ln1073 & icmp_ln1084 & icmp_ln674 & !icmp_ln1085)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (1.87ns)   --->   "%sub_ln674 = sub i7 63, i7 %trunc_ln674"   --->   Operation 93 'sub' 'sub_ln674' <Predicate = (icmp_ln1073 & icmp_ln1084 & icmp_ln674 & !icmp_ln1085)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (1.87ns)   --->   "%sub_ln674_1 = sub i7 63, i7 %trunc_ln674"   --->   Operation 94 'sub' 'sub_ln674_1' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln674 & !icmp_ln1085)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sub_ln674_2)   --->   "%select_ln674 = select i1 %icmp_ln674, i7 %add_ln674, i7 %sub_ln674_1"   --->   Operation 95 'select' 'select_ln674' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_1 = select i1 %icmp_ln674, i64 %tmp_8, i64 %p_Val2_load"   --->   Operation 96 'select' 'select_ln674_1' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%select_ln674_2 = select i1 %icmp_ln674, i7 %sub_ln674, i7 %trunc_ln674"   --->   Operation 97 'select' 'select_ln674_2' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln674_2 = sub i7 63, i7 %select_ln674"   --->   Operation 98 'sub' 'sub_ln674_2' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln674)   --->   "%zext_ln674 = zext i7 %select_ln674_2"   --->   Operation 99 'zext' 'zext_ln674' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (4.59ns) (out node of the LUT)   --->   "%lshr_ln674 = lshr i64 %select_ln674_1, i64 %zext_ln674"   --->   Operation 100 'lshr' 'lshr_ln674' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.73ns)   --->   "%sub_ln414 = sub i4 8, i4 %trunc_ln1086"   --->   Operation 101 'sub' 'sub_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (3.63ns)   --->   "%tmp_15 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %ldata1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'read' 'tmp_15' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln674_2 = zext i7 %add_ln674_1"   --->   Operation 103 'zext' 'zext_ln674_2' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%lshr_ln674_2 = lshr i64 18446744073709551615, i64 %zext_ln674_2"   --->   Operation 104 'lshr' 'lshr_ln674_2' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Result_66 = and i64 %tmp_15, i64 %lshr_ln674_2"   --->   Operation 105 'and' 'p_Result_66' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%tmp_16 = trunc i64 %p_Result_66"   --->   Operation 106 'trunc' 'tmp_16' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.73ns)   --->   "%sub_ln414_1 = sub i4 7, i4 %trunc_ln414"   --->   Operation 107 'sub' 'sub_ln414_1' <Predicate = (icmp_ln1073 & icmp_ln1084 & icmp_ln414)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sub_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i4 %trunc_ln414, i4 %trunc_ln414_1"   --->   Operation 108 'select' 'select_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i4 %trunc_ln414_1, i4 %trunc_ln414"   --->   Operation 109 'select' 'select_ln414_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i4 %sub_ln414_1, i4 %trunc_ln414"   --->   Operation 110 'select' 'select_ln414_2' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (1.73ns) (out node of the LUT)   --->   "%sub_ln414_2 = sub i4 7, i4 %select_ln414"   --->   Operation 111 'sub' 'sub_ln414_2' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_1 = zext i4 %select_ln414_2"   --->   Operation 112 'zext' 'zext_ln414_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_2 = zext i4 %select_ln414_1"   --->   Operation 113 'zext' 'zext_ln414_2' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_3 = zext i4 %sub_ln414_2"   --->   Operation 114 'zext' 'zext_ln414_3' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (3.14ns) (out node of the LUT)   --->   "%shl_ln414 = shl i8 %tmp_16, i8 %zext_ln414_1"   --->   Operation 115 'shl' 'shl_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_1 = shl i8 255, i8 %zext_ln414_2"   --->   Operation 116 'shl' 'shl_ln414_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414_1 = lshr i8 255, i8 %zext_ln414_3"   --->   Operation 117 'lshr' 'lshr_ln414_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (2.39ns) (out node of the LUT)   --->   "%and_ln414 = and i8 %shl_ln414_1, i8 %lshr_ln414_1"   --->   Operation 118 'and' 'and_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 2.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln1092 = store i64 %tmp_15, i64 %p_Val2_s" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1092->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 119 'store' 'store_ln1092' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 4.29>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Result_68)   --->   "%zext_ln674_4 = zext i7 %sub_ln674_7"   --->   Operation 120 'zext' 'zext_ln674_4' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Result_68)   --->   "%lshr_ln674_4 = lshr i64 18446744073709551615, i64 %zext_ln674_4"   --->   Operation 121 'lshr' 'lshr_ln674_4' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (3.04ns) (out node of the LUT)   --->   "%p_Result_68 = and i64 %lshr_ln674_3, i64 %lshr_ln674_4"   --->   Operation 122 'and' 'p_Result_68' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 3.04> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%localbuffer_V_6 = trunc i64 %p_Result_68"   --->   Operation 123 'trunc' 'localbuffer_V_6' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ifconv1"   --->   Operation 124 'br' 'br_ln0' <Predicate = (icmp_ln1073 & !icmp_ln1084)> <Delay = 1.58>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%zext_ln674_1 = zext i7 %sub_ln674_2"   --->   Operation 125 'zext' 'zext_ln674_1' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%lshr_ln674_1 = lshr i64 18446744073709551615, i64 %zext_ln674_1"   --->   Operation 126 'lshr' 'lshr_ln674_1' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Result_s = and i64 %lshr_ln674, i64 %lshr_ln674_1"   --->   Operation 127 'and' 'p_Result_s' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%tmp_14 = trunc i64 %p_Result_s"   --->   Operation 128 'trunc' 'tmp_14' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%zext_ln414 = zext i4 %sub_ln414"   --->   Operation 129 'zext' 'zext_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%lshr_ln414 = lshr i8 255, i8 %zext_ln414"   --->   Operation 130 'lshr' 'lshr_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%p_Result_65 = and i8 %tmp_14, i8 %lshr_ln414"   --->   Operation 131 'and' 'p_Result_65' <Predicate = (icmp_ln1073 & icmp_ln1084 & !icmp_ln1085)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%localbuffer_V = select i1 %icmp_ln1085, i8 0, i8 %p_Result_65" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1085->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 132 'select' 'localbuffer_V' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%tmp_12 = partselect i8 @llvm.part.select.i8, i8 %shl_ln414, i32 7, i32 0"   --->   Operation 133 'partselect' 'tmp_12' <Predicate = (icmp_ln1073 & icmp_ln1084 & icmp_ln414)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i8 %tmp_12, i8 %shl_ln414"   --->   Operation 134 'select' 'select_ln414_3' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_1)   --->   "%xor_ln414 = xor i8 %and_ln414, i8 255"   --->   Operation 135 'xor' 'xor_ln414' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (3.04ns) (out node of the LUT)   --->   "%and_ln414_1 = and i8 %localbuffer_V, i8 %xor_ln414"   --->   Operation 136 'and' 'and_ln414_1' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 3.04> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node p_Result_67)   --->   "%and_ln414_2 = and i8 %select_ln414_3, i8 %and_ln414"   --->   Operation 137 'and' 'and_ln414_2' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Result_67 = or i8 %and_ln414_1, i8 %and_ln414_2"   --->   Operation 138 'or' 'p_Result_67' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 1.24> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (1.58ns)   --->   "%br_ln1092 = br void %_ifconv1" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1092->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 139 'br' 'br_ln1092' <Predicate = (icmp_ln1073 & icmp_ln1084)> <Delay = 1.58>
ST_7 : Operation 140 [1/1] (1.73ns)   --->   "%sub_ln674_8 = sub i4 8, i4 %last_blk_width_read"   --->   Operation 140 'sub' 'sub_ln674_8' <Predicate = (bLast)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.03>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%localbuffer_V_8 = phi i8 %p_Result_67, void %_ifconv, i8 %localbuffer_V_6, void"   --->   Operation 141 'phi' 'localbuffer_V_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%zext_ln674_5 = zext i4 %sub_ln674_8"   --->   Operation 142 'zext' 'zext_ln674_5' <Predicate = (bLast)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%lshr_ln674_5 = lshr i8 255, i8 %zext_ln674_5"   --->   Operation 143 'lshr' 'lshr_ln674_5' <Predicate = (bLast)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%select_ln1078 = select i1 %bLast, i8 %lshr_ln674_5, i8 255" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1078->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 144 'select' 'select_ln1078' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 145 [1/1] (2.39ns) (out node of the LUT)   --->   "%localbuffer2_V = and i8 %localbuffer_V_8, i8 %select_ln1078" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1078->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 145 'and' 'localbuffer2_V' <Predicate = true> <Delay = 2.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %in_mat_418, i8 %localbuffer2_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'write' 'write_ln174' <Predicate = (icmp_ln1104)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln1104 = br void %._crit_edge2.i" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1104->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 147 'br' 'br_ln1104' <Predicate = (icmp_ln1104)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln1161 = ret" [../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161]   --->   Operation 148 'ret' 'ret_ln1161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'rows' (../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071) [13]  (3.63 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [19]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('bound', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1071->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [19]  (6.91 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1105->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [27]  (0 ns)
	'add' operation ('add_ln1105', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1105->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [147]  (2.55 ns)
	'select' operation ('j', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1105->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [148]  (0.698 ns)

 <State 5>: 6.9ns
The critical path consists of the following:
	'load' operation ('rem_load', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1084->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) on local variable 'rem' [34]  (0 ns)
	'sub' operation ('sub_ln1093', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1093->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [50]  (2.55 ns)
	'icmp' operation ('icmp_ln674_1') [52]  (2.47 ns)
	'select' operation ('select_ln674_3') [59]  (0 ns)
	'sub' operation ('sub_ln674_7') [62]  (1.87 ns)

 <State 6>: 6.78ns
The critical path consists of the following:
	fifo read on port 'ldata1' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [98]  (3.63 ns)
	'and' operation ('__Result__') [107]  (0 ns)
	'shl' operation ('shl_ln414') [120]  (3.15 ns)

 <State 7>: 4.29ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln674_1') [90]  (0 ns)
	'and' operation ('__Result__') [91]  (0 ns)
	'and' operation ('__Result__') [96]  (0 ns)
	'select' operation ('localbuffer.V', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1085->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [97]  (0 ns)
	'and' operation ('and_ln414_1') [127]  (3.04 ns)
	'or' operation ('__Result__') [129]  (1.25 ns)

 <State 8>: 6.03ns
The critical path consists of the following:
	'phi' operation ('localbuffer.V') with incoming values : ('localbuffer.V') ('__Result__') [135]  (0 ns)
	'and' operation ('localbuffer2.V', ../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1078->../../Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1161) [140]  (2.4 ns)
	fifo write on port 'in_mat_418' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [144]  (3.63 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
