/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [21:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = _00_ ? in_data[95] : celloutsig_0_1z;
  assign celloutsig_0_9z = celloutsig_0_4z[4] ? _00_ : celloutsig_0_2z;
  assign celloutsig_0_6z = ~((celloutsig_0_4z[1] | celloutsig_0_1z) & (_01_ | _02_));
  assign celloutsig_0_10z = ~((celloutsig_0_8z[6] | celloutsig_0_8z[1]) & (celloutsig_0_9z | celloutsig_0_5z));
  assign celloutsig_1_0z = ~((in_data[140] | in_data[111]) & (in_data[121] | in_data[169]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | in_data[141]) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_11z = ~((celloutsig_1_9z | celloutsig_1_2z[0]) & (celloutsig_1_10z | celloutsig_1_2z[0]));
  assign celloutsig_1_15z = ~((celloutsig_1_6z[0] | celloutsig_1_11z) & (celloutsig_1_14z[0] | celloutsig_1_5z[2]));
  assign celloutsig_1_16z = celloutsig_1_11z | ~(celloutsig_1_2z[3]);
  assign celloutsig_1_17z = celloutsig_1_1z | ~(celloutsig_1_15z);
  assign celloutsig_1_19z = celloutsig_1_16z | ~(celloutsig_1_14z[4]);
  assign celloutsig_0_5z = _00_ | ~(_01_);
  assign celloutsig_1_3z = celloutsig_1_1z | ~(in_data[101]);
  assign celloutsig_0_1z = _01_ | ~(in_data[20]);
  assign celloutsig_1_9z = celloutsig_1_2z[1] | ~(in_data[148]);
  assign celloutsig_1_10z = celloutsig_1_8z[1] | ~(celloutsig_1_2z[0]);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(in_data[92]);
  reg [2:0] _20_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _20_ <= 3'h0;
    else _20_ <= in_data[73:71];
  assign { _00_, _02_, _01_ } = _20_;
  assign celloutsig_0_4z = { _02_, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } | in_data[46:41];
  assign celloutsig_1_2z = in_data[189:183] | { in_data[189:184], celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[141:140], celloutsig_1_1z } - { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_8z[12:5], celloutsig_1_8z } ^ { in_data[153:147], celloutsig_1_8z, celloutsig_1_17z };
  assign celloutsig_0_7z = celloutsig_0_4z[5:2] ^ { celloutsig_0_4z[4:3], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_8z = { celloutsig_0_4z[5:3], celloutsig_0_7z } ^ { in_data[17:14], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_6z = { in_data[185:182], celloutsig_1_2z[0] } ^ { in_data[110:109], celloutsig_1_2z[0], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_5z[1:0], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z } ^ { in_data[129:118], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = { in_data[121:118], celloutsig_1_10z } ^ { celloutsig_1_8z[4:3], celloutsig_1_5z };
  assign { out_data[149:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
