/*
 * Copyright (C) 2015  University of Alberta
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/**
 * This header file is unique to the system being implemented. It just includes
 * system specific headers, and defines system parameters.
 */

#ifndef SYSTEM_H
#define SYSTEM_H

#include "FreeRTOS.h"
#include "os_task.h"
#include <stdint.h>
#include "FreeRTOS.h"

#ifdef IS_FLATSAT
#ifndef IS_ATHENA
#error If IS_FLATSAT is defined then IS_ATHENA must be defined
#endif
#ifndef HAS_SD_CARD
#warning FlatSat testing requires the SD card on Athena to be present
#endif
#endif

#define SYSTEM_APP_ID _OBC_APP_ID_

#define DIAGNOSICS_TASK_PRIORITY (tskIDLE_PRIORITY)
#define NORMAL_SERVICE_PRIO (tskIDLE_PRIORITY + 1)
#define STATE_TASK_PRIO (tskIDLE_PRIORITY + 1)
#define HOUSEKEEPING_TASK_PRIO (tskIDLE_PRIORITY + 1)
#define COORDINATE_MANAGEMENT_TASK_PRIO (tskIDLE_PRIORITY + 1)
#define BEACON_TASK_PRIO (tskIDLE_PRIORITY + 1)
#define DIAGNOSTIC_TASK_PRIO (tskIDLE_PRIORITY + 2)
#define SYSTEM_STATS_TASK_PRIO (tskIDLE_PRIORITY + 1)
#define LOGGER_TASK_PRIO (tskIDLE_PRIORITY + 2)
#define MOCK_RTC_TASK_PRIO (configMAX_PRIORITIES - 1)
#define TASK_MANAGER_PRIO (tskIDLE_PRIORITY + 3)

#if defined(IS_3U) && defined(IS_2U)
#error "Can not be both 2U and 3U sized satellites"
#endif

#if defined(IS_ATHENA)
#define CSP_SCI sciREG2  // UART2
#define ADCS_SCI sciREG3 // UART4
#define DFGM_SCI sciREG4 // UART1
#define UHF_SCI CSP_SCI  // UART2
#if defined(IS_3U)
#define GPS_SCI sciREG1 // UART3
#elif defined(IS_2U)
#define PAYLOAD_SCI sciREG1 // UART3
#endif
#else
// These values are expected to be adjusted based on what the developer is working on
// NOTE: Multiple definitions of the same sciREG will cause issues in the interrupt switch() statement
#define CSP_SCI sciREG3
#define GPS_SCI sciREG1
#define ADCS_SCI sciREG2
#define PAYLOAD_SCI sciREG1
#define DFGM_SCI sciREG4
#define UHF_SCI CSP_SCI
#endif

#ifdef IS_ATHENA
#define PRINTF_SCI NULL
#else
#define PRINTF_SCI sciREG1
#endif

#if defined(IS_ATHENA)
#define IRIS_CONFIG_SPI spiREG4 // SPI1
#define IRIS_SPI spiREG5        // SPI3
#define SBAND_SPI spiREG3       // SPI2
#define SD_SPI spiREG1          //?
#else // These values are expected to be adjusted based on what the developer is working on
#define IRIS_CONFIG_SPI spiREG4 // SPI1
#define IRIS_SPI spiREG5        // SPI3
#define SBAND_SPI spiREG3       // SPI2
#define SD_SPI spiREG1          //?
#endif

#if defined(IS_ATHENA)
#define IMU_I2C i2cREG2
#define SOLAR_I2C i2cREG1
#define TEMPSENSE_I2C i2cREG2
#define RTC_I2C i2cREG2

#define SBAND_I2C i2cREG1
#define ADCS_I2C i2cREG1
#define UHF_I2C i2cREG1
#else // These values are expected to be adjusted based on what the developer is working on
#define IMU_I2C i2cREG2
#define SOLAR_I2C i2cREG2
#define TEMPSENSE_I2C i2cREG2
#define RTC_I2C i2cREG2

#define SBAND_I2C i2cREG1
#define ADCS_I2C i2cREG1
#define UHF_I2C i2cREG1
#endif

// watchdog timer expires in 447ms
#define WDT_DELAY 200            // 200 miliseconds gives a a good window
#define WDT_CHECK_INTERVAL 10000 // only actually checks the tasks this often
#define DELAY_WAIT_INTERVAL 8000 // a pretty long time, but lets the watchdog know that the task hasn't failed
#define ONE_SECOND pdMS_TO_TICKS(1000)
#define ONE_MINUTE pdMS_TO_TICKS(60000)
#define CSP_TIMEOUT 100

typedef enum {
    SATR_OK,
    SATR_ERROR,
    SATR_PKT_ILLEGAL_APPID,
    SATR_PKT_ILLEGAL_SUBSERVICE,
    SATR_RETURN_FROM_TASK,
    SATR_BUFFER_ERR,
    /*LAST*/
    SATR_LAST
} SAT_returnState;

/* Subsystems Pins & Ports */
#define UHF_GIO_PORT hetPORT2
#define UHF_GIO_PIN 22

#define RTC_INT_PORT gioPORTA
#define RTC_INT_PIN 2

#define ADCS_5V0_PWR_CHNL 1
#ifdef IS_SN0072_EPS
#warning "IS_SN0072_EPS swaps assignment for channels 2 and 5 because of incorrect output config of the engineering model Nanoavionics EPS, SN 0072"
#define ADCS_3V3_PWR_CHNL 2
#else
#define DFGM_5V0_PWR_CHNL 2
#endif

#define PYLD_5V0_PWR_CHNL 3
// Channel 4 was assigned to be 3V3 for 1W UHF in case 2W UHFs didn't work out.
#ifdef IS_SN0072_EPS
#define DFGM_5V0_PWR_CHNL 5
#else
#define ADCS_3V3_PWR_CHNL 5
#endif

// Channel 6 is the OBC power channel, and should not be accessed by the OBC
#define CHARON_3V3_PWR_CHNL 7
#define UHF_5V0_PWR_CHNL 8
#define DEPLOYABLES_5V0_PWR_CHNL 9
#define PYLD_3V3_PWR_CHNL 10
// SBAND_PWR_CHNL does not exist as it is on the 5V_AO (always on) channel

int ex2_main(void);
void SciSendBuf(char *buf, uint32_t bufSize);

#endif /* SYSTEM_H */
