set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {fir_top.vo fir_top_v.sdo}}
}
