
I2C_DMA_testes.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bc8  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08009e78  08009e78  0000ae78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009ecc  08009ecc  0000aecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009ed4  08009ed4  0000aed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08009ed8  08009ed8  0000aed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000064  24000000  08009edc  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004078  24000064  08009f40  0000b064  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240040dc  08009f40  0000b0dc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000b064  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001f717  00000000  00000000  0000b092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003f21  00000000  00000000  0002a7a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001800  00000000  00000000  0002e6d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000012c2  00000000  00000000  0002fed0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00032437  00000000  00000000  00031192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00023243  00000000  00000000  000635c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00148b1f  00000000  00000000  0008680c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cf32b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000067c8  00000000  00000000  001cf370  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000008f  00000000  00000000  001d5b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24000064 	.word	0x24000064
 80002cc:	00000000 	.word	0x00000000
 80002d0:	08009e60 	.word	0x08009e60

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24000068 	.word	0x24000068
 80002ec:	08009e60 	.word	0x08009e60

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005e6:	4b11      	ldr	r3, [pc, #68]	@ (800062c <MX_DMA_Init+0x4c>)
 80005e8:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 80005ec:	4a0f      	ldr	r2, [pc, #60]	@ (800062c <MX_DMA_Init+0x4c>)
 80005ee:	f043 0301 	orr.w	r3, r3, #1
 80005f2:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
 80005f6:	4b0d      	ldr	r3, [pc, #52]	@ (800062c <MX_DMA_Init+0x4c>)
 80005f8:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 80005fc:	f003 0301 	and.w	r3, r3, #1
 8000600:	607b      	str	r3, [r7, #4]
 8000602:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8000604:	2200      	movs	r2, #0
 8000606:	2101      	movs	r1, #1
 8000608:	200b      	movs	r0, #11
 800060a:	f000 fdd1 	bl	80011b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800060e:	200b      	movs	r0, #11
 8000610:	f000 fde8 	bl	80011e4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 1, 0);
 8000614:	2200      	movs	r2, #0
 8000616:	2101      	movs	r1, #1
 8000618:	200c      	movs	r0, #12
 800061a:	f000 fdc9 	bl	80011b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800061e:	200c      	movs	r0, #12
 8000620:	f000 fde0 	bl	80011e4 <HAL_NVIC_EnableIRQ>

}
 8000624:	bf00      	nop
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	58024400 	.word	0x58024400

08000630 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b088      	sub	sp, #32
 8000634:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000636:	f107 030c 	add.w	r3, r7, #12
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
 8000642:	60da      	str	r2, [r3, #12]
 8000644:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000646:	4b1b      	ldr	r3, [pc, #108]	@ (80006b4 <MX_GPIO_Init+0x84>)
 8000648:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800064c:	4a19      	ldr	r2, [pc, #100]	@ (80006b4 <MX_GPIO_Init+0x84>)
 800064e:	f043 0302 	orr.w	r3, r3, #2
 8000652:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000656:	4b17      	ldr	r3, [pc, #92]	@ (80006b4 <MX_GPIO_Init+0x84>)
 8000658:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800065c:	f003 0302 	and.w	r3, r3, #2
 8000660:	60bb      	str	r3, [r7, #8]
 8000662:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000664:	4b13      	ldr	r3, [pc, #76]	@ (80006b4 <MX_GPIO_Init+0x84>)
 8000666:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800066a:	4a12      	ldr	r2, [pc, #72]	@ (80006b4 <MX_GPIO_Init+0x84>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000674:	4b0f      	ldr	r3, [pc, #60]	@ (80006b4 <MX_GPIO_Init+0x84>)
 8000676:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800067a:	f003 0301 	and.w	r3, r3, #1
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = esp32i2cInterruptReqest_Pin;
 8000682:	2320      	movs	r3, #32
 8000684:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000686:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800068a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068c:	2300      	movs	r3, #0
 800068e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(esp32i2cInterruptReqest_GPIO_Port, &GPIO_InitStruct);
 8000690:	f107 030c 	add.w	r3, r7, #12
 8000694:	4619      	mov	r1, r3
 8000696:	4808      	ldr	r0, [pc, #32]	@ (80006b8 <MX_GPIO_Init+0x88>)
 8000698:	f002 fd32 	bl	8003100 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800069c:	2200      	movs	r2, #0
 800069e:	2100      	movs	r1, #0
 80006a0:	2017      	movs	r0, #23
 80006a2:	f000 fd85 	bl	80011b0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80006a6:	2017      	movs	r0, #23
 80006a8:	f000 fd9c 	bl	80011e4 <HAL_NVIC_EnableIRQ>

}
 80006ac:	bf00      	nop
 80006ae:	3720      	adds	r7, #32
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	58024400 	.word	0x58024400
 80006b8:	58020400 	.word	0x58020400

080006bc <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006c0:	4b1b      	ldr	r3, [pc, #108]	@ (8000730 <MX_I2C1_Init+0x74>)
 80006c2:	4a1c      	ldr	r2, [pc, #112]	@ (8000734 <MX_I2C1_Init+0x78>)
 80006c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20B0CCFF;
 80006c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000730 <MX_I2C1_Init+0x74>)
 80006c8:	4a1b      	ldr	r2, [pc, #108]	@ (8000738 <MX_I2C1_Init+0x7c>)
 80006ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80006cc:	4b18      	ldr	r3, [pc, #96]	@ (8000730 <MX_I2C1_Init+0x74>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006d2:	4b17      	ldr	r3, [pc, #92]	@ (8000730 <MX_I2C1_Init+0x74>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006d8:	4b15      	ldr	r3, [pc, #84]	@ (8000730 <MX_I2C1_Init+0x74>)
 80006da:	2200      	movs	r2, #0
 80006dc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80006de:	4b14      	ldr	r3, [pc, #80]	@ (8000730 <MX_I2C1_Init+0x74>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80006e4:	4b12      	ldr	r3, [pc, #72]	@ (8000730 <MX_I2C1_Init+0x74>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006ea:	4b11      	ldr	r3, [pc, #68]	@ (8000730 <MX_I2C1_Init+0x74>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 80006f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000730 <MX_I2C1_Init+0x74>)
 80006f2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80006f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006f8:	480d      	ldr	r0, [pc, #52]	@ (8000730 <MX_I2C1_Init+0x74>)
 80006fa:	f002 fed7 	bl	80034ac <HAL_I2C_Init>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000704:	f000 f9d6 	bl	8000ab4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000708:	2100      	movs	r1, #0
 800070a:	4809      	ldr	r0, [pc, #36]	@ (8000730 <MX_I2C1_Init+0x74>)
 800070c:	f004 f972 	bl	80049f4 <HAL_I2CEx_ConfigAnalogFilter>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000716:	f000 f9cd 	bl	8000ab4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800071a:	2100      	movs	r1, #0
 800071c:	4804      	ldr	r0, [pc, #16]	@ (8000730 <MX_I2C1_Init+0x74>)
 800071e:	f004 f9b4 	bl	8004a8a <HAL_I2CEx_ConfigDigitalFilter>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000728:	f000 f9c4 	bl	8000ab4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800072c:	bf00      	nop
 800072e:	bd80      	pop	{r7, pc}
 8000730:	24000080 	.word	0x24000080
 8000734:	40005400 	.word	0x40005400
 8000738:	20b0ccff 	.word	0x20b0ccff

0800073c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b0ba      	sub	sp, #232	@ 0xe8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000744:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	605a      	str	r2, [r3, #4]
 800074e:	609a      	str	r2, [r3, #8]
 8000750:	60da      	str	r2, [r3, #12]
 8000752:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000754:	f107 0310 	add.w	r3, r7, #16
 8000758:	22c0      	movs	r2, #192	@ 0xc0
 800075a:	2100      	movs	r1, #0
 800075c:	4618      	mov	r0, r3
 800075e:	f009 fb2d 	bl	8009dbc <memset>
  if(i2cHandle->Instance==I2C1)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	4a5c      	ldr	r2, [pc, #368]	@ (80008d8 <HAL_I2C_MspInit+0x19c>)
 8000768:	4293      	cmp	r3, r2
 800076a:	f040 80b1 	bne.w	80008d0 <HAL_I2C_MspInit+0x194>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800076e:	f04f 0208 	mov.w	r2, #8
 8000772:	f04f 0300 	mov.w	r3, #0
 8000776:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800077a:	2300      	movs	r3, #0
 800077c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000780:	f107 0310 	add.w	r3, r7, #16
 8000784:	4618      	mov	r0, r3
 8000786:	f005 fa07 	bl	8005b98 <HAL_RCCEx_PeriphCLKConfig>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <HAL_I2C_MspInit+0x58>
    {
      Error_Handler();
 8000790:	f000 f990 	bl	8000ab4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000794:	4b51      	ldr	r3, [pc, #324]	@ (80008dc <HAL_I2C_MspInit+0x1a0>)
 8000796:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800079a:	4a50      	ldr	r2, [pc, #320]	@ (80008dc <HAL_I2C_MspInit+0x1a0>)
 800079c:	f043 0302 	orr.w	r3, r3, #2
 80007a0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80007a4:	4b4d      	ldr	r3, [pc, #308]	@ (80008dc <HAL_I2C_MspInit+0x1a0>)
 80007a6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80007aa:	f003 0302 	and.w	r3, r3, #2
 80007ae:	60fb      	str	r3, [r7, #12]
 80007b0:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80007b2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80007b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007ba:	2312      	movs	r3, #18
 80007bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c0:	2300      	movs	r3, #0
 80007c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c6:	2300      	movs	r3, #0
 80007c8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80007cc:	2304      	movs	r3, #4
 80007ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80007d6:	4619      	mov	r1, r3
 80007d8:	4841      	ldr	r0, [pc, #260]	@ (80008e0 <HAL_I2C_MspInit+0x1a4>)
 80007da:	f002 fc91 	bl	8003100 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007de:	4b3f      	ldr	r3, [pc, #252]	@ (80008dc <HAL_I2C_MspInit+0x1a0>)
 80007e0:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80007e4:	4a3d      	ldr	r2, [pc, #244]	@ (80008dc <HAL_I2C_MspInit+0x1a0>)
 80007e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007ea:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 80007ee:	4b3b      	ldr	r3, [pc, #236]	@ (80008dc <HAL_I2C_MspInit+0x1a0>)
 80007f0:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80007f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007f8:	60bb      	str	r3, [r7, #8]
 80007fa:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80007fc:	4b39      	ldr	r3, [pc, #228]	@ (80008e4 <HAL_I2C_MspInit+0x1a8>)
 80007fe:	4a3a      	ldr	r2, [pc, #232]	@ (80008e8 <HAL_I2C_MspInit+0x1ac>)
 8000800:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8000802:	4b38      	ldr	r3, [pc, #224]	@ (80008e4 <HAL_I2C_MspInit+0x1a8>)
 8000804:	2221      	movs	r2, #33	@ 0x21
 8000806:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000808:	4b36      	ldr	r3, [pc, #216]	@ (80008e4 <HAL_I2C_MspInit+0x1a8>)
 800080a:	2200      	movs	r2, #0
 800080c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800080e:	4b35      	ldr	r3, [pc, #212]	@ (80008e4 <HAL_I2C_MspInit+0x1a8>)
 8000810:	2200      	movs	r2, #0
 8000812:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000814:	4b33      	ldr	r3, [pc, #204]	@ (80008e4 <HAL_I2C_MspInit+0x1a8>)
 8000816:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800081a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800081c:	4b31      	ldr	r3, [pc, #196]	@ (80008e4 <HAL_I2C_MspInit+0x1a8>)
 800081e:	2200      	movs	r2, #0
 8000820:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000822:	4b30      	ldr	r3, [pc, #192]	@ (80008e4 <HAL_I2C_MspInit+0x1a8>)
 8000824:	2200      	movs	r2, #0
 8000826:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8000828:	4b2e      	ldr	r3, [pc, #184]	@ (80008e4 <HAL_I2C_MspInit+0x1a8>)
 800082a:	2200      	movs	r2, #0
 800082c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800082e:	4b2d      	ldr	r3, [pc, #180]	@ (80008e4 <HAL_I2C_MspInit+0x1a8>)
 8000830:	2200      	movs	r2, #0
 8000832:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000834:	4b2b      	ldr	r3, [pc, #172]	@ (80008e4 <HAL_I2C_MspInit+0x1a8>)
 8000836:	2200      	movs	r2, #0
 8000838:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800083a:	482a      	ldr	r0, [pc, #168]	@ (80008e4 <HAL_I2C_MspInit+0x1a8>)
 800083c:	f000 fce0 	bl	8001200 <HAL_DMA_Init>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 8000846:	f000 f935 	bl	8000ab4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	4a25      	ldr	r2, [pc, #148]	@ (80008e4 <HAL_I2C_MspInit+0x1a8>)
 800084e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000850:	4a24      	ldr	r2, [pc, #144]	@ (80008e4 <HAL_I2C_MspInit+0x1a8>)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8000856:	4b25      	ldr	r3, [pc, #148]	@ (80008ec <HAL_I2C_MspInit+0x1b0>)
 8000858:	4a25      	ldr	r2, [pc, #148]	@ (80008f0 <HAL_I2C_MspInit+0x1b4>)
 800085a:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 800085c:	4b23      	ldr	r3, [pc, #140]	@ (80008ec <HAL_I2C_MspInit+0x1b0>)
 800085e:	2222      	movs	r2, #34	@ 0x22
 8000860:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000862:	4b22      	ldr	r3, [pc, #136]	@ (80008ec <HAL_I2C_MspInit+0x1b0>)
 8000864:	2240      	movs	r2, #64	@ 0x40
 8000866:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000868:	4b20      	ldr	r3, [pc, #128]	@ (80008ec <HAL_I2C_MspInit+0x1b0>)
 800086a:	2200      	movs	r2, #0
 800086c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800086e:	4b1f      	ldr	r3, [pc, #124]	@ (80008ec <HAL_I2C_MspInit+0x1b0>)
 8000870:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000874:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000876:	4b1d      	ldr	r3, [pc, #116]	@ (80008ec <HAL_I2C_MspInit+0x1b0>)
 8000878:	2200      	movs	r2, #0
 800087a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800087c:	4b1b      	ldr	r3, [pc, #108]	@ (80008ec <HAL_I2C_MspInit+0x1b0>)
 800087e:	2200      	movs	r2, #0
 8000880:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000882:	4b1a      	ldr	r3, [pc, #104]	@ (80008ec <HAL_I2C_MspInit+0x1b0>)
 8000884:	2200      	movs	r2, #0
 8000886:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000888:	4b18      	ldr	r3, [pc, #96]	@ (80008ec <HAL_I2C_MspInit+0x1b0>)
 800088a:	2200      	movs	r2, #0
 800088c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800088e:	4b17      	ldr	r3, [pc, #92]	@ (80008ec <HAL_I2C_MspInit+0x1b0>)
 8000890:	2200      	movs	r2, #0
 8000892:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000894:	4815      	ldr	r0, [pc, #84]	@ (80008ec <HAL_I2C_MspInit+0x1b0>)
 8000896:	f000 fcb3 	bl	8001200 <HAL_DMA_Init>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <HAL_I2C_MspInit+0x168>
    {
      Error_Handler();
 80008a0:	f000 f908 	bl	8000ab4 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	4a11      	ldr	r2, [pc, #68]	@ (80008ec <HAL_I2C_MspInit+0x1b0>)
 80008a8:	639a      	str	r2, [r3, #56]	@ 0x38
 80008aa:	4a10      	ldr	r2, [pc, #64]	@ (80008ec <HAL_I2C_MspInit+0x1b0>)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0);
 80008b0:	2200      	movs	r2, #0
 80008b2:	2101      	movs	r1, #1
 80008b4:	201f      	movs	r0, #31
 80008b6:	f000 fc7b 	bl	80011b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80008ba:	201f      	movs	r0, #31
 80008bc:	f000 fc92 	bl	80011e4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 1, 0);
 80008c0:	2200      	movs	r2, #0
 80008c2:	2101      	movs	r1, #1
 80008c4:	2020      	movs	r0, #32
 80008c6:	f000 fc73 	bl	80011b0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80008ca:	2020      	movs	r0, #32
 80008cc:	f000 fc8a 	bl	80011e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80008d0:	bf00      	nop
 80008d2:	37e8      	adds	r7, #232	@ 0xe8
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	40005400 	.word	0x40005400
 80008dc:	58024400 	.word	0x58024400
 80008e0:	58020400 	.word	0x58020400
 80008e4:	240000d4 	.word	0x240000d4
 80008e8:	40020010 	.word	0x40020010
 80008ec:	2400014c 	.word	0x2400014c
 80008f0:	40020028 	.word	0x40020028

080008f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b08e      	sub	sp, #56	@ 0x38
 80008f8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008fa:	f000 fb45 	bl	8000f88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008fe:	f000 f851 	bl	80009a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000902:	f7ff fe95 	bl	8000630 <MX_GPIO_Init>
  MX_DMA_Init();
 8000906:	f7ff fe6b 	bl	80005e0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800090a:	f000 fa5d 	bl	8000dc8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800090e:	f7ff fed5 	bl	80006bc <MX_I2C1_Init>



	void* testBuffer;

	QueueHandle_t handler_Queue = xQueueCreate(20, sizeof(uint8_t));
 8000912:	2200      	movs	r2, #0
 8000914:	2101      	movs	r1, #1
 8000916:	2014      	movs	r0, #20
 8000918:	f008 fca4 	bl	8009264 <xQueueGenericCreate>
 800091c:	62b8      	str	r0, [r7, #40]	@ 0x28

	char trash[] = "HelloABCDEF";
 800091e:	4a1d      	ldr	r2, [pc, #116]	@ (8000994 <main+0xa0>)
 8000920:	f107 0310 	add.w	r3, r7, #16
 8000924:	ca07      	ldmia	r2, {r0, r1, r2}
 8000926:	e883 0007 	stmia.w	r3, {r0, r1, r2}


	i2cFrame_transmitQueue testTransm;

	testTransm.slaveDevice7bitAddress = 0x3C<<1;
 800092a:	2378      	movs	r3, #120	@ 0x78
 800092c:	713b      	strb	r3, [r7, #4]
	testTransm.dataSize =sizeof(trash);
 800092e:	230c      	movs	r3, #12
 8000930:	60bb      	str	r3, [r7, #8]
	testTransm.pData = &trash;
 8000932:	f107 0310 	add.w	r3, r7, #16
 8000936:	60fb      	str	r3, [r7, #12]


	size_t bufferLenght = sizeof(testTransm.dataSize)+testTransm.dataSize;
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	3304      	adds	r3, #4
 800093c:	627b      	str	r3, [r7, #36]	@ 0x24
	testBuffer = malloc(bufferLenght);
 800093e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000940:	f009 f986 	bl	8009c50 <malloc>
 8000944:	4603      	mov	r3, r0
 8000946:	623b      	str	r3, [r7, #32]

	memcpy(testBuffer,&testTransm.dataSize, sizeof(testTransm.dataSize));
 8000948:	68ba      	ldr	r2, [r7, #8]
 800094a:	6a3b      	ldr	r3, [r7, #32]
 800094c:	601a      	str	r2, [r3, #0]
	memcpy(testBuffer+sizeof(size_t), testTransm.pData, testTransm.dataSize);
 800094e:	6a3b      	ldr	r3, [r7, #32]
 8000950:	3304      	adds	r3, #4
 8000952:	68f9      	ldr	r1, [r7, #12]
 8000954:	68ba      	ldr	r2, [r7, #8]
 8000956:	4618      	mov	r0, r3
 8000958:	f009 fa74 	bl	8009e44 <memcpy>


	while(1){
		while(HAL_I2C_GetState(&hi2c1)!= HAL_I2C_STATE_READY){};
 800095c:	bf00      	nop
 800095e:	480e      	ldr	r0, [pc, #56]	@ (8000998 <main+0xa4>)
 8000960:	f003 f80d 	bl	800397e <HAL_I2C_GetState>
 8000964:	4603      	mov	r3, r0
 8000966:	2b20      	cmp	r3, #32
 8000968:	d1f9      	bne.n	800095e <main+0x6a>

		HAL_StatusTypeDef retVal = HAL_I2C_Master_Transmit(&hi2c1, I2C_SLAVE_ADDRESS_ESP32<<1,(uint8_t*) "12344", 6, 200);
 800096a:	23c8      	movs	r3, #200	@ 0xc8
 800096c:	9300      	str	r3, [sp, #0]
 800096e:	2306      	movs	r3, #6
 8000970:	4a0a      	ldr	r2, [pc, #40]	@ (800099c <main+0xa8>)
 8000972:	2178      	movs	r1, #120	@ 0x78
 8000974:	4808      	ldr	r0, [pc, #32]	@ (8000998 <main+0xa4>)
 8000976:	f002 fe35 	bl	80035e4 <HAL_I2C_Master_Transmit>
 800097a:	4603      	mov	r3, r0
 800097c:	77fb      	strb	r3, [r7, #31]

		//HAL_StatusTypeDef retVal =HAL_I2C_Master_Transmit_DMA(&hi2c1, I2C_SLAVE_ADDRESS_ESP32<<1, (uint8_t*) testBuffer, bufferLenght);

		//pętla opóźniająca jest potrzebna między kolejnymi przesyłkami
		for(uint32_t i=0; i<0xfffff; i++){
 800097e:	2300      	movs	r3, #0
 8000980:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000982:	e002      	b.n	800098a <main+0x96>
 8000984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000986:	3301      	adds	r3, #1
 8000988:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800098a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800098c:	4a04      	ldr	r2, [pc, #16]	@ (80009a0 <main+0xac>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d9f8      	bls.n	8000984 <main+0x90>
	while(1){
 8000992:	e7e3      	b.n	800095c <main+0x68>
 8000994:	08009e80 	.word	0x08009e80
 8000998:	24000080 	.word	0x24000080
 800099c:	08009e78 	.word	0x08009e78
 80009a0:	000ffffe 	.word	0x000ffffe

080009a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b09c      	sub	sp, #112	@ 0x70
 80009a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009ae:	224c      	movs	r2, #76	@ 0x4c
 80009b0:	2100      	movs	r1, #0
 80009b2:	4618      	mov	r0, r3
 80009b4:	f009 fa02 	bl	8009dbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b8:	1d3b      	adds	r3, r7, #4
 80009ba:	2220      	movs	r2, #32
 80009bc:	2100      	movs	r1, #0
 80009be:	4618      	mov	r0, r3
 80009c0:	f009 f9fc 	bl	8009dbc <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 80009c4:	4b30      	ldr	r3, [pc, #192]	@ (8000a88 <SystemClock_Config+0xe4>)
 80009c6:	f04f 32ff 	mov.w	r2, #4294967295
 80009ca:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80009ce:	2002      	movs	r0, #2
 80009d0:	f004 f8a8 	bl	8004b24 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80009d4:	2300      	movs	r3, #0
 80009d6:	603b      	str	r3, [r7, #0]
 80009d8:	4b2c      	ldr	r3, [pc, #176]	@ (8000a8c <SystemClock_Config+0xe8>)
 80009da:	699b      	ldr	r3, [r3, #24]
 80009dc:	4a2b      	ldr	r2, [pc, #172]	@ (8000a8c <SystemClock_Config+0xe8>)
 80009de:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009e2:	6193      	str	r3, [r2, #24]
 80009e4:	4b29      	ldr	r3, [pc, #164]	@ (8000a8c <SystemClock_Config+0xe8>)
 80009e6:	699b      	ldr	r3, [r3, #24]
 80009e8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009ec:	603b      	str	r3, [r7, #0]
 80009ee:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80009f0:	bf00      	nop
 80009f2:	4b26      	ldr	r3, [pc, #152]	@ (8000a8c <SystemClock_Config+0xe8>)
 80009f4:	699b      	ldr	r3, [r3, #24]
 80009f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80009fe:	d1f8      	bne.n	80009f2 <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a00:	2302      	movs	r3, #2
 8000a02:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000a04:	2301      	movs	r3, #1
 8000a06:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000a08:	2340      	movs	r3, #64	@ 0x40
 8000a0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a10:	2300      	movs	r3, #0
 8000a12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a14:	2304      	movs	r3, #4
 8000a16:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 35;
 8000a18:	2323      	movs	r3, #35	@ 0x23
 8000a1a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a20:	2302      	movs	r3, #2
 8000a22:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a24:	2302      	movs	r3, #2
 8000a26:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000a28:	230c      	movs	r3, #12
 8000a2a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000a30:	2300      	movs	r3, #0
 8000a32:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f004 f8ad 	bl	8004b98 <HAL_RCC_OscConfig>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000a44:	f000 f836 	bl	8000ab4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a48:	233f      	movs	r3, #63	@ 0x3f
 8000a4a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a4c:	2303      	movs	r3, #3
 8000a4e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a50:	2300      	movs	r3, #0
 8000a52:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000a54:	2300      	movs	r3, #0
 8000a56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000a58:	2340      	movs	r3, #64	@ 0x40
 8000a5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000a5c:	2340      	movs	r3, #64	@ 0x40
 8000a5e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a64:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000a66:	2340      	movs	r3, #64	@ 0x40
 8000a68:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000a6a:	1d3b      	adds	r3, r7, #4
 8000a6c:	2106      	movs	r1, #6
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f004 fcc4 	bl	80053fc <HAL_RCC_ClockConfig>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <SystemClock_Config+0xda>
  {
    Error_Handler();
 8000a7a:	f000 f81b 	bl	8000ab4 <Error_Handler>
  }
}
 8000a7e:	bf00      	nop
 8000a80:	3770      	adds	r7, #112	@ 0x70
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	58024400 	.word	0x58024400
 8000a8c:	58024800 	.word	0x58024800

08000a90 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a04      	ldr	r2, [pc, #16]	@ (8000ab0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d101      	bne.n	8000aa6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000aa2:	f000 faad 	bl	8001000 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	40010000 	.word	0x40010000

08000ab4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ab8:	b672      	cpsid	i
}
 8000aba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <Error_Handler+0x8>

08000ac0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8000af8 <HAL_MspInit+0x38>)
 8000ac8:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000acc:	4a0a      	ldr	r2, [pc, #40]	@ (8000af8 <HAL_MspInit+0x38>)
 8000ace:	f043 0302 	orr.w	r3, r3, #2
 8000ad2:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8000ad6:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <HAL_MspInit+0x38>)
 8000ad8:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000adc:	f003 0302 	and.w	r3, r3, #2
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	210f      	movs	r1, #15
 8000ae8:	f06f 0001 	mvn.w	r0, #1
 8000aec:	f000 fb60 	bl	80011b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000af0:	bf00      	nop
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	58024400 	.word	0x58024400

08000afc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b08e      	sub	sp, #56	@ 0x38
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2b0f      	cmp	r3, #15
 8000b08:	d844      	bhi.n	8000b94 <HAL_InitTick+0x98>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	6879      	ldr	r1, [r7, #4]
 8000b0e:	2019      	movs	r0, #25
 8000b10:	f000 fb4e 	bl	80011b0 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000b14:	2019      	movs	r0, #25
 8000b16:	f000 fb65 	bl	80011e4 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 8000b1a:	4a24      	ldr	r2, [pc, #144]	@ (8000bac <HAL_InitTick+0xb0>)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000b20:	4b23      	ldr	r3, [pc, #140]	@ (8000bb0 <HAL_InitTick+0xb4>)
 8000b22:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000b26:	4a22      	ldr	r2, [pc, #136]	@ (8000bb0 <HAL_InitTick+0xb4>)
 8000b28:	f043 0301 	orr.w	r3, r3, #1
 8000b2c:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8000b30:	4b1f      	ldr	r3, [pc, #124]	@ (8000bb0 <HAL_InitTick+0xb4>)
 8000b32:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	60bb      	str	r3, [r7, #8]
 8000b3c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b3e:	f107 020c 	add.w	r2, r7, #12
 8000b42:	f107 0310 	add.w	r3, r7, #16
 8000b46:	4611      	mov	r1, r2
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f004 ffe3 	bl	8005b14 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000b4e:	f004 ffcb 	bl	8005ae8 <HAL_RCC_GetPCLK2Freq>
 8000b52:	4603      	mov	r3, r0
 8000b54:	005b      	lsls	r3, r3, #1
 8000b56:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b5a:	4a16      	ldr	r2, [pc, #88]	@ (8000bb4 <HAL_InitTick+0xb8>)
 8000b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b60:	0c9b      	lsrs	r3, r3, #18
 8000b62:	3b01      	subs	r3, #1
 8000b64:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000b66:	4b14      	ldr	r3, [pc, #80]	@ (8000bb8 <HAL_InitTick+0xbc>)
 8000b68:	4a14      	ldr	r2, [pc, #80]	@ (8000bbc <HAL_InitTick+0xc0>)
 8000b6a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000b6c:	4b12      	ldr	r3, [pc, #72]	@ (8000bb8 <HAL_InitTick+0xbc>)
 8000b6e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b72:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000b74:	4a10      	ldr	r2, [pc, #64]	@ (8000bb8 <HAL_InitTick+0xbc>)
 8000b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000b78:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000b7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb8 <HAL_InitTick+0xbc>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b80:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb8 <HAL_InitTick+0xbc>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000b86:	480c      	ldr	r0, [pc, #48]	@ (8000bb8 <HAL_InitTick+0xbc>)
 8000b88:	f006 fde6 	bl	8007758 <HAL_TIM_Base_Init>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d107      	bne.n	8000ba2 <HAL_InitTick+0xa6>
 8000b92:	e001      	b.n	8000b98 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8000b94:	2301      	movs	r3, #1
 8000b96:	e005      	b.n	8000ba4 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000b98:	4807      	ldr	r0, [pc, #28]	@ (8000bb8 <HAL_InitTick+0xbc>)
 8000b9a:	f006 fe3f 	bl	800781c <HAL_TIM_Base_Start_IT>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	e000      	b.n	8000ba4 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 8000ba2:	2301      	movs	r3, #1
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3738      	adds	r7, #56	@ 0x38
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	24000008 	.word	0x24000008
 8000bb0:	58024400 	.word	0x58024400
 8000bb4:	431bde83 	.word	0x431bde83
 8000bb8:	240001c4 	.word	0x240001c4
 8000bbc:	40010000 	.word	0x40010000

08000bc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bc4:	bf00      	nop
 8000bc6:	e7fd      	b.n	8000bc4 <NMI_Handler+0x4>

08000bc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bcc:	bf00      	nop
 8000bce:	e7fd      	b.n	8000bcc <HardFault_Handler+0x4>

08000bd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bd4:	bf00      	nop
 8000bd6:	e7fd      	b.n	8000bd4 <MemManage_Handler+0x4>

08000bd8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bdc:	bf00      	nop
 8000bde:	e7fd      	b.n	8000bdc <BusFault_Handler+0x4>

08000be0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000be4:	bf00      	nop
 8000be6:	e7fd      	b.n	8000be4 <UsageFault_Handler+0x4>

08000be8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bec:	bf00      	nop
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
	...

08000bf8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8000bfc:	4802      	ldr	r0, [pc, #8]	@ (8000c08 <DMA1_Stream0_IRQHandler+0x10>)
 8000bfe:	f001 f8d3 	bl	8001da8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	240000d4 	.word	0x240000d4

08000c0c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8000c10:	4802      	ldr	r0, [pc, #8]	@ (8000c1c <DMA1_Stream1_IRQHandler+0x10>)
 8000c12:	f001 f8c9 	bl	8001da8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	2400014c 	.word	0x2400014c

08000c20 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(esp32i2cInterruptReqest_Pin);
 8000c24:	2020      	movs	r0, #32
 8000c26:	f002 fc1b 	bl	8003460 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
	...

08000c30 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c34:	4802      	ldr	r0, [pc, #8]	@ (8000c40 <TIM1_UP_IRQHandler+0x10>)
 8000c36:	f006 fe69 	bl	800790c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	240001c4 	.word	0x240001c4

08000c44 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000c48:	4802      	ldr	r0, [pc, #8]	@ (8000c54 <I2C1_EV_IRQHandler+0x10>)
 8000c4a:	f002 fde3 	bl	8003814 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000c4e:	bf00      	nop
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	24000080 	.word	0x24000080

08000c58 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8000c5c:	4802      	ldr	r0, [pc, #8]	@ (8000c68 <I2C1_ER_IRQHandler+0x10>)
 8000c5e:	f002 fdf3 	bl	8003848 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	24000080 	.word	0x24000080

08000c6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b086      	sub	sp, #24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c74:	4a14      	ldr	r2, [pc, #80]	@ (8000cc8 <_sbrk+0x5c>)
 8000c76:	4b15      	ldr	r3, [pc, #84]	@ (8000ccc <_sbrk+0x60>)
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c80:	4b13      	ldr	r3, [pc, #76]	@ (8000cd0 <_sbrk+0x64>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d102      	bne.n	8000c8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c88:	4b11      	ldr	r3, [pc, #68]	@ (8000cd0 <_sbrk+0x64>)
 8000c8a:	4a12      	ldr	r2, [pc, #72]	@ (8000cd4 <_sbrk+0x68>)
 8000c8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c8e:	4b10      	ldr	r3, [pc, #64]	@ (8000cd0 <_sbrk+0x64>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4413      	add	r3, r2
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	d207      	bcs.n	8000cac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c9c:	f009 f8a6 	bl	8009dec <__errno>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	220c      	movs	r2, #12
 8000ca4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8000caa:	e009      	b.n	8000cc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cac:	4b08      	ldr	r3, [pc, #32]	@ (8000cd0 <_sbrk+0x64>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cb2:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <_sbrk+0x64>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4413      	add	r3, r2
 8000cba:	4a05      	ldr	r2, [pc, #20]	@ (8000cd0 <_sbrk+0x64>)
 8000cbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cbe:	68fb      	ldr	r3, [r7, #12]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3718      	adds	r7, #24
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	24100000 	.word	0x24100000
 8000ccc:	00000400 	.word	0x00000400
 8000cd0:	24000210 	.word	0x24000210
 8000cd4:	240040e0 	.word	0x240040e0

08000cd8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cdc:	4b32      	ldr	r3, [pc, #200]	@ (8000da8 <SystemInit+0xd0>)
 8000cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ce2:	4a31      	ldr	r2, [pc, #196]	@ (8000da8 <SystemInit+0xd0>)
 8000ce4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ce8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000cec:	4b2f      	ldr	r3, [pc, #188]	@ (8000dac <SystemInit+0xd4>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f003 030f 	and.w	r3, r3, #15
 8000cf4:	2b02      	cmp	r3, #2
 8000cf6:	d807      	bhi.n	8000d08 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000cf8:	4b2c      	ldr	r3, [pc, #176]	@ (8000dac <SystemInit+0xd4>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f023 030f 	bic.w	r3, r3, #15
 8000d00:	4a2a      	ldr	r2, [pc, #168]	@ (8000dac <SystemInit+0xd4>)
 8000d02:	f043 0303 	orr.w	r3, r3, #3
 8000d06:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000d08:	4b29      	ldr	r3, [pc, #164]	@ (8000db0 <SystemInit+0xd8>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a28      	ldr	r2, [pc, #160]	@ (8000db0 <SystemInit+0xd8>)
 8000d0e:	f043 0301 	orr.w	r3, r3, #1
 8000d12:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d14:	4b26      	ldr	r3, [pc, #152]	@ (8000db0 <SystemInit+0xd8>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000d1a:	4b25      	ldr	r3, [pc, #148]	@ (8000db0 <SystemInit+0xd8>)
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	4924      	ldr	r1, [pc, #144]	@ (8000db0 <SystemInit+0xd8>)
 8000d20:	4b24      	ldr	r3, [pc, #144]	@ (8000db4 <SystemInit+0xdc>)
 8000d22:	4013      	ands	r3, r2
 8000d24:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d26:	4b21      	ldr	r3, [pc, #132]	@ (8000dac <SystemInit+0xd4>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f003 030c 	and.w	r3, r3, #12
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d007      	beq.n	8000d42 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d32:	4b1e      	ldr	r3, [pc, #120]	@ (8000dac <SystemInit+0xd4>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f023 030f 	bic.w	r3, r3, #15
 8000d3a:	4a1c      	ldr	r2, [pc, #112]	@ (8000dac <SystemInit+0xd4>)
 8000d3c:	f043 0303 	orr.w	r3, r3, #3
 8000d40:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8000d42:	4b1b      	ldr	r3, [pc, #108]	@ (8000db0 <SystemInit+0xd8>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8000d48:	4b19      	ldr	r3, [pc, #100]	@ (8000db0 <SystemInit+0xd8>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8000d4e:	4b18      	ldr	r3, [pc, #96]	@ (8000db0 <SystemInit+0xd8>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000d54:	4b16      	ldr	r3, [pc, #88]	@ (8000db0 <SystemInit+0xd8>)
 8000d56:	4a18      	ldr	r2, [pc, #96]	@ (8000db8 <SystemInit+0xe0>)
 8000d58:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000d5a:	4b15      	ldr	r3, [pc, #84]	@ (8000db0 <SystemInit+0xd8>)
 8000d5c:	4a17      	ldr	r2, [pc, #92]	@ (8000dbc <SystemInit+0xe4>)
 8000d5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000d60:	4b13      	ldr	r3, [pc, #76]	@ (8000db0 <SystemInit+0xd8>)
 8000d62:	4a17      	ldr	r2, [pc, #92]	@ (8000dc0 <SystemInit+0xe8>)
 8000d64:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000d66:	4b12      	ldr	r3, [pc, #72]	@ (8000db0 <SystemInit+0xd8>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000d6c:	4b10      	ldr	r3, [pc, #64]	@ (8000db0 <SystemInit+0xd8>)
 8000d6e:	4a14      	ldr	r2, [pc, #80]	@ (8000dc0 <SystemInit+0xe8>)
 8000d70:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000d72:	4b0f      	ldr	r3, [pc, #60]	@ (8000db0 <SystemInit+0xd8>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000d78:	4b0d      	ldr	r3, [pc, #52]	@ (8000db0 <SystemInit+0xd8>)
 8000d7a:	4a11      	ldr	r2, [pc, #68]	@ (8000dc0 <SystemInit+0xe8>)
 8000d7c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000db0 <SystemInit+0xd8>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d84:	4b0a      	ldr	r3, [pc, #40]	@ (8000db0 <SystemInit+0xd8>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a09      	ldr	r2, [pc, #36]	@ (8000db0 <SystemInit+0xd8>)
 8000d8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d8e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d90:	4b07      	ldr	r3, [pc, #28]	@ (8000db0 <SystemInit+0xd8>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000d96:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc4 <SystemInit+0xec>)
 8000d98:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000d9c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000d9e:	bf00      	nop
 8000da0:	46bd      	mov	sp, r7
 8000da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da6:	4770      	bx	lr
 8000da8:	e000ed00 	.word	0xe000ed00
 8000dac:	52002000 	.word	0x52002000
 8000db0:	58024400 	.word	0x58024400
 8000db4:	eaf6ed7f 	.word	0xeaf6ed7f
 8000db8:	02020200 	.word	0x02020200
 8000dbc:	01ff0000 	.word	0x01ff0000
 8000dc0:	01010280 	.word	0x01010280
 8000dc4:	52004000 	.word	0x52004000

08000dc8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000dcc:	4b22      	ldr	r3, [pc, #136]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000dce:	4a23      	ldr	r2, [pc, #140]	@ (8000e5c <MX_USART1_UART_Init+0x94>)
 8000dd0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dd2:	4b21      	ldr	r3, [pc, #132]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000dd4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dd8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dda:	4b1f      	ldr	r3, [pc, #124]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000de0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000de6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000dec:	4b1a      	ldr	r3, [pc, #104]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000dee:	220c      	movs	r2, #12
 8000df0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000df2:	4b19      	ldr	r3, [pc, #100]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000df8:	4b17      	ldr	r3, [pc, #92]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000dfe:	4b16      	ldr	r3, [pc, #88]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e04:	4b14      	ldr	r3, [pc, #80]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e0a:	4b13      	ldr	r3, [pc, #76]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e10:	4811      	ldr	r0, [pc, #68]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000e12:	f006 ff6f 	bl	8007cf4 <HAL_UART_Init>
 8000e16:	4603      	mov	r3, r0
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d001      	beq.n	8000e20 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000e1c:	f7ff fe4a 	bl	8000ab4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e20:	2100      	movs	r1, #0
 8000e22:	480d      	ldr	r0, [pc, #52]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000e24:	f008 f87b 	bl	8008f1e <HAL_UARTEx_SetTxFifoThreshold>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000e2e:	f7ff fe41 	bl	8000ab4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e32:	2100      	movs	r1, #0
 8000e34:	4808      	ldr	r0, [pc, #32]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000e36:	f008 f8b0 	bl	8008f9a <HAL_UARTEx_SetRxFifoThreshold>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000e40:	f7ff fe38 	bl	8000ab4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000e44:	4804      	ldr	r0, [pc, #16]	@ (8000e58 <MX_USART1_UART_Init+0x90>)
 8000e46:	f008 f831 	bl	8008eac <HAL_UARTEx_DisableFifoMode>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000e50:	f7ff fe30 	bl	8000ab4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e54:	bf00      	nop
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	24000214 	.word	0x24000214
 8000e5c:	40011000 	.word	0x40011000

08000e60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b0ba      	sub	sp, #232	@ 0xe8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e68:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	605a      	str	r2, [r3, #4]
 8000e72:	609a      	str	r2, [r3, #8]
 8000e74:	60da      	str	r2, [r3, #12]
 8000e76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e78:	f107 0310 	add.w	r3, r7, #16
 8000e7c:	22c0      	movs	r2, #192	@ 0xc0
 8000e7e:	2100      	movs	r1, #0
 8000e80:	4618      	mov	r0, r3
 8000e82:	f008 ff9b 	bl	8009dbc <memset>
  if(uartHandle->Instance==USART1)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	4a27      	ldr	r2, [pc, #156]	@ (8000f28 <HAL_UART_MspInit+0xc8>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	d146      	bne.n	8000f1e <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000e90:	f04f 0201 	mov.w	r2, #1
 8000e94:	f04f 0300 	mov.w	r3, #0
 8000e98:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ea2:	f107 0310 	add.w	r3, r7, #16
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f004 fe76 	bl	8005b98 <HAL_RCCEx_PeriphCLKConfig>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000eb2:	f7ff fdff 	bl	8000ab4 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000eb6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f2c <HAL_UART_MspInit+0xcc>)
 8000eb8:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000ebc:	4a1b      	ldr	r2, [pc, #108]	@ (8000f2c <HAL_UART_MspInit+0xcc>)
 8000ebe:	f043 0310 	orr.w	r3, r3, #16
 8000ec2:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 8000ec6:	4b19      	ldr	r3, [pc, #100]	@ (8000f2c <HAL_UART_MspInit+0xcc>)
 8000ec8:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8000ecc:	f003 0310 	and.w	r3, r3, #16
 8000ed0:	60fb      	str	r3, [r7, #12]
 8000ed2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed4:	4b15      	ldr	r3, [pc, #84]	@ (8000f2c <HAL_UART_MspInit+0xcc>)
 8000ed6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000eda:	4a14      	ldr	r2, [pc, #80]	@ (8000f2c <HAL_UART_MspInit+0xcc>)
 8000edc:	f043 0302 	orr.w	r3, r3, #2
 8000ee0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000ee4:	4b11      	ldr	r3, [pc, #68]	@ (8000f2c <HAL_UART_MspInit+0xcc>)
 8000ee6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000eea:	f003 0302 	and.w	r3, r3, #2
 8000eee:	60bb      	str	r3, [r7, #8]
 8000ef0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = dbg_UART_TX_Pin|dbg_UART_RX_Pin;
 8000ef2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000ef6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efa:	2302      	movs	r3, #2
 8000efc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f06:	2300      	movs	r3, #0
 8000f08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000f0c:	2304      	movs	r3, #4
 8000f0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f12:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f16:	4619      	mov	r1, r3
 8000f18:	4805      	ldr	r0, [pc, #20]	@ (8000f30 <HAL_UART_MspInit+0xd0>)
 8000f1a:	f002 f8f1 	bl	8003100 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000f1e:	bf00      	nop
 8000f20:	37e8      	adds	r7, #232	@ 0xe8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40011000 	.word	0x40011000
 8000f2c:	58024400 	.word	0x58024400
 8000f30:	58020400 	.word	0x58020400

08000f34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000f34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f6c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f38:	f7ff fece 	bl	8000cd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f3c:	480c      	ldr	r0, [pc, #48]	@ (8000f70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f3e:	490d      	ldr	r1, [pc, #52]	@ (8000f74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f40:	4a0d      	ldr	r2, [pc, #52]	@ (8000f78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f44:	e002      	b.n	8000f4c <LoopCopyDataInit>

08000f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f4a:	3304      	adds	r3, #4

08000f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f50:	d3f9      	bcc.n	8000f46 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f52:	4a0a      	ldr	r2, [pc, #40]	@ (8000f7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f54:	4c0a      	ldr	r4, [pc, #40]	@ (8000f80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f58:	e001      	b.n	8000f5e <LoopFillZerobss>

08000f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f5c:	3204      	adds	r2, #4

08000f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f60:	d3fb      	bcc.n	8000f5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f62:	f008 ff49 	bl	8009df8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f66:	f7ff fcc5 	bl	80008f4 <main>
  bx  lr
 8000f6a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f6c:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 8000f70:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000f74:	24000064 	.word	0x24000064
  ldr r2, =_sidata
 8000f78:	08009edc 	.word	0x08009edc
  ldr r2, =_sbss
 8000f7c:	24000064 	.word	0x24000064
  ldr r4, =_ebss
 8000f80:	240040dc 	.word	0x240040dc

08000f84 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f84:	e7fe      	b.n	8000f84 <ADC_IRQHandler>
	...

08000f88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f8e:	2003      	movs	r0, #3
 8000f90:	f000 f903 	bl	800119a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8000f94:	f004 fbe8 	bl	8005768 <HAL_RCC_GetSysClockFreq>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	4b15      	ldr	r3, [pc, #84]	@ (8000ff0 <HAL_Init+0x68>)
 8000f9c:	699b      	ldr	r3, [r3, #24]
 8000f9e:	0a1b      	lsrs	r3, r3, #8
 8000fa0:	f003 030f 	and.w	r3, r3, #15
 8000fa4:	4913      	ldr	r1, [pc, #76]	@ (8000ff4 <HAL_Init+0x6c>)
 8000fa6:	5ccb      	ldrb	r3, [r1, r3]
 8000fa8:	f003 031f 	and.w	r3, r3, #31
 8000fac:	fa22 f303 	lsr.w	r3, r2, r3
 8000fb0:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8000fb2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff0 <HAL_Init+0x68>)
 8000fb4:	699b      	ldr	r3, [r3, #24]
 8000fb6:	f003 030f 	and.w	r3, r3, #15
 8000fba:	4a0e      	ldr	r2, [pc, #56]	@ (8000ff4 <HAL_Init+0x6c>)
 8000fbc:	5cd3      	ldrb	r3, [r2, r3]
 8000fbe:	f003 031f 	and.w	r3, r3, #31
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	fa22 f303 	lsr.w	r3, r2, r3
 8000fc8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ff8 <HAL_Init+0x70>)
 8000fca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000fcc:	4a0b      	ldr	r2, [pc, #44]	@ (8000ffc <HAL_Init+0x74>)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fd2:	200f      	movs	r0, #15
 8000fd4:	f7ff fd92 	bl	8000afc <HAL_InitTick>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e002      	b.n	8000fe8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000fe2:	f7ff fd6d 	bl	8000ac0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fe6:	2300      	movs	r3, #0
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	58024400 	.word	0x58024400
 8000ff4:	08009e8c 	.word	0x08009e8c
 8000ff8:	24000004 	.word	0x24000004
 8000ffc:	24000000 	.word	0x24000000

08001000 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001004:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <HAL_IncTick+0x20>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	461a      	mov	r2, r3
 800100a:	4b06      	ldr	r3, [pc, #24]	@ (8001024 <HAL_IncTick+0x24>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4413      	add	r3, r2
 8001010:	4a04      	ldr	r2, [pc, #16]	@ (8001024 <HAL_IncTick+0x24>)
 8001012:	6013      	str	r3, [r2, #0]
}
 8001014:	bf00      	nop
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	2400000c 	.word	0x2400000c
 8001024:	240002a8 	.word	0x240002a8

08001028 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  return uwTick;
 800102c:	4b03      	ldr	r3, [pc, #12]	@ (800103c <HAL_GetTick+0x14>)
 800102e:	681b      	ldr	r3, [r3, #0]
}
 8001030:	4618      	mov	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	240002a8 	.word	0x240002a8

08001040 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f003 0307 	and.w	r3, r3, #7
 800104e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001050:	4b0b      	ldr	r3, [pc, #44]	@ (8001080 <__NVIC_SetPriorityGrouping+0x40>)
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001056:	68ba      	ldr	r2, [r7, #8]
 8001058:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800105c:	4013      	ands	r3, r2
 800105e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001068:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <__NVIC_SetPriorityGrouping+0x44>)
 800106a:	4313      	orrs	r3, r2
 800106c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800106e:	4a04      	ldr	r2, [pc, #16]	@ (8001080 <__NVIC_SetPriorityGrouping+0x40>)
 8001070:	68bb      	ldr	r3, [r7, #8]
 8001072:	60d3      	str	r3, [r2, #12]
}
 8001074:	bf00      	nop
 8001076:	3714      	adds	r7, #20
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	e000ed00 	.word	0xe000ed00
 8001084:	05fa0000 	.word	0x05fa0000

08001088 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800108c:	4b04      	ldr	r3, [pc, #16]	@ (80010a0 <__NVIC_GetPriorityGrouping+0x18>)
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	0a1b      	lsrs	r3, r3, #8
 8001092:	f003 0307 	and.w	r3, r3, #7
}
 8001096:	4618      	mov	r0, r3
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	e000ed00 	.word	0xe000ed00

080010a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	db0b      	blt.n	80010ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010b6:	88fb      	ldrh	r3, [r7, #6]
 80010b8:	f003 021f 	and.w	r2, r3, #31
 80010bc:	4907      	ldr	r1, [pc, #28]	@ (80010dc <__NVIC_EnableIRQ+0x38>)
 80010be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010c2:	095b      	lsrs	r3, r3, #5
 80010c4:	2001      	movs	r0, #1
 80010c6:	fa00 f202 	lsl.w	r2, r0, r2
 80010ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	e000e100 	.word	0xe000e100

080010e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	6039      	str	r1, [r7, #0]
 80010ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80010ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	db0a      	blt.n	800110a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	b2da      	uxtb	r2, r3
 80010f8:	490c      	ldr	r1, [pc, #48]	@ (800112c <__NVIC_SetPriority+0x4c>)
 80010fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80010fe:	0112      	lsls	r2, r2, #4
 8001100:	b2d2      	uxtb	r2, r2
 8001102:	440b      	add	r3, r1
 8001104:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001108:	e00a      	b.n	8001120 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	b2da      	uxtb	r2, r3
 800110e:	4908      	ldr	r1, [pc, #32]	@ (8001130 <__NVIC_SetPriority+0x50>)
 8001110:	88fb      	ldrh	r3, [r7, #6]
 8001112:	f003 030f 	and.w	r3, r3, #15
 8001116:	3b04      	subs	r3, #4
 8001118:	0112      	lsls	r2, r2, #4
 800111a:	b2d2      	uxtb	r2, r2
 800111c:	440b      	add	r3, r1
 800111e:	761a      	strb	r2, [r3, #24]
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	e000e100 	.word	0xe000e100
 8001130:	e000ed00 	.word	0xe000ed00

08001134 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001134:	b480      	push	{r7}
 8001136:	b089      	sub	sp, #36	@ 0x24
 8001138:	af00      	add	r7, sp, #0
 800113a:	60f8      	str	r0, [r7, #12]
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f003 0307 	and.w	r3, r3, #7
 8001146:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	f1c3 0307 	rsb	r3, r3, #7
 800114e:	2b04      	cmp	r3, #4
 8001150:	bf28      	it	cs
 8001152:	2304      	movcs	r3, #4
 8001154:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3304      	adds	r3, #4
 800115a:	2b06      	cmp	r3, #6
 800115c:	d902      	bls.n	8001164 <NVIC_EncodePriority+0x30>
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	3b03      	subs	r3, #3
 8001162:	e000      	b.n	8001166 <NVIC_EncodePriority+0x32>
 8001164:	2300      	movs	r3, #0
 8001166:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001168:	f04f 32ff 	mov.w	r2, #4294967295
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	43da      	mvns	r2, r3
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	401a      	ands	r2, r3
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800117c:	f04f 31ff 	mov.w	r1, #4294967295
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	fa01 f303 	lsl.w	r3, r1, r3
 8001186:	43d9      	mvns	r1, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800118c:	4313      	orrs	r3, r2
         );
}
 800118e:	4618      	mov	r0, r3
 8001190:	3724      	adds	r7, #36	@ 0x24
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr

0800119a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	b082      	sub	sp, #8
 800119e:	af00      	add	r7, sp, #0
 80011a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f7ff ff4c 	bl	8001040 <__NVIC_SetPriorityGrouping>
}
 80011a8:	bf00      	nop
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	60b9      	str	r1, [r7, #8]
 80011ba:	607a      	str	r2, [r7, #4]
 80011bc:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011be:	f7ff ff63 	bl	8001088 <__NVIC_GetPriorityGrouping>
 80011c2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011c4:	687a      	ldr	r2, [r7, #4]
 80011c6:	68b9      	ldr	r1, [r7, #8]
 80011c8:	6978      	ldr	r0, [r7, #20]
 80011ca:	f7ff ffb3 	bl	8001134 <NVIC_EncodePriority>
 80011ce:	4602      	mov	r2, r0
 80011d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011d4:	4611      	mov	r1, r2
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff ff82 	bl	80010e0 <__NVIC_SetPriority>
}
 80011dc:	bf00      	nop
 80011de:	3718      	adds	r7, #24
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	4603      	mov	r3, r0
 80011ec:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff ff56 	bl	80010a4 <__NVIC_EnableIRQ>
}
 80011f8:	bf00      	nop
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b086      	sub	sp, #24
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001208:	f7ff ff0e 	bl	8001028 <HAL_GetTick>
 800120c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d101      	bne.n	8001218 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001214:	2301      	movs	r3, #1
 8001216:	e37d      	b.n	8001914 <HAL_DMA_Init+0x714>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a66      	ldr	r2, [pc, #408]	@ (80013b8 <HAL_DMA_Init+0x1b8>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d04a      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a65      	ldr	r2, [pc, #404]	@ (80013bc <HAL_DMA_Init+0x1bc>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d045      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a63      	ldr	r2, [pc, #396]	@ (80013c0 <HAL_DMA_Init+0x1c0>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d040      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a62      	ldr	r2, [pc, #392]	@ (80013c4 <HAL_DMA_Init+0x1c4>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d03b      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a60      	ldr	r2, [pc, #384]	@ (80013c8 <HAL_DMA_Init+0x1c8>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d036      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a5f      	ldr	r2, [pc, #380]	@ (80013cc <HAL_DMA_Init+0x1cc>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d031      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a5d      	ldr	r2, [pc, #372]	@ (80013d0 <HAL_DMA_Init+0x1d0>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d02c      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a5c      	ldr	r2, [pc, #368]	@ (80013d4 <HAL_DMA_Init+0x1d4>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d027      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a5a      	ldr	r2, [pc, #360]	@ (80013d8 <HAL_DMA_Init+0x1d8>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d022      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a59      	ldr	r2, [pc, #356]	@ (80013dc <HAL_DMA_Init+0x1dc>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d01d      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a57      	ldr	r2, [pc, #348]	@ (80013e0 <HAL_DMA_Init+0x1e0>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d018      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4a56      	ldr	r2, [pc, #344]	@ (80013e4 <HAL_DMA_Init+0x1e4>)
 800128c:	4293      	cmp	r3, r2
 800128e:	d013      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a54      	ldr	r2, [pc, #336]	@ (80013e8 <HAL_DMA_Init+0x1e8>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d00e      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a53      	ldr	r2, [pc, #332]	@ (80013ec <HAL_DMA_Init+0x1ec>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d009      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a51      	ldr	r2, [pc, #324]	@ (80013f0 <HAL_DMA_Init+0x1f0>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d004      	beq.n	80012b8 <HAL_DMA_Init+0xb8>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a50      	ldr	r2, [pc, #320]	@ (80013f4 <HAL_DMA_Init+0x1f4>)
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d101      	bne.n	80012bc <HAL_DMA_Init+0xbc>
 80012b8:	2301      	movs	r3, #1
 80012ba:	e000      	b.n	80012be <HAL_DMA_Init+0xbe>
 80012bc:	2300      	movs	r3, #0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f000 813c 	beq.w	800153c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2202      	movs	r2, #2
 80012c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2200      	movs	r2, #0
 80012d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a37      	ldr	r2, [pc, #220]	@ (80013b8 <HAL_DMA_Init+0x1b8>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d04a      	beq.n	8001374 <HAL_DMA_Init+0x174>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a36      	ldr	r2, [pc, #216]	@ (80013bc <HAL_DMA_Init+0x1bc>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d045      	beq.n	8001374 <HAL_DMA_Init+0x174>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a34      	ldr	r2, [pc, #208]	@ (80013c0 <HAL_DMA_Init+0x1c0>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d040      	beq.n	8001374 <HAL_DMA_Init+0x174>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a33      	ldr	r2, [pc, #204]	@ (80013c4 <HAL_DMA_Init+0x1c4>)
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d03b      	beq.n	8001374 <HAL_DMA_Init+0x174>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a31      	ldr	r2, [pc, #196]	@ (80013c8 <HAL_DMA_Init+0x1c8>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d036      	beq.n	8001374 <HAL_DMA_Init+0x174>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a30      	ldr	r2, [pc, #192]	@ (80013cc <HAL_DMA_Init+0x1cc>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d031      	beq.n	8001374 <HAL_DMA_Init+0x174>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a2e      	ldr	r2, [pc, #184]	@ (80013d0 <HAL_DMA_Init+0x1d0>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d02c      	beq.n	8001374 <HAL_DMA_Init+0x174>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a2d      	ldr	r2, [pc, #180]	@ (80013d4 <HAL_DMA_Init+0x1d4>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d027      	beq.n	8001374 <HAL_DMA_Init+0x174>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a2b      	ldr	r2, [pc, #172]	@ (80013d8 <HAL_DMA_Init+0x1d8>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d022      	beq.n	8001374 <HAL_DMA_Init+0x174>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a2a      	ldr	r2, [pc, #168]	@ (80013dc <HAL_DMA_Init+0x1dc>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d01d      	beq.n	8001374 <HAL_DMA_Init+0x174>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a28      	ldr	r2, [pc, #160]	@ (80013e0 <HAL_DMA_Init+0x1e0>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d018      	beq.n	8001374 <HAL_DMA_Init+0x174>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a27      	ldr	r2, [pc, #156]	@ (80013e4 <HAL_DMA_Init+0x1e4>)
 8001348:	4293      	cmp	r3, r2
 800134a:	d013      	beq.n	8001374 <HAL_DMA_Init+0x174>
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a25      	ldr	r2, [pc, #148]	@ (80013e8 <HAL_DMA_Init+0x1e8>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d00e      	beq.n	8001374 <HAL_DMA_Init+0x174>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a24      	ldr	r2, [pc, #144]	@ (80013ec <HAL_DMA_Init+0x1ec>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d009      	beq.n	8001374 <HAL_DMA_Init+0x174>
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a22      	ldr	r2, [pc, #136]	@ (80013f0 <HAL_DMA_Init+0x1f0>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d004      	beq.n	8001374 <HAL_DMA_Init+0x174>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a21      	ldr	r2, [pc, #132]	@ (80013f4 <HAL_DMA_Init+0x1f4>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d108      	bne.n	8001386 <HAL_DMA_Init+0x186>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f022 0201 	bic.w	r2, r2, #1
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	e007      	b.n	8001396 <HAL_DMA_Init+0x196>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	681a      	ldr	r2, [r3, #0]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f022 0201 	bic.w	r2, r2, #1
 8001394:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001396:	e02f      	b.n	80013f8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001398:	f7ff fe46 	bl	8001028 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2b05      	cmp	r3, #5
 80013a4:	d928      	bls.n	80013f8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2220      	movs	r2, #32
 80013aa:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2203      	movs	r2, #3
 80013b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80013b4:	2301      	movs	r3, #1
 80013b6:	e2ad      	b.n	8001914 <HAL_DMA_Init+0x714>
 80013b8:	40020010 	.word	0x40020010
 80013bc:	40020028 	.word	0x40020028
 80013c0:	40020040 	.word	0x40020040
 80013c4:	40020058 	.word	0x40020058
 80013c8:	40020070 	.word	0x40020070
 80013cc:	40020088 	.word	0x40020088
 80013d0:	400200a0 	.word	0x400200a0
 80013d4:	400200b8 	.word	0x400200b8
 80013d8:	40020410 	.word	0x40020410
 80013dc:	40020428 	.word	0x40020428
 80013e0:	40020440 	.word	0x40020440
 80013e4:	40020458 	.word	0x40020458
 80013e8:	40020470 	.word	0x40020470
 80013ec:	40020488 	.word	0x40020488
 80013f0:	400204a0 	.word	0x400204a0
 80013f4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	2b00      	cmp	r3, #0
 8001404:	d1c8      	bne.n	8001398 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800140e:	697a      	ldr	r2, [r7, #20]
 8001410:	4b73      	ldr	r3, [pc, #460]	@ (80015e0 <HAL_DMA_Init+0x3e0>)
 8001412:	4013      	ands	r3, r2
 8001414:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800141e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	691b      	ldr	r3, [r3, #16]
 8001424:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800142a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001436:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6a1b      	ldr	r3, [r3, #32]
 800143c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800143e:	697a      	ldr	r2, [r7, #20]
 8001440:	4313      	orrs	r3, r2
 8001442:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001448:	2b04      	cmp	r3, #4
 800144a:	d107      	bne.n	800145c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001454:	4313      	orrs	r3, r2
 8001456:	697a      	ldr	r2, [r7, #20]
 8001458:	4313      	orrs	r3, r2
 800145a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	2b28      	cmp	r3, #40	@ 0x28
 8001462:	d903      	bls.n	800146c <HAL_DMA_Init+0x26c>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	2b2e      	cmp	r3, #46	@ 0x2e
 800146a:	d91f      	bls.n	80014ac <HAL_DMA_Init+0x2ac>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	2b3e      	cmp	r3, #62	@ 0x3e
 8001472:	d903      	bls.n	800147c <HAL_DMA_Init+0x27c>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	2b42      	cmp	r3, #66	@ 0x42
 800147a:	d917      	bls.n	80014ac <HAL_DMA_Init+0x2ac>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	2b46      	cmp	r3, #70	@ 0x46
 8001482:	d903      	bls.n	800148c <HAL_DMA_Init+0x28c>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	2b48      	cmp	r3, #72	@ 0x48
 800148a:	d90f      	bls.n	80014ac <HAL_DMA_Init+0x2ac>
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	2b4e      	cmp	r3, #78	@ 0x4e
 8001492:	d903      	bls.n	800149c <HAL_DMA_Init+0x29c>
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	2b52      	cmp	r3, #82	@ 0x52
 800149a:	d907      	bls.n	80014ac <HAL_DMA_Init+0x2ac>
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	2b73      	cmp	r3, #115	@ 0x73
 80014a2:	d905      	bls.n	80014b0 <HAL_DMA_Init+0x2b0>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	2b77      	cmp	r3, #119	@ 0x77
 80014aa:	d801      	bhi.n	80014b0 <HAL_DMA_Init+0x2b0>
 80014ac:	2301      	movs	r3, #1
 80014ae:	e000      	b.n	80014b2 <HAL_DMA_Init+0x2b2>
 80014b0:	2300      	movs	r3, #0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d003      	beq.n	80014be <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80014bc:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	697a      	ldr	r2, [r7, #20]
 80014c4:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	695b      	ldr	r3, [r3, #20]
 80014cc:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	f023 0307 	bic.w	r3, r3, #7
 80014d4:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014da:	697a      	ldr	r2, [r7, #20]
 80014dc:	4313      	orrs	r3, r2
 80014de:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014e4:	2b04      	cmp	r3, #4
 80014e6:	d117      	bne.n	8001518 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ec:	697a      	ldr	r2, [r7, #20]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d00e      	beq.n	8001518 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80014fa:	6878      	ldr	r0, [r7, #4]
 80014fc:	f001 fc76 	bl	8002dec <DMA_CheckFifoParam>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d008      	beq.n	8001518 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2240      	movs	r2, #64	@ 0x40
 800150a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2201      	movs	r2, #1
 8001510:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e1fd      	b.n	8001914 <HAL_DMA_Init+0x714>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	697a      	ldr	r2, [r7, #20]
 800151e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f001 fbb1 	bl	8002c88 <DMA_CalcBaseAndBitshift>
 8001526:	4603      	mov	r3, r0
 8001528:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800152e:	f003 031f 	and.w	r3, r3, #31
 8001532:	223f      	movs	r2, #63	@ 0x3f
 8001534:	409a      	lsls	r2, r3
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	609a      	str	r2, [r3, #8]
 800153a:	e0fd      	b.n	8001738 <HAL_DMA_Init+0x538>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a28      	ldr	r2, [pc, #160]	@ (80015e4 <HAL_DMA_Init+0x3e4>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d04a      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a27      	ldr	r2, [pc, #156]	@ (80015e8 <HAL_DMA_Init+0x3e8>)
 800154c:	4293      	cmp	r3, r2
 800154e:	d045      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a25      	ldr	r2, [pc, #148]	@ (80015ec <HAL_DMA_Init+0x3ec>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d040      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	4a24      	ldr	r2, [pc, #144]	@ (80015f0 <HAL_DMA_Init+0x3f0>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d03b      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a22      	ldr	r2, [pc, #136]	@ (80015f4 <HAL_DMA_Init+0x3f4>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d036      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a21      	ldr	r2, [pc, #132]	@ (80015f8 <HAL_DMA_Init+0x3f8>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d031      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a1f      	ldr	r2, [pc, #124]	@ (80015fc <HAL_DMA_Init+0x3fc>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d02c      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a1e      	ldr	r2, [pc, #120]	@ (8001600 <HAL_DMA_Init+0x400>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d027      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a1c      	ldr	r2, [pc, #112]	@ (8001604 <HAL_DMA_Init+0x404>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d022      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a1b      	ldr	r2, [pc, #108]	@ (8001608 <HAL_DMA_Init+0x408>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d01d      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a19      	ldr	r2, [pc, #100]	@ (800160c <HAL_DMA_Init+0x40c>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d018      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a18      	ldr	r2, [pc, #96]	@ (8001610 <HAL_DMA_Init+0x410>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d013      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a16      	ldr	r2, [pc, #88]	@ (8001614 <HAL_DMA_Init+0x414>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d00e      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a15      	ldr	r2, [pc, #84]	@ (8001618 <HAL_DMA_Init+0x418>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d009      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4a13      	ldr	r2, [pc, #76]	@ (800161c <HAL_DMA_Init+0x41c>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d004      	beq.n	80015dc <HAL_DMA_Init+0x3dc>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a12      	ldr	r2, [pc, #72]	@ (8001620 <HAL_DMA_Init+0x420>)
 80015d8:	4293      	cmp	r3, r2
 80015da:	d123      	bne.n	8001624 <HAL_DMA_Init+0x424>
 80015dc:	2301      	movs	r3, #1
 80015de:	e022      	b.n	8001626 <HAL_DMA_Init+0x426>
 80015e0:	fe10803f 	.word	0xfe10803f
 80015e4:	48022c08 	.word	0x48022c08
 80015e8:	48022c1c 	.word	0x48022c1c
 80015ec:	48022c30 	.word	0x48022c30
 80015f0:	48022c44 	.word	0x48022c44
 80015f4:	48022c58 	.word	0x48022c58
 80015f8:	48022c6c 	.word	0x48022c6c
 80015fc:	48022c80 	.word	0x48022c80
 8001600:	48022c94 	.word	0x48022c94
 8001604:	58025408 	.word	0x58025408
 8001608:	5802541c 	.word	0x5802541c
 800160c:	58025430 	.word	0x58025430
 8001610:	58025444 	.word	0x58025444
 8001614:	58025458 	.word	0x58025458
 8001618:	5802546c 	.word	0x5802546c
 800161c:	58025480 	.word	0x58025480
 8001620:	58025494 	.word	0x58025494
 8001624:	2300      	movs	r3, #0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d07d      	beq.n	8001726 <HAL_DMA_Init+0x526>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a7f      	ldr	r2, [pc, #508]	@ (800182c <HAL_DMA_Init+0x62c>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d021      	beq.n	8001678 <HAL_DMA_Init+0x478>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a7d      	ldr	r2, [pc, #500]	@ (8001830 <HAL_DMA_Init+0x630>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d01c      	beq.n	8001678 <HAL_DMA_Init+0x478>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a7c      	ldr	r2, [pc, #496]	@ (8001834 <HAL_DMA_Init+0x634>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d017      	beq.n	8001678 <HAL_DMA_Init+0x478>
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a7a      	ldr	r2, [pc, #488]	@ (8001838 <HAL_DMA_Init+0x638>)
 800164e:	4293      	cmp	r3, r2
 8001650:	d012      	beq.n	8001678 <HAL_DMA_Init+0x478>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a79      	ldr	r2, [pc, #484]	@ (800183c <HAL_DMA_Init+0x63c>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d00d      	beq.n	8001678 <HAL_DMA_Init+0x478>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a77      	ldr	r2, [pc, #476]	@ (8001840 <HAL_DMA_Init+0x640>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d008      	beq.n	8001678 <HAL_DMA_Init+0x478>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a76      	ldr	r2, [pc, #472]	@ (8001844 <HAL_DMA_Init+0x644>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d003      	beq.n	8001678 <HAL_DMA_Init+0x478>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a74      	ldr	r2, [pc, #464]	@ (8001848 <HAL_DMA_Init+0x648>)
 8001676:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2202      	movs	r2, #2
 800167c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001690:	697a      	ldr	r2, [r7, #20]
 8001692:	4b6e      	ldr	r3, [pc, #440]	@ (800184c <HAL_DMA_Init+0x64c>)
 8001694:	4013      	ands	r3, r2
 8001696:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	2b40      	cmp	r3, #64	@ 0x40
 800169e:	d008      	beq.n	80016b2 <HAL_DMA_Init+0x4b2>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	2b80      	cmp	r3, #128	@ 0x80
 80016a6:	d102      	bne.n	80016ae <HAL_DMA_Init+0x4ae>
 80016a8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80016ac:	e002      	b.n	80016b4 <HAL_DMA_Init+0x4b4>
 80016ae:	2300      	movs	r3, #0
 80016b0:	e000      	b.n	80016b4 <HAL_DMA_Init+0x4b4>
 80016b2:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	68d2      	ldr	r2, [r2, #12]
 80016b8:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80016ba:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	691b      	ldr	r3, [r3, #16]
 80016c0:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80016c2:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	695b      	ldr	r3, [r3, #20]
 80016c8:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80016ca:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80016d2:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	69db      	ldr	r3, [r3, #28]
 80016d8:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80016da:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6a1b      	ldr	r3, [r3, #32]
 80016e0:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80016e2:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80016e4:	697a      	ldr	r2, [r7, #20]
 80016e6:	4313      	orrs	r3, r2
 80016e8:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	697a      	ldr	r2, [r7, #20]
 80016f0:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	461a      	mov	r2, r3
 80016f8:	4b55      	ldr	r3, [pc, #340]	@ (8001850 <HAL_DMA_Init+0x650>)
 80016fa:	4413      	add	r3, r2
 80016fc:	4a55      	ldr	r2, [pc, #340]	@ (8001854 <HAL_DMA_Init+0x654>)
 80016fe:	fba2 2303 	umull	r2, r3, r2, r3
 8001702:	091b      	lsrs	r3, r3, #4
 8001704:	009a      	lsls	r2, r3, #2
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f001 fabc 	bl	8002c88 <DMA_CalcBaseAndBitshift>
 8001710:	4603      	mov	r3, r0
 8001712:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001718:	f003 031f 	and.w	r3, r3, #31
 800171c:	2201      	movs	r2, #1
 800171e:	409a      	lsls	r2, r3
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	605a      	str	r2, [r3, #4]
 8001724:	e008      	b.n	8001738 <HAL_DMA_Init+0x538>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2240      	movs	r2, #64	@ 0x40
 800172a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2203      	movs	r2, #3
 8001730:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e0ed      	b.n	8001914 <HAL_DMA_Init+0x714>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a46      	ldr	r2, [pc, #280]	@ (8001858 <HAL_DMA_Init+0x658>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d072      	beq.n	8001828 <HAL_DMA_Init+0x628>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a45      	ldr	r2, [pc, #276]	@ (800185c <HAL_DMA_Init+0x65c>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d06d      	beq.n	8001828 <HAL_DMA_Init+0x628>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a43      	ldr	r2, [pc, #268]	@ (8001860 <HAL_DMA_Init+0x660>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d068      	beq.n	8001828 <HAL_DMA_Init+0x628>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a42      	ldr	r2, [pc, #264]	@ (8001864 <HAL_DMA_Init+0x664>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d063      	beq.n	8001828 <HAL_DMA_Init+0x628>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a40      	ldr	r2, [pc, #256]	@ (8001868 <HAL_DMA_Init+0x668>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d05e      	beq.n	8001828 <HAL_DMA_Init+0x628>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a3f      	ldr	r2, [pc, #252]	@ (800186c <HAL_DMA_Init+0x66c>)
 8001770:	4293      	cmp	r3, r2
 8001772:	d059      	beq.n	8001828 <HAL_DMA_Init+0x628>
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a3d      	ldr	r2, [pc, #244]	@ (8001870 <HAL_DMA_Init+0x670>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d054      	beq.n	8001828 <HAL_DMA_Init+0x628>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a3c      	ldr	r2, [pc, #240]	@ (8001874 <HAL_DMA_Init+0x674>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d04f      	beq.n	8001828 <HAL_DMA_Init+0x628>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a3a      	ldr	r2, [pc, #232]	@ (8001878 <HAL_DMA_Init+0x678>)
 800178e:	4293      	cmp	r3, r2
 8001790:	d04a      	beq.n	8001828 <HAL_DMA_Init+0x628>
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a39      	ldr	r2, [pc, #228]	@ (800187c <HAL_DMA_Init+0x67c>)
 8001798:	4293      	cmp	r3, r2
 800179a:	d045      	beq.n	8001828 <HAL_DMA_Init+0x628>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a37      	ldr	r2, [pc, #220]	@ (8001880 <HAL_DMA_Init+0x680>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d040      	beq.n	8001828 <HAL_DMA_Init+0x628>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a36      	ldr	r2, [pc, #216]	@ (8001884 <HAL_DMA_Init+0x684>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d03b      	beq.n	8001828 <HAL_DMA_Init+0x628>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a34      	ldr	r2, [pc, #208]	@ (8001888 <HAL_DMA_Init+0x688>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d036      	beq.n	8001828 <HAL_DMA_Init+0x628>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4a33      	ldr	r2, [pc, #204]	@ (800188c <HAL_DMA_Init+0x68c>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d031      	beq.n	8001828 <HAL_DMA_Init+0x628>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a31      	ldr	r2, [pc, #196]	@ (8001890 <HAL_DMA_Init+0x690>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d02c      	beq.n	8001828 <HAL_DMA_Init+0x628>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a30      	ldr	r2, [pc, #192]	@ (8001894 <HAL_DMA_Init+0x694>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d027      	beq.n	8001828 <HAL_DMA_Init+0x628>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a13      	ldr	r2, [pc, #76]	@ (800182c <HAL_DMA_Init+0x62c>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d022      	beq.n	8001828 <HAL_DMA_Init+0x628>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a12      	ldr	r2, [pc, #72]	@ (8001830 <HAL_DMA_Init+0x630>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d01d      	beq.n	8001828 <HAL_DMA_Init+0x628>
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a10      	ldr	r2, [pc, #64]	@ (8001834 <HAL_DMA_Init+0x634>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d018      	beq.n	8001828 <HAL_DMA_Init+0x628>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4a0f      	ldr	r2, [pc, #60]	@ (8001838 <HAL_DMA_Init+0x638>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d013      	beq.n	8001828 <HAL_DMA_Init+0x628>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a0d      	ldr	r2, [pc, #52]	@ (800183c <HAL_DMA_Init+0x63c>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d00e      	beq.n	8001828 <HAL_DMA_Init+0x628>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a0c      	ldr	r2, [pc, #48]	@ (8001840 <HAL_DMA_Init+0x640>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d009      	beq.n	8001828 <HAL_DMA_Init+0x628>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a0a      	ldr	r2, [pc, #40]	@ (8001844 <HAL_DMA_Init+0x644>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d004      	beq.n	8001828 <HAL_DMA_Init+0x628>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a09      	ldr	r2, [pc, #36]	@ (8001848 <HAL_DMA_Init+0x648>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d137      	bne.n	8001898 <HAL_DMA_Init+0x698>
 8001828:	2301      	movs	r3, #1
 800182a:	e036      	b.n	800189a <HAL_DMA_Init+0x69a>
 800182c:	58025408 	.word	0x58025408
 8001830:	5802541c 	.word	0x5802541c
 8001834:	58025430 	.word	0x58025430
 8001838:	58025444 	.word	0x58025444
 800183c:	58025458 	.word	0x58025458
 8001840:	5802546c 	.word	0x5802546c
 8001844:	58025480 	.word	0x58025480
 8001848:	58025494 	.word	0x58025494
 800184c:	fffe000f 	.word	0xfffe000f
 8001850:	a7fdabf8 	.word	0xa7fdabf8
 8001854:	cccccccd 	.word	0xcccccccd
 8001858:	40020010 	.word	0x40020010
 800185c:	40020028 	.word	0x40020028
 8001860:	40020040 	.word	0x40020040
 8001864:	40020058 	.word	0x40020058
 8001868:	40020070 	.word	0x40020070
 800186c:	40020088 	.word	0x40020088
 8001870:	400200a0 	.word	0x400200a0
 8001874:	400200b8 	.word	0x400200b8
 8001878:	40020410 	.word	0x40020410
 800187c:	40020428 	.word	0x40020428
 8001880:	40020440 	.word	0x40020440
 8001884:	40020458 	.word	0x40020458
 8001888:	40020470 	.word	0x40020470
 800188c:	40020488 	.word	0x40020488
 8001890:	400204a0 	.word	0x400204a0
 8001894:	400204b8 	.word	0x400204b8
 8001898:	2300      	movs	r3, #0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d032      	beq.n	8001904 <HAL_DMA_Init+0x704>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f001 fb20 	bl	8002ee4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	2b80      	cmp	r3, #128	@ 0x80
 80018aa:	d102      	bne.n	80018b2 <HAL_DMA_Init+0x6b2>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685a      	ldr	r2, [r3, #4]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ba:	b2d2      	uxtb	r2, r2
 80018bc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80018c6:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d010      	beq.n	80018f2 <HAL_DMA_Init+0x6f2>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	2b08      	cmp	r3, #8
 80018d6:	d80c      	bhi.n	80018f2 <HAL_DMA_Init+0x6f2>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f001 fb9d 	bl	8003018 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	e008      	b.n	8001904 <HAL_DMA_Init+0x704>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2200      	movs	r2, #0
 80018f6:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2200      	movs	r2, #0
 80018fc:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2200      	movs	r2, #0
 8001902:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2200      	movs	r2, #0
 8001908:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2201      	movs	r2, #1
 800190e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001912:	2300      	movs	r3, #0
}
 8001914:	4618      	mov	r0, r3
 8001916:	3718      	adds	r7, #24
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}

0800191c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800192a:	2301      	movs	r3, #1
 800192c:	e237      	b.n	8001d9e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b02      	cmp	r3, #2
 8001938:	d004      	beq.n	8001944 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2280      	movs	r2, #128	@ 0x80
 800193e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	e22c      	b.n	8001d9e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a5c      	ldr	r2, [pc, #368]	@ (8001abc <HAL_DMA_Abort_IT+0x1a0>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d04a      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a5b      	ldr	r2, [pc, #364]	@ (8001ac0 <HAL_DMA_Abort_IT+0x1a4>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d045      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a59      	ldr	r2, [pc, #356]	@ (8001ac4 <HAL_DMA_Abort_IT+0x1a8>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d040      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a58      	ldr	r2, [pc, #352]	@ (8001ac8 <HAL_DMA_Abort_IT+0x1ac>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d03b      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a56      	ldr	r2, [pc, #344]	@ (8001acc <HAL_DMA_Abort_IT+0x1b0>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d036      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a55      	ldr	r2, [pc, #340]	@ (8001ad0 <HAL_DMA_Abort_IT+0x1b4>)
 800197c:	4293      	cmp	r3, r2
 800197e:	d031      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a53      	ldr	r2, [pc, #332]	@ (8001ad4 <HAL_DMA_Abort_IT+0x1b8>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d02c      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4a52      	ldr	r2, [pc, #328]	@ (8001ad8 <HAL_DMA_Abort_IT+0x1bc>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d027      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a50      	ldr	r2, [pc, #320]	@ (8001adc <HAL_DMA_Abort_IT+0x1c0>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d022      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a4f      	ldr	r2, [pc, #316]	@ (8001ae0 <HAL_DMA_Abort_IT+0x1c4>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d01d      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a4d      	ldr	r2, [pc, #308]	@ (8001ae4 <HAL_DMA_Abort_IT+0x1c8>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d018      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4a4c      	ldr	r2, [pc, #304]	@ (8001ae8 <HAL_DMA_Abort_IT+0x1cc>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d013      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a4a      	ldr	r2, [pc, #296]	@ (8001aec <HAL_DMA_Abort_IT+0x1d0>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d00e      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a49      	ldr	r2, [pc, #292]	@ (8001af0 <HAL_DMA_Abort_IT+0x1d4>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d009      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a47      	ldr	r2, [pc, #284]	@ (8001af4 <HAL_DMA_Abort_IT+0x1d8>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d004      	beq.n	80019e4 <HAL_DMA_Abort_IT+0xc8>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a46      	ldr	r2, [pc, #280]	@ (8001af8 <HAL_DMA_Abort_IT+0x1dc>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d101      	bne.n	80019e8 <HAL_DMA_Abort_IT+0xcc>
 80019e4:	2301      	movs	r3, #1
 80019e6:	e000      	b.n	80019ea <HAL_DMA_Abort_IT+0xce>
 80019e8:	2300      	movs	r3, #0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	f000 8086 	beq.w	8001afc <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2204      	movs	r2, #4
 80019f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a2f      	ldr	r2, [pc, #188]	@ (8001abc <HAL_DMA_Abort_IT+0x1a0>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d04a      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a2e      	ldr	r2, [pc, #184]	@ (8001ac0 <HAL_DMA_Abort_IT+0x1a4>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d045      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a2c      	ldr	r2, [pc, #176]	@ (8001ac4 <HAL_DMA_Abort_IT+0x1a8>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d040      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a2b      	ldr	r2, [pc, #172]	@ (8001ac8 <HAL_DMA_Abort_IT+0x1ac>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d03b      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a29      	ldr	r2, [pc, #164]	@ (8001acc <HAL_DMA_Abort_IT+0x1b0>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d036      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a28      	ldr	r2, [pc, #160]	@ (8001ad0 <HAL_DMA_Abort_IT+0x1b4>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d031      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a26      	ldr	r2, [pc, #152]	@ (8001ad4 <HAL_DMA_Abort_IT+0x1b8>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d02c      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a25      	ldr	r2, [pc, #148]	@ (8001ad8 <HAL_DMA_Abort_IT+0x1bc>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d027      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a23      	ldr	r2, [pc, #140]	@ (8001adc <HAL_DMA_Abort_IT+0x1c0>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d022      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a22      	ldr	r2, [pc, #136]	@ (8001ae0 <HAL_DMA_Abort_IT+0x1c4>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d01d      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a20      	ldr	r2, [pc, #128]	@ (8001ae4 <HAL_DMA_Abort_IT+0x1c8>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d018      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a1f      	ldr	r2, [pc, #124]	@ (8001ae8 <HAL_DMA_Abort_IT+0x1cc>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d013      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a1d      	ldr	r2, [pc, #116]	@ (8001aec <HAL_DMA_Abort_IT+0x1d0>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d00e      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a1c      	ldr	r2, [pc, #112]	@ (8001af0 <HAL_DMA_Abort_IT+0x1d4>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d009      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a1a      	ldr	r2, [pc, #104]	@ (8001af4 <HAL_DMA_Abort_IT+0x1d8>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d004      	beq.n	8001a98 <HAL_DMA_Abort_IT+0x17c>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a19      	ldr	r2, [pc, #100]	@ (8001af8 <HAL_DMA_Abort_IT+0x1dc>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d108      	bne.n	8001aaa <HAL_DMA_Abort_IT+0x18e>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f022 0201 	bic.w	r2, r2, #1
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	e178      	b.n	8001d9c <HAL_DMA_Abort_IT+0x480>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f022 0201 	bic.w	r2, r2, #1
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	e16f      	b.n	8001d9c <HAL_DMA_Abort_IT+0x480>
 8001abc:	40020010 	.word	0x40020010
 8001ac0:	40020028 	.word	0x40020028
 8001ac4:	40020040 	.word	0x40020040
 8001ac8:	40020058 	.word	0x40020058
 8001acc:	40020070 	.word	0x40020070
 8001ad0:	40020088 	.word	0x40020088
 8001ad4:	400200a0 	.word	0x400200a0
 8001ad8:	400200b8 	.word	0x400200b8
 8001adc:	40020410 	.word	0x40020410
 8001ae0:	40020428 	.word	0x40020428
 8001ae4:	40020440 	.word	0x40020440
 8001ae8:	40020458 	.word	0x40020458
 8001aec:	40020470 	.word	0x40020470
 8001af0:	40020488 	.word	0x40020488
 8001af4:	400204a0 	.word	0x400204a0
 8001af8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f022 020e 	bic.w	r2, r2, #14
 8001b0a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a6c      	ldr	r2, [pc, #432]	@ (8001cc4 <HAL_DMA_Abort_IT+0x3a8>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d04a      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a6b      	ldr	r2, [pc, #428]	@ (8001cc8 <HAL_DMA_Abort_IT+0x3ac>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d045      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a69      	ldr	r2, [pc, #420]	@ (8001ccc <HAL_DMA_Abort_IT+0x3b0>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d040      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a68      	ldr	r2, [pc, #416]	@ (8001cd0 <HAL_DMA_Abort_IT+0x3b4>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d03b      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a66      	ldr	r2, [pc, #408]	@ (8001cd4 <HAL_DMA_Abort_IT+0x3b8>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	d036      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4a65      	ldr	r2, [pc, #404]	@ (8001cd8 <HAL_DMA_Abort_IT+0x3bc>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d031      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a63      	ldr	r2, [pc, #396]	@ (8001cdc <HAL_DMA_Abort_IT+0x3c0>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d02c      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a62      	ldr	r2, [pc, #392]	@ (8001ce0 <HAL_DMA_Abort_IT+0x3c4>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d027      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a60      	ldr	r2, [pc, #384]	@ (8001ce4 <HAL_DMA_Abort_IT+0x3c8>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d022      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a5f      	ldr	r2, [pc, #380]	@ (8001ce8 <HAL_DMA_Abort_IT+0x3cc>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d01d      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a5d      	ldr	r2, [pc, #372]	@ (8001cec <HAL_DMA_Abort_IT+0x3d0>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d018      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a5c      	ldr	r2, [pc, #368]	@ (8001cf0 <HAL_DMA_Abort_IT+0x3d4>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d013      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a5a      	ldr	r2, [pc, #360]	@ (8001cf4 <HAL_DMA_Abort_IT+0x3d8>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d00e      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a59      	ldr	r2, [pc, #356]	@ (8001cf8 <HAL_DMA_Abort_IT+0x3dc>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d009      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a57      	ldr	r2, [pc, #348]	@ (8001cfc <HAL_DMA_Abort_IT+0x3e0>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d004      	beq.n	8001bac <HAL_DMA_Abort_IT+0x290>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a56      	ldr	r2, [pc, #344]	@ (8001d00 <HAL_DMA_Abort_IT+0x3e4>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d108      	bne.n	8001bbe <HAL_DMA_Abort_IT+0x2a2>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f022 0201 	bic.w	r2, r2, #1
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	e007      	b.n	8001bce <HAL_DMA_Abort_IT+0x2b2>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f022 0201 	bic.w	r2, r2, #1
 8001bcc:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a3c      	ldr	r2, [pc, #240]	@ (8001cc4 <HAL_DMA_Abort_IT+0x3a8>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d072      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a3a      	ldr	r2, [pc, #232]	@ (8001cc8 <HAL_DMA_Abort_IT+0x3ac>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d06d      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4a39      	ldr	r2, [pc, #228]	@ (8001ccc <HAL_DMA_Abort_IT+0x3b0>)
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d068      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a37      	ldr	r2, [pc, #220]	@ (8001cd0 <HAL_DMA_Abort_IT+0x3b4>)
 8001bf2:	4293      	cmp	r3, r2
 8001bf4:	d063      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a36      	ldr	r2, [pc, #216]	@ (8001cd4 <HAL_DMA_Abort_IT+0x3b8>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d05e      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a34      	ldr	r2, [pc, #208]	@ (8001cd8 <HAL_DMA_Abort_IT+0x3bc>)
 8001c06:	4293      	cmp	r3, r2
 8001c08:	d059      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a33      	ldr	r2, [pc, #204]	@ (8001cdc <HAL_DMA_Abort_IT+0x3c0>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d054      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a31      	ldr	r2, [pc, #196]	@ (8001ce0 <HAL_DMA_Abort_IT+0x3c4>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d04f      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a30      	ldr	r2, [pc, #192]	@ (8001ce4 <HAL_DMA_Abort_IT+0x3c8>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d04a      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a2e      	ldr	r2, [pc, #184]	@ (8001ce8 <HAL_DMA_Abort_IT+0x3cc>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d045      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a2d      	ldr	r2, [pc, #180]	@ (8001cec <HAL_DMA_Abort_IT+0x3d0>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d040      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a2b      	ldr	r2, [pc, #172]	@ (8001cf0 <HAL_DMA_Abort_IT+0x3d4>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d03b      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	4a2a      	ldr	r2, [pc, #168]	@ (8001cf4 <HAL_DMA_Abort_IT+0x3d8>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d036      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a28      	ldr	r2, [pc, #160]	@ (8001cf8 <HAL_DMA_Abort_IT+0x3dc>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d031      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a27      	ldr	r2, [pc, #156]	@ (8001cfc <HAL_DMA_Abort_IT+0x3e0>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d02c      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a25      	ldr	r2, [pc, #148]	@ (8001d00 <HAL_DMA_Abort_IT+0x3e4>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d027      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a24      	ldr	r2, [pc, #144]	@ (8001d04 <HAL_DMA_Abort_IT+0x3e8>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d022      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a22      	ldr	r2, [pc, #136]	@ (8001d08 <HAL_DMA_Abort_IT+0x3ec>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d01d      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a21      	ldr	r2, [pc, #132]	@ (8001d0c <HAL_DMA_Abort_IT+0x3f0>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d018      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a1f      	ldr	r2, [pc, #124]	@ (8001d10 <HAL_DMA_Abort_IT+0x3f4>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d013      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a1e      	ldr	r2, [pc, #120]	@ (8001d14 <HAL_DMA_Abort_IT+0x3f8>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d00e      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a1c      	ldr	r2, [pc, #112]	@ (8001d18 <HAL_DMA_Abort_IT+0x3fc>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d009      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a1b      	ldr	r2, [pc, #108]	@ (8001d1c <HAL_DMA_Abort_IT+0x400>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d004      	beq.n	8001cbe <HAL_DMA_Abort_IT+0x3a2>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a19      	ldr	r2, [pc, #100]	@ (8001d20 <HAL_DMA_Abort_IT+0x404>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d132      	bne.n	8001d24 <HAL_DMA_Abort_IT+0x408>
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	e031      	b.n	8001d26 <HAL_DMA_Abort_IT+0x40a>
 8001cc2:	bf00      	nop
 8001cc4:	40020010 	.word	0x40020010
 8001cc8:	40020028 	.word	0x40020028
 8001ccc:	40020040 	.word	0x40020040
 8001cd0:	40020058 	.word	0x40020058
 8001cd4:	40020070 	.word	0x40020070
 8001cd8:	40020088 	.word	0x40020088
 8001cdc:	400200a0 	.word	0x400200a0
 8001ce0:	400200b8 	.word	0x400200b8
 8001ce4:	40020410 	.word	0x40020410
 8001ce8:	40020428 	.word	0x40020428
 8001cec:	40020440 	.word	0x40020440
 8001cf0:	40020458 	.word	0x40020458
 8001cf4:	40020470 	.word	0x40020470
 8001cf8:	40020488 	.word	0x40020488
 8001cfc:	400204a0 	.word	0x400204a0
 8001d00:	400204b8 	.word	0x400204b8
 8001d04:	58025408 	.word	0x58025408
 8001d08:	5802541c 	.word	0x5802541c
 8001d0c:	58025430 	.word	0x58025430
 8001d10:	58025444 	.word	0x58025444
 8001d14:	58025458 	.word	0x58025458
 8001d18:	5802546c 	.word	0x5802546c
 8001d1c:	58025480 	.word	0x58025480
 8001d20:	58025494 	.word	0x58025494
 8001d24:	2300      	movs	r3, #0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d028      	beq.n	8001d7c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d38:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d3e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d44:	f003 031f 	and.w	r3, r3, #31
 8001d48:	2201      	movs	r2, #1
 8001d4a:	409a      	lsls	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001d58:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d00c      	beq.n	8001d7c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001d6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001d70:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001d7a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2201      	movs	r2, #1
 8001d80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2200      	movs	r2, #0
 8001d88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d003      	beq.n	8001d9c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3710      	adds	r7, #16
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop

08001da8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08a      	sub	sp, #40	@ 0x28
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8001db0:	2300      	movs	r3, #0
 8001db2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001db4:	4b67      	ldr	r3, [pc, #412]	@ (8001f54 <HAL_DMA_IRQHandler+0x1ac>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a67      	ldr	r2, [pc, #412]	@ (8001f58 <HAL_DMA_IRQHandler+0x1b0>)
 8001dba:	fba2 2303 	umull	r2, r3, r2, r3
 8001dbe:	0a9b      	lsrs	r3, r3, #10
 8001dc0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dc6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dcc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8001dce:	6a3b      	ldr	r3, [r7, #32]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8001dd4:	69fb      	ldr	r3, [r7, #28]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a5f      	ldr	r2, [pc, #380]	@ (8001f5c <HAL_DMA_IRQHandler+0x1b4>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d04a      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a5d      	ldr	r2, [pc, #372]	@ (8001f60 <HAL_DMA_IRQHandler+0x1b8>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	d045      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a5c      	ldr	r2, [pc, #368]	@ (8001f64 <HAL_DMA_IRQHandler+0x1bc>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d040      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a5a      	ldr	r2, [pc, #360]	@ (8001f68 <HAL_DMA_IRQHandler+0x1c0>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d03b      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a59      	ldr	r2, [pc, #356]	@ (8001f6c <HAL_DMA_IRQHandler+0x1c4>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d036      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a57      	ldr	r2, [pc, #348]	@ (8001f70 <HAL_DMA_IRQHandler+0x1c8>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d031      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a56      	ldr	r2, [pc, #344]	@ (8001f74 <HAL_DMA_IRQHandler+0x1cc>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d02c      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a54      	ldr	r2, [pc, #336]	@ (8001f78 <HAL_DMA_IRQHandler+0x1d0>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d027      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a53      	ldr	r2, [pc, #332]	@ (8001f7c <HAL_DMA_IRQHandler+0x1d4>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d022      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a51      	ldr	r2, [pc, #324]	@ (8001f80 <HAL_DMA_IRQHandler+0x1d8>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d01d      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a50      	ldr	r2, [pc, #320]	@ (8001f84 <HAL_DMA_IRQHandler+0x1dc>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d018      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a4e      	ldr	r2, [pc, #312]	@ (8001f88 <HAL_DMA_IRQHandler+0x1e0>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d013      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a4d      	ldr	r2, [pc, #308]	@ (8001f8c <HAL_DMA_IRQHandler+0x1e4>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d00e      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a4b      	ldr	r2, [pc, #300]	@ (8001f90 <HAL_DMA_IRQHandler+0x1e8>)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d009      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a4a      	ldr	r2, [pc, #296]	@ (8001f94 <HAL_DMA_IRQHandler+0x1ec>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d004      	beq.n	8001e7a <HAL_DMA_IRQHandler+0xd2>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a48      	ldr	r2, [pc, #288]	@ (8001f98 <HAL_DMA_IRQHandler+0x1f0>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d101      	bne.n	8001e7e <HAL_DMA_IRQHandler+0xd6>
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e000      	b.n	8001e80 <HAL_DMA_IRQHandler+0xd8>
 8001e7e:	2300      	movs	r3, #0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	f000 842b 	beq.w	80026dc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e8a:	f003 031f 	and.w	r3, r3, #31
 8001e8e:	2208      	movs	r2, #8
 8001e90:	409a      	lsls	r2, r3
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	4013      	ands	r3, r2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	f000 80a2 	beq.w	8001fe0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a2e      	ldr	r2, [pc, #184]	@ (8001f5c <HAL_DMA_IRQHandler+0x1b4>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d04a      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a2d      	ldr	r2, [pc, #180]	@ (8001f60 <HAL_DMA_IRQHandler+0x1b8>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d045      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a2b      	ldr	r2, [pc, #172]	@ (8001f64 <HAL_DMA_IRQHandler+0x1bc>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d040      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a2a      	ldr	r2, [pc, #168]	@ (8001f68 <HAL_DMA_IRQHandler+0x1c0>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d03b      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a28      	ldr	r2, [pc, #160]	@ (8001f6c <HAL_DMA_IRQHandler+0x1c4>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d036      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a27      	ldr	r2, [pc, #156]	@ (8001f70 <HAL_DMA_IRQHandler+0x1c8>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d031      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a25      	ldr	r2, [pc, #148]	@ (8001f74 <HAL_DMA_IRQHandler+0x1cc>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d02c      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a24      	ldr	r2, [pc, #144]	@ (8001f78 <HAL_DMA_IRQHandler+0x1d0>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d027      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a22      	ldr	r2, [pc, #136]	@ (8001f7c <HAL_DMA_IRQHandler+0x1d4>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d022      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	4a21      	ldr	r2, [pc, #132]	@ (8001f80 <HAL_DMA_IRQHandler+0x1d8>)
 8001efc:	4293      	cmp	r3, r2
 8001efe:	d01d      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a1f      	ldr	r2, [pc, #124]	@ (8001f84 <HAL_DMA_IRQHandler+0x1dc>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d018      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a1e      	ldr	r2, [pc, #120]	@ (8001f88 <HAL_DMA_IRQHandler+0x1e0>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d013      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a1c      	ldr	r2, [pc, #112]	@ (8001f8c <HAL_DMA_IRQHandler+0x1e4>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d00e      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a1b      	ldr	r2, [pc, #108]	@ (8001f90 <HAL_DMA_IRQHandler+0x1e8>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d009      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a19      	ldr	r2, [pc, #100]	@ (8001f94 <HAL_DMA_IRQHandler+0x1ec>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d004      	beq.n	8001f3c <HAL_DMA_IRQHandler+0x194>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a18      	ldr	r2, [pc, #96]	@ (8001f98 <HAL_DMA_IRQHandler+0x1f0>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d12f      	bne.n	8001f9c <HAL_DMA_IRQHandler+0x1f4>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f003 0304 	and.w	r3, r3, #4
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	bf14      	ite	ne
 8001f4a:	2301      	movne	r3, #1
 8001f4c:	2300      	moveq	r3, #0
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	e02e      	b.n	8001fb0 <HAL_DMA_IRQHandler+0x208>
 8001f52:	bf00      	nop
 8001f54:	24000000 	.word	0x24000000
 8001f58:	1b4e81b5 	.word	0x1b4e81b5
 8001f5c:	40020010 	.word	0x40020010
 8001f60:	40020028 	.word	0x40020028
 8001f64:	40020040 	.word	0x40020040
 8001f68:	40020058 	.word	0x40020058
 8001f6c:	40020070 	.word	0x40020070
 8001f70:	40020088 	.word	0x40020088
 8001f74:	400200a0 	.word	0x400200a0
 8001f78:	400200b8 	.word	0x400200b8
 8001f7c:	40020410 	.word	0x40020410
 8001f80:	40020428 	.word	0x40020428
 8001f84:	40020440 	.word	0x40020440
 8001f88:	40020458 	.word	0x40020458
 8001f8c:	40020470 	.word	0x40020470
 8001f90:	40020488 	.word	0x40020488
 8001f94:	400204a0 	.word	0x400204a0
 8001f98:	400204b8 	.word	0x400204b8
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0308 	and.w	r3, r3, #8
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	bf14      	ite	ne
 8001faa:	2301      	movne	r3, #1
 8001fac:	2300      	moveq	r3, #0
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d015      	beq.n	8001fe0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f022 0204 	bic.w	r2, r2, #4
 8001fc2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fc8:	f003 031f 	and.w	r3, r3, #31
 8001fcc:	2208      	movs	r2, #8
 8001fce:	409a      	lsls	r2, r3
 8001fd0:	6a3b      	ldr	r3, [r7, #32]
 8001fd2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd8:	f043 0201 	orr.w	r2, r3, #1
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fe4:	f003 031f 	and.w	r3, r3, #31
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	fa22 f303 	lsr.w	r3, r2, r3
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d06e      	beq.n	80020d4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a69      	ldr	r2, [pc, #420]	@ (80021a0 <HAL_DMA_IRQHandler+0x3f8>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d04a      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a67      	ldr	r2, [pc, #412]	@ (80021a4 <HAL_DMA_IRQHandler+0x3fc>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d045      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a66      	ldr	r2, [pc, #408]	@ (80021a8 <HAL_DMA_IRQHandler+0x400>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d040      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a64      	ldr	r2, [pc, #400]	@ (80021ac <HAL_DMA_IRQHandler+0x404>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d03b      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a63      	ldr	r2, [pc, #396]	@ (80021b0 <HAL_DMA_IRQHandler+0x408>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d036      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a61      	ldr	r2, [pc, #388]	@ (80021b4 <HAL_DMA_IRQHandler+0x40c>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d031      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a60      	ldr	r2, [pc, #384]	@ (80021b8 <HAL_DMA_IRQHandler+0x410>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d02c      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a5e      	ldr	r2, [pc, #376]	@ (80021bc <HAL_DMA_IRQHandler+0x414>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d027      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a5d      	ldr	r2, [pc, #372]	@ (80021c0 <HAL_DMA_IRQHandler+0x418>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d022      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a5b      	ldr	r2, [pc, #364]	@ (80021c4 <HAL_DMA_IRQHandler+0x41c>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d01d      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a5a      	ldr	r2, [pc, #360]	@ (80021c8 <HAL_DMA_IRQHandler+0x420>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d018      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a58      	ldr	r2, [pc, #352]	@ (80021cc <HAL_DMA_IRQHandler+0x424>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d013      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a57      	ldr	r2, [pc, #348]	@ (80021d0 <HAL_DMA_IRQHandler+0x428>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d00e      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a55      	ldr	r2, [pc, #340]	@ (80021d4 <HAL_DMA_IRQHandler+0x42c>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d009      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a54      	ldr	r2, [pc, #336]	@ (80021d8 <HAL_DMA_IRQHandler+0x430>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d004      	beq.n	8002096 <HAL_DMA_IRQHandler+0x2ee>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a52      	ldr	r2, [pc, #328]	@ (80021dc <HAL_DMA_IRQHandler+0x434>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d10a      	bne.n	80020ac <HAL_DMA_IRQHandler+0x304>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	695b      	ldr	r3, [r3, #20]
 800209c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	bf14      	ite	ne
 80020a4:	2301      	movne	r3, #1
 80020a6:	2300      	moveq	r3, #0
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	e003      	b.n	80020b4 <HAL_DMA_IRQHandler+0x30c>
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2300      	movs	r3, #0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d00d      	beq.n	80020d4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020bc:	f003 031f 	and.w	r3, r3, #31
 80020c0:	2201      	movs	r2, #1
 80020c2:	409a      	lsls	r2, r3
 80020c4:	6a3b      	ldr	r3, [r7, #32]
 80020c6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020cc:	f043 0202 	orr.w	r2, r3, #2
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020d8:	f003 031f 	and.w	r3, r3, #31
 80020dc:	2204      	movs	r2, #4
 80020de:	409a      	lsls	r2, r3
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	4013      	ands	r3, r2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	f000 808f 	beq.w	8002208 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a2c      	ldr	r2, [pc, #176]	@ (80021a0 <HAL_DMA_IRQHandler+0x3f8>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d04a      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a2a      	ldr	r2, [pc, #168]	@ (80021a4 <HAL_DMA_IRQHandler+0x3fc>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d045      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a29      	ldr	r2, [pc, #164]	@ (80021a8 <HAL_DMA_IRQHandler+0x400>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d040      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a27      	ldr	r2, [pc, #156]	@ (80021ac <HAL_DMA_IRQHandler+0x404>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d03b      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a26      	ldr	r2, [pc, #152]	@ (80021b0 <HAL_DMA_IRQHandler+0x408>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d036      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a24      	ldr	r2, [pc, #144]	@ (80021b4 <HAL_DMA_IRQHandler+0x40c>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d031      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a23      	ldr	r2, [pc, #140]	@ (80021b8 <HAL_DMA_IRQHandler+0x410>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d02c      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a21      	ldr	r2, [pc, #132]	@ (80021bc <HAL_DMA_IRQHandler+0x414>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d027      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a20      	ldr	r2, [pc, #128]	@ (80021c0 <HAL_DMA_IRQHandler+0x418>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d022      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a1e      	ldr	r2, [pc, #120]	@ (80021c4 <HAL_DMA_IRQHandler+0x41c>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d01d      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a1d      	ldr	r2, [pc, #116]	@ (80021c8 <HAL_DMA_IRQHandler+0x420>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d018      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a1b      	ldr	r2, [pc, #108]	@ (80021cc <HAL_DMA_IRQHandler+0x424>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d013      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a1a      	ldr	r2, [pc, #104]	@ (80021d0 <HAL_DMA_IRQHandler+0x428>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d00e      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a18      	ldr	r2, [pc, #96]	@ (80021d4 <HAL_DMA_IRQHandler+0x42c>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d009      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a17      	ldr	r2, [pc, #92]	@ (80021d8 <HAL_DMA_IRQHandler+0x430>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d004      	beq.n	800218a <HAL_DMA_IRQHandler+0x3e2>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a15      	ldr	r2, [pc, #84]	@ (80021dc <HAL_DMA_IRQHandler+0x434>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d12a      	bne.n	80021e0 <HAL_DMA_IRQHandler+0x438>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f003 0302 	and.w	r3, r3, #2
 8002194:	2b00      	cmp	r3, #0
 8002196:	bf14      	ite	ne
 8002198:	2301      	movne	r3, #1
 800219a:	2300      	moveq	r3, #0
 800219c:	b2db      	uxtb	r3, r3
 800219e:	e023      	b.n	80021e8 <HAL_DMA_IRQHandler+0x440>
 80021a0:	40020010 	.word	0x40020010
 80021a4:	40020028 	.word	0x40020028
 80021a8:	40020040 	.word	0x40020040
 80021ac:	40020058 	.word	0x40020058
 80021b0:	40020070 	.word	0x40020070
 80021b4:	40020088 	.word	0x40020088
 80021b8:	400200a0 	.word	0x400200a0
 80021bc:	400200b8 	.word	0x400200b8
 80021c0:	40020410 	.word	0x40020410
 80021c4:	40020428 	.word	0x40020428
 80021c8:	40020440 	.word	0x40020440
 80021cc:	40020458 	.word	0x40020458
 80021d0:	40020470 	.word	0x40020470
 80021d4:	40020488 	.word	0x40020488
 80021d8:	400204a0 	.word	0x400204a0
 80021dc:	400204b8 	.word	0x400204b8
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2300      	movs	r3, #0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d00d      	beq.n	8002208 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021f0:	f003 031f 	and.w	r3, r3, #31
 80021f4:	2204      	movs	r2, #4
 80021f6:	409a      	lsls	r2, r3
 80021f8:	6a3b      	ldr	r3, [r7, #32]
 80021fa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002200:	f043 0204 	orr.w	r2, r3, #4
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800220c:	f003 031f 	and.w	r3, r3, #31
 8002210:	2210      	movs	r2, #16
 8002212:	409a      	lsls	r2, r3
 8002214:	69bb      	ldr	r3, [r7, #24]
 8002216:	4013      	ands	r3, r2
 8002218:	2b00      	cmp	r3, #0
 800221a:	f000 80a6 	beq.w	800236a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a85      	ldr	r2, [pc, #532]	@ (8002438 <HAL_DMA_IRQHandler+0x690>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d04a      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a83      	ldr	r2, [pc, #524]	@ (800243c <HAL_DMA_IRQHandler+0x694>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d045      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a82      	ldr	r2, [pc, #520]	@ (8002440 <HAL_DMA_IRQHandler+0x698>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d040      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a80      	ldr	r2, [pc, #512]	@ (8002444 <HAL_DMA_IRQHandler+0x69c>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d03b      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a7f      	ldr	r2, [pc, #508]	@ (8002448 <HAL_DMA_IRQHandler+0x6a0>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d036      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a7d      	ldr	r2, [pc, #500]	@ (800244c <HAL_DMA_IRQHandler+0x6a4>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d031      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a7c      	ldr	r2, [pc, #496]	@ (8002450 <HAL_DMA_IRQHandler+0x6a8>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d02c      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a7a      	ldr	r2, [pc, #488]	@ (8002454 <HAL_DMA_IRQHandler+0x6ac>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d027      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a79      	ldr	r2, [pc, #484]	@ (8002458 <HAL_DMA_IRQHandler+0x6b0>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d022      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a77      	ldr	r2, [pc, #476]	@ (800245c <HAL_DMA_IRQHandler+0x6b4>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d01d      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a76      	ldr	r2, [pc, #472]	@ (8002460 <HAL_DMA_IRQHandler+0x6b8>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d018      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a74      	ldr	r2, [pc, #464]	@ (8002464 <HAL_DMA_IRQHandler+0x6bc>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d013      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a73      	ldr	r2, [pc, #460]	@ (8002468 <HAL_DMA_IRQHandler+0x6c0>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d00e      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a71      	ldr	r2, [pc, #452]	@ (800246c <HAL_DMA_IRQHandler+0x6c4>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d009      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a70      	ldr	r2, [pc, #448]	@ (8002470 <HAL_DMA_IRQHandler+0x6c8>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d004      	beq.n	80022be <HAL_DMA_IRQHandler+0x516>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a6e      	ldr	r2, [pc, #440]	@ (8002474 <HAL_DMA_IRQHandler+0x6cc>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d10a      	bne.n	80022d4 <HAL_DMA_IRQHandler+0x52c>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0308 	and.w	r3, r3, #8
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	bf14      	ite	ne
 80022cc:	2301      	movne	r3, #1
 80022ce:	2300      	moveq	r3, #0
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	e009      	b.n	80022e8 <HAL_DMA_IRQHandler+0x540>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0304 	and.w	r3, r3, #4
 80022de:	2b00      	cmp	r3, #0
 80022e0:	bf14      	ite	ne
 80022e2:	2301      	movne	r3, #1
 80022e4:	2300      	moveq	r3, #0
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d03e      	beq.n	800236a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f0:	f003 031f 	and.w	r3, r3, #31
 80022f4:	2210      	movs	r2, #16
 80022f6:	409a      	lsls	r2, r3
 80022f8:	6a3b      	ldr	r3, [r7, #32]
 80022fa:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d018      	beq.n	800233c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d108      	bne.n	800232a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231c:	2b00      	cmp	r3, #0
 800231e:	d024      	beq.n	800236a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	4798      	blx	r3
 8002328:	e01f      	b.n	800236a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800232e:	2b00      	cmp	r3, #0
 8002330:	d01b      	beq.n	800236a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	4798      	blx	r3
 800233a:	e016      	b.n	800236a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002346:	2b00      	cmp	r3, #0
 8002348:	d107      	bne.n	800235a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f022 0208 	bic.w	r2, r2, #8
 8002358:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800235e:	2b00      	cmp	r3, #0
 8002360:	d003      	beq.n	800236a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800236e:	f003 031f 	and.w	r3, r3, #31
 8002372:	2220      	movs	r2, #32
 8002374:	409a      	lsls	r2, r3
 8002376:	69bb      	ldr	r3, [r7, #24]
 8002378:	4013      	ands	r3, r2
 800237a:	2b00      	cmp	r3, #0
 800237c:	f000 8110 	beq.w	80025a0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a2c      	ldr	r2, [pc, #176]	@ (8002438 <HAL_DMA_IRQHandler+0x690>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d04a      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a2b      	ldr	r2, [pc, #172]	@ (800243c <HAL_DMA_IRQHandler+0x694>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d045      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a29      	ldr	r2, [pc, #164]	@ (8002440 <HAL_DMA_IRQHandler+0x698>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d040      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a28      	ldr	r2, [pc, #160]	@ (8002444 <HAL_DMA_IRQHandler+0x69c>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d03b      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a26      	ldr	r2, [pc, #152]	@ (8002448 <HAL_DMA_IRQHandler+0x6a0>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d036      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a25      	ldr	r2, [pc, #148]	@ (800244c <HAL_DMA_IRQHandler+0x6a4>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d031      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a23      	ldr	r2, [pc, #140]	@ (8002450 <HAL_DMA_IRQHandler+0x6a8>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d02c      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a22      	ldr	r2, [pc, #136]	@ (8002454 <HAL_DMA_IRQHandler+0x6ac>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d027      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a20      	ldr	r2, [pc, #128]	@ (8002458 <HAL_DMA_IRQHandler+0x6b0>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d022      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a1f      	ldr	r2, [pc, #124]	@ (800245c <HAL_DMA_IRQHandler+0x6b4>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d01d      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002460 <HAL_DMA_IRQHandler+0x6b8>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d018      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a1c      	ldr	r2, [pc, #112]	@ (8002464 <HAL_DMA_IRQHandler+0x6bc>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d013      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a1a      	ldr	r2, [pc, #104]	@ (8002468 <HAL_DMA_IRQHandler+0x6c0>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d00e      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a19      	ldr	r2, [pc, #100]	@ (800246c <HAL_DMA_IRQHandler+0x6c4>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d009      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a17      	ldr	r2, [pc, #92]	@ (8002470 <HAL_DMA_IRQHandler+0x6c8>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d004      	beq.n	8002420 <HAL_DMA_IRQHandler+0x678>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a16      	ldr	r2, [pc, #88]	@ (8002474 <HAL_DMA_IRQHandler+0x6cc>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d12b      	bne.n	8002478 <HAL_DMA_IRQHandler+0x6d0>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0310 	and.w	r3, r3, #16
 800242a:	2b00      	cmp	r3, #0
 800242c:	bf14      	ite	ne
 800242e:	2301      	movne	r3, #1
 8002430:	2300      	moveq	r3, #0
 8002432:	b2db      	uxtb	r3, r3
 8002434:	e02a      	b.n	800248c <HAL_DMA_IRQHandler+0x6e4>
 8002436:	bf00      	nop
 8002438:	40020010 	.word	0x40020010
 800243c:	40020028 	.word	0x40020028
 8002440:	40020040 	.word	0x40020040
 8002444:	40020058 	.word	0x40020058
 8002448:	40020070 	.word	0x40020070
 800244c:	40020088 	.word	0x40020088
 8002450:	400200a0 	.word	0x400200a0
 8002454:	400200b8 	.word	0x400200b8
 8002458:	40020410 	.word	0x40020410
 800245c:	40020428 	.word	0x40020428
 8002460:	40020440 	.word	0x40020440
 8002464:	40020458 	.word	0x40020458
 8002468:	40020470 	.word	0x40020470
 800246c:	40020488 	.word	0x40020488
 8002470:	400204a0 	.word	0x400204a0
 8002474:	400204b8 	.word	0x400204b8
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	bf14      	ite	ne
 8002486:	2301      	movne	r3, #1
 8002488:	2300      	moveq	r3, #0
 800248a:	b2db      	uxtb	r3, r3
 800248c:	2b00      	cmp	r3, #0
 800248e:	f000 8087 	beq.w	80025a0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002496:	f003 031f 	and.w	r3, r3, #31
 800249a:	2220      	movs	r2, #32
 800249c:	409a      	lsls	r2, r3
 800249e:	6a3b      	ldr	r3, [r7, #32]
 80024a0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b04      	cmp	r3, #4
 80024ac:	d139      	bne.n	8002522 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f022 0216 	bic.w	r2, r2, #22
 80024bc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	695a      	ldr	r2, [r3, #20]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024cc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d103      	bne.n	80024de <HAL_DMA_IRQHandler+0x736>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d007      	beq.n	80024ee <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f022 0208 	bic.w	r2, r2, #8
 80024ec:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024f2:	f003 031f 	and.w	r3, r3, #31
 80024f6:	223f      	movs	r2, #63	@ 0x3f
 80024f8:	409a      	lsls	r2, r3
 80024fa:	6a3b      	ldr	r3, [r7, #32]
 80024fc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2201      	movs	r2, #1
 8002502:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2200      	movs	r2, #0
 800250a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002512:	2b00      	cmp	r3, #0
 8002514:	f000 8382 	beq.w	8002c1c <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	4798      	blx	r3
          }
          return;
 8002520:	e37c      	b.n	8002c1c <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d018      	beq.n	8002562 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d108      	bne.n	8002550 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002542:	2b00      	cmp	r3, #0
 8002544:	d02c      	beq.n	80025a0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	4798      	blx	r3
 800254e:	e027      	b.n	80025a0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002554:	2b00      	cmp	r3, #0
 8002556:	d023      	beq.n	80025a0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800255c:	6878      	ldr	r0, [r7, #4]
 800255e:	4798      	blx	r3
 8002560:	e01e      	b.n	80025a0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800256c:	2b00      	cmp	r3, #0
 800256e:	d10f      	bne.n	8002590 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f022 0210 	bic.w	r2, r2, #16
 800257e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2200      	movs	r2, #0
 800258c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002594:	2b00      	cmp	r3, #0
 8002596:	d003      	beq.n	80025a0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	f000 833e 	beq.w	8002c26 <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	f000 8088 	beq.w	80026c8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2204      	movs	r2, #4
 80025bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a89      	ldr	r2, [pc, #548]	@ (80027ec <HAL_DMA_IRQHandler+0xa44>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d04a      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a88      	ldr	r2, [pc, #544]	@ (80027f0 <HAL_DMA_IRQHandler+0xa48>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d045      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a86      	ldr	r2, [pc, #536]	@ (80027f4 <HAL_DMA_IRQHandler+0xa4c>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d040      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a85      	ldr	r2, [pc, #532]	@ (80027f8 <HAL_DMA_IRQHandler+0xa50>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d03b      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a83      	ldr	r2, [pc, #524]	@ (80027fc <HAL_DMA_IRQHandler+0xa54>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d036      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a82      	ldr	r2, [pc, #520]	@ (8002800 <HAL_DMA_IRQHandler+0xa58>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d031      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a80      	ldr	r2, [pc, #512]	@ (8002804 <HAL_DMA_IRQHandler+0xa5c>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d02c      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a7f      	ldr	r2, [pc, #508]	@ (8002808 <HAL_DMA_IRQHandler+0xa60>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d027      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a7d      	ldr	r2, [pc, #500]	@ (800280c <HAL_DMA_IRQHandler+0xa64>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d022      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a7c      	ldr	r2, [pc, #496]	@ (8002810 <HAL_DMA_IRQHandler+0xa68>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d01d      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a7a      	ldr	r2, [pc, #488]	@ (8002814 <HAL_DMA_IRQHandler+0xa6c>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d018      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a79      	ldr	r2, [pc, #484]	@ (8002818 <HAL_DMA_IRQHandler+0xa70>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d013      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a77      	ldr	r2, [pc, #476]	@ (800281c <HAL_DMA_IRQHandler+0xa74>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d00e      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a76      	ldr	r2, [pc, #472]	@ (8002820 <HAL_DMA_IRQHandler+0xa78>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d009      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a74      	ldr	r2, [pc, #464]	@ (8002824 <HAL_DMA_IRQHandler+0xa7c>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d004      	beq.n	8002660 <HAL_DMA_IRQHandler+0x8b8>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a73      	ldr	r2, [pc, #460]	@ (8002828 <HAL_DMA_IRQHandler+0xa80>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d108      	bne.n	8002672 <HAL_DMA_IRQHandler+0x8ca>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f022 0201 	bic.w	r2, r2, #1
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	e007      	b.n	8002682 <HAL_DMA_IRQHandler+0x8da>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f022 0201 	bic.w	r2, r2, #1
 8002680:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	3301      	adds	r3, #1
 8002686:	60fb      	str	r3, [r7, #12]
 8002688:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800268a:	429a      	cmp	r2, r3
 800268c:	d307      	bcc.n	800269e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0301 	and.w	r3, r3, #1
 8002698:	2b00      	cmp	r3, #0
 800269a:	d1f2      	bne.n	8002682 <HAL_DMA_IRQHandler+0x8da>
 800269c:	e000      	b.n	80026a0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800269e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0301 	and.w	r3, r3, #1
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d004      	beq.n	80026b8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2203      	movs	r2, #3
 80026b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80026b6:	e003      	b.n	80026c0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2200      	movs	r2, #0
 80026c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	f000 82aa 	beq.w	8002c26 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	4798      	blx	r3
 80026da:	e2a4      	b.n	8002c26 <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a52      	ldr	r2, [pc, #328]	@ (800282c <HAL_DMA_IRQHandler+0xa84>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d04a      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a51      	ldr	r2, [pc, #324]	@ (8002830 <HAL_DMA_IRQHandler+0xa88>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d045      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a4f      	ldr	r2, [pc, #316]	@ (8002834 <HAL_DMA_IRQHandler+0xa8c>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d040      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a4e      	ldr	r2, [pc, #312]	@ (8002838 <HAL_DMA_IRQHandler+0xa90>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d03b      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a4c      	ldr	r2, [pc, #304]	@ (800283c <HAL_DMA_IRQHandler+0xa94>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d036      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a4b      	ldr	r2, [pc, #300]	@ (8002840 <HAL_DMA_IRQHandler+0xa98>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d031      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a49      	ldr	r2, [pc, #292]	@ (8002844 <HAL_DMA_IRQHandler+0xa9c>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d02c      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a48      	ldr	r2, [pc, #288]	@ (8002848 <HAL_DMA_IRQHandler+0xaa0>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d027      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a46      	ldr	r2, [pc, #280]	@ (800284c <HAL_DMA_IRQHandler+0xaa4>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d022      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4a45      	ldr	r2, [pc, #276]	@ (8002850 <HAL_DMA_IRQHandler+0xaa8>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d01d      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a43      	ldr	r2, [pc, #268]	@ (8002854 <HAL_DMA_IRQHandler+0xaac>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d018      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4a42      	ldr	r2, [pc, #264]	@ (8002858 <HAL_DMA_IRQHandler+0xab0>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d013      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a40      	ldr	r2, [pc, #256]	@ (800285c <HAL_DMA_IRQHandler+0xab4>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d00e      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a3f      	ldr	r2, [pc, #252]	@ (8002860 <HAL_DMA_IRQHandler+0xab8>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d009      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a3d      	ldr	r2, [pc, #244]	@ (8002864 <HAL_DMA_IRQHandler+0xabc>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d004      	beq.n	800277c <HAL_DMA_IRQHandler+0x9d4>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a3c      	ldr	r2, [pc, #240]	@ (8002868 <HAL_DMA_IRQHandler+0xac0>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d101      	bne.n	8002780 <HAL_DMA_IRQHandler+0x9d8>
 800277c:	2301      	movs	r3, #1
 800277e:	e000      	b.n	8002782 <HAL_DMA_IRQHandler+0x9da>
 8002780:	2300      	movs	r3, #0
 8002782:	2b00      	cmp	r3, #0
 8002784:	f000 824f 	beq.w	8002c26 <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002794:	f003 031f 	and.w	r3, r3, #31
 8002798:	2204      	movs	r2, #4
 800279a:	409a      	lsls	r2, r3
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	4013      	ands	r3, r2
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f000 80dd 	beq.w	8002960 <HAL_DMA_IRQHandler+0xbb8>
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	f000 80d7 	beq.w	8002960 <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027b6:	f003 031f 	and.w	r3, r3, #31
 80027ba:	2204      	movs	r2, #4
 80027bc:	409a      	lsls	r2, r3
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d059      	beq.n	8002880 <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d14a      	bne.n	800286c <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027da:	2b00      	cmp	r3, #0
 80027dc:	f000 8220 	beq.w	8002c20 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80027e8:	e21a      	b.n	8002c20 <HAL_DMA_IRQHandler+0xe78>
 80027ea:	bf00      	nop
 80027ec:	40020010 	.word	0x40020010
 80027f0:	40020028 	.word	0x40020028
 80027f4:	40020040 	.word	0x40020040
 80027f8:	40020058 	.word	0x40020058
 80027fc:	40020070 	.word	0x40020070
 8002800:	40020088 	.word	0x40020088
 8002804:	400200a0 	.word	0x400200a0
 8002808:	400200b8 	.word	0x400200b8
 800280c:	40020410 	.word	0x40020410
 8002810:	40020428 	.word	0x40020428
 8002814:	40020440 	.word	0x40020440
 8002818:	40020458 	.word	0x40020458
 800281c:	40020470 	.word	0x40020470
 8002820:	40020488 	.word	0x40020488
 8002824:	400204a0 	.word	0x400204a0
 8002828:	400204b8 	.word	0x400204b8
 800282c:	48022c08 	.word	0x48022c08
 8002830:	48022c1c 	.word	0x48022c1c
 8002834:	48022c30 	.word	0x48022c30
 8002838:	48022c44 	.word	0x48022c44
 800283c:	48022c58 	.word	0x48022c58
 8002840:	48022c6c 	.word	0x48022c6c
 8002844:	48022c80 	.word	0x48022c80
 8002848:	48022c94 	.word	0x48022c94
 800284c:	58025408 	.word	0x58025408
 8002850:	5802541c 	.word	0x5802541c
 8002854:	58025430 	.word	0x58025430
 8002858:	58025444 	.word	0x58025444
 800285c:	58025458 	.word	0x58025458
 8002860:	5802546c 	.word	0x5802546c
 8002864:	58025480 	.word	0x58025480
 8002868:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002870:	2b00      	cmp	r3, #0
 8002872:	f000 81d5 	beq.w	8002c20 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800287e:	e1cf      	b.n	8002c20 <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	f003 0320 	and.w	r3, r3, #32
 8002886:	2b00      	cmp	r3, #0
 8002888:	d160      	bne.n	800294c <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a7f      	ldr	r2, [pc, #508]	@ (8002a8c <HAL_DMA_IRQHandler+0xce4>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d04a      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a7d      	ldr	r2, [pc, #500]	@ (8002a90 <HAL_DMA_IRQHandler+0xce8>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d045      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a7c      	ldr	r2, [pc, #496]	@ (8002a94 <HAL_DMA_IRQHandler+0xcec>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d040      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a7a      	ldr	r2, [pc, #488]	@ (8002a98 <HAL_DMA_IRQHandler+0xcf0>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d03b      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a79      	ldr	r2, [pc, #484]	@ (8002a9c <HAL_DMA_IRQHandler+0xcf4>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d036      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a77      	ldr	r2, [pc, #476]	@ (8002aa0 <HAL_DMA_IRQHandler+0xcf8>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d031      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a76      	ldr	r2, [pc, #472]	@ (8002aa4 <HAL_DMA_IRQHandler+0xcfc>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d02c      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a74      	ldr	r2, [pc, #464]	@ (8002aa8 <HAL_DMA_IRQHandler+0xd00>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d027      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a73      	ldr	r2, [pc, #460]	@ (8002aac <HAL_DMA_IRQHandler+0xd04>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d022      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a71      	ldr	r2, [pc, #452]	@ (8002ab0 <HAL_DMA_IRQHandler+0xd08>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d01d      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a70      	ldr	r2, [pc, #448]	@ (8002ab4 <HAL_DMA_IRQHandler+0xd0c>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d018      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a6e      	ldr	r2, [pc, #440]	@ (8002ab8 <HAL_DMA_IRQHandler+0xd10>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d013      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a6d      	ldr	r2, [pc, #436]	@ (8002abc <HAL_DMA_IRQHandler+0xd14>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d00e      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a6b      	ldr	r2, [pc, #428]	@ (8002ac0 <HAL_DMA_IRQHandler+0xd18>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d009      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a6a      	ldr	r2, [pc, #424]	@ (8002ac4 <HAL_DMA_IRQHandler+0xd1c>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d004      	beq.n	800292a <HAL_DMA_IRQHandler+0xb82>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a68      	ldr	r2, [pc, #416]	@ (8002ac8 <HAL_DMA_IRQHandler+0xd20>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d108      	bne.n	800293c <HAL_DMA_IRQHandler+0xb94>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 0208 	bic.w	r2, r2, #8
 8002938:	601a      	str	r2, [r3, #0]
 800293a:	e007      	b.n	800294c <HAL_DMA_IRQHandler+0xba4>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f022 0204 	bic.w	r2, r2, #4
 800294a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002950:	2b00      	cmp	r3, #0
 8002952:	f000 8165 	beq.w	8002c20 <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800295e:	e15f      	b.n	8002c20 <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002964:	f003 031f 	and.w	r3, r3, #31
 8002968:	2202      	movs	r2, #2
 800296a:	409a      	lsls	r2, r3
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	4013      	ands	r3, r2
 8002970:	2b00      	cmp	r3, #0
 8002972:	f000 80c5 	beq.w	8002b00 <HAL_DMA_IRQHandler+0xd58>
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	f003 0302 	and.w	r3, r3, #2
 800297c:	2b00      	cmp	r3, #0
 800297e:	f000 80bf 	beq.w	8002b00 <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002986:	f003 031f 	and.w	r3, r3, #31
 800298a:	2202      	movs	r2, #2
 800298c:	409a      	lsls	r2, r3
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d018      	beq.n	80029ce <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d109      	bne.n	80029ba <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	f000 813a 	beq.w	8002c24 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80029b8:	e134      	b.n	8002c24 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029be:	2b00      	cmp	r3, #0
 80029c0:	f000 8130 	beq.w	8002c24 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80029cc:	e12a      	b.n	8002c24 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	f003 0320 	and.w	r3, r3, #32
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f040 8089 	bne.w	8002aec <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a2b      	ldr	r2, [pc, #172]	@ (8002a8c <HAL_DMA_IRQHandler+0xce4>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d04a      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a29      	ldr	r2, [pc, #164]	@ (8002a90 <HAL_DMA_IRQHandler+0xce8>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d045      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a28      	ldr	r2, [pc, #160]	@ (8002a94 <HAL_DMA_IRQHandler+0xcec>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d040      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a26      	ldr	r2, [pc, #152]	@ (8002a98 <HAL_DMA_IRQHandler+0xcf0>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d03b      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a25      	ldr	r2, [pc, #148]	@ (8002a9c <HAL_DMA_IRQHandler+0xcf4>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d036      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a23      	ldr	r2, [pc, #140]	@ (8002aa0 <HAL_DMA_IRQHandler+0xcf8>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d031      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a22      	ldr	r2, [pc, #136]	@ (8002aa4 <HAL_DMA_IRQHandler+0xcfc>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d02c      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a20      	ldr	r2, [pc, #128]	@ (8002aa8 <HAL_DMA_IRQHandler+0xd00>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d027      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a1f      	ldr	r2, [pc, #124]	@ (8002aac <HAL_DMA_IRQHandler+0xd04>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d022      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a1d      	ldr	r2, [pc, #116]	@ (8002ab0 <HAL_DMA_IRQHandler+0xd08>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d01d      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a1c      	ldr	r2, [pc, #112]	@ (8002ab4 <HAL_DMA_IRQHandler+0xd0c>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d018      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a1a      	ldr	r2, [pc, #104]	@ (8002ab8 <HAL_DMA_IRQHandler+0xd10>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d013      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a19      	ldr	r2, [pc, #100]	@ (8002abc <HAL_DMA_IRQHandler+0xd14>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d00e      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a17      	ldr	r2, [pc, #92]	@ (8002ac0 <HAL_DMA_IRQHandler+0xd18>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d009      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a16      	ldr	r2, [pc, #88]	@ (8002ac4 <HAL_DMA_IRQHandler+0xd1c>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d004      	beq.n	8002a7a <HAL_DMA_IRQHandler+0xcd2>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a14      	ldr	r2, [pc, #80]	@ (8002ac8 <HAL_DMA_IRQHandler+0xd20>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d128      	bne.n	8002acc <HAL_DMA_IRQHandler+0xd24>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 0214 	bic.w	r2, r2, #20
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	e027      	b.n	8002adc <HAL_DMA_IRQHandler+0xd34>
 8002a8c:	40020010 	.word	0x40020010
 8002a90:	40020028 	.word	0x40020028
 8002a94:	40020040 	.word	0x40020040
 8002a98:	40020058 	.word	0x40020058
 8002a9c:	40020070 	.word	0x40020070
 8002aa0:	40020088 	.word	0x40020088
 8002aa4:	400200a0 	.word	0x400200a0
 8002aa8:	400200b8 	.word	0x400200b8
 8002aac:	40020410 	.word	0x40020410
 8002ab0:	40020428 	.word	0x40020428
 8002ab4:	40020440 	.word	0x40020440
 8002ab8:	40020458 	.word	0x40020458
 8002abc:	40020470 	.word	0x40020470
 8002ac0:	40020488 	.word	0x40020488
 8002ac4:	400204a0 	.word	0x400204a0
 8002ac8:	400204b8 	.word	0x400204b8
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f022 020a 	bic.w	r2, r2, #10
 8002ada:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	f000 8097 	beq.w	8002c24 <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002afa:	6878      	ldr	r0, [r7, #4]
 8002afc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002afe:	e091      	b.n	8002c24 <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b04:	f003 031f 	and.w	r3, r3, #31
 8002b08:	2208      	movs	r2, #8
 8002b0a:	409a      	lsls	r2, r3
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	4013      	ands	r3, r2
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	f000 8088 	beq.w	8002c26 <HAL_DMA_IRQHandler+0xe7e>
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	f003 0308 	and.w	r3, r3, #8
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f000 8082 	beq.w	8002c26 <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a41      	ldr	r2, [pc, #260]	@ (8002c2c <HAL_DMA_IRQHandler+0xe84>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d04a      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a3f      	ldr	r2, [pc, #252]	@ (8002c30 <HAL_DMA_IRQHandler+0xe88>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d045      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a3e      	ldr	r2, [pc, #248]	@ (8002c34 <HAL_DMA_IRQHandler+0xe8c>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d040      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a3c      	ldr	r2, [pc, #240]	@ (8002c38 <HAL_DMA_IRQHandler+0xe90>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d03b      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a3b      	ldr	r2, [pc, #236]	@ (8002c3c <HAL_DMA_IRQHandler+0xe94>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d036      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a39      	ldr	r2, [pc, #228]	@ (8002c40 <HAL_DMA_IRQHandler+0xe98>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d031      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a38      	ldr	r2, [pc, #224]	@ (8002c44 <HAL_DMA_IRQHandler+0xe9c>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d02c      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a36      	ldr	r2, [pc, #216]	@ (8002c48 <HAL_DMA_IRQHandler+0xea0>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d027      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a35      	ldr	r2, [pc, #212]	@ (8002c4c <HAL_DMA_IRQHandler+0xea4>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d022      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a33      	ldr	r2, [pc, #204]	@ (8002c50 <HAL_DMA_IRQHandler+0xea8>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d01d      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a32      	ldr	r2, [pc, #200]	@ (8002c54 <HAL_DMA_IRQHandler+0xeac>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d018      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a30      	ldr	r2, [pc, #192]	@ (8002c58 <HAL_DMA_IRQHandler+0xeb0>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d013      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a2f      	ldr	r2, [pc, #188]	@ (8002c5c <HAL_DMA_IRQHandler+0xeb4>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d00e      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a2d      	ldr	r2, [pc, #180]	@ (8002c60 <HAL_DMA_IRQHandler+0xeb8>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d009      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a2c      	ldr	r2, [pc, #176]	@ (8002c64 <HAL_DMA_IRQHandler+0xebc>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d004      	beq.n	8002bc2 <HAL_DMA_IRQHandler+0xe1a>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a2a      	ldr	r2, [pc, #168]	@ (8002c68 <HAL_DMA_IRQHandler+0xec0>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d108      	bne.n	8002bd4 <HAL_DMA_IRQHandler+0xe2c>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f022 021c 	bic.w	r2, r2, #28
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	e007      	b.n	8002be4 <HAL_DMA_IRQHandler+0xe3c>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f022 020e 	bic.w	r2, r2, #14
 8002be2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002be8:	f003 031f 	and.w	r3, r3, #31
 8002bec:	2201      	movs	r2, #1
 8002bee:	409a      	lsls	r2, r3
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d009      	beq.n	8002c26 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	4798      	blx	r3
 8002c1a:	e004      	b.n	8002c26 <HAL_DMA_IRQHandler+0xe7e>
          return;
 8002c1c:	bf00      	nop
 8002c1e:	e002      	b.n	8002c26 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c20:	bf00      	nop
 8002c22:	e000      	b.n	8002c26 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c24:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002c26:	3728      	adds	r7, #40	@ 0x28
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	40020010 	.word	0x40020010
 8002c30:	40020028 	.word	0x40020028
 8002c34:	40020040 	.word	0x40020040
 8002c38:	40020058 	.word	0x40020058
 8002c3c:	40020070 	.word	0x40020070
 8002c40:	40020088 	.word	0x40020088
 8002c44:	400200a0 	.word	0x400200a0
 8002c48:	400200b8 	.word	0x400200b8
 8002c4c:	40020410 	.word	0x40020410
 8002c50:	40020428 	.word	0x40020428
 8002c54:	40020440 	.word	0x40020440
 8002c58:	40020458 	.word	0x40020458
 8002c5c:	40020470 	.word	0x40020470
 8002c60:	40020488 	.word	0x40020488
 8002c64:	400204a0 	.word	0x400204a0
 8002c68:	400204b8 	.word	0x400204b8

08002c6c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c7a:	b2db      	uxtb	r3, r3
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a42      	ldr	r2, [pc, #264]	@ (8002da0 <DMA_CalcBaseAndBitshift+0x118>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d04a      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a41      	ldr	r2, [pc, #260]	@ (8002da4 <DMA_CalcBaseAndBitshift+0x11c>)
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d045      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a3f      	ldr	r2, [pc, #252]	@ (8002da8 <DMA_CalcBaseAndBitshift+0x120>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d040      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a3e      	ldr	r2, [pc, #248]	@ (8002dac <DMA_CalcBaseAndBitshift+0x124>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d03b      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4a3c      	ldr	r2, [pc, #240]	@ (8002db0 <DMA_CalcBaseAndBitshift+0x128>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d036      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a3b      	ldr	r2, [pc, #236]	@ (8002db4 <DMA_CalcBaseAndBitshift+0x12c>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d031      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a39      	ldr	r2, [pc, #228]	@ (8002db8 <DMA_CalcBaseAndBitshift+0x130>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d02c      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a38      	ldr	r2, [pc, #224]	@ (8002dbc <DMA_CalcBaseAndBitshift+0x134>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d027      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a36      	ldr	r2, [pc, #216]	@ (8002dc0 <DMA_CalcBaseAndBitshift+0x138>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d022      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a35      	ldr	r2, [pc, #212]	@ (8002dc4 <DMA_CalcBaseAndBitshift+0x13c>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d01d      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a33      	ldr	r2, [pc, #204]	@ (8002dc8 <DMA_CalcBaseAndBitshift+0x140>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d018      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a32      	ldr	r2, [pc, #200]	@ (8002dcc <DMA_CalcBaseAndBitshift+0x144>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d013      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a30      	ldr	r2, [pc, #192]	@ (8002dd0 <DMA_CalcBaseAndBitshift+0x148>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d00e      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a2f      	ldr	r2, [pc, #188]	@ (8002dd4 <DMA_CalcBaseAndBitshift+0x14c>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d009      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a2d      	ldr	r2, [pc, #180]	@ (8002dd8 <DMA_CalcBaseAndBitshift+0x150>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d004      	beq.n	8002d30 <DMA_CalcBaseAndBitshift+0xa8>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a2c      	ldr	r2, [pc, #176]	@ (8002ddc <DMA_CalcBaseAndBitshift+0x154>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d101      	bne.n	8002d34 <DMA_CalcBaseAndBitshift+0xac>
 8002d30:	2301      	movs	r3, #1
 8002d32:	e000      	b.n	8002d36 <DMA_CalcBaseAndBitshift+0xae>
 8002d34:	2300      	movs	r3, #0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d024      	beq.n	8002d84 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	3b10      	subs	r3, #16
 8002d42:	4a27      	ldr	r2, [pc, #156]	@ (8002de0 <DMA_CalcBaseAndBitshift+0x158>)
 8002d44:	fba2 2303 	umull	r2, r3, r2, r3
 8002d48:	091b      	lsrs	r3, r3, #4
 8002d4a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	f003 0307 	and.w	r3, r3, #7
 8002d52:	4a24      	ldr	r2, [pc, #144]	@ (8002de4 <DMA_CalcBaseAndBitshift+0x15c>)
 8002d54:	5cd3      	ldrb	r3, [r2, r3]
 8002d56:	461a      	mov	r2, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2b03      	cmp	r3, #3
 8002d60:	d908      	bls.n	8002d74 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	461a      	mov	r2, r3
 8002d68:	4b1f      	ldr	r3, [pc, #124]	@ (8002de8 <DMA_CalcBaseAndBitshift+0x160>)
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	1d1a      	adds	r2, r3, #4
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d72:	e00d      	b.n	8002d90 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	4b1b      	ldr	r3, [pc, #108]	@ (8002de8 <DMA_CalcBaseAndBitshift+0x160>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d82:	e005      	b.n	8002d90 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3714      	adds	r7, #20
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr
 8002da0:	40020010 	.word	0x40020010
 8002da4:	40020028 	.word	0x40020028
 8002da8:	40020040 	.word	0x40020040
 8002dac:	40020058 	.word	0x40020058
 8002db0:	40020070 	.word	0x40020070
 8002db4:	40020088 	.word	0x40020088
 8002db8:	400200a0 	.word	0x400200a0
 8002dbc:	400200b8 	.word	0x400200b8
 8002dc0:	40020410 	.word	0x40020410
 8002dc4:	40020428 	.word	0x40020428
 8002dc8:	40020440 	.word	0x40020440
 8002dcc:	40020458 	.word	0x40020458
 8002dd0:	40020470 	.word	0x40020470
 8002dd4:	40020488 	.word	0x40020488
 8002dd8:	400204a0 	.word	0x400204a0
 8002ddc:	400204b8 	.word	0x400204b8
 8002de0:	aaaaaaab 	.word	0xaaaaaaab
 8002de4:	08009e9c 	.word	0x08009e9c
 8002de8:	fffffc00 	.word	0xfffffc00

08002dec <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002df4:	2300      	movs	r3, #0
 8002df6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	699b      	ldr	r3, [r3, #24]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d120      	bne.n	8002e42 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e04:	2b03      	cmp	r3, #3
 8002e06:	d858      	bhi.n	8002eba <DMA_CheckFifoParam+0xce>
 8002e08:	a201      	add	r2, pc, #4	@ (adr r2, 8002e10 <DMA_CheckFifoParam+0x24>)
 8002e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e0e:	bf00      	nop
 8002e10:	08002e21 	.word	0x08002e21
 8002e14:	08002e33 	.word	0x08002e33
 8002e18:	08002e21 	.word	0x08002e21
 8002e1c:	08002ebb 	.word	0x08002ebb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d048      	beq.n	8002ebe <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002e30:	e045      	b.n	8002ebe <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e36:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e3a:	d142      	bne.n	8002ec2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002e40:	e03f      	b.n	8002ec2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	699b      	ldr	r3, [r3, #24]
 8002e46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e4a:	d123      	bne.n	8002e94 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e50:	2b03      	cmp	r3, #3
 8002e52:	d838      	bhi.n	8002ec6 <DMA_CheckFifoParam+0xda>
 8002e54:	a201      	add	r2, pc, #4	@ (adr r2, 8002e5c <DMA_CheckFifoParam+0x70>)
 8002e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e5a:	bf00      	nop
 8002e5c:	08002e6d 	.word	0x08002e6d
 8002e60:	08002e73 	.word	0x08002e73
 8002e64:	08002e6d 	.word	0x08002e6d
 8002e68:	08002e85 	.word	0x08002e85
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	73fb      	strb	r3, [r7, #15]
        break;
 8002e70:	e030      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e76:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d025      	beq.n	8002eca <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002e82:	e022      	b.n	8002eca <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e88:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e8c:	d11f      	bne.n	8002ece <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8002e92:	e01c      	b.n	8002ece <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d902      	bls.n	8002ea2 <DMA_CheckFifoParam+0xb6>
 8002e9c:	2b03      	cmp	r3, #3
 8002e9e:	d003      	beq.n	8002ea8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8002ea0:	e018      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	73fb      	strb	r3, [r7, #15]
        break;
 8002ea6:	e015      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d00e      	beq.n	8002ed2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	73fb      	strb	r3, [r7, #15]
    break;
 8002eb8:	e00b      	b.n	8002ed2 <DMA_CheckFifoParam+0xe6>
        break;
 8002eba:	bf00      	nop
 8002ebc:	e00a      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
        break;
 8002ebe:	bf00      	nop
 8002ec0:	e008      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
        break;
 8002ec2:	bf00      	nop
 8002ec4:	e006      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
        break;
 8002ec6:	bf00      	nop
 8002ec8:	e004      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
        break;
 8002eca:	bf00      	nop
 8002ecc:	e002      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
        break;
 8002ece:	bf00      	nop
 8002ed0:	e000      	b.n	8002ed4 <DMA_CheckFifoParam+0xe8>
    break;
 8002ed2:	bf00      	nop
    }
  }

  return status;
 8002ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3714      	adds	r7, #20
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop

08002ee4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b085      	sub	sp, #20
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a38      	ldr	r2, [pc, #224]	@ (8002fd8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d022      	beq.n	8002f42 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a36      	ldr	r2, [pc, #216]	@ (8002fdc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d01d      	beq.n	8002f42 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a35      	ldr	r2, [pc, #212]	@ (8002fe0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d018      	beq.n	8002f42 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a33      	ldr	r2, [pc, #204]	@ (8002fe4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d013      	beq.n	8002f42 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a32      	ldr	r2, [pc, #200]	@ (8002fe8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d00e      	beq.n	8002f42 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a30      	ldr	r2, [pc, #192]	@ (8002fec <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d009      	beq.n	8002f42 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a2f      	ldr	r2, [pc, #188]	@ (8002ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d004      	beq.n	8002f42 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a2d      	ldr	r2, [pc, #180]	@ (8002ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d101      	bne.n	8002f46 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8002f42:	2301      	movs	r3, #1
 8002f44:	e000      	b.n	8002f48 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8002f46:	2300      	movs	r3, #0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d01a      	beq.n	8002f82 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	3b08      	subs	r3, #8
 8002f54:	4a28      	ldr	r2, [pc, #160]	@ (8002ff8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8002f56:	fba2 2303 	umull	r2, r3, r2, r3
 8002f5a:	091b      	lsrs	r3, r3, #4
 8002f5c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8002f5e:	68fa      	ldr	r2, [r7, #12]
 8002f60:	4b26      	ldr	r3, [pc, #152]	@ (8002ffc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8002f62:	4413      	add	r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	461a      	mov	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	4a24      	ldr	r2, [pc, #144]	@ (8003000 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8002f70:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f003 031f 	and.w	r3, r3, #31
 8002f78:	2201      	movs	r2, #1
 8002f7a:	409a      	lsls	r2, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8002f80:	e024      	b.n	8002fcc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	3b10      	subs	r3, #16
 8002f8a:	4a1e      	ldr	r2, [pc, #120]	@ (8003004 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8002f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f90:	091b      	lsrs	r3, r3, #4
 8002f92:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	4a1c      	ldr	r2, [pc, #112]	@ (8003008 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d806      	bhi.n	8002faa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	4a1b      	ldr	r2, [pc, #108]	@ (800300c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d902      	bls.n	8002faa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	3308      	adds	r3, #8
 8002fa8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	4b18      	ldr	r3, [pc, #96]	@ (8003010 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8002fae:	4413      	add	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a16      	ldr	r2, [pc, #88]	@ (8003014 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8002fbc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	f003 031f 	and.w	r3, r3, #31
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	409a      	lsls	r2, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002fcc:	bf00      	nop
 8002fce:	3714      	adds	r7, #20
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr
 8002fd8:	58025408 	.word	0x58025408
 8002fdc:	5802541c 	.word	0x5802541c
 8002fe0:	58025430 	.word	0x58025430
 8002fe4:	58025444 	.word	0x58025444
 8002fe8:	58025458 	.word	0x58025458
 8002fec:	5802546c 	.word	0x5802546c
 8002ff0:	58025480 	.word	0x58025480
 8002ff4:	58025494 	.word	0x58025494
 8002ff8:	cccccccd 	.word	0xcccccccd
 8002ffc:	16009600 	.word	0x16009600
 8003000:	58025880 	.word	0x58025880
 8003004:	aaaaaaab 	.word	0xaaaaaaab
 8003008:	400204b8 	.word	0x400204b8
 800300c:	4002040f 	.word	0x4002040f
 8003010:	10008200 	.word	0x10008200
 8003014:	40020880 	.word	0x40020880

08003018 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003018:	b480      	push	{r7}
 800301a:	b085      	sub	sp, #20
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	b2db      	uxtb	r3, r3
 8003026:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d04a      	beq.n	80030c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2b08      	cmp	r3, #8
 8003032:	d847      	bhi.n	80030c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a25      	ldr	r2, [pc, #148]	@ (80030d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d022      	beq.n	8003084 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a24      	ldr	r2, [pc, #144]	@ (80030d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d01d      	beq.n	8003084 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a22      	ldr	r2, [pc, #136]	@ (80030d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d018      	beq.n	8003084 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a21      	ldr	r2, [pc, #132]	@ (80030dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d013      	beq.n	8003084 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a1f      	ldr	r2, [pc, #124]	@ (80030e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d00e      	beq.n	8003084 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a1e      	ldr	r2, [pc, #120]	@ (80030e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d009      	beq.n	8003084 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a1c      	ldr	r2, [pc, #112]	@ (80030e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d004      	beq.n	8003084 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a1b      	ldr	r2, [pc, #108]	@ (80030ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d101      	bne.n	8003088 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003084:	2301      	movs	r3, #1
 8003086:	e000      	b.n	800308a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003088:	2300      	movs	r3, #0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00a      	beq.n	80030a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	4b17      	ldr	r3, [pc, #92]	@ (80030f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003092:	4413      	add	r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	461a      	mov	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	4a15      	ldr	r2, [pc, #84]	@ (80030f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80030a0:	671a      	str	r2, [r3, #112]	@ 0x70
 80030a2:	e009      	b.n	80030b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80030a4:	68fa      	ldr	r2, [r7, #12]
 80030a6:	4b14      	ldr	r3, [pc, #80]	@ (80030f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80030a8:	4413      	add	r3, r2
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	461a      	mov	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	4a11      	ldr	r2, [pc, #68]	@ (80030fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80030b6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	3b01      	subs	r3, #1
 80030bc:	2201      	movs	r2, #1
 80030be:	409a      	lsls	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80030c4:	bf00      	nop
 80030c6:	3714      	adds	r7, #20
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr
 80030d0:	58025408 	.word	0x58025408
 80030d4:	5802541c 	.word	0x5802541c
 80030d8:	58025430 	.word	0x58025430
 80030dc:	58025444 	.word	0x58025444
 80030e0:	58025458 	.word	0x58025458
 80030e4:	5802546c 	.word	0x5802546c
 80030e8:	58025480 	.word	0x58025480
 80030ec:	58025494 	.word	0x58025494
 80030f0:	1600963f 	.word	0x1600963f
 80030f4:	58025940 	.word	0x58025940
 80030f8:	1000823f 	.word	0x1000823f
 80030fc:	40020940 	.word	0x40020940

08003100 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003100:	b480      	push	{r7}
 8003102:	b089      	sub	sp, #36	@ 0x24
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800310a:	2300      	movs	r3, #0
 800310c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800310e:	4b89      	ldr	r3, [pc, #548]	@ (8003334 <HAL_GPIO_Init+0x234>)
 8003110:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003112:	e194      	b.n	800343e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	2101      	movs	r1, #1
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	fa01 f303 	lsl.w	r3, r1, r3
 8003120:	4013      	ands	r3, r2
 8003122:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	2b00      	cmp	r3, #0
 8003128:	f000 8186 	beq.w	8003438 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 0303 	and.w	r3, r3, #3
 8003134:	2b01      	cmp	r3, #1
 8003136:	d005      	beq.n	8003144 <HAL_GPIO_Init+0x44>
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f003 0303 	and.w	r3, r3, #3
 8003140:	2b02      	cmp	r3, #2
 8003142:	d130      	bne.n	80031a6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	2203      	movs	r2, #3
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	43db      	mvns	r3, r3
 8003156:	69ba      	ldr	r2, [r7, #24]
 8003158:	4013      	ands	r3, r2
 800315a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	68da      	ldr	r2, [r3, #12]
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	4313      	orrs	r3, r2
 800316c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800317a:	2201      	movs	r2, #1
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	43db      	mvns	r3, r3
 8003184:	69ba      	ldr	r2, [r7, #24]
 8003186:	4013      	ands	r3, r2
 8003188:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	091b      	lsrs	r3, r3, #4
 8003190:	f003 0201 	and.w	r2, r3, #1
 8003194:	69fb      	ldr	r3, [r7, #28]
 8003196:	fa02 f303 	lsl.w	r3, r2, r3
 800319a:	69ba      	ldr	r2, [r7, #24]
 800319c:	4313      	orrs	r3, r2
 800319e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	69ba      	ldr	r2, [r7, #24]
 80031a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f003 0303 	and.w	r3, r3, #3
 80031ae:	2b03      	cmp	r3, #3
 80031b0:	d017      	beq.n	80031e2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80031b8:	69fb      	ldr	r3, [r7, #28]
 80031ba:	005b      	lsls	r3, r3, #1
 80031bc:	2203      	movs	r2, #3
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	43db      	mvns	r3, r3
 80031c4:	69ba      	ldr	r2, [r7, #24]
 80031c6:	4013      	ands	r3, r2
 80031c8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	fa02 f303 	lsl.w	r3, r2, r3
 80031d6:	69ba      	ldr	r2, [r7, #24]
 80031d8:	4313      	orrs	r3, r2
 80031da:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	69ba      	ldr	r2, [r7, #24]
 80031e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	f003 0303 	and.w	r3, r3, #3
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d123      	bne.n	8003236 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	08da      	lsrs	r2, r3, #3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	3208      	adds	r2, #8
 80031f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	f003 0307 	and.w	r3, r3, #7
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	220f      	movs	r2, #15
 8003206:	fa02 f303 	lsl.w	r3, r2, r3
 800320a:	43db      	mvns	r3, r3
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	4013      	ands	r3, r2
 8003210:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	691a      	ldr	r2, [r3, #16]
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	f003 0307 	and.w	r3, r3, #7
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	fa02 f303 	lsl.w	r3, r2, r3
 8003222:	69ba      	ldr	r2, [r7, #24]
 8003224:	4313      	orrs	r3, r2
 8003226:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	08da      	lsrs	r2, r3, #3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	3208      	adds	r2, #8
 8003230:	69b9      	ldr	r1, [r7, #24]
 8003232:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	2203      	movs	r2, #3
 8003242:	fa02 f303 	lsl.w	r3, r2, r3
 8003246:	43db      	mvns	r3, r3
 8003248:	69ba      	ldr	r2, [r7, #24]
 800324a:	4013      	ands	r3, r2
 800324c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f003 0203 	and.w	r2, r3, #3
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	69ba      	ldr	r2, [r7, #24]
 8003260:	4313      	orrs	r3, r2
 8003262:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	69ba      	ldr	r2, [r7, #24]
 8003268:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003272:	2b00      	cmp	r3, #0
 8003274:	f000 80e0 	beq.w	8003438 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003278:	4b2f      	ldr	r3, [pc, #188]	@ (8003338 <HAL_GPIO_Init+0x238>)
 800327a:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800327e:	4a2e      	ldr	r2, [pc, #184]	@ (8003338 <HAL_GPIO_Init+0x238>)
 8003280:	f043 0302 	orr.w	r3, r3, #2
 8003284:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8003288:	4b2b      	ldr	r3, [pc, #172]	@ (8003338 <HAL_GPIO_Init+0x238>)
 800328a:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 800328e:	f003 0302 	and.w	r3, r3, #2
 8003292:	60fb      	str	r3, [r7, #12]
 8003294:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003296:	4a29      	ldr	r2, [pc, #164]	@ (800333c <HAL_GPIO_Init+0x23c>)
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	089b      	lsrs	r3, r3, #2
 800329c:	3302      	adds	r3, #2
 800329e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80032a4:	69fb      	ldr	r3, [r7, #28]
 80032a6:	f003 0303 	and.w	r3, r3, #3
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	220f      	movs	r2, #15
 80032ae:	fa02 f303 	lsl.w	r3, r2, r3
 80032b2:	43db      	mvns	r3, r3
 80032b4:	69ba      	ldr	r2, [r7, #24]
 80032b6:	4013      	ands	r3, r2
 80032b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	4a20      	ldr	r2, [pc, #128]	@ (8003340 <HAL_GPIO_Init+0x240>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d052      	beq.n	8003368 <HAL_GPIO_Init+0x268>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a1f      	ldr	r2, [pc, #124]	@ (8003344 <HAL_GPIO_Init+0x244>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d031      	beq.n	800332e <HAL_GPIO_Init+0x22e>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4a1e      	ldr	r2, [pc, #120]	@ (8003348 <HAL_GPIO_Init+0x248>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d02b      	beq.n	800332a <HAL_GPIO_Init+0x22a>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a1d      	ldr	r2, [pc, #116]	@ (800334c <HAL_GPIO_Init+0x24c>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d025      	beq.n	8003326 <HAL_GPIO_Init+0x226>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a1c      	ldr	r2, [pc, #112]	@ (8003350 <HAL_GPIO_Init+0x250>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d01f      	beq.n	8003322 <HAL_GPIO_Init+0x222>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a1b      	ldr	r2, [pc, #108]	@ (8003354 <HAL_GPIO_Init+0x254>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d019      	beq.n	800331e <HAL_GPIO_Init+0x21e>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a1a      	ldr	r2, [pc, #104]	@ (8003358 <HAL_GPIO_Init+0x258>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d013      	beq.n	800331a <HAL_GPIO_Init+0x21a>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4a19      	ldr	r2, [pc, #100]	@ (800335c <HAL_GPIO_Init+0x25c>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d00d      	beq.n	8003316 <HAL_GPIO_Init+0x216>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a18      	ldr	r2, [pc, #96]	@ (8003360 <HAL_GPIO_Init+0x260>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d007      	beq.n	8003312 <HAL_GPIO_Init+0x212>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a17      	ldr	r2, [pc, #92]	@ (8003364 <HAL_GPIO_Init+0x264>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d101      	bne.n	800330e <HAL_GPIO_Init+0x20e>
 800330a:	2309      	movs	r3, #9
 800330c:	e02d      	b.n	800336a <HAL_GPIO_Init+0x26a>
 800330e:	230a      	movs	r3, #10
 8003310:	e02b      	b.n	800336a <HAL_GPIO_Init+0x26a>
 8003312:	2308      	movs	r3, #8
 8003314:	e029      	b.n	800336a <HAL_GPIO_Init+0x26a>
 8003316:	2307      	movs	r3, #7
 8003318:	e027      	b.n	800336a <HAL_GPIO_Init+0x26a>
 800331a:	2306      	movs	r3, #6
 800331c:	e025      	b.n	800336a <HAL_GPIO_Init+0x26a>
 800331e:	2305      	movs	r3, #5
 8003320:	e023      	b.n	800336a <HAL_GPIO_Init+0x26a>
 8003322:	2304      	movs	r3, #4
 8003324:	e021      	b.n	800336a <HAL_GPIO_Init+0x26a>
 8003326:	2303      	movs	r3, #3
 8003328:	e01f      	b.n	800336a <HAL_GPIO_Init+0x26a>
 800332a:	2302      	movs	r3, #2
 800332c:	e01d      	b.n	800336a <HAL_GPIO_Init+0x26a>
 800332e:	2301      	movs	r3, #1
 8003330:	e01b      	b.n	800336a <HAL_GPIO_Init+0x26a>
 8003332:	bf00      	nop
 8003334:	58000080 	.word	0x58000080
 8003338:	58024400 	.word	0x58024400
 800333c:	58000400 	.word	0x58000400
 8003340:	58020000 	.word	0x58020000
 8003344:	58020400 	.word	0x58020400
 8003348:	58020800 	.word	0x58020800
 800334c:	58020c00 	.word	0x58020c00
 8003350:	58021000 	.word	0x58021000
 8003354:	58021400 	.word	0x58021400
 8003358:	58021800 	.word	0x58021800
 800335c:	58021c00 	.word	0x58021c00
 8003360:	58022000 	.word	0x58022000
 8003364:	58022400 	.word	0x58022400
 8003368:	2300      	movs	r3, #0
 800336a:	69fa      	ldr	r2, [r7, #28]
 800336c:	f002 0203 	and.w	r2, r2, #3
 8003370:	0092      	lsls	r2, r2, #2
 8003372:	4093      	lsls	r3, r2
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	4313      	orrs	r3, r2
 8003378:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800337a:	4938      	ldr	r1, [pc, #224]	@ (800345c <HAL_GPIO_Init+0x35c>)
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	089b      	lsrs	r3, r3, #2
 8003380:	3302      	adds	r3, #2
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003388:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	43db      	mvns	r3, r3
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	4013      	ands	r3, r2
 8003398:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80033a6:	69ba      	ldr	r2, [r7, #24]
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	4313      	orrs	r3, r2
 80033ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80033ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80033b2:	69bb      	ldr	r3, [r7, #24]
 80033b4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80033b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	43db      	mvns	r3, r3
 80033c2:	69ba      	ldr	r2, [r7, #24]
 80033c4:	4013      	ands	r3, r2
 80033c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d003      	beq.n	80033dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	4313      	orrs	r3, r2
 80033da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80033dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	43db      	mvns	r3, r3
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	4013      	ands	r3, r2
 80033f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d003      	beq.n	8003408 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	4313      	orrs	r3, r2
 8003406:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	43db      	mvns	r3, r3
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	4013      	ands	r3, r2
 800341c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d003      	beq.n	8003432 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800342a:	69ba      	ldr	r2, [r7, #24]
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	4313      	orrs	r3, r2
 8003430:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	3301      	adds	r3, #1
 800343c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	fa22 f303 	lsr.w	r3, r2, r3
 8003448:	2b00      	cmp	r3, #0
 800344a:	f47f ae63 	bne.w	8003114 <HAL_GPIO_Init+0x14>
  }
}
 800344e:	bf00      	nop
 8003450:	bf00      	nop
 8003452:	3724      	adds	r7, #36	@ 0x24
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr
 800345c:	58000400 	.word	0x58000400

08003460 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	4603      	mov	r3, r0
 8003468:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800346a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800346e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003472:	88fb      	ldrh	r3, [r7, #6]
 8003474:	4013      	ands	r3, r2
 8003476:	2b00      	cmp	r3, #0
 8003478:	d008      	beq.n	800348c <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800347a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800347e:	88fb      	ldrh	r3, [r7, #6]
 8003480:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003484:	88fb      	ldrh	r3, [r7, #6]
 8003486:	4618      	mov	r0, r3
 8003488:	f000 f804 	bl	8003494 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800348c:	bf00      	nop
 800348e:	3708      	adds	r7, #8
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	4603      	mov	r3, r0
 800349c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800349e:	bf00      	nop
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
	...

080034ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e08b      	b.n	80035d6 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d106      	bne.n	80034d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2200      	movs	r2, #0
 80034ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7fd f932 	bl	800073c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2224      	movs	r2, #36	@ 0x24
 80034dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 0201 	bic.w	r2, r2, #1
 80034ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685a      	ldr	r2, [r3, #4]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80034fc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	689a      	ldr	r2, [r3, #8]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800350c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	2b01      	cmp	r3, #1
 8003514:	d107      	bne.n	8003526 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	689a      	ldr	r2, [r3, #8]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003522:	609a      	str	r2, [r3, #8]
 8003524:	e006      	b.n	8003534 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	689a      	ldr	r2, [r3, #8]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003532:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	2b02      	cmp	r3, #2
 800353a:	d108      	bne.n	800354e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	685a      	ldr	r2, [r3, #4]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800354a:	605a      	str	r2, [r3, #4]
 800354c:	e007      	b.n	800355e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	685a      	ldr	r2, [r3, #4]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800355c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	6859      	ldr	r1, [r3, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	4b1d      	ldr	r3, [pc, #116]	@ (80035e0 <HAL_I2C_Init+0x134>)
 800356a:	430b      	orrs	r3, r1
 800356c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	68da      	ldr	r2, [r3, #12]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800357c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	691a      	ldr	r2, [r3, #16]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	695b      	ldr	r3, [r3, #20]
 8003586:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	699b      	ldr	r3, [r3, #24]
 800358e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	430a      	orrs	r2, r1
 8003596:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	69d9      	ldr	r1, [r3, #28]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a1a      	ldr	r2, [r3, #32]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f042 0201 	orr.w	r2, r2, #1
 80035b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2220      	movs	r2, #32
 80035c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3708      	adds	r7, #8
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	02008000 	.word	0x02008000

080035e4 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b088      	sub	sp, #32
 80035e8:	af02      	add	r7, sp, #8
 80035ea:	60f8      	str	r0, [r7, #12]
 80035ec:	607a      	str	r2, [r7, #4]
 80035ee:	461a      	mov	r2, r3
 80035f0:	460b      	mov	r3, r1
 80035f2:	817b      	strh	r3, [r7, #10]
 80035f4:	4613      	mov	r3, r2
 80035f6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	2b20      	cmp	r3, #32
 8003602:	f040 80fd 	bne.w	8003800 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800360c:	2b01      	cmp	r3, #1
 800360e:	d101      	bne.n	8003614 <HAL_I2C_Master_Transmit+0x30>
 8003610:	2302      	movs	r3, #2
 8003612:	e0f6      	b.n	8003802 <HAL_I2C_Master_Transmit+0x21e>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	2201      	movs	r2, #1
 8003618:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800361c:	f7fd fd04 	bl	8001028 <HAL_GetTick>
 8003620:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	2319      	movs	r3, #25
 8003628:	2201      	movs	r2, #1
 800362a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f000 ff8d 	bl	800454e <I2C_WaitOnFlagUntilTimeout>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e0e1      	b.n	8003802 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2221      	movs	r2, #33	@ 0x21
 8003642:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2210      	movs	r2, #16
 800364a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	893a      	ldrh	r2, [r7, #8]
 800365e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2200      	movs	r2, #0
 8003664:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800366a:	b29b      	uxth	r3, r3
 800366c:	2bff      	cmp	r3, #255	@ 0xff
 800366e:	d906      	bls.n	800367e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	22ff      	movs	r2, #255	@ 0xff
 8003674:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003676:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800367a:	617b      	str	r3, [r7, #20]
 800367c:	e007      	b.n	800368e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003682:	b29a      	uxth	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003688:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800368c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003692:	2b00      	cmp	r3, #0
 8003694:	d024      	beq.n	80036e0 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369a:	781a      	ldrb	r2, [r3, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a6:	1c5a      	adds	r2, r3, #1
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	3b01      	subs	r3, #1
 80036b4:	b29a      	uxth	r2, r3
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036be:	3b01      	subs	r3, #1
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	3301      	adds	r3, #1
 80036ce:	b2da      	uxtb	r2, r3
 80036d0:	8979      	ldrh	r1, [r7, #10]
 80036d2:	4b4e      	ldr	r3, [pc, #312]	@ (800380c <HAL_I2C_Master_Transmit+0x228>)
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	68f8      	ldr	r0, [r7, #12]
 80036da:	f001 f8fb 	bl	80048d4 <I2C_TransferConfig>
 80036de:	e066      	b.n	80037ae <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036e4:	b2da      	uxtb	r2, r3
 80036e6:	8979      	ldrh	r1, [r7, #10]
 80036e8:	4b48      	ldr	r3, [pc, #288]	@ (800380c <HAL_I2C_Master_Transmit+0x228>)
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f001 f8f0 	bl	80048d4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80036f4:	e05b      	b.n	80037ae <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	6a39      	ldr	r1, [r7, #32]
 80036fa:	68f8      	ldr	r0, [r7, #12]
 80036fc:	f000 ff80 	bl	8004600 <I2C_WaitOnTXISFlagUntilTimeout>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d001      	beq.n	800370a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e07b      	b.n	8003802 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370e:	781a      	ldrb	r2, [r3, #0]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800371a:	1c5a      	adds	r2, r3, #1
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003724:	b29b      	uxth	r3, r3
 8003726:	3b01      	subs	r3, #1
 8003728:	b29a      	uxth	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003732:	3b01      	subs	r3, #1
 8003734:	b29a      	uxth	r2, r3
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800373e:	b29b      	uxth	r3, r3
 8003740:	2b00      	cmp	r3, #0
 8003742:	d034      	beq.n	80037ae <HAL_I2C_Master_Transmit+0x1ca>
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003748:	2b00      	cmp	r3, #0
 800374a:	d130      	bne.n	80037ae <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	9300      	str	r3, [sp, #0]
 8003750:	6a3b      	ldr	r3, [r7, #32]
 8003752:	2200      	movs	r2, #0
 8003754:	2180      	movs	r1, #128	@ 0x80
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f000 fef9 	bl	800454e <I2C_WaitOnFlagUntilTimeout>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e04d      	b.n	8003802 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800376a:	b29b      	uxth	r3, r3
 800376c:	2bff      	cmp	r3, #255	@ 0xff
 800376e:	d90e      	bls.n	800378e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	22ff      	movs	r2, #255	@ 0xff
 8003774:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800377a:	b2da      	uxtb	r2, r3
 800377c:	8979      	ldrh	r1, [r7, #10]
 800377e:	2300      	movs	r3, #0
 8003780:	9300      	str	r3, [sp, #0]
 8003782:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f001 f8a4 	bl	80048d4 <I2C_TransferConfig>
 800378c:	e00f      	b.n	80037ae <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003792:	b29a      	uxth	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800379c:	b2da      	uxtb	r2, r3
 800379e:	8979      	ldrh	r1, [r7, #10]
 80037a0:	2300      	movs	r3, #0
 80037a2:	9300      	str	r3, [sp, #0]
 80037a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037a8:	68f8      	ldr	r0, [r7, #12]
 80037aa:	f001 f893 	bl	80048d4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d19e      	bne.n	80036f6 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037b8:	693a      	ldr	r2, [r7, #16]
 80037ba:	6a39      	ldr	r1, [r7, #32]
 80037bc:	68f8      	ldr	r0, [r7, #12]
 80037be:	f000 ff66 	bl	800468e <I2C_WaitOnSTOPFlagUntilTimeout>
 80037c2:	4603      	mov	r3, r0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d001      	beq.n	80037cc <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e01a      	b.n	8003802 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2220      	movs	r2, #32
 80037d2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	6859      	ldr	r1, [r3, #4]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	4b0c      	ldr	r3, [pc, #48]	@ (8003810 <HAL_I2C_Master_Transmit+0x22c>)
 80037e0:	400b      	ands	r3, r1
 80037e2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2220      	movs	r2, #32
 80037e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80037fc:	2300      	movs	r3, #0
 80037fe:	e000      	b.n	8003802 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003800:	2302      	movs	r3, #2
  }
}
 8003802:	4618      	mov	r0, r3
 8003804:	3718      	adds	r7, #24
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	80002000 	.word	0x80002000
 8003810:	fe00e800 	.word	0xfe00e800

08003814 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	699b      	ldr	r3, [r3, #24]
 8003822:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003830:	2b00      	cmp	r3, #0
 8003832:	d005      	beq.n	8003840 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003838:	68ba      	ldr	r2, [r7, #8]
 800383a:	68f9      	ldr	r1, [r7, #12]
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	4798      	blx	r3
  }
}
 8003840:	bf00      	nop
 8003842:	3710      	adds	r7, #16
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}

08003848 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b086      	sub	sp, #24
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003866:	2b00      	cmp	r3, #0
 8003868:	d00f      	beq.n	800388a <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00a      	beq.n	800388a <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003878:	f043 0201 	orr.w	r2, r3, #1
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003888:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003890:	2b00      	cmp	r3, #0
 8003892:	d00f      	beq.n	80038b4 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00a      	beq.n	80038b4 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a2:	f043 0208 	orr.w	r2, r3, #8
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80038b2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d00f      	beq.n	80038de <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00a      	beq.n	80038de <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038cc:	f043 0202 	orr.w	r2, r3, #2
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038dc:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038e2:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f003 030b 	and.w	r3, r3, #11
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d003      	beq.n	80038f6 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80038ee:	68f9      	ldr	r1, [r7, #12]
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 fcd3 	bl	800429c <I2C_ITError>
  }
}
 80038f6:	bf00      	nop
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80038fe:	b480      	push	{r7}
 8003900:	b083      	sub	sp, #12
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003906:	bf00      	nop
 8003908:	370c      	adds	r7, #12
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr

08003912 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003912:	b480      	push	{r7}
 8003914:	b083      	sub	sp, #12
 8003916:	af00      	add	r7, sp, #0
 8003918:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800391a:	bf00      	nop
 800391c:	370c      	adds	r7, #12
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr

08003926 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003926:	b480      	push	{r7}
 8003928:	b083      	sub	sp, #12
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
 800392e:	460b      	mov	r3, r1
 8003930:	70fb      	strb	r3, [r7, #3]
 8003932:	4613      	mov	r3, r2
 8003934:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003936:	bf00      	nop
 8003938:	370c      	adds	r7, #12
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr

08003942 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003942:	b480      	push	{r7}
 8003944:	b083      	sub	sp, #12
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800394a:	bf00      	nop
 800394c:	370c      	adds	r7, #12
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr

08003956 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003956:	b480      	push	{r7}
 8003958:	b083      	sub	sp, #12
 800395a:	af00      	add	r7, sp, #0
 800395c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800395e:	bf00      	nop
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr

0800396a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800396a:	b480      	push	{r7}
 800396c:	b083      	sub	sp, #12
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003972:	bf00      	nop
 8003974:	370c      	adds	r7, #12
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr

0800397e <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800397e:	b480      	push	{r7}
 8003980:	b083      	sub	sp, #12
 8003982:	af00      	add	r7, sp, #0
 8003984:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800398c:	b2db      	uxtb	r3, r3
}
 800398e:	4618      	mov	r0, r3
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr

0800399a <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b086      	sub	sp, #24
 800399e:	af00      	add	r7, sp, #0
 80039a0:	60f8      	str	r0, [r7, #12]
 80039a2:	60b9      	str	r1, [r7, #8]
 80039a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80039ac:	68bb      	ldr	r3, [r7, #8]
 80039ae:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d101      	bne.n	80039be <I2C_Slave_ISR_IT+0x24>
 80039ba:	2302      	movs	r3, #2
 80039bc:	e0e2      	b.n	8003b84 <I2C_Slave_ISR_IT+0x1ea>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	f003 0320 	and.w	r3, r3, #32
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d009      	beq.n	80039e4 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d004      	beq.n	80039e4 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80039da:	6939      	ldr	r1, [r7, #16]
 80039dc:	68f8      	ldr	r0, [r7, #12]
 80039de:	f000 f9b5 	bl	8003d4c <I2C_ITSlaveCplt>
 80039e2:	e0ca      	b.n	8003b7a <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	f003 0310 	and.w	r3, r3, #16
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d04b      	beq.n	8003a86 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d046      	beq.n	8003a86 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d128      	bne.n	8003a54 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	2b28      	cmp	r3, #40	@ 0x28
 8003a0c:	d108      	bne.n	8003a20 <I2C_Slave_ISR_IT+0x86>
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a14:	d104      	bne.n	8003a20 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003a16:	6939      	ldr	r1, [r7, #16]
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f000 fbeb 	bl	80041f4 <I2C_ITListenCplt>
 8003a1e:	e031      	b.n	8003a84 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	2b29      	cmp	r3, #41	@ 0x29
 8003a2a:	d10e      	bne.n	8003a4a <I2C_Slave_ISR_IT+0xb0>
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a32:	d00a      	beq.n	8003a4a <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2210      	movs	r2, #16
 8003a3a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003a3c:	68f8      	ldr	r0, [r7, #12]
 8003a3e:	f000 fd44 	bl	80044ca <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003a42:	68f8      	ldr	r0, [r7, #12]
 8003a44:	f000 f926 	bl	8003c94 <I2C_ITSlaveSeqCplt>
 8003a48:	e01c      	b.n	8003a84 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2210      	movs	r2, #16
 8003a50:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003a52:	e08f      	b.n	8003b74 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2210      	movs	r2, #16
 8003a5a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a60:	f043 0204 	orr.w	r2, r3, #4
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d003      	beq.n	8003a76 <I2C_Slave_ISR_IT+0xdc>
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a74:	d17e      	bne.n	8003b74 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a7a:	4619      	mov	r1, r3
 8003a7c:	68f8      	ldr	r0, [r7, #12]
 8003a7e:	f000 fc0d 	bl	800429c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003a82:	e077      	b.n	8003b74 <I2C_Slave_ISR_IT+0x1da>
 8003a84:	e076      	b.n	8003b74 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	f003 0304 	and.w	r3, r3, #4
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d02f      	beq.n	8003af0 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d02a      	beq.n	8003af0 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a9e:	b29b      	uxth	r3, r3
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d018      	beq.n	8003ad6 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aae:	b2d2      	uxtb	r2, r2
 8003ab0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab6:	1c5a      	adds	r2, r3, #1
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	3b01      	subs	r3, #1
 8003ad0:	b29a      	uxth	r2, r3
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d14b      	bne.n	8003b78 <I2C_Slave_ISR_IT+0x1de>
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ae6:	d047      	beq.n	8003b78 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f000 f8d3 	bl	8003c94 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003aee:	e043      	b.n	8003b78 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	f003 0308 	and.w	r3, r3, #8
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d009      	beq.n	8003b0e <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d004      	beq.n	8003b0e <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003b04:	6939      	ldr	r1, [r7, #16]
 8003b06:	68f8      	ldr	r0, [r7, #12]
 8003b08:	f000 f840 	bl	8003b8c <I2C_ITAddrCplt>
 8003b0c:	e035      	b.n	8003b7a <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	f003 0302 	and.w	r3, r3, #2
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d030      	beq.n	8003b7a <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d02b      	beq.n	8003b7a <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b26:	b29b      	uxth	r3, r3
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d018      	beq.n	8003b5e <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b30:	781a      	ldrb	r2, [r3, #0]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b3c:	1c5a      	adds	r2, r3, #1
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	3b01      	subs	r3, #1
 8003b4a:	b29a      	uxth	r2, r3
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b54:	3b01      	subs	r3, #1
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003b5c:	e00d      	b.n	8003b7a <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b64:	d002      	beq.n	8003b6c <I2C_Slave_ISR_IT+0x1d2>
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d106      	bne.n	8003b7a <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f000 f891 	bl	8003c94 <I2C_ITSlaveSeqCplt>
 8003b72:	e002      	b.n	8003b7a <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8003b74:	bf00      	nop
 8003b76:	e000      	b.n	8003b7a <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8003b78:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3718      	adds	r7, #24
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b084      	sub	sp, #16
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003ba2:	2b28      	cmp	r3, #40	@ 0x28
 8003ba4:	d16a      	bne.n	8003c7c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	0c1b      	lsrs	r3, r3, #16
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	f003 0301 	and.w	r3, r3, #1
 8003bb4:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	699b      	ldr	r3, [r3, #24]
 8003bbc:	0c1b      	lsrs	r3, r3, #16
 8003bbe:	b29b      	uxth	r3, r3
 8003bc0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003bc4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003bd2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003be0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d138      	bne.n	8003c5c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003bea:	897b      	ldrh	r3, [r7, #10]
 8003bec:	09db      	lsrs	r3, r3, #7
 8003bee:	b29a      	uxth	r2, r3
 8003bf0:	89bb      	ldrh	r3, [r7, #12]
 8003bf2:	4053      	eors	r3, r2
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	f003 0306 	and.w	r3, r3, #6
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d11c      	bne.n	8003c38 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003bfe:	897b      	ldrh	r3, [r7, #10]
 8003c00:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c06:	1c5a      	adds	r2, r3, #1
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d13b      	bne.n	8003c8c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	2208      	movs	r2, #8
 8003c20:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003c2a:	89ba      	ldrh	r2, [r7, #12]
 8003c2c:	7bfb      	ldrb	r3, [r7, #15]
 8003c2e:	4619      	mov	r1, r3
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f7ff fe78 	bl	8003926 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003c36:	e029      	b.n	8003c8c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003c38:	893b      	ldrh	r3, [r7, #8]
 8003c3a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003c3c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f000 fe79 	bl	8004938 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003c4e:	89ba      	ldrh	r2, [r7, #12]
 8003c50:	7bfb      	ldrb	r3, [r7, #15]
 8003c52:	4619      	mov	r1, r3
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f7ff fe66 	bl	8003926 <HAL_I2C_AddrCallback>
}
 8003c5a:	e017      	b.n	8003c8c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003c5c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c60:	6878      	ldr	r0, [r7, #4]
 8003c62:	f000 fe69 	bl	8004938 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003c6e:	89ba      	ldrh	r2, [r7, #12]
 8003c70:	7bfb      	ldrb	r3, [r7, #15]
 8003c72:	4619      	mov	r1, r3
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f7ff fe56 	bl	8003926 <HAL_I2C_AddrCallback>
}
 8003c7a:	e007      	b.n	8003c8c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2208      	movs	r2, #8
 8003c82:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8003c8c:	bf00      	nop
 8003c8e:	3710      	adds	r7, #16
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d008      	beq.n	8003cc8 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003cc4:	601a      	str	r2, [r3, #0]
 8003cc6:	e00c      	b.n	8003ce2 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d007      	beq.n	8003ce2 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003ce0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b29      	cmp	r3, #41	@ 0x29
 8003cec:	d112      	bne.n	8003d14 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2228      	movs	r2, #40	@ 0x28
 8003cf2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2221      	movs	r2, #33	@ 0x21
 8003cfa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003cfc:	2101      	movs	r1, #1
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f000 fe1a 	bl	8004938 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f7ff fdf6 	bl	80038fe <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8003d12:	e017      	b.n	8003d44 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d1e:	d111      	bne.n	8003d44 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2228      	movs	r2, #40	@ 0x28
 8003d24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2222      	movs	r2, #34	@ 0x22
 8003d2c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003d2e:	2102      	movs	r1, #2
 8003d30:	6878      	ldr	r0, [r7, #4]
 8003d32:	f000 fe01 	bl	8004938 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f7ff fde7 	bl	8003912 <HAL_I2C_SlaveRxCpltCallback>
}
 8003d44:	bf00      	nop
 8003d46:	3710      	adds	r7, #16
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d66:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d6e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2220      	movs	r2, #32
 8003d76:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003d78:	7afb      	ldrb	r3, [r7, #11]
 8003d7a:	2b21      	cmp	r3, #33	@ 0x21
 8003d7c:	d002      	beq.n	8003d84 <I2C_ITSlaveCplt+0x38>
 8003d7e:	7afb      	ldrb	r3, [r7, #11]
 8003d80:	2b29      	cmp	r3, #41	@ 0x29
 8003d82:	d108      	bne.n	8003d96 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8003d84:	f248 0101 	movw	r1, #32769	@ 0x8001
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	f000 fdd5 	bl	8004938 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2221      	movs	r2, #33	@ 0x21
 8003d92:	631a      	str	r2, [r3, #48]	@ 0x30
 8003d94:	e019      	b.n	8003dca <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d96:	7afb      	ldrb	r3, [r7, #11]
 8003d98:	2b22      	cmp	r3, #34	@ 0x22
 8003d9a:	d002      	beq.n	8003da2 <I2C_ITSlaveCplt+0x56>
 8003d9c:	7afb      	ldrb	r3, [r7, #11]
 8003d9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003da0:	d108      	bne.n	8003db4 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8003da2:	f248 0102 	movw	r1, #32770	@ 0x8002
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f000 fdc6 	bl	8004938 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2222      	movs	r2, #34	@ 0x22
 8003db0:	631a      	str	r2, [r3, #48]	@ 0x30
 8003db2:	e00a      	b.n	8003dca <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8003db4:	7afb      	ldrb	r3, [r7, #11]
 8003db6:	2b28      	cmp	r3, #40	@ 0x28
 8003db8:	d107      	bne.n	8003dca <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8003dba:	f248 0103 	movw	r1, #32771	@ 0x8003
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 fdba 	bl	8004938 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	685a      	ldr	r2, [r3, #4]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003dd8:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	6859      	ldr	r1, [r3, #4]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681a      	ldr	r2, [r3, #0]
 8003de4:	4b7f      	ldr	r3, [pc, #508]	@ (8003fe4 <I2C_ITSlaveCplt+0x298>)
 8003de6:	400b      	ands	r3, r1
 8003de8:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 fb6d 	bl	80044ca <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d07a      	beq.n	8003ef0 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003e08:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	f000 8111 	beq.w	8004036 <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a73      	ldr	r2, [pc, #460]	@ (8003fe8 <I2C_ITSlaveCplt+0x29c>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d059      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a71      	ldr	r2, [pc, #452]	@ (8003fec <I2C_ITSlaveCplt+0x2a0>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d053      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a6f      	ldr	r2, [pc, #444]	@ (8003ff0 <I2C_ITSlaveCplt+0x2a4>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d04d      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a6d      	ldr	r2, [pc, #436]	@ (8003ff4 <I2C_ITSlaveCplt+0x2a8>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d047      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a6b      	ldr	r2, [pc, #428]	@ (8003ff8 <I2C_ITSlaveCplt+0x2ac>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d041      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a69      	ldr	r2, [pc, #420]	@ (8003ffc <I2C_ITSlaveCplt+0x2b0>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d03b      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a67      	ldr	r2, [pc, #412]	@ (8004000 <I2C_ITSlaveCplt+0x2b4>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d035      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a65      	ldr	r2, [pc, #404]	@ (8004004 <I2C_ITSlaveCplt+0x2b8>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d02f      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a63      	ldr	r2, [pc, #396]	@ (8004008 <I2C_ITSlaveCplt+0x2bc>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d029      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a61      	ldr	r2, [pc, #388]	@ (800400c <I2C_ITSlaveCplt+0x2c0>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d023      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a5f      	ldr	r2, [pc, #380]	@ (8004010 <I2C_ITSlaveCplt+0x2c4>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d01d      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a5d      	ldr	r2, [pc, #372]	@ (8004014 <I2C_ITSlaveCplt+0x2c8>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d017      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a5b      	ldr	r2, [pc, #364]	@ (8004018 <I2C_ITSlaveCplt+0x2cc>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d011      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a59      	ldr	r2, [pc, #356]	@ (800401c <I2C_ITSlaveCplt+0x2d0>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d00b      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a57      	ldr	r2, [pc, #348]	@ (8004020 <I2C_ITSlaveCplt+0x2d4>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d005      	beq.n	8003ed4 <I2C_ITSlaveCplt+0x188>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a55      	ldr	r2, [pc, #340]	@ (8004024 <I2C_ITSlaveCplt+0x2d8>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d105      	bne.n	8003ee0 <I2C_ITSlaveCplt+0x194>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	b29b      	uxth	r3, r3
 8003ede:	e004      	b.n	8003eea <I2C_ITSlaveCplt+0x19e>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	8553      	strh	r3, [r2, #42]	@ 0x2a
 8003eee:	e0a2      	b.n	8004036 <I2C_ITSlaveCplt+0x2ea>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f000 809d 	beq.w	8004036 <I2C_ITSlaveCplt+0x2ea>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f0a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	f000 8090 	beq.w	8004036 <I2C_ITSlaveCplt+0x2ea>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a32      	ldr	r2, [pc, #200]	@ (8003fe8 <I2C_ITSlaveCplt+0x29c>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d059      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a30      	ldr	r2, [pc, #192]	@ (8003fec <I2C_ITSlaveCplt+0x2a0>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d053      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a2e      	ldr	r2, [pc, #184]	@ (8003ff0 <I2C_ITSlaveCplt+0x2a4>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d04d      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a2c      	ldr	r2, [pc, #176]	@ (8003ff4 <I2C_ITSlaveCplt+0x2a8>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d047      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a2a      	ldr	r2, [pc, #168]	@ (8003ff8 <I2C_ITSlaveCplt+0x2ac>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d041      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a28      	ldr	r2, [pc, #160]	@ (8003ffc <I2C_ITSlaveCplt+0x2b0>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d03b      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a26      	ldr	r2, [pc, #152]	@ (8004000 <I2C_ITSlaveCplt+0x2b4>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d035      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a24      	ldr	r2, [pc, #144]	@ (8004004 <I2C_ITSlaveCplt+0x2b8>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d02f      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a22      	ldr	r2, [pc, #136]	@ (8004008 <I2C_ITSlaveCplt+0x2bc>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d029      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a20      	ldr	r2, [pc, #128]	@ (800400c <I2C_ITSlaveCplt+0x2c0>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d023      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a1e      	ldr	r2, [pc, #120]	@ (8004010 <I2C_ITSlaveCplt+0x2c4>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d01d      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a1c      	ldr	r2, [pc, #112]	@ (8004014 <I2C_ITSlaveCplt+0x2c8>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d017      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a1a      	ldr	r2, [pc, #104]	@ (8004018 <I2C_ITSlaveCplt+0x2cc>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d011      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a18      	ldr	r2, [pc, #96]	@ (800401c <I2C_ITSlaveCplt+0x2d0>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d00b      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a16      	ldr	r2, [pc, #88]	@ (8004020 <I2C_ITSlaveCplt+0x2d4>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d005      	beq.n	8003fd6 <I2C_ITSlaveCplt+0x28a>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a14      	ldr	r2, [pc, #80]	@ (8004024 <I2C_ITSlaveCplt+0x2d8>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d128      	bne.n	8004028 <I2C_ITSlaveCplt+0x2dc>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	e027      	b.n	8004032 <I2C_ITSlaveCplt+0x2e6>
 8003fe2:	bf00      	nop
 8003fe4:	fe00e800 	.word	0xfe00e800
 8003fe8:	40020010 	.word	0x40020010
 8003fec:	40020028 	.word	0x40020028
 8003ff0:	40020040 	.word	0x40020040
 8003ff4:	40020058 	.word	0x40020058
 8003ff8:	40020070 	.word	0x40020070
 8003ffc:	40020088 	.word	0x40020088
 8004000:	400200a0 	.word	0x400200a0
 8004004:	400200b8 	.word	0x400200b8
 8004008:	40020410 	.word	0x40020410
 800400c:	40020428 	.word	0x40020428
 8004010:	40020440 	.word	0x40020440
 8004014:	40020458 	.word	0x40020458
 8004018:	40020470 	.word	0x40020470
 800401c:	40020488 	.word	0x40020488
 8004020:	400204a0 	.word	0x400204a0
 8004024:	400204b8 	.word	0x400204b8
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	b29b      	uxth	r3, r3
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	f003 0304 	and.w	r3, r3, #4
 800403c:	2b00      	cmp	r3, #0
 800403e:	d020      	beq.n	8004082 <I2C_ITSlaveCplt+0x336>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f023 0304 	bic.w	r3, r3, #4
 8004046:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004052:	b2d2      	uxtb	r2, r2
 8004054:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800405a:	1c5a      	adds	r2, r3, #1
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00c      	beq.n	8004082 <I2C_ITSlaveCplt+0x336>
    {
      hi2c->XferSize--;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800406c:	3b01      	subs	r3, #1
 800406e:	b29a      	uxth	r2, r3
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004078:	b29b      	uxth	r3, r3
 800407a:	3b01      	subs	r3, #1
 800407c:	b29a      	uxth	r2, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004086:	b29b      	uxth	r3, r3
 8004088:	2b00      	cmp	r3, #0
 800408a:	d005      	beq.n	8004098 <I2C_ITSlaveCplt+0x34c>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004090:	f043 0204 	orr.w	r2, r3, #4
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	f003 0310 	and.w	r3, r3, #16
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d049      	beq.n	8004136 <I2C_ITSlaveCplt+0x3ea>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d044      	beq.n	8004136 <I2C_ITSlaveCplt+0x3ea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d128      	bne.n	8004108 <I2C_ITSlaveCplt+0x3bc>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	2b28      	cmp	r3, #40	@ 0x28
 80040c0:	d108      	bne.n	80040d4 <I2C_ITSlaveCplt+0x388>
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040c8:	d104      	bne.n	80040d4 <I2C_ITSlaveCplt+0x388>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80040ca:	6979      	ldr	r1, [r7, #20]
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 f891 	bl	80041f4 <I2C_ITListenCplt>
 80040d2:	e030      	b.n	8004136 <I2C_ITSlaveCplt+0x3ea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b29      	cmp	r3, #41	@ 0x29
 80040de:	d10e      	bne.n	80040fe <I2C_ITSlaveCplt+0x3b2>
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80040e6:	d00a      	beq.n	80040fe <I2C_ITSlaveCplt+0x3b2>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	2210      	movs	r2, #16
 80040ee:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f000 f9ea 	bl	80044ca <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f7ff fdcc 	bl	8003c94 <I2C_ITSlaveSeqCplt>
 80040fc:	e01b      	b.n	8004136 <I2C_ITSlaveCplt+0x3ea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	2210      	movs	r2, #16
 8004104:	61da      	str	r2, [r3, #28]
 8004106:	e016      	b.n	8004136 <I2C_ITSlaveCplt+0x3ea>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2210      	movs	r2, #16
 800410e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004114:	f043 0204 	orr.w	r2, r3, #4
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d003      	beq.n	800412a <I2C_ITSlaveCplt+0x3de>
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004128:	d105      	bne.n	8004136 <I2C_ITSlaveCplt+0x3ea>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800412e:	4619      	mov	r1, r3
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f000 f8b3 	bl	800429c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004148:	2b00      	cmp	r3, #0
 800414a:	d010      	beq.n	800416e <I2C_ITSlaveCplt+0x422>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004150:	4619      	mov	r1, r3
 8004152:	6878      	ldr	r0, [r7, #4]
 8004154:	f000 f8a2 	bl	800429c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b28      	cmp	r3, #40	@ 0x28
 8004162:	d141      	bne.n	80041e8 <I2C_ITSlaveCplt+0x49c>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004164:	6979      	ldr	r1, [r7, #20]
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 f844 	bl	80041f4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800416c:	e03c      	b.n	80041e8 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004172:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004176:	d014      	beq.n	80041a2 <I2C_ITSlaveCplt+0x456>
    I2C_ITSlaveSeqCplt(hi2c);
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f7ff fd8b 	bl	8003c94 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a1b      	ldr	r2, [pc, #108]	@ (80041f0 <I2C_ITSlaveCplt+0x4a4>)
 8004182:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2220      	movs	r2, #32
 8004188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f7ff fbd1 	bl	8003942 <HAL_I2C_ListenCpltCallback>
}
 80041a0:	e022      	b.n	80041e8 <I2C_ITSlaveCplt+0x49c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b22      	cmp	r3, #34	@ 0x22
 80041ac:	d10e      	bne.n	80041cc <I2C_ITSlaveCplt+0x480>
    hi2c->State = HAL_I2C_STATE_READY;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2220      	movs	r2, #32
 80041b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f7ff fba4 	bl	8003912 <HAL_I2C_SlaveRxCpltCallback>
}
 80041ca:	e00d      	b.n	80041e8 <I2C_ITSlaveCplt+0x49c>
    hi2c->State = HAL_I2C_STATE_READY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2220      	movs	r2, #32
 80041d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f7ff fb8b 	bl	80038fe <HAL_I2C_SlaveTxCpltCallback>
}
 80041e8:	bf00      	nop
 80041ea:	3718      	adds	r7, #24
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	ffff0000 	.word	0xffff0000

080041f4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b082      	sub	sp, #8
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
 80041fc:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4a25      	ldr	r2, [pc, #148]	@ (8004298 <I2C_ITListenCplt+0xa4>)
 8004202:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2220      	movs	r2, #32
 800420e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	f003 0304 	and.w	r3, r3, #4
 8004226:	2b00      	cmp	r3, #0
 8004228:	d022      	beq.n	8004270 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004234:	b2d2      	uxtb	r2, r2
 8004236:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423c:	1c5a      	adds	r2, r3, #1
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004246:	2b00      	cmp	r3, #0
 8004248:	d012      	beq.n	8004270 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800424e:	3b01      	subs	r3, #1
 8004250:	b29a      	uxth	r2, r3
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800425a:	b29b      	uxth	r3, r3
 800425c:	3b01      	subs	r3, #1
 800425e:	b29a      	uxth	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004268:	f043 0204 	orr.w	r2, r3, #4
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004270:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f000 fb5f 	bl	8004938 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2210      	movs	r2, #16
 8004280:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f7ff fb59 	bl	8003942 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004290:	bf00      	nop
 8004292:	3708      	adds	r7, #8
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	ffff0000 	.word	0xffff0000

0800429c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b084      	sub	sp, #16
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042ac:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	4a6d      	ldr	r2, [pc, #436]	@ (8004470 <I2C_ITError+0x1d4>)
 80042ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2200      	movs	r2, #0
 80042c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	431a      	orrs	r2, r3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80042ce:	7bfb      	ldrb	r3, [r7, #15]
 80042d0:	2b28      	cmp	r3, #40	@ 0x28
 80042d2:	d005      	beq.n	80042e0 <I2C_ITError+0x44>
 80042d4:	7bfb      	ldrb	r3, [r7, #15]
 80042d6:	2b29      	cmp	r3, #41	@ 0x29
 80042d8:	d002      	beq.n	80042e0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80042da:	7bfb      	ldrb	r3, [r7, #15]
 80042dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80042de:	d10b      	bne.n	80042f8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80042e0:	2103      	movs	r1, #3
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 fb28 	bl	8004938 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2228      	movs	r2, #40	@ 0x28
 80042ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	4a60      	ldr	r2, [pc, #384]	@ (8004474 <I2C_ITError+0x1d8>)
 80042f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80042f6:	e030      	b.n	800435a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80042f8:	f248 0103 	movw	r1, #32771	@ 0x8003
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f000 fb1b 	bl	8004938 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 f8e1 	bl	80044ca <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b60      	cmp	r3, #96	@ 0x60
 8004312:	d01f      	beq.n	8004354 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2220      	movs	r2, #32
 8004318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	699b      	ldr	r3, [r3, #24]
 8004322:	f003 0320 	and.w	r3, r3, #32
 8004326:	2b20      	cmp	r3, #32
 8004328:	d114      	bne.n	8004354 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	f003 0310 	and.w	r3, r3, #16
 8004334:	2b10      	cmp	r3, #16
 8004336:	d109      	bne.n	800434c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2210      	movs	r2, #16
 800433e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004344:	f043 0204 	orr.w	r2, r3, #4
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	2220      	movs	r2, #32
 8004352:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2200      	movs	r2, #0
 8004358:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004364:	2b00      	cmp	r3, #0
 8004366:	d039      	beq.n	80043dc <I2C_ITError+0x140>
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	2b11      	cmp	r3, #17
 800436c:	d002      	beq.n	8004374 <I2C_ITError+0xd8>
 800436e:	68bb      	ldr	r3, [r7, #8]
 8004370:	2b21      	cmp	r3, #33	@ 0x21
 8004372:	d133      	bne.n	80043dc <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800437e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004382:	d107      	bne.n	8004394 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004392:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004398:	4618      	mov	r0, r3
 800439a:	f7fe fc67 	bl	8002c6c <HAL_DMA_GetState>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d017      	beq.n	80043d4 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043a8:	4a33      	ldr	r2, [pc, #204]	@ (8004478 <I2C_ITError+0x1dc>)
 80043aa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7fd faaf 	bl	800191c <HAL_DMA_Abort_IT>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d04d      	beq.n	8004460 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80043ce:	4610      	mov	r0, r2
 80043d0:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80043d2:	e045      	b.n	8004460 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 f851 	bl	800447c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80043da:	e041      	b.n	8004460 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d039      	beq.n	8004458 <I2C_ITError+0x1bc>
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	2b12      	cmp	r3, #18
 80043e8:	d002      	beq.n	80043f0 <I2C_ITError+0x154>
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	2b22      	cmp	r3, #34	@ 0x22
 80043ee:	d133      	bne.n	8004458 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043fe:	d107      	bne.n	8004410 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800440e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004414:	4618      	mov	r0, r3
 8004416:	f7fe fc29 	bl	8002c6c <HAL_DMA_GetState>
 800441a:	4603      	mov	r3, r0
 800441c:	2b01      	cmp	r3, #1
 800441e:	d017      	beq.n	8004450 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004424:	4a14      	ldr	r2, [pc, #80]	@ (8004478 <I2C_ITError+0x1dc>)
 8004426:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004434:	4618      	mov	r0, r3
 8004436:	f7fd fa71 	bl	800191c <HAL_DMA_Abort_IT>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d011      	beq.n	8004464 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004444:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800444a:	4610      	mov	r0, r2
 800444c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800444e:	e009      	b.n	8004464 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 f813 	bl	800447c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004456:	e005      	b.n	8004464 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f000 f80f 	bl	800447c <I2C_TreatErrorCallback>
  }
}
 800445e:	e002      	b.n	8004466 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004460:	bf00      	nop
 8004462:	e000      	b.n	8004466 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004464:	bf00      	nop
}
 8004466:	bf00      	nop
 8004468:	3710      	adds	r7, #16
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	ffff0000 	.word	0xffff0000
 8004474:	0800399b 	.word	0x0800399b
 8004478:	08004513 	.word	0x08004513

0800447c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b082      	sub	sp, #8
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800448a:	b2db      	uxtb	r3, r3
 800448c:	2b60      	cmp	r3, #96	@ 0x60
 800448e:	d10e      	bne.n	80044ae <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2220      	movs	r2, #32
 8004494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f7ff fa5f 	bl	800396a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80044ac:	e009      	b.n	80044c2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f7ff fa4a 	bl	8003956 <HAL_I2C_ErrorCallback>
}
 80044c2:	bf00      	nop
 80044c4:	3708      	adds	r7, #8
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b083      	sub	sp, #12
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	f003 0302 	and.w	r3, r3, #2
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d103      	bne.n	80044e8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2200      	movs	r2, #0
 80044e6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	d007      	beq.n	8004506 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	699a      	ldr	r2, [r3, #24]
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f042 0201 	orr.w	r2, r2, #1
 8004504:	619a      	str	r2, [r3, #24]
  }
}
 8004506:	bf00      	nop
 8004508:	370c      	adds	r7, #12
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr

08004512 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004512:	b580      	push	{r7, lr}
 8004514:	b084      	sub	sp, #16
 8004516:	af00      	add	r7, sp, #0
 8004518:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800451e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004524:	2b00      	cmp	r3, #0
 8004526:	d003      	beq.n	8004530 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800452c:	2200      	movs	r2, #0
 800452e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004534:	2b00      	cmp	r3, #0
 8004536:	d003      	beq.n	8004540 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800453c:	2200      	movs	r2, #0
 800453e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f7ff ff9b 	bl	800447c <I2C_TreatErrorCallback>
}
 8004546:	bf00      	nop
 8004548:	3710      	adds	r7, #16
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}

0800454e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800454e:	b580      	push	{r7, lr}
 8004550:	b084      	sub	sp, #16
 8004552:	af00      	add	r7, sp, #0
 8004554:	60f8      	str	r0, [r7, #12]
 8004556:	60b9      	str	r1, [r7, #8]
 8004558:	603b      	str	r3, [r7, #0]
 800455a:	4613      	mov	r3, r2
 800455c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800455e:	e03b      	b.n	80045d8 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	6839      	ldr	r1, [r7, #0]
 8004564:	68f8      	ldr	r0, [r7, #12]
 8004566:	f000 f8d5 	bl	8004714 <I2C_IsErrorOccurred>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d001      	beq.n	8004574 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e041      	b.n	80045f8 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800457a:	d02d      	beq.n	80045d8 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800457c:	f7fc fd54 	bl	8001028 <HAL_GetTick>
 8004580:	4602      	mov	r2, r0
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	1ad3      	subs	r3, r2, r3
 8004586:	683a      	ldr	r2, [r7, #0]
 8004588:	429a      	cmp	r2, r3
 800458a:	d302      	bcc.n	8004592 <I2C_WaitOnFlagUntilTimeout+0x44>
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d122      	bne.n	80045d8 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	699a      	ldr	r2, [r3, #24]
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	4013      	ands	r3, r2
 800459c:	68ba      	ldr	r2, [r7, #8]
 800459e:	429a      	cmp	r2, r3
 80045a0:	bf0c      	ite	eq
 80045a2:	2301      	moveq	r3, #1
 80045a4:	2300      	movne	r3, #0
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	461a      	mov	r2, r3
 80045aa:	79fb      	ldrb	r3, [r7, #7]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d113      	bne.n	80045d8 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045b4:	f043 0220 	orr.w	r2, r3, #32
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2220      	movs	r2, #32
 80045c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e00f      	b.n	80045f8 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	699a      	ldr	r2, [r3, #24]
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	4013      	ands	r3, r2
 80045e2:	68ba      	ldr	r2, [r7, #8]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	bf0c      	ite	eq
 80045e8:	2301      	moveq	r3, #1
 80045ea:	2300      	movne	r3, #0
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	461a      	mov	r2, r3
 80045f0:	79fb      	ldrb	r3, [r7, #7]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d0b4      	beq.n	8004560 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3710      	adds	r7, #16
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}

08004600 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b084      	sub	sp, #16
 8004604:	af00      	add	r7, sp, #0
 8004606:	60f8      	str	r0, [r7, #12]
 8004608:	60b9      	str	r1, [r7, #8]
 800460a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800460c:	e033      	b.n	8004676 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	68b9      	ldr	r1, [r7, #8]
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f000 f87e 	bl	8004714 <I2C_IsErrorOccurred>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d001      	beq.n	8004622 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e031      	b.n	8004686 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004628:	d025      	beq.n	8004676 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800462a:	f7fc fcfd 	bl	8001028 <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	429a      	cmp	r2, r3
 8004638:	d302      	bcc.n	8004640 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d11a      	bne.n	8004676 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	699b      	ldr	r3, [r3, #24]
 8004646:	f003 0302 	and.w	r3, r3, #2
 800464a:	2b02      	cmp	r3, #2
 800464c:	d013      	beq.n	8004676 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004652:	f043 0220 	orr.w	r2, r3, #32
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2220      	movs	r2, #32
 800465e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e007      	b.n	8004686 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	699b      	ldr	r3, [r3, #24]
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b02      	cmp	r3, #2
 8004682:	d1c4      	bne.n	800460e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3710      	adds	r7, #16
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}

0800468e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800468e:	b580      	push	{r7, lr}
 8004690:	b084      	sub	sp, #16
 8004692:	af00      	add	r7, sp, #0
 8004694:	60f8      	str	r0, [r7, #12]
 8004696:	60b9      	str	r1, [r7, #8]
 8004698:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800469a:	e02f      	b.n	80046fc <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	68b9      	ldr	r1, [r7, #8]
 80046a0:	68f8      	ldr	r0, [r7, #12]
 80046a2:	f000 f837 	bl	8004714 <I2C_IsErrorOccurred>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d001      	beq.n	80046b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e02d      	b.n	800470c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046b0:	f7fc fcba 	bl	8001028 <HAL_GetTick>
 80046b4:	4602      	mov	r2, r0
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	1ad3      	subs	r3, r2, r3
 80046ba:	68ba      	ldr	r2, [r7, #8]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d302      	bcc.n	80046c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d11a      	bne.n	80046fc <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	699b      	ldr	r3, [r3, #24]
 80046cc:	f003 0320 	and.w	r3, r3, #32
 80046d0:	2b20      	cmp	r3, #32
 80046d2:	d013      	beq.n	80046fc <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046d8:	f043 0220 	orr.w	r2, r3, #32
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2220      	movs	r2, #32
 80046e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2200      	movs	r2, #0
 80046f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e007      	b.n	800470c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	f003 0320 	and.w	r3, r3, #32
 8004706:	2b20      	cmp	r3, #32
 8004708:	d1c8      	bne.n	800469c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3710      	adds	r7, #16
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b08a      	sub	sp, #40	@ 0x28
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004720:	2300      	movs	r3, #0
 8004722:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	699b      	ldr	r3, [r3, #24]
 800472c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800472e:	2300      	movs	r3, #0
 8004730:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	f003 0310 	and.w	r3, r3, #16
 800473c:	2b00      	cmp	r3, #0
 800473e:	d068      	beq.n	8004812 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	2210      	movs	r2, #16
 8004746:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004748:	e049      	b.n	80047de <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004750:	d045      	beq.n	80047de <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004752:	f7fc fc69 	bl	8001028 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	68ba      	ldr	r2, [r7, #8]
 800475e:	429a      	cmp	r2, r3
 8004760:	d302      	bcc.n	8004768 <I2C_IsErrorOccurred+0x54>
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d13a      	bne.n	80047de <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004772:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800477a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	699b      	ldr	r3, [r3, #24]
 8004782:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004786:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800478a:	d121      	bne.n	80047d0 <I2C_IsErrorOccurred+0xbc>
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004792:	d01d      	beq.n	80047d0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004794:	7cfb      	ldrb	r3, [r7, #19]
 8004796:	2b20      	cmp	r3, #32
 8004798:	d01a      	beq.n	80047d0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	685a      	ldr	r2, [r3, #4]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047a8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80047aa:	f7fc fc3d 	bl	8001028 <HAL_GetTick>
 80047ae:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047b0:	e00e      	b.n	80047d0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80047b2:	f7fc fc39 	bl	8001028 <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	2b19      	cmp	r3, #25
 80047be:	d907      	bls.n	80047d0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80047c0:	6a3b      	ldr	r3, [r7, #32]
 80047c2:	f043 0320 	orr.w	r3, r3, #32
 80047c6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80047ce:	e006      	b.n	80047de <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	699b      	ldr	r3, [r3, #24]
 80047d6:	f003 0320 	and.w	r3, r3, #32
 80047da:	2b20      	cmp	r3, #32
 80047dc:	d1e9      	bne.n	80047b2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	699b      	ldr	r3, [r3, #24]
 80047e4:	f003 0320 	and.w	r3, r3, #32
 80047e8:	2b20      	cmp	r3, #32
 80047ea:	d003      	beq.n	80047f4 <I2C_IsErrorOccurred+0xe0>
 80047ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d0aa      	beq.n	800474a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80047f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d103      	bne.n	8004804 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2220      	movs	r2, #32
 8004802:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004804:	6a3b      	ldr	r3, [r7, #32]
 8004806:	f043 0304 	orr.w	r3, r3, #4
 800480a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00b      	beq.n	800483c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004824:	6a3b      	ldr	r3, [r7, #32]
 8004826:	f043 0301 	orr.w	r3, r3, #1
 800482a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004834:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800483c:	69bb      	ldr	r3, [r7, #24]
 800483e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004842:	2b00      	cmp	r3, #0
 8004844:	d00b      	beq.n	800485e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004846:	6a3b      	ldr	r3, [r7, #32]
 8004848:	f043 0308 	orr.w	r3, r3, #8
 800484c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004856:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800485e:	69bb      	ldr	r3, [r7, #24]
 8004860:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004864:	2b00      	cmp	r3, #0
 8004866:	d00b      	beq.n	8004880 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004868:	6a3b      	ldr	r3, [r7, #32]
 800486a:	f043 0302 	orr.w	r3, r3, #2
 800486e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004878:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004880:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004884:	2b00      	cmp	r3, #0
 8004886:	d01c      	beq.n	80048c2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004888:	68f8      	ldr	r0, [r7, #12]
 800488a:	f7ff fe1e 	bl	80044ca <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	6859      	ldr	r1, [r3, #4]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	4b0d      	ldr	r3, [pc, #52]	@ (80048d0 <I2C_IsErrorOccurred+0x1bc>)
 800489a:	400b      	ands	r3, r1
 800489c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048a2:	6a3b      	ldr	r3, [r7, #32]
 80048a4:	431a      	orrs	r2, r3
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2220      	movs	r2, #32
 80048ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80048c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3728      	adds	r7, #40	@ 0x28
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	fe00e800 	.word	0xfe00e800

080048d4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b087      	sub	sp, #28
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	607b      	str	r3, [r7, #4]
 80048de:	460b      	mov	r3, r1
 80048e0:	817b      	strh	r3, [r7, #10]
 80048e2:	4613      	mov	r3, r2
 80048e4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80048e6:	897b      	ldrh	r3, [r7, #10]
 80048e8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80048ec:	7a7b      	ldrb	r3, [r7, #9]
 80048ee:	041b      	lsls	r3, r3, #16
 80048f0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80048f4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80048fa:	6a3b      	ldr	r3, [r7, #32]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004902:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	685a      	ldr	r2, [r3, #4]
 800490a:	6a3b      	ldr	r3, [r7, #32]
 800490c:	0d5b      	lsrs	r3, r3, #21
 800490e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004912:	4b08      	ldr	r3, [pc, #32]	@ (8004934 <I2C_TransferConfig+0x60>)
 8004914:	430b      	orrs	r3, r1
 8004916:	43db      	mvns	r3, r3
 8004918:	ea02 0103 	and.w	r1, r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	697a      	ldr	r2, [r7, #20]
 8004922:	430a      	orrs	r2, r1
 8004924:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004926:	bf00      	nop
 8004928:	371c      	adds	r7, #28
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	03ff63ff 	.word	0x03ff63ff

08004938 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004938:	b480      	push	{r7}
 800493a:	b085      	sub	sp, #20
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	460b      	mov	r3, r1
 8004942:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004944:	2300      	movs	r3, #0
 8004946:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004948:	887b      	ldrh	r3, [r7, #2]
 800494a:	f003 0301 	and.w	r3, r3, #1
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00f      	beq.n	8004972 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8004958:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004960:	b2db      	uxtb	r3, r3
 8004962:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004966:	2b28      	cmp	r3, #40	@ 0x28
 8004968:	d003      	beq.n	8004972 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004970:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004972:	887b      	ldrh	r3, [r7, #2]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00f      	beq.n	800499c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8004982:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800498a:	b2db      	uxtb	r3, r3
 800498c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004990:	2b28      	cmp	r3, #40	@ 0x28
 8004992:	d003      	beq.n	800499c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800499a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800499c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	da03      	bge.n	80049ac <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80049aa:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80049ac:	887b      	ldrh	r3, [r7, #2]
 80049ae:	2b10      	cmp	r3, #16
 80049b0:	d103      	bne.n	80049ba <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80049b8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80049ba:	887b      	ldrh	r3, [r7, #2]
 80049bc:	2b20      	cmp	r3, #32
 80049be:	d103      	bne.n	80049c8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f043 0320 	orr.w	r3, r3, #32
 80049c6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80049c8:	887b      	ldrh	r3, [r7, #2]
 80049ca:	2b40      	cmp	r3, #64	@ 0x40
 80049cc:	d103      	bne.n	80049d6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049d4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	6819      	ldr	r1, [r3, #0]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	43da      	mvns	r2, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	400a      	ands	r2, r1
 80049e6:	601a      	str	r2, [r3, #0]
}
 80049e8:	bf00      	nop
 80049ea:	3714      	adds	r7, #20
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	2b20      	cmp	r3, #32
 8004a08:	d138      	bne.n	8004a7c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a10:	2b01      	cmp	r3, #1
 8004a12:	d101      	bne.n	8004a18 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004a14:	2302      	movs	r3, #2
 8004a16:	e032      	b.n	8004a7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2224      	movs	r2, #36	@ 0x24
 8004a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681a      	ldr	r2, [r3, #0]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f022 0201 	bic.w	r2, r2, #1
 8004a36:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004a46:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	6819      	ldr	r1, [r3, #0]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	683a      	ldr	r2, [r7, #0]
 8004a54:	430a      	orrs	r2, r1
 8004a56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f042 0201 	orr.w	r2, r2, #1
 8004a66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2220      	movs	r2, #32
 8004a6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	e000      	b.n	8004a7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a7c:	2302      	movs	r3, #2
  }
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	370c      	adds	r7, #12
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr

08004a8a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b085      	sub	sp, #20
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
 8004a92:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	2b20      	cmp	r3, #32
 8004a9e:	d139      	bne.n	8004b14 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004aa6:	2b01      	cmp	r3, #1
 8004aa8:	d101      	bne.n	8004aae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004aaa:	2302      	movs	r3, #2
 8004aac:	e033      	b.n	8004b16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2224      	movs	r2, #36	@ 0x24
 8004aba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f022 0201 	bic.w	r2, r2, #1
 8004acc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004adc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	021b      	lsls	r3, r3, #8
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f042 0201 	orr.w	r2, r2, #1
 8004afe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2220      	movs	r2, #32
 8004b04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004b10:	2300      	movs	r3, #0
 8004b12:	e000      	b.n	8004b16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004b14:	2302      	movs	r3, #2
  }
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3714      	adds	r7, #20
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr
	...

08004b24 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b084      	sub	sp, #16
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004b2c:	4b19      	ldr	r3, [pc, #100]	@ (8004b94 <HAL_PWREx_ConfigSupply+0x70>)
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	f003 0304 	and.w	r3, r3, #4
 8004b34:	2b04      	cmp	r3, #4
 8004b36:	d00a      	beq.n	8004b4e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004b38:	4b16      	ldr	r3, [pc, #88]	@ (8004b94 <HAL_PWREx_ConfigSupply+0x70>)
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	f003 0307 	and.w	r3, r3, #7
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d001      	beq.n	8004b4a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004b46:	2301      	movs	r3, #1
 8004b48:	e01f      	b.n	8004b8a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	e01d      	b.n	8004b8a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004b4e:	4b11      	ldr	r3, [pc, #68]	@ (8004b94 <HAL_PWREx_ConfigSupply+0x70>)
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	f023 0207 	bic.w	r2, r3, #7
 8004b56:	490f      	ldr	r1, [pc, #60]	@ (8004b94 <HAL_PWREx_ConfigSupply+0x70>)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004b5e:	f7fc fa63 	bl	8001028 <HAL_GetTick>
 8004b62:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004b64:	e009      	b.n	8004b7a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004b66:	f7fc fa5f 	bl	8001028 <HAL_GetTick>
 8004b6a:	4602      	mov	r2, r0
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004b74:	d901      	bls.n	8004b7a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e007      	b.n	8004b8a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004b7a:	4b06      	ldr	r3, [pc, #24]	@ (8004b94 <HAL_PWREx_ConfigSupply+0x70>)
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b86:	d1ee      	bne.n	8004b66 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004b88:	2300      	movs	r3, #0
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3710      	adds	r7, #16
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	58024800 	.word	0x58024800

08004b98 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b08c      	sub	sp, #48	@ 0x30
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d102      	bne.n	8004bac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	f000 bc1f 	b.w	80053ea <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	f000 80b3 	beq.w	8004d20 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004bba:	4b95      	ldr	r3, [pc, #596]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004bbc:	691b      	ldr	r3, [r3, #16]
 8004bbe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004bc4:	4b92      	ldr	r3, [pc, #584]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bcc:	2b10      	cmp	r3, #16
 8004bce:	d007      	beq.n	8004be0 <HAL_RCC_OscConfig+0x48>
 8004bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bd2:	2b18      	cmp	r3, #24
 8004bd4:	d112      	bne.n	8004bfc <HAL_RCC_OscConfig+0x64>
 8004bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bd8:	f003 0303 	and.w	r3, r3, #3
 8004bdc:	2b02      	cmp	r3, #2
 8004bde:	d10d      	bne.n	8004bfc <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004be0:	4b8b      	ldr	r3, [pc, #556]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	f000 8098 	beq.w	8004d1e <HAL_RCC_OscConfig+0x186>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	f040 8093 	bne.w	8004d1e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e3f6      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c04:	d106      	bne.n	8004c14 <HAL_RCC_OscConfig+0x7c>
 8004c06:	4b82      	ldr	r3, [pc, #520]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a81      	ldr	r2, [pc, #516]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c10:	6013      	str	r3, [r2, #0]
 8004c12:	e058      	b.n	8004cc6 <HAL_RCC_OscConfig+0x12e>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d112      	bne.n	8004c42 <HAL_RCC_OscConfig+0xaa>
 8004c1c:	4b7c      	ldr	r3, [pc, #496]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a7b      	ldr	r2, [pc, #492]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c26:	6013      	str	r3, [r2, #0]
 8004c28:	4b79      	ldr	r3, [pc, #484]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a78      	ldr	r2, [pc, #480]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c2e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004c32:	6013      	str	r3, [r2, #0]
 8004c34:	4b76      	ldr	r3, [pc, #472]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a75      	ldr	r2, [pc, #468]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c3a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c3e:	6013      	str	r3, [r2, #0]
 8004c40:	e041      	b.n	8004cc6 <HAL_RCC_OscConfig+0x12e>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c4a:	d112      	bne.n	8004c72 <HAL_RCC_OscConfig+0xda>
 8004c4c:	4b70      	ldr	r3, [pc, #448]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a6f      	ldr	r2, [pc, #444]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c52:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c56:	6013      	str	r3, [r2, #0]
 8004c58:	4b6d      	ldr	r3, [pc, #436]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a6c      	ldr	r2, [pc, #432]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c5e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004c62:	6013      	str	r3, [r2, #0]
 8004c64:	4b6a      	ldr	r3, [pc, #424]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a69      	ldr	r2, [pc, #420]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c6e:	6013      	str	r3, [r2, #0]
 8004c70:	e029      	b.n	8004cc6 <HAL_RCC_OscConfig+0x12e>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8004c7a:	d112      	bne.n	8004ca2 <HAL_RCC_OscConfig+0x10a>
 8004c7c:	4b64      	ldr	r3, [pc, #400]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a63      	ldr	r2, [pc, #396]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c82:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c86:	6013      	str	r3, [r2, #0]
 8004c88:	4b61      	ldr	r3, [pc, #388]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a60      	ldr	r2, [pc, #384]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c92:	6013      	str	r3, [r2, #0]
 8004c94:	4b5e      	ldr	r3, [pc, #376]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4a5d      	ldr	r2, [pc, #372]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004c9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c9e:	6013      	str	r3, [r2, #0]
 8004ca0:	e011      	b.n	8004cc6 <HAL_RCC_OscConfig+0x12e>
 8004ca2:	4b5b      	ldr	r3, [pc, #364]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a5a      	ldr	r2, [pc, #360]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004ca8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cac:	6013      	str	r3, [r2, #0]
 8004cae:	4b58      	ldr	r3, [pc, #352]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a57      	ldr	r2, [pc, #348]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004cb4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cb8:	6013      	str	r3, [r2, #0]
 8004cba:	4b55      	ldr	r3, [pc, #340]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a54      	ldr	r2, [pc, #336]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004cc0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004cc4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d013      	beq.n	8004cf6 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cce:	f7fc f9ab 	bl	8001028 <HAL_GetTick>
 8004cd2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004cd4:	e008      	b.n	8004ce8 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cd6:	f7fc f9a7 	bl	8001028 <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	2b64      	cmp	r3, #100	@ 0x64
 8004ce2:	d901      	bls.n	8004ce8 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e380      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004ce8:	4b49      	ldr	r3, [pc, #292]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d0f0      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x13e>
 8004cf4:	e014      	b.n	8004d20 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cf6:	f7fc f997 	bl	8001028 <HAL_GetTick>
 8004cfa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004cfc:	e008      	b.n	8004d10 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cfe:	f7fc f993 	bl	8001028 <HAL_GetTick>
 8004d02:	4602      	mov	r2, r0
 8004d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d06:	1ad3      	subs	r3, r2, r3
 8004d08:	2b64      	cmp	r3, #100	@ 0x64
 8004d0a:	d901      	bls.n	8004d10 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e36c      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004d10:	4b3f      	ldr	r3, [pc, #252]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d1f0      	bne.n	8004cfe <HAL_RCC_OscConfig+0x166>
 8004d1c:	e000      	b.n	8004d20 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d1e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0302 	and.w	r3, r3, #2
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f000 808c 	beq.w	8004e46 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004d2e:	4b38      	ldr	r3, [pc, #224]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d36:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004d38:	4b35      	ldr	r3, [pc, #212]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d3c:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004d3e:	6a3b      	ldr	r3, [r7, #32]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d007      	beq.n	8004d54 <HAL_RCC_OscConfig+0x1bc>
 8004d44:	6a3b      	ldr	r3, [r7, #32]
 8004d46:	2b18      	cmp	r3, #24
 8004d48:	d137      	bne.n	8004dba <HAL_RCC_OscConfig+0x222>
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	f003 0303 	and.w	r3, r3, #3
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d132      	bne.n	8004dba <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004d54:	4b2e      	ldr	r3, [pc, #184]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0304 	and.w	r3, r3, #4
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d005      	beq.n	8004d6c <HAL_RCC_OscConfig+0x1d4>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d101      	bne.n	8004d6c <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e33e      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004d6c:	4b28      	ldr	r3, [pc, #160]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f023 0219 	bic.w	r2, r3, #25
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	68db      	ldr	r3, [r3, #12]
 8004d78:	4925      	ldr	r1, [pc, #148]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d7e:	f7fc f953 	bl	8001028 <HAL_GetTick>
 8004d82:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d84:	e008      	b.n	8004d98 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d86:	f7fc f94f 	bl	8001028 <HAL_GetTick>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8e:	1ad3      	subs	r3, r2, r3
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d901      	bls.n	8004d98 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8004d94:	2303      	movs	r3, #3
 8004d96:	e328      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d98:	4b1d      	ldr	r3, [pc, #116]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0304 	and.w	r3, r3, #4
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d0f0      	beq.n	8004d86 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004da4:	4b1a      	ldr	r3, [pc, #104]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	691b      	ldr	r3, [r3, #16]
 8004db0:	061b      	lsls	r3, r3, #24
 8004db2:	4917      	ldr	r1, [pc, #92]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004db4:	4313      	orrs	r3, r2
 8004db6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004db8:	e045      	b.n	8004e46 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d028      	beq.n	8004e14 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004dc2:	4b13      	ldr	r3, [pc, #76]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f023 0219 	bic.w	r2, r3, #25
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	68db      	ldr	r3, [r3, #12]
 8004dce:	4910      	ldr	r1, [pc, #64]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dd4:	f7fc f928 	bl	8001028 <HAL_GetTick>
 8004dd8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004dda:	e008      	b.n	8004dee <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ddc:	f7fc f924 	bl	8001028 <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d901      	bls.n	8004dee <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8004dea:	2303      	movs	r3, #3
 8004dec:	e2fd      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004dee:	4b08      	ldr	r3, [pc, #32]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0304 	and.w	r3, r3, #4
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d0f0      	beq.n	8004ddc <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dfa:	4b05      	ldr	r3, [pc, #20]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	061b      	lsls	r3, r3, #24
 8004e08:	4901      	ldr	r1, [pc, #4]	@ (8004e10 <HAL_RCC_OscConfig+0x278>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	604b      	str	r3, [r1, #4]
 8004e0e:	e01a      	b.n	8004e46 <HAL_RCC_OscConfig+0x2ae>
 8004e10:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e14:	4b97      	ldr	r3, [pc, #604]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a96      	ldr	r2, [pc, #600]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004e1a:	f023 0301 	bic.w	r3, r3, #1
 8004e1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e20:	f7fc f902 	bl	8001028 <HAL_GetTick>
 8004e24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004e26:	e008      	b.n	8004e3a <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e28:	f7fc f8fe 	bl	8001028 <HAL_GetTick>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	d901      	bls.n	8004e3a <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	e2d7      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004e3a:	4b8e      	ldr	r3, [pc, #568]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0304 	and.w	r3, r3, #4
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d1f0      	bne.n	8004e28 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0310 	and.w	r3, r3, #16
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d06a      	beq.n	8004f28 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e52:	4b88      	ldr	r3, [pc, #544]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004e54:	691b      	ldr	r3, [r3, #16]
 8004e56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004e5a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004e5c:	4b85      	ldr	r3, [pc, #532]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e60:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	2b08      	cmp	r3, #8
 8004e66:	d007      	beq.n	8004e78 <HAL_RCC_OscConfig+0x2e0>
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	2b18      	cmp	r3, #24
 8004e6c:	d11b      	bne.n	8004ea6 <HAL_RCC_OscConfig+0x30e>
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	f003 0303 	and.w	r3, r3, #3
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d116      	bne.n	8004ea6 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004e78:	4b7e      	ldr	r3, [pc, #504]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d005      	beq.n	8004e90 <HAL_RCC_OscConfig+0x2f8>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	69db      	ldr	r3, [r3, #28]
 8004e88:	2b80      	cmp	r3, #128	@ 0x80
 8004e8a:	d001      	beq.n	8004e90 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e2ac      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004e90:	4b78      	ldr	r3, [pc, #480]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6a1b      	ldr	r3, [r3, #32]
 8004e9c:	061b      	lsls	r3, r3, #24
 8004e9e:	4975      	ldr	r1, [pc, #468]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004ea4:	e040      	b.n	8004f28 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	69db      	ldr	r3, [r3, #28]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d023      	beq.n	8004ef6 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004eae:	4b71      	ldr	r3, [pc, #452]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a70      	ldr	r2, [pc, #448]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004eb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004eb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eba:	f7fc f8b5 	bl	8001028 <HAL_GetTick>
 8004ebe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004ec0:	e008      	b.n	8004ed4 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004ec2:	f7fc f8b1 	bl	8001028 <HAL_GetTick>
 8004ec6:	4602      	mov	r2, r0
 8004ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eca:	1ad3      	subs	r3, r2, r3
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d901      	bls.n	8004ed4 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8004ed0:	2303      	movs	r3, #3
 8004ed2:	e28a      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004ed4:	4b67      	ldr	r3, [pc, #412]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d0f0      	beq.n	8004ec2 <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004ee0:	4b64      	ldr	r3, [pc, #400]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6a1b      	ldr	r3, [r3, #32]
 8004eec:	061b      	lsls	r3, r3, #24
 8004eee:	4961      	ldr	r1, [pc, #388]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	60cb      	str	r3, [r1, #12]
 8004ef4:	e018      	b.n	8004f28 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004ef6:	4b5f      	ldr	r3, [pc, #380]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a5e      	ldr	r2, [pc, #376]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004efc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f00:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f02:	f7fc f891 	bl	8001028 <HAL_GetTick>
 8004f06:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004f08:	e008      	b.n	8004f1c <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004f0a:	f7fc f88d 	bl	8001028 <HAL_GetTick>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f12:	1ad3      	subs	r3, r2, r3
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d901      	bls.n	8004f1c <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e266      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004f1c:	4b55      	ldr	r3, [pc, #340]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d1f0      	bne.n	8004f0a <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0308 	and.w	r3, r3, #8
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d036      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	695b      	ldr	r3, [r3, #20]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d019      	beq.n	8004f70 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f3c:	4b4d      	ldr	r3, [pc, #308]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004f3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f40:	4a4c      	ldr	r2, [pc, #304]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004f42:	f043 0301 	orr.w	r3, r3, #1
 8004f46:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f48:	f7fc f86e 	bl	8001028 <HAL_GetTick>
 8004f4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004f4e:	e008      	b.n	8004f62 <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f50:	f7fc f86a 	bl	8001028 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d901      	bls.n	8004f62 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e243      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004f62:	4b44      	ldr	r3, [pc, #272]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004f64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d0f0      	beq.n	8004f50 <HAL_RCC_OscConfig+0x3b8>
 8004f6e:	e018      	b.n	8004fa2 <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f70:	4b40      	ldr	r3, [pc, #256]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004f72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f74:	4a3f      	ldr	r2, [pc, #252]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004f76:	f023 0301 	bic.w	r3, r3, #1
 8004f7a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f7c:	f7fc f854 	bl	8001028 <HAL_GetTick>
 8004f80:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004f82:	e008      	b.n	8004f96 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f84:	f7fc f850 	bl	8001028 <HAL_GetTick>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	2b02      	cmp	r3, #2
 8004f90:	d901      	bls.n	8004f96 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004f92:	2303      	movs	r3, #3
 8004f94:	e229      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004f96:	4b37      	ldr	r3, [pc, #220]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004f98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f9a:	f003 0302 	and.w	r3, r3, #2
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d1f0      	bne.n	8004f84 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0320 	and.w	r3, r3, #32
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d036      	beq.n	800501c <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	699b      	ldr	r3, [r3, #24]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d019      	beq.n	8004fea <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004fb6:	4b2f      	ldr	r3, [pc, #188]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a2e      	ldr	r2, [pc, #184]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004fbc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004fc0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004fc2:	f7fc f831 	bl	8001028 <HAL_GetTick>
 8004fc6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004fc8:	e008      	b.n	8004fdc <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004fca:	f7fc f82d 	bl	8001028 <HAL_GetTick>
 8004fce:	4602      	mov	r2, r0
 8004fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd2:	1ad3      	subs	r3, r2, r3
 8004fd4:	2b02      	cmp	r3, #2
 8004fd6:	d901      	bls.n	8004fdc <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	e206      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004fdc:	4b25      	ldr	r3, [pc, #148]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d0f0      	beq.n	8004fca <HAL_RCC_OscConfig+0x432>
 8004fe8:	e018      	b.n	800501c <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004fea:	4b22      	ldr	r3, [pc, #136]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	4a21      	ldr	r2, [pc, #132]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8004ff0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ff4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004ff6:	f7fc f817 	bl	8001028 <HAL_GetTick>
 8004ffa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004ffc:	e008      	b.n	8005010 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ffe:	f7fc f813 	bl	8001028 <HAL_GetTick>
 8005002:	4602      	mov	r2, r0
 8005004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	2b02      	cmp	r3, #2
 800500a:	d901      	bls.n	8005010 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 800500c:	2303      	movs	r3, #3
 800500e:	e1ec      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005010:	4b18      	ldr	r3, [pc, #96]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005018:	2b00      	cmp	r3, #0
 800501a:	d1f0      	bne.n	8004ffe <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 0304 	and.w	r3, r3, #4
 8005024:	2b00      	cmp	r3, #0
 8005026:	f000 80af 	beq.w	8005188 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800502a:	4b13      	ldr	r3, [pc, #76]	@ (8005078 <HAL_RCC_OscConfig+0x4e0>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a12      	ldr	r2, [pc, #72]	@ (8005078 <HAL_RCC_OscConfig+0x4e0>)
 8005030:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005034:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005036:	f7fb fff7 	bl	8001028 <HAL_GetTick>
 800503a:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800503c:	e008      	b.n	8005050 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800503e:	f7fb fff3 	bl	8001028 <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	2b64      	cmp	r3, #100	@ 0x64
 800504a:	d901      	bls.n	8005050 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 800504c:	2303      	movs	r3, #3
 800504e:	e1cc      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005050:	4b09      	ldr	r3, [pc, #36]	@ (8005078 <HAL_RCC_OscConfig+0x4e0>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005058:	2b00      	cmp	r3, #0
 800505a:	d0f0      	beq.n	800503e <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	2b01      	cmp	r3, #1
 8005062:	d10b      	bne.n	800507c <HAL_RCC_OscConfig+0x4e4>
 8005064:	4b03      	ldr	r3, [pc, #12]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 8005066:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005068:	4a02      	ldr	r2, [pc, #8]	@ (8005074 <HAL_RCC_OscConfig+0x4dc>)
 800506a:	f043 0301 	orr.w	r3, r3, #1
 800506e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005070:	e05b      	b.n	800512a <HAL_RCC_OscConfig+0x592>
 8005072:	bf00      	nop
 8005074:	58024400 	.word	0x58024400
 8005078:	58024800 	.word	0x58024800
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	689b      	ldr	r3, [r3, #8]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d112      	bne.n	80050aa <HAL_RCC_OscConfig+0x512>
 8005084:	4b9d      	ldr	r3, [pc, #628]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005086:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005088:	4a9c      	ldr	r2, [pc, #624]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 800508a:	f023 0301 	bic.w	r3, r3, #1
 800508e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005090:	4b9a      	ldr	r3, [pc, #616]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005092:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005094:	4a99      	ldr	r2, [pc, #612]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005096:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800509a:	6713      	str	r3, [r2, #112]	@ 0x70
 800509c:	4b97      	ldr	r3, [pc, #604]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 800509e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050a0:	4a96      	ldr	r2, [pc, #600]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80050a2:	f023 0304 	bic.w	r3, r3, #4
 80050a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80050a8:	e03f      	b.n	800512a <HAL_RCC_OscConfig+0x592>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	2b05      	cmp	r3, #5
 80050b0:	d112      	bne.n	80050d8 <HAL_RCC_OscConfig+0x540>
 80050b2:	4b92      	ldr	r3, [pc, #584]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80050b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050b6:	4a91      	ldr	r2, [pc, #580]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80050b8:	f043 0304 	orr.w	r3, r3, #4
 80050bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80050be:	4b8f      	ldr	r3, [pc, #572]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80050c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050c2:	4a8e      	ldr	r2, [pc, #568]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80050c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80050c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80050ca:	4b8c      	ldr	r3, [pc, #560]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80050cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ce:	4a8b      	ldr	r2, [pc, #556]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80050d0:	f043 0301 	orr.w	r3, r3, #1
 80050d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80050d6:	e028      	b.n	800512a <HAL_RCC_OscConfig+0x592>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	2b85      	cmp	r3, #133	@ 0x85
 80050de:	d112      	bne.n	8005106 <HAL_RCC_OscConfig+0x56e>
 80050e0:	4b86      	ldr	r3, [pc, #536]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80050e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050e4:	4a85      	ldr	r2, [pc, #532]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80050e6:	f043 0304 	orr.w	r3, r3, #4
 80050ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80050ec:	4b83      	ldr	r3, [pc, #524]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80050ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050f0:	4a82      	ldr	r2, [pc, #520]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80050f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80050f8:	4b80      	ldr	r3, [pc, #512]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80050fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050fc:	4a7f      	ldr	r2, [pc, #508]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80050fe:	f043 0301 	orr.w	r3, r3, #1
 8005102:	6713      	str	r3, [r2, #112]	@ 0x70
 8005104:	e011      	b.n	800512a <HAL_RCC_OscConfig+0x592>
 8005106:	4b7d      	ldr	r3, [pc, #500]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800510a:	4a7c      	ldr	r2, [pc, #496]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 800510c:	f023 0301 	bic.w	r3, r3, #1
 8005110:	6713      	str	r3, [r2, #112]	@ 0x70
 8005112:	4b7a      	ldr	r3, [pc, #488]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005114:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005116:	4a79      	ldr	r2, [pc, #484]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005118:	f023 0304 	bic.w	r3, r3, #4
 800511c:	6713      	str	r3, [r2, #112]	@ 0x70
 800511e:	4b77      	ldr	r3, [pc, #476]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005120:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005122:	4a76      	ldr	r2, [pc, #472]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005124:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005128:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d015      	beq.n	800515e <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005132:	f7fb ff79 	bl	8001028 <HAL_GetTick>
 8005136:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005138:	e00a      	b.n	8005150 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800513a:	f7fb ff75 	bl	8001028 <HAL_GetTick>
 800513e:	4602      	mov	r2, r0
 8005140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005142:	1ad3      	subs	r3, r2, r3
 8005144:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005148:	4293      	cmp	r3, r2
 800514a:	d901      	bls.n	8005150 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	e14c      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005150:	4b6a      	ldr	r3, [pc, #424]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005152:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005154:	f003 0302 	and.w	r3, r3, #2
 8005158:	2b00      	cmp	r3, #0
 800515a:	d0ee      	beq.n	800513a <HAL_RCC_OscConfig+0x5a2>
 800515c:	e014      	b.n	8005188 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800515e:	f7fb ff63 	bl	8001028 <HAL_GetTick>
 8005162:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005164:	e00a      	b.n	800517c <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005166:	f7fb ff5f 	bl	8001028 <HAL_GetTick>
 800516a:	4602      	mov	r2, r0
 800516c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005174:	4293      	cmp	r3, r2
 8005176:	d901      	bls.n	800517c <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e136      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800517c:	4b5f      	ldr	r3, [pc, #380]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 800517e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005180:	f003 0302 	and.w	r3, r3, #2
 8005184:	2b00      	cmp	r3, #0
 8005186:	d1ee      	bne.n	8005166 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518c:	2b00      	cmp	r3, #0
 800518e:	f000 812b 	beq.w	80053e8 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005192:	4b5a      	ldr	r3, [pc, #360]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005194:	691b      	ldr	r3, [r3, #16]
 8005196:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800519a:	2b18      	cmp	r3, #24
 800519c:	f000 80bb 	beq.w	8005316 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	f040 8095 	bne.w	80052d4 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051aa:	4b54      	ldr	r3, [pc, #336]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a53      	ldr	r2, [pc, #332]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80051b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b6:	f7fb ff37 	bl	8001028 <HAL_GetTick>
 80051ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80051bc:	e008      	b.n	80051d0 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051be:	f7fb ff33 	bl	8001028 <HAL_GetTick>
 80051c2:	4602      	mov	r2, r0
 80051c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c6:	1ad3      	subs	r3, r2, r3
 80051c8:	2b02      	cmp	r3, #2
 80051ca:	d901      	bls.n	80051d0 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 80051cc:	2303      	movs	r3, #3
 80051ce:	e10c      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80051d0:	4b4a      	ldr	r3, [pc, #296]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d1f0      	bne.n	80051be <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051dc:	4b47      	ldr	r3, [pc, #284]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80051de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80051e0:	4b47      	ldr	r3, [pc, #284]	@ (8005300 <HAL_RCC_OscConfig+0x768>)
 80051e2:	4013      	ands	r3, r2
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80051ec:	0112      	lsls	r2, r2, #4
 80051ee:	430a      	orrs	r2, r1
 80051f0:	4942      	ldr	r1, [pc, #264]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	628b      	str	r3, [r1, #40]	@ 0x28
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051fa:	3b01      	subs	r3, #1
 80051fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005204:	3b01      	subs	r3, #1
 8005206:	025b      	lsls	r3, r3, #9
 8005208:	b29b      	uxth	r3, r3
 800520a:	431a      	orrs	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005210:	3b01      	subs	r3, #1
 8005212:	041b      	lsls	r3, r3, #16
 8005214:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005218:	431a      	orrs	r2, r3
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800521e:	3b01      	subs	r3, #1
 8005220:	061b      	lsls	r3, r3, #24
 8005222:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005226:	4935      	ldr	r1, [pc, #212]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005228:	4313      	orrs	r3, r2
 800522a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800522c:	4b33      	ldr	r3, [pc, #204]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 800522e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005230:	4a32      	ldr	r2, [pc, #200]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005232:	f023 0301 	bic.w	r3, r3, #1
 8005236:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005238:	4b30      	ldr	r3, [pc, #192]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 800523a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800523c:	4b31      	ldr	r3, [pc, #196]	@ (8005304 <HAL_RCC_OscConfig+0x76c>)
 800523e:	4013      	ands	r3, r2
 8005240:	687a      	ldr	r2, [r7, #4]
 8005242:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005244:	00d2      	lsls	r2, r2, #3
 8005246:	492d      	ldr	r1, [pc, #180]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005248:	4313      	orrs	r3, r2
 800524a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800524c:	4b2b      	ldr	r3, [pc, #172]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 800524e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005250:	f023 020c 	bic.w	r2, r3, #12
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005258:	4928      	ldr	r1, [pc, #160]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 800525a:	4313      	orrs	r3, r2
 800525c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800525e:	4b27      	ldr	r3, [pc, #156]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005262:	f023 0202 	bic.w	r2, r3, #2
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800526a:	4924      	ldr	r1, [pc, #144]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 800526c:	4313      	orrs	r3, r2
 800526e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005270:	4b22      	ldr	r3, [pc, #136]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005274:	4a21      	ldr	r2, [pc, #132]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005276:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800527a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800527c:	4b1f      	ldr	r3, [pc, #124]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 800527e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005280:	4a1e      	ldr	r2, [pc, #120]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005282:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005286:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005288:	4b1c      	ldr	r3, [pc, #112]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 800528a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800528c:	4a1b      	ldr	r2, [pc, #108]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 800528e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005292:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8005294:	4b19      	ldr	r3, [pc, #100]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 8005296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005298:	4a18      	ldr	r2, [pc, #96]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 800529a:	f043 0301 	orr.w	r3, r3, #1
 800529e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80052a0:	4b16      	ldr	r3, [pc, #88]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a15      	ldr	r2, [pc, #84]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80052a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80052aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ac:	f7fb febc 	bl	8001028 <HAL_GetTick>
 80052b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80052b2:	e008      	b.n	80052c6 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052b4:	f7fb feb8 	bl	8001028 <HAL_GetTick>
 80052b8:	4602      	mov	r2, r0
 80052ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052bc:	1ad3      	subs	r3, r2, r3
 80052be:	2b02      	cmp	r3, #2
 80052c0:	d901      	bls.n	80052c6 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 80052c2:	2303      	movs	r3, #3
 80052c4:	e091      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80052c6:	4b0d      	ldr	r3, [pc, #52]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d0f0      	beq.n	80052b4 <HAL_RCC_OscConfig+0x71c>
 80052d2:	e089      	b.n	80053e8 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052d4:	4b09      	ldr	r3, [pc, #36]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a08      	ldr	r2, [pc, #32]	@ (80052fc <HAL_RCC_OscConfig+0x764>)
 80052da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052e0:	f7fb fea2 	bl	8001028 <HAL_GetTick>
 80052e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80052e6:	e00f      	b.n	8005308 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052e8:	f7fb fe9e 	bl	8001028 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d908      	bls.n	8005308 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 80052f6:	2303      	movs	r3, #3
 80052f8:	e077      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
 80052fa:	bf00      	nop
 80052fc:	58024400 	.word	0x58024400
 8005300:	fffffc0c 	.word	0xfffffc0c
 8005304:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005308:	4b3a      	ldr	r3, [pc, #232]	@ (80053f4 <HAL_RCC_OscConfig+0x85c>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005310:	2b00      	cmp	r3, #0
 8005312:	d1e9      	bne.n	80052e8 <HAL_RCC_OscConfig+0x750>
 8005314:	e068      	b.n	80053e8 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005316:	4b37      	ldr	r3, [pc, #220]	@ (80053f4 <HAL_RCC_OscConfig+0x85c>)
 8005318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800531a:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800531c:	4b35      	ldr	r3, [pc, #212]	@ (80053f4 <HAL_RCC_OscConfig+0x85c>)
 800531e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005320:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005326:	2b01      	cmp	r3, #1
 8005328:	d031      	beq.n	800538e <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	f003 0203 	and.w	r2, r3, #3
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005334:	429a      	cmp	r2, r3
 8005336:	d12a      	bne.n	800538e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	091b      	lsrs	r3, r3, #4
 800533c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005344:	429a      	cmp	r2, r3
 8005346:	d122      	bne.n	800538e <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005352:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005354:	429a      	cmp	r2, r3
 8005356:	d11a      	bne.n	800538e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	0a5b      	lsrs	r3, r3, #9
 800535c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005364:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005366:	429a      	cmp	r2, r3
 8005368:	d111      	bne.n	800538e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	0c1b      	lsrs	r3, r3, #16
 800536e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005376:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005378:	429a      	cmp	r2, r3
 800537a:	d108      	bne.n	800538e <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	0e1b      	lsrs	r3, r3, #24
 8005380:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005388:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800538a:	429a      	cmp	r2, r3
 800538c:	d001      	beq.n	8005392 <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e02b      	b.n	80053ea <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8005392:	4b18      	ldr	r3, [pc, #96]	@ (80053f4 <HAL_RCC_OscConfig+0x85c>)
 8005394:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005396:	08db      	lsrs	r3, r3, #3
 8005398:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800539c:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053a2:	693a      	ldr	r2, [r7, #16]
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d01f      	beq.n	80053e8 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80053a8:	4b12      	ldr	r3, [pc, #72]	@ (80053f4 <HAL_RCC_OscConfig+0x85c>)
 80053aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ac:	4a11      	ldr	r2, [pc, #68]	@ (80053f4 <HAL_RCC_OscConfig+0x85c>)
 80053ae:	f023 0301 	bic.w	r3, r3, #1
 80053b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80053b4:	f7fb fe38 	bl	8001028 <HAL_GetTick>
 80053b8:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80053ba:	bf00      	nop
 80053bc:	f7fb fe34 	bl	8001028 <HAL_GetTick>
 80053c0:	4602      	mov	r2, r0
 80053c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d0f9      	beq.n	80053bc <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80053c8:	4b0a      	ldr	r3, [pc, #40]	@ (80053f4 <HAL_RCC_OscConfig+0x85c>)
 80053ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053cc:	4b0a      	ldr	r3, [pc, #40]	@ (80053f8 <HAL_RCC_OscConfig+0x860>)
 80053ce:	4013      	ands	r3, r2
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80053d4:	00d2      	lsls	r2, r2, #3
 80053d6:	4907      	ldr	r1, [pc, #28]	@ (80053f4 <HAL_RCC_OscConfig+0x85c>)
 80053d8:	4313      	orrs	r3, r2
 80053da:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80053dc:	4b05      	ldr	r3, [pc, #20]	@ (80053f4 <HAL_RCC_OscConfig+0x85c>)
 80053de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e0:	4a04      	ldr	r2, [pc, #16]	@ (80053f4 <HAL_RCC_OscConfig+0x85c>)
 80053e2:	f043 0301 	orr.w	r3, r3, #1
 80053e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3730      	adds	r7, #48	@ 0x30
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	58024400 	.word	0x58024400
 80053f8:	ffff0007 	.word	0xffff0007

080053fc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b086      	sub	sp, #24
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d101      	bne.n	8005410 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	e19c      	b.n	800574a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005410:	4b8a      	ldr	r3, [pc, #552]	@ (800563c <HAL_RCC_ClockConfig+0x240>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 030f 	and.w	r3, r3, #15
 8005418:	683a      	ldr	r2, [r7, #0]
 800541a:	429a      	cmp	r2, r3
 800541c:	d910      	bls.n	8005440 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800541e:	4b87      	ldr	r3, [pc, #540]	@ (800563c <HAL_RCC_ClockConfig+0x240>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f023 020f 	bic.w	r2, r3, #15
 8005426:	4985      	ldr	r1, [pc, #532]	@ (800563c <HAL_RCC_ClockConfig+0x240>)
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	4313      	orrs	r3, r2
 800542c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800542e:	4b83      	ldr	r3, [pc, #524]	@ (800563c <HAL_RCC_ClockConfig+0x240>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 030f 	and.w	r3, r3, #15
 8005436:	683a      	ldr	r2, [r7, #0]
 8005438:	429a      	cmp	r2, r3
 800543a:	d001      	beq.n	8005440 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	e184      	b.n	800574a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0304 	and.w	r3, r3, #4
 8005448:	2b00      	cmp	r3, #0
 800544a:	d010      	beq.n	800546e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	691a      	ldr	r2, [r3, #16]
 8005450:	4b7b      	ldr	r3, [pc, #492]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005458:	429a      	cmp	r2, r3
 800545a:	d908      	bls.n	800546e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800545c:	4b78      	ldr	r3, [pc, #480]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 800545e:	699b      	ldr	r3, [r3, #24]
 8005460:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	691b      	ldr	r3, [r3, #16]
 8005468:	4975      	ldr	r1, [pc, #468]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 800546a:	4313      	orrs	r3, r2
 800546c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0308 	and.w	r3, r3, #8
 8005476:	2b00      	cmp	r3, #0
 8005478:	d010      	beq.n	800549c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	695a      	ldr	r2, [r3, #20]
 800547e:	4b70      	ldr	r3, [pc, #448]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 8005480:	69db      	ldr	r3, [r3, #28]
 8005482:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005486:	429a      	cmp	r2, r3
 8005488:	d908      	bls.n	800549c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800548a:	4b6d      	ldr	r3, [pc, #436]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 800548c:	69db      	ldr	r3, [r3, #28]
 800548e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	695b      	ldr	r3, [r3, #20]
 8005496:	496a      	ldr	r1, [pc, #424]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 8005498:	4313      	orrs	r3, r2
 800549a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f003 0310 	and.w	r3, r3, #16
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d010      	beq.n	80054ca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	699a      	ldr	r2, [r3, #24]
 80054ac:	4b64      	ldr	r3, [pc, #400]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 80054ae:	69db      	ldr	r3, [r3, #28]
 80054b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d908      	bls.n	80054ca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80054b8:	4b61      	ldr	r3, [pc, #388]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 80054ba:	69db      	ldr	r3, [r3, #28]
 80054bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	699b      	ldr	r3, [r3, #24]
 80054c4:	495e      	ldr	r1, [pc, #376]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 80054c6:	4313      	orrs	r3, r2
 80054c8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f003 0320 	and.w	r3, r3, #32
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d010      	beq.n	80054f8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	69da      	ldr	r2, [r3, #28]
 80054da:	4b59      	ldr	r3, [pc, #356]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 80054dc:	6a1b      	ldr	r3, [r3, #32]
 80054de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d908      	bls.n	80054f8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80054e6:	4b56      	ldr	r3, [pc, #344]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 80054e8:	6a1b      	ldr	r3, [r3, #32]
 80054ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	69db      	ldr	r3, [r3, #28]
 80054f2:	4953      	ldr	r1, [pc, #332]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 80054f4:	4313      	orrs	r3, r2
 80054f6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 0302 	and.w	r3, r3, #2
 8005500:	2b00      	cmp	r3, #0
 8005502:	d010      	beq.n	8005526 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	68da      	ldr	r2, [r3, #12]
 8005508:	4b4d      	ldr	r3, [pc, #308]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 800550a:	699b      	ldr	r3, [r3, #24]
 800550c:	f003 030f 	and.w	r3, r3, #15
 8005510:	429a      	cmp	r2, r3
 8005512:	d908      	bls.n	8005526 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005514:	4b4a      	ldr	r3, [pc, #296]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 8005516:	699b      	ldr	r3, [r3, #24]
 8005518:	f023 020f 	bic.w	r2, r3, #15
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	4947      	ldr	r1, [pc, #284]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 8005522:	4313      	orrs	r3, r2
 8005524:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	2b00      	cmp	r3, #0
 8005530:	d055      	beq.n	80055de <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005532:	4b43      	ldr	r3, [pc, #268]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 8005534:	699b      	ldr	r3, [r3, #24]
 8005536:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	4940      	ldr	r1, [pc, #256]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 8005540:	4313      	orrs	r3, r2
 8005542:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	2b02      	cmp	r3, #2
 800554a:	d107      	bne.n	800555c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800554c:	4b3c      	ldr	r3, [pc, #240]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005554:	2b00      	cmp	r3, #0
 8005556:	d121      	bne.n	800559c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e0f6      	b.n	800574a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	2b03      	cmp	r3, #3
 8005562:	d107      	bne.n	8005574 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005564:	4b36      	ldr	r3, [pc, #216]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d115      	bne.n	800559c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005570:	2301      	movs	r3, #1
 8005572:	e0ea      	b.n	800574a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	2b01      	cmp	r3, #1
 800557a:	d107      	bne.n	800558c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800557c:	4b30      	ldr	r3, [pc, #192]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005584:	2b00      	cmp	r3, #0
 8005586:	d109      	bne.n	800559c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e0de      	b.n	800574a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800558c:	4b2c      	ldr	r3, [pc, #176]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0304 	and.w	r3, r3, #4
 8005594:	2b00      	cmp	r3, #0
 8005596:	d101      	bne.n	800559c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e0d6      	b.n	800574a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800559c:	4b28      	ldr	r3, [pc, #160]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	f023 0207 	bic.w	r2, r3, #7
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	4925      	ldr	r1, [pc, #148]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 80055aa:	4313      	orrs	r3, r2
 80055ac:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055ae:	f7fb fd3b 	bl	8001028 <HAL_GetTick>
 80055b2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055b4:	e00a      	b.n	80055cc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80055b6:	f7fb fd37 	bl	8001028 <HAL_GetTick>
 80055ba:	4602      	mov	r2, r0
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d901      	bls.n	80055cc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80055c8:	2303      	movs	r3, #3
 80055ca:	e0be      	b.n	800574a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055cc:	4b1c      	ldr	r3, [pc, #112]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 80055ce:	691b      	ldr	r3, [r3, #16]
 80055d0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	685b      	ldr	r3, [r3, #4]
 80055d8:	00db      	lsls	r3, r3, #3
 80055da:	429a      	cmp	r2, r3
 80055dc:	d1eb      	bne.n	80055b6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d010      	beq.n	800560c <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	68da      	ldr	r2, [r3, #12]
 80055ee:	4b14      	ldr	r3, [pc, #80]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	f003 030f 	and.w	r3, r3, #15
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d208      	bcs.n	800560c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055fa:	4b11      	ldr	r3, [pc, #68]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	f023 020f 	bic.w	r2, r3, #15
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	490e      	ldr	r1, [pc, #56]	@ (8005640 <HAL_RCC_ClockConfig+0x244>)
 8005608:	4313      	orrs	r3, r2
 800560a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800560c:	4b0b      	ldr	r3, [pc, #44]	@ (800563c <HAL_RCC_ClockConfig+0x240>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 030f 	and.w	r3, r3, #15
 8005614:	683a      	ldr	r2, [r7, #0]
 8005616:	429a      	cmp	r2, r3
 8005618:	d214      	bcs.n	8005644 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800561a:	4b08      	ldr	r3, [pc, #32]	@ (800563c <HAL_RCC_ClockConfig+0x240>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f023 020f 	bic.w	r2, r3, #15
 8005622:	4906      	ldr	r1, [pc, #24]	@ (800563c <HAL_RCC_ClockConfig+0x240>)
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	4313      	orrs	r3, r2
 8005628:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800562a:	4b04      	ldr	r3, [pc, #16]	@ (800563c <HAL_RCC_ClockConfig+0x240>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f003 030f 	and.w	r3, r3, #15
 8005632:	683a      	ldr	r2, [r7, #0]
 8005634:	429a      	cmp	r2, r3
 8005636:	d005      	beq.n	8005644 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e086      	b.n	800574a <HAL_RCC_ClockConfig+0x34e>
 800563c:	52002000 	.word	0x52002000
 8005640:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 0304 	and.w	r3, r3, #4
 800564c:	2b00      	cmp	r3, #0
 800564e:	d010      	beq.n	8005672 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	691a      	ldr	r2, [r3, #16]
 8005654:	4b3f      	ldr	r3, [pc, #252]	@ (8005754 <HAL_RCC_ClockConfig+0x358>)
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800565c:	429a      	cmp	r2, r3
 800565e:	d208      	bcs.n	8005672 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005660:	4b3c      	ldr	r3, [pc, #240]	@ (8005754 <HAL_RCC_ClockConfig+0x358>)
 8005662:	699b      	ldr	r3, [r3, #24]
 8005664:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	691b      	ldr	r3, [r3, #16]
 800566c:	4939      	ldr	r1, [pc, #228]	@ (8005754 <HAL_RCC_ClockConfig+0x358>)
 800566e:	4313      	orrs	r3, r2
 8005670:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 0308 	and.w	r3, r3, #8
 800567a:	2b00      	cmp	r3, #0
 800567c:	d010      	beq.n	80056a0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	695a      	ldr	r2, [r3, #20]
 8005682:	4b34      	ldr	r3, [pc, #208]	@ (8005754 <HAL_RCC_ClockConfig+0x358>)
 8005684:	69db      	ldr	r3, [r3, #28]
 8005686:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800568a:	429a      	cmp	r2, r3
 800568c:	d208      	bcs.n	80056a0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800568e:	4b31      	ldr	r3, [pc, #196]	@ (8005754 <HAL_RCC_ClockConfig+0x358>)
 8005690:	69db      	ldr	r3, [r3, #28]
 8005692:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	695b      	ldr	r3, [r3, #20]
 800569a:	492e      	ldr	r1, [pc, #184]	@ (8005754 <HAL_RCC_ClockConfig+0x358>)
 800569c:	4313      	orrs	r3, r2
 800569e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0310 	and.w	r3, r3, #16
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d010      	beq.n	80056ce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	699a      	ldr	r2, [r3, #24]
 80056b0:	4b28      	ldr	r3, [pc, #160]	@ (8005754 <HAL_RCC_ClockConfig+0x358>)
 80056b2:	69db      	ldr	r3, [r3, #28]
 80056b4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80056b8:	429a      	cmp	r2, r3
 80056ba:	d208      	bcs.n	80056ce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80056bc:	4b25      	ldr	r3, [pc, #148]	@ (8005754 <HAL_RCC_ClockConfig+0x358>)
 80056be:	69db      	ldr	r3, [r3, #28]
 80056c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	699b      	ldr	r3, [r3, #24]
 80056c8:	4922      	ldr	r1, [pc, #136]	@ (8005754 <HAL_RCC_ClockConfig+0x358>)
 80056ca:	4313      	orrs	r3, r2
 80056cc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 0320 	and.w	r3, r3, #32
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d010      	beq.n	80056fc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	69da      	ldr	r2, [r3, #28]
 80056de:	4b1d      	ldr	r3, [pc, #116]	@ (8005754 <HAL_RCC_ClockConfig+0x358>)
 80056e0:	6a1b      	ldr	r3, [r3, #32]
 80056e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d208      	bcs.n	80056fc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80056ea:	4b1a      	ldr	r3, [pc, #104]	@ (8005754 <HAL_RCC_ClockConfig+0x358>)
 80056ec:	6a1b      	ldr	r3, [r3, #32]
 80056ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	69db      	ldr	r3, [r3, #28]
 80056f6:	4917      	ldr	r1, [pc, #92]	@ (8005754 <HAL_RCC_ClockConfig+0x358>)
 80056f8:	4313      	orrs	r3, r2
 80056fa:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80056fc:	f000 f834 	bl	8005768 <HAL_RCC_GetSysClockFreq>
 8005700:	4602      	mov	r2, r0
 8005702:	4b14      	ldr	r3, [pc, #80]	@ (8005754 <HAL_RCC_ClockConfig+0x358>)
 8005704:	699b      	ldr	r3, [r3, #24]
 8005706:	0a1b      	lsrs	r3, r3, #8
 8005708:	f003 030f 	and.w	r3, r3, #15
 800570c:	4912      	ldr	r1, [pc, #72]	@ (8005758 <HAL_RCC_ClockConfig+0x35c>)
 800570e:	5ccb      	ldrb	r3, [r1, r3]
 8005710:	f003 031f 	and.w	r3, r3, #31
 8005714:	fa22 f303 	lsr.w	r3, r2, r3
 8005718:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800571a:	4b0e      	ldr	r3, [pc, #56]	@ (8005754 <HAL_RCC_ClockConfig+0x358>)
 800571c:	699b      	ldr	r3, [r3, #24]
 800571e:	f003 030f 	and.w	r3, r3, #15
 8005722:	4a0d      	ldr	r2, [pc, #52]	@ (8005758 <HAL_RCC_ClockConfig+0x35c>)
 8005724:	5cd3      	ldrb	r3, [r2, r3]
 8005726:	f003 031f 	and.w	r3, r3, #31
 800572a:	693a      	ldr	r2, [r7, #16]
 800572c:	fa22 f303 	lsr.w	r3, r2, r3
 8005730:	4a0a      	ldr	r2, [pc, #40]	@ (800575c <HAL_RCC_ClockConfig+0x360>)
 8005732:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005734:	4a0a      	ldr	r2, [pc, #40]	@ (8005760 <HAL_RCC_ClockConfig+0x364>)
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800573a:	4b0a      	ldr	r3, [pc, #40]	@ (8005764 <HAL_RCC_ClockConfig+0x368>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4618      	mov	r0, r3
 8005740:	f7fb f9dc 	bl	8000afc <HAL_InitTick>
 8005744:	4603      	mov	r3, r0
 8005746:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005748:	7bfb      	ldrb	r3, [r7, #15]
}
 800574a:	4618      	mov	r0, r3
 800574c:	3718      	adds	r7, #24
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}
 8005752:	bf00      	nop
 8005754:	58024400 	.word	0x58024400
 8005758:	08009e8c 	.word	0x08009e8c
 800575c:	24000004 	.word	0x24000004
 8005760:	24000000 	.word	0x24000000
 8005764:	24000008 	.word	0x24000008

08005768 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005768:	b480      	push	{r7}
 800576a:	b089      	sub	sp, #36	@ 0x24
 800576c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800576e:	4bb3      	ldr	r3, [pc, #716]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005776:	2b18      	cmp	r3, #24
 8005778:	f200 8155 	bhi.w	8005a26 <HAL_RCC_GetSysClockFreq+0x2be>
 800577c:	a201      	add	r2, pc, #4	@ (adr r2, 8005784 <HAL_RCC_GetSysClockFreq+0x1c>)
 800577e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005782:	bf00      	nop
 8005784:	080057e9 	.word	0x080057e9
 8005788:	08005a27 	.word	0x08005a27
 800578c:	08005a27 	.word	0x08005a27
 8005790:	08005a27 	.word	0x08005a27
 8005794:	08005a27 	.word	0x08005a27
 8005798:	08005a27 	.word	0x08005a27
 800579c:	08005a27 	.word	0x08005a27
 80057a0:	08005a27 	.word	0x08005a27
 80057a4:	0800580f 	.word	0x0800580f
 80057a8:	08005a27 	.word	0x08005a27
 80057ac:	08005a27 	.word	0x08005a27
 80057b0:	08005a27 	.word	0x08005a27
 80057b4:	08005a27 	.word	0x08005a27
 80057b8:	08005a27 	.word	0x08005a27
 80057bc:	08005a27 	.word	0x08005a27
 80057c0:	08005a27 	.word	0x08005a27
 80057c4:	08005815 	.word	0x08005815
 80057c8:	08005a27 	.word	0x08005a27
 80057cc:	08005a27 	.word	0x08005a27
 80057d0:	08005a27 	.word	0x08005a27
 80057d4:	08005a27 	.word	0x08005a27
 80057d8:	08005a27 	.word	0x08005a27
 80057dc:	08005a27 	.word	0x08005a27
 80057e0:	08005a27 	.word	0x08005a27
 80057e4:	0800581b 	.word	0x0800581b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80057e8:	4b94      	ldr	r3, [pc, #592]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f003 0320 	and.w	r3, r3, #32
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d009      	beq.n	8005808 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80057f4:	4b91      	ldr	r3, [pc, #580]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	08db      	lsrs	r3, r3, #3
 80057fa:	f003 0303 	and.w	r3, r3, #3
 80057fe:	4a90      	ldr	r2, [pc, #576]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005800:	fa22 f303 	lsr.w	r3, r2, r3
 8005804:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005806:	e111      	b.n	8005a2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005808:	4b8d      	ldr	r3, [pc, #564]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800580a:	61bb      	str	r3, [r7, #24]
      break;
 800580c:	e10e      	b.n	8005a2c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800580e:	4b8d      	ldr	r3, [pc, #564]	@ (8005a44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005810:	61bb      	str	r3, [r7, #24]
      break;
 8005812:	e10b      	b.n	8005a2c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005814:	4b8c      	ldr	r3, [pc, #560]	@ (8005a48 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005816:	61bb      	str	r3, [r7, #24]
      break;
 8005818:	e108      	b.n	8005a2c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800581a:	4b88      	ldr	r3, [pc, #544]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800581c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800581e:	f003 0303 	and.w	r3, r3, #3
 8005822:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005824:	4b85      	ldr	r3, [pc, #532]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005828:	091b      	lsrs	r3, r3, #4
 800582a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800582e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005830:	4b82      	ldr	r3, [pc, #520]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005834:	f003 0301 	and.w	r3, r3, #1
 8005838:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800583a:	4b80      	ldr	r3, [pc, #512]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800583c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800583e:	08db      	lsrs	r3, r3, #3
 8005840:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005844:	68fa      	ldr	r2, [r7, #12]
 8005846:	fb02 f303 	mul.w	r3, r2, r3
 800584a:	ee07 3a90 	vmov	s15, r3
 800584e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005852:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	2b00      	cmp	r3, #0
 800585a:	f000 80e1 	beq.w	8005a20 <HAL_RCC_GetSysClockFreq+0x2b8>
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	2b02      	cmp	r3, #2
 8005862:	f000 8083 	beq.w	800596c <HAL_RCC_GetSysClockFreq+0x204>
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	2b02      	cmp	r3, #2
 800586a:	f200 80a1 	bhi.w	80059b0 <HAL_RCC_GetSysClockFreq+0x248>
 800586e:	697b      	ldr	r3, [r7, #20]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d003      	beq.n	800587c <HAL_RCC_GetSysClockFreq+0x114>
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	2b01      	cmp	r3, #1
 8005878:	d056      	beq.n	8005928 <HAL_RCC_GetSysClockFreq+0x1c0>
 800587a:	e099      	b.n	80059b0 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800587c:	4b6f      	ldr	r3, [pc, #444]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f003 0320 	and.w	r3, r3, #32
 8005884:	2b00      	cmp	r3, #0
 8005886:	d02d      	beq.n	80058e4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005888:	4b6c      	ldr	r3, [pc, #432]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	08db      	lsrs	r3, r3, #3
 800588e:	f003 0303 	and.w	r3, r3, #3
 8005892:	4a6b      	ldr	r2, [pc, #428]	@ (8005a40 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005894:	fa22 f303 	lsr.w	r3, r2, r3
 8005898:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	ee07 3a90 	vmov	s15, r3
 80058a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	ee07 3a90 	vmov	s15, r3
 80058aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058b2:	4b62      	ldr	r3, [pc, #392]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80058b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058ba:	ee07 3a90 	vmov	s15, r3
 80058be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80058c6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005a4c <HAL_RCC_GetSysClockFreq+0x2e4>
 80058ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80058d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058de:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80058e2:	e087      	b.n	80059f4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	ee07 3a90 	vmov	s15, r3
 80058ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058ee:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005a50 <HAL_RCC_GetSysClockFreq+0x2e8>
 80058f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80058f6:	4b51      	ldr	r3, [pc, #324]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80058f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058fe:	ee07 3a90 	vmov	s15, r3
 8005902:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005906:	ed97 6a02 	vldr	s12, [r7, #8]
 800590a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005a4c <HAL_RCC_GetSysClockFreq+0x2e4>
 800590e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005912:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005916:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800591a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800591e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005922:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005926:	e065      	b.n	80059f4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	ee07 3a90 	vmov	s15, r3
 800592e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005932:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005a54 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005936:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800593a:	4b40      	ldr	r3, [pc, #256]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800593c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800593e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005942:	ee07 3a90 	vmov	s15, r3
 8005946:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800594a:	ed97 6a02 	vldr	s12, [r7, #8]
 800594e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005a4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005952:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005956:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800595a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800595e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005966:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800596a:	e043      	b.n	80059f4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	ee07 3a90 	vmov	s15, r3
 8005972:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005976:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005a58 <HAL_RCC_GetSysClockFreq+0x2f0>
 800597a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800597e:	4b2f      	ldr	r3, [pc, #188]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005982:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005986:	ee07 3a90 	vmov	s15, r3
 800598a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800598e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005992:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005a4c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005996:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800599a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800599e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80059ae:	e021      	b.n	80059f4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	ee07 3a90 	vmov	s15, r3
 80059b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059ba:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005a54 <HAL_RCC_GetSysClockFreq+0x2ec>
 80059be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80059c2:	4b1e      	ldr	r3, [pc, #120]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80059c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059ca:	ee07 3a90 	vmov	s15, r3
 80059ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80059d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80059d6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005a4c <HAL_RCC_GetSysClockFreq+0x2e4>
 80059da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80059de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80059e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80059e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80059ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80059f2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80059f4:	4b11      	ldr	r3, [pc, #68]	@ (8005a3c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80059f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059f8:	0a5b      	lsrs	r3, r3, #9
 80059fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059fe:	3301      	adds	r3, #1
 8005a00:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	ee07 3a90 	vmov	s15, r3
 8005a08:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005a0c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005a10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a18:	ee17 3a90 	vmov	r3, s15
 8005a1c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005a1e:	e005      	b.n	8005a2c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005a20:	2300      	movs	r3, #0
 8005a22:	61bb      	str	r3, [r7, #24]
      break;
 8005a24:	e002      	b.n	8005a2c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005a26:	4b07      	ldr	r3, [pc, #28]	@ (8005a44 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005a28:	61bb      	str	r3, [r7, #24]
      break;
 8005a2a:	bf00      	nop
  }

  return sysclockfreq;
 8005a2c:	69bb      	ldr	r3, [r7, #24]
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3724      	adds	r7, #36	@ 0x24
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
 8005a3a:	bf00      	nop
 8005a3c:	58024400 	.word	0x58024400
 8005a40:	03d09000 	.word	0x03d09000
 8005a44:	003d0900 	.word	0x003d0900
 8005a48:	016e3600 	.word	0x016e3600
 8005a4c:	46000000 	.word	0x46000000
 8005a50:	4c742400 	.word	0x4c742400
 8005a54:	4a742400 	.word	0x4a742400
 8005a58:	4bb71b00 	.word	0x4bb71b00

08005a5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b082      	sub	sp, #8
 8005a60:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8005a62:	f7ff fe81 	bl	8005768 <HAL_RCC_GetSysClockFreq>
 8005a66:	4602      	mov	r2, r0
 8005a68:	4b10      	ldr	r3, [pc, #64]	@ (8005aac <HAL_RCC_GetHCLKFreq+0x50>)
 8005a6a:	699b      	ldr	r3, [r3, #24]
 8005a6c:	0a1b      	lsrs	r3, r3, #8
 8005a6e:	f003 030f 	and.w	r3, r3, #15
 8005a72:	490f      	ldr	r1, [pc, #60]	@ (8005ab0 <HAL_RCC_GetHCLKFreq+0x54>)
 8005a74:	5ccb      	ldrb	r3, [r1, r3]
 8005a76:	f003 031f 	and.w	r3, r3, #31
 8005a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8005a7e:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8005a80:	4b0a      	ldr	r3, [pc, #40]	@ (8005aac <HAL_RCC_GetHCLKFreq+0x50>)
 8005a82:	699b      	ldr	r3, [r3, #24]
 8005a84:	f003 030f 	and.w	r3, r3, #15
 8005a88:	4a09      	ldr	r2, [pc, #36]	@ (8005ab0 <HAL_RCC_GetHCLKFreq+0x54>)
 8005a8a:	5cd3      	ldrb	r3, [r2, r3]
 8005a8c:	f003 031f 	and.w	r3, r3, #31
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	fa22 f303 	lsr.w	r3, r2, r3
 8005a96:	4a07      	ldr	r2, [pc, #28]	@ (8005ab4 <HAL_RCC_GetHCLKFreq+0x58>)
 8005a98:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005a9a:	4a07      	ldr	r2, [pc, #28]	@ (8005ab8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005aa0:	4b04      	ldr	r3, [pc, #16]	@ (8005ab4 <HAL_RCC_GetHCLKFreq+0x58>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3708      	adds	r7, #8
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	58024400 	.word	0x58024400
 8005ab0:	08009e8c 	.word	0x08009e8c
 8005ab4:	24000004 	.word	0x24000004
 8005ab8:	24000000 	.word	0x24000000

08005abc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8005ac0:	f7ff ffcc 	bl	8005a5c <HAL_RCC_GetHCLKFreq>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	4b06      	ldr	r3, [pc, #24]	@ (8005ae0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ac8:	69db      	ldr	r3, [r3, #28]
 8005aca:	091b      	lsrs	r3, r3, #4
 8005acc:	f003 0307 	and.w	r3, r3, #7
 8005ad0:	4904      	ldr	r1, [pc, #16]	@ (8005ae4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005ad2:	5ccb      	ldrb	r3, [r1, r3]
 8005ad4:	f003 031f 	and.w	r3, r3, #31
 8005ad8:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8005adc:	4618      	mov	r0, r3
 8005ade:	bd80      	pop	{r7, pc}
 8005ae0:	58024400 	.word	0x58024400
 8005ae4:	08009e8c 	.word	0x08009e8c

08005ae8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8005aec:	f7ff ffb6 	bl	8005a5c <HAL_RCC_GetHCLKFreq>
 8005af0:	4602      	mov	r2, r0
 8005af2:	4b06      	ldr	r3, [pc, #24]	@ (8005b0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005af4:	69db      	ldr	r3, [r3, #28]
 8005af6:	0a1b      	lsrs	r3, r3, #8
 8005af8:	f003 0307 	and.w	r3, r3, #7
 8005afc:	4904      	ldr	r1, [pc, #16]	@ (8005b10 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005afe:	5ccb      	ldrb	r3, [r1, r3]
 8005b00:	f003 031f 	and.w	r3, r3, #31
 8005b04:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	bd80      	pop	{r7, pc}
 8005b0c:	58024400 	.word	0x58024400
 8005b10:	08009e8c 	.word	0x08009e8c

08005b14 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	223f      	movs	r2, #63	@ 0x3f
 8005b22:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005b24:	4b1a      	ldr	r3, [pc, #104]	@ (8005b90 <HAL_RCC_GetClockConfig+0x7c>)
 8005b26:	691b      	ldr	r3, [r3, #16]
 8005b28:	f003 0207 	and.w	r2, r3, #7
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	605a      	str	r2, [r3, #4]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
#else
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE);
 8005b30:	4b17      	ldr	r3, [pc, #92]	@ (8005b90 <HAL_RCC_GetClockConfig+0x7c>)
 8005b32:	699b      	ldr	r3, [r3, #24]
 8005b34:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE);
 8005b3c:	4b14      	ldr	r3, [pc, #80]	@ (8005b90 <HAL_RCC_GetClockConfig+0x7c>)
 8005b3e:	699b      	ldr	r3, [r3, #24]
 8005b40:	f003 020f 	and.w	r2, r3, #15
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE);
 8005b48:	4b11      	ldr	r3, [pc, #68]	@ (8005b90 <HAL_RCC_GetClockConfig+0x7c>)
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1);
 8005b54:	4b0e      	ldr	r3, [pc, #56]	@ (8005b90 <HAL_RCC_GetClockConfig+0x7c>)
 8005b56:	69db      	ldr	r3, [r3, #28]
 8005b58:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2);
 8005b60:	4b0b      	ldr	r3, [pc, #44]	@ (8005b90 <HAL_RCC_GetClockConfig+0x7c>)
 8005b62:	69db      	ldr	r3, [r3, #28]
 8005b64:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
 8005b6c:	4b08      	ldr	r3, [pc, #32]	@ (8005b90 <HAL_RCC_GetClockConfig+0x7c>)
 8005b6e:	6a1b      	ldr	r3, [r3, #32]
 8005b70:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	61da      	str	r2, [r3, #28]
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005b78:	4b06      	ldr	r3, [pc, #24]	@ (8005b94 <HAL_RCC_GetClockConfig+0x80>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f003 020f 	and.w	r2, r3, #15
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	601a      	str	r2, [r3, #0]
}
 8005b84:	bf00      	nop
 8005b86:	370c      	adds	r7, #12
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr
 8005b90:	58024400 	.word	0x58024400
 8005b94:	52002000 	.word	0x52002000

08005b98 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b9c:	b0c8      	sub	sp, #288	@ 0x120
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005baa:	2300      	movs	r3, #0
 8005bac:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005bb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005bbc:	2500      	movs	r5, #0
 8005bbe:	ea54 0305 	orrs.w	r3, r4, r5
 8005bc2:	d049      	beq.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005bc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005bc8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005bce:	d02f      	beq.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005bd0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005bd4:	d828      	bhi.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005bd6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005bda:	d01a      	beq.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005bdc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005be0:	d822      	bhi.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d003      	beq.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005be6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bea:	d007      	beq.n	8005bfc <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005bec:	e01c      	b.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bee:	4ba7      	ldr	r3, [pc, #668]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf2:	4aa6      	ldr	r2, [pc, #664]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005bf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005bf8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005bfa:	e01a      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005bfc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c00:	3308      	adds	r3, #8
 8005c02:	2102      	movs	r1, #2
 8005c04:	4618      	mov	r0, r3
 8005c06:	f001 fc43 	bl	8007490 <RCCEx_PLL2_Config>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005c10:	e00f      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005c12:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c16:	3328      	adds	r3, #40	@ 0x28
 8005c18:	2102      	movs	r1, #2
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f001 fcea 	bl	80075f4 <RCCEx_PLL3_Config>
 8005c20:	4603      	mov	r3, r0
 8005c22:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005c26:	e004      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005c2e:	e000      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8005c30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c32:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d10a      	bne.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005c3a:	4b94      	ldr	r3, [pc, #592]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005c3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c3e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005c42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c48:	4a90      	ldr	r2, [pc, #576]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005c4a:	430b      	orrs	r3, r1
 8005c4c:	6513      	str	r3, [r2, #80]	@ 0x50
 8005c4e:	e003      	b.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c50:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005c54:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005c58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c60:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005c64:	f04f 0900 	mov.w	r9, #0
 8005c68:	ea58 0309 	orrs.w	r3, r8, r9
 8005c6c:	d047      	beq.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005c6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c74:	2b04      	cmp	r3, #4
 8005c76:	d82a      	bhi.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005c78:	a201      	add	r2, pc, #4	@ (adr r2, 8005c80 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8005c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c7e:	bf00      	nop
 8005c80:	08005c95 	.word	0x08005c95
 8005c84:	08005ca3 	.word	0x08005ca3
 8005c88:	08005cb9 	.word	0x08005cb9
 8005c8c:	08005cd7 	.word	0x08005cd7
 8005c90:	08005cd7 	.word	0x08005cd7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005c94:	4b7d      	ldr	r3, [pc, #500]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c98:	4a7c      	ldr	r2, [pc, #496]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005c9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005c9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005ca0:	e01a      	b.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ca2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ca6:	3308      	adds	r3, #8
 8005ca8:	2100      	movs	r1, #0
 8005caa:	4618      	mov	r0, r3
 8005cac:	f001 fbf0 	bl	8007490 <RCCEx_PLL2_Config>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005cb6:	e00f      	b.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005cb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005cbc:	3328      	adds	r3, #40	@ 0x28
 8005cbe:	2100      	movs	r1, #0
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f001 fc97 	bl	80075f4 <RCCEx_PLL3_Config>
 8005cc6:	4603      	mov	r3, r0
 8005cc8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005ccc:	e004      	b.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005cd4:	e000      	b.n	8005cd8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8005cd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cd8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d10a      	bne.n	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ce0:	4b6a      	ldr	r3, [pc, #424]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005ce2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ce4:	f023 0107 	bic.w	r1, r3, #7
 8005ce8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cee:	4a67      	ldr	r2, [pc, #412]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005cf0:	430b      	orrs	r3, r1
 8005cf2:	6513      	str	r3, [r2, #80]	@ 0x50
 8005cf4:	e003      	b.n	8005cfe <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cf6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005cfa:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8005cfe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d06:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8005d0a:	f04f 0b00 	mov.w	fp, #0
 8005d0e:	ea5a 030b 	orrs.w	r3, sl, fp
 8005d12:	d054      	beq.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8005d14:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d1a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8005d1e:	d036      	beq.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8005d20:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8005d24:	d82f      	bhi.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005d26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d2a:	d032      	beq.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8005d2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d30:	d829      	bhi.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005d32:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d34:	d02f      	beq.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 8005d36:	2bc0      	cmp	r3, #192	@ 0xc0
 8005d38:	d825      	bhi.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005d3a:	2b80      	cmp	r3, #128	@ 0x80
 8005d3c:	d018      	beq.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8005d3e:	2b80      	cmp	r3, #128	@ 0x80
 8005d40:	d821      	bhi.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d002      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8005d46:	2b40      	cmp	r3, #64	@ 0x40
 8005d48:	d007      	beq.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8005d4a:	e01c      	b.n	8005d86 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d4c:	4b4f      	ldr	r3, [pc, #316]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d50:	4a4e      	ldr	r2, [pc, #312]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005d52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d56:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8005d58:	e01e      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005d5a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005d5e:	3308      	adds	r3, #8
 8005d60:	2100      	movs	r1, #0
 8005d62:	4618      	mov	r0, r3
 8005d64:	f001 fb94 	bl	8007490 <RCCEx_PLL2_Config>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8005d6e:	e013      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005d70:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005d74:	3328      	adds	r3, #40	@ 0x28
 8005d76:	2100      	movs	r1, #0
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f001 fc3b 	bl	80075f4 <RCCEx_PLL3_Config>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8005d84:	e008      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005d8c:	e004      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8005d8e:	bf00      	nop
 8005d90:	e002      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8005d92:	bf00      	nop
 8005d94:	e000      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 8005d96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d98:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d10a      	bne.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8005da0:	4b3a      	ldr	r3, [pc, #232]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005da2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005da4:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005da8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005dac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dae:	4a37      	ldr	r2, [pc, #220]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005db0:	430b      	orrs	r3, r1
 8005db2:	6513      	str	r3, [r2, #80]	@ 0x50
 8005db4:	e003      	b.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005db6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005dba:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8005dbe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8005dca:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8005dce:	2300      	movs	r3, #0
 8005dd0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005dd4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005dd8:	460b      	mov	r3, r1
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	d05c      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8005dde:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005de2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005de4:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005de8:	d03b      	beq.n	8005e62 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8005dea:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005dee:	d834      	bhi.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8005df0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005df4:	d037      	beq.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8005df6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005dfa:	d82e      	bhi.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8005dfc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005e00:	d033      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8005e02:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005e06:	d828      	bhi.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8005e08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e0c:	d01a      	beq.n	8005e44 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8005e0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e12:	d822      	bhi.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d003      	beq.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8005e18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e1c:	d007      	beq.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x296>
 8005e1e:	e01c      	b.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e20:	4b1a      	ldr	r3, [pc, #104]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e24:	4a19      	ldr	r2, [pc, #100]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8005e2c:	e01e      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005e32:	3308      	adds	r3, #8
 8005e34:	2100      	movs	r1, #0
 8005e36:	4618      	mov	r0, r3
 8005e38:	f001 fb2a 	bl	8007490 <RCCEx_PLL2_Config>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8005e42:	e013      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005e44:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005e48:	3328      	adds	r3, #40	@ 0x28
 8005e4a:	2100      	movs	r1, #0
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f001 fbd1 	bl	80075f4 <RCCEx_PLL3_Config>
 8005e52:	4603      	mov	r3, r0
 8005e54:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8005e58:	e008      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005e60:	e004      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8005e62:	bf00      	nop
 8005e64:	e002      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8005e66:	bf00      	nop
 8005e68:	e000      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8005e6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e6c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d10d      	bne.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8005e74:	4b05      	ldr	r3, [pc, #20]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e78:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8005e7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e82:	4a02      	ldr	r2, [pc, #8]	@ (8005e8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005e84:	430b      	orrs	r3, r1
 8005e86:	6513      	str	r3, [r2, #80]	@ 0x50
 8005e88:	e006      	b.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8005e8a:	bf00      	nop
 8005e8c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e90:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005e94:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005e98:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ea0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005ea4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005eae:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	d03a      	beq.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8005eb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ebc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ebe:	2b30      	cmp	r3, #48	@ 0x30
 8005ec0:	d01f      	beq.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8005ec2:	2b30      	cmp	r3, #48	@ 0x30
 8005ec4:	d819      	bhi.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x362>
 8005ec6:	2b20      	cmp	r3, #32
 8005ec8:	d00c      	beq.n	8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8005eca:	2b20      	cmp	r3, #32
 8005ecc:	d815      	bhi.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x362>
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d019      	beq.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8005ed2:	2b10      	cmp	r3, #16
 8005ed4:	d111      	bne.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ed6:	4bae      	ldr	r3, [pc, #696]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eda:	4aad      	ldr	r2, [pc, #692]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005edc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ee0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8005ee2:	e011      	b.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005ee4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ee8:	3308      	adds	r3, #8
 8005eea:	2102      	movs	r1, #2
 8005eec:	4618      	mov	r0, r3
 8005eee:	f001 facf 	bl	8007490 <RCCEx_PLL2_Config>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8005ef8:	e006      	b.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005f00:	e002      	b.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8005f02:	bf00      	nop
 8005f04:	e000      	b.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8005f06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f08:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d10a      	bne.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005f10:	4b9f      	ldr	r3, [pc, #636]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005f12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f14:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005f18:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f1e:	4a9c      	ldr	r2, [pc, #624]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005f20:	430b      	orrs	r3, r1
 8005f22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005f24:	e003      	b.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f26:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005f2a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005f2e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f36:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005f3a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005f3e:	2300      	movs	r3, #0
 8005f40:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005f44:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005f48:	460b      	mov	r3, r1
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	d051      	beq.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8005f4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f58:	d035      	beq.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005f5a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005f5e:	d82e      	bhi.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x426>
 8005f60:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005f64:	d031      	beq.n	8005fca <HAL_RCCEx_PeriphCLKConfig+0x432>
 8005f66:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005f6a:	d828      	bhi.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x426>
 8005f6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f70:	d01a      	beq.n	8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8005f72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f76:	d822      	bhi.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x426>
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d003      	beq.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8005f7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f80:	d007      	beq.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8005f82:	e01c      	b.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f84:	4b82      	ldr	r3, [pc, #520]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f88:	4a81      	ldr	r2, [pc, #516]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005f8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005f8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005f90:	e01c      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f92:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005f96:	3308      	adds	r3, #8
 8005f98:	2100      	movs	r1, #0
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	f001 fa78 	bl	8007490 <RCCEx_PLL2_Config>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005fa6:	e011      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005fa8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005fac:	3328      	adds	r3, #40	@ 0x28
 8005fae:	2100      	movs	r1, #0
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f001 fb1f 	bl	80075f4 <RCCEx_PLL3_Config>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005fbc:	e006      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005fc4:	e002      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8005fc6:	bf00      	nop
 8005fc8:	e000      	b.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8005fca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005fcc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10a      	bne.n	8005fea <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005fd4:	4b6e      	ldr	r3, [pc, #440]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005fd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fd8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005fdc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005fe0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fe2:	4a6b      	ldr	r2, [pc, #428]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005fe4:	430b      	orrs	r3, r1
 8005fe6:	6513      	str	r3, [r2, #80]	@ 0x50
 8005fe8:	e003      	b.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fea:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005fee:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005ff2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ffa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005ffe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006002:	2300      	movs	r3, #0
 8006004:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006008:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800600c:	460b      	mov	r3, r1
 800600e:	4313      	orrs	r3, r2
 8006010:	d053      	beq.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006012:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006016:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006018:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800601c:	d033      	beq.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800601e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006022:	d82c      	bhi.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8006024:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006028:	d02f      	beq.n	800608a <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 800602a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800602e:	d826      	bhi.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8006030:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006034:	d02b      	beq.n	800608e <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8006036:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800603a:	d820      	bhi.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800603c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006040:	d012      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8006042:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006046:	d81a      	bhi.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8006048:	2b00      	cmp	r3, #0
 800604a:	d022      	beq.n	8006092 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 800604c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006050:	d115      	bne.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006052:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006056:	3308      	adds	r3, #8
 8006058:	2101      	movs	r1, #1
 800605a:	4618      	mov	r0, r3
 800605c:	f001 fa18 	bl	8007490 <RCCEx_PLL2_Config>
 8006060:	4603      	mov	r3, r0
 8006062:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006066:	e015      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006068:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800606c:	3328      	adds	r3, #40	@ 0x28
 800606e:	2101      	movs	r1, #1
 8006070:	4618      	mov	r0, r3
 8006072:	f001 fabf 	bl	80075f4 <RCCEx_PLL3_Config>
 8006076:	4603      	mov	r3, r0
 8006078:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800607c:	e00a      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006084:	e006      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8006086:	bf00      	nop
 8006088:	e004      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800608a:	bf00      	nop
 800608c:	e002      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800608e:	bf00      	nop
 8006090:	e000      	b.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8006092:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006094:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006098:	2b00      	cmp	r3, #0
 800609a:	d10a      	bne.n	80060b2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800609c:	4b3c      	ldr	r3, [pc, #240]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800609e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060a0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80060a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060aa:	4a39      	ldr	r2, [pc, #228]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80060ac:	430b      	orrs	r3, r1
 80060ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80060b0:	e003      	b.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060b2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80060b6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80060ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80060c6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80060ca:	2300      	movs	r3, #0
 80060cc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80060d0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80060d4:	460b      	mov	r3, r1
 80060d6:	4313      	orrs	r3, r2
 80060d8:	d060      	beq.n	800619c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80060da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060de:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80060e2:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 80060e6:	d039      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 80060e8:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 80060ec:	d832      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80060ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80060f2:	d035      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80060f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80060f8:	d82c      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80060fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060fe:	d031      	beq.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006100:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006104:	d826      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006106:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800610a:	d02d      	beq.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800610c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006110:	d820      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006112:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006116:	d012      	beq.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006118:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800611c:	d81a      	bhi.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800611e:	2b00      	cmp	r3, #0
 8006120:	d024      	beq.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8006122:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006126:	d115      	bne.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006128:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800612c:	3308      	adds	r3, #8
 800612e:	2101      	movs	r1, #1
 8006130:	4618      	mov	r0, r3
 8006132:	f001 f9ad 	bl	8007490 <RCCEx_PLL2_Config>
 8006136:	4603      	mov	r3, r0
 8006138:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800613c:	e017      	b.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800613e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006142:	3328      	adds	r3, #40	@ 0x28
 8006144:	2101      	movs	r1, #1
 8006146:	4618      	mov	r0, r3
 8006148:	f001 fa54 	bl	80075f4 <RCCEx_PLL3_Config>
 800614c:	4603      	mov	r3, r0
 800614e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006152:	e00c      	b.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8006154:	2301      	movs	r3, #1
 8006156:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800615a:	e008      	b.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800615c:	bf00      	nop
 800615e:	e006      	b.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006160:	bf00      	nop
 8006162:	e004      	b.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006164:	bf00      	nop
 8006166:	e002      	b.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006168:	bf00      	nop
 800616a:	e000      	b.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800616c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800616e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006172:	2b00      	cmp	r3, #0
 8006174:	d10e      	bne.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006176:	4b06      	ldr	r3, [pc, #24]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800617a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800617e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006182:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006186:	4a02      	ldr	r2, [pc, #8]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006188:	430b      	orrs	r3, r1
 800618a:	6593      	str	r3, [r2, #88]	@ 0x58
 800618c:	e006      	b.n	800619c <HAL_RCCEx_PeriphCLKConfig+0x604>
 800618e:	bf00      	nop
 8006190:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006194:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006198:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800619c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80061a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80061a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80061ac:	2300      	movs	r3, #0
 80061ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80061b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80061b6:	460b      	mov	r3, r1
 80061b8:	4313      	orrs	r3, r2
 80061ba:	d037      	beq.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80061bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80061c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80061c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061c6:	d00e      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80061c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061cc:	d816      	bhi.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x664>
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d018      	beq.n	8006204 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80061d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80061d6:	d111      	bne.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061d8:	4bc4      	ldr	r3, [pc, #784]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80061da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061dc:	4ac3      	ldr	r2, [pc, #780]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80061de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80061e4:	e00f      	b.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80061e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80061ea:	3308      	adds	r3, #8
 80061ec:	2101      	movs	r1, #1
 80061ee:	4618      	mov	r0, r3
 80061f0:	f001 f94e 	bl	8007490 <RCCEx_PLL2_Config>
 80061f4:	4603      	mov	r3, r0
 80061f6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80061fa:	e004      	b.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006202:	e000      	b.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8006204:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006206:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800620a:	2b00      	cmp	r3, #0
 800620c:	d10a      	bne.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800620e:	4bb7      	ldr	r3, [pc, #732]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006210:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006212:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006216:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800621a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800621c:	4ab3      	ldr	r2, [pc, #716]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800621e:	430b      	orrs	r3, r1
 8006220:	6513      	str	r3, [r2, #80]	@ 0x50
 8006222:	e003      	b.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006224:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006228:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800622c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006234:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006238:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800623c:	2300      	movs	r3, #0
 800623e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006242:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006246:	460b      	mov	r3, r1
 8006248:	4313      	orrs	r3, r2
 800624a:	d039      	beq.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800624c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006250:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006252:	2b03      	cmp	r3, #3
 8006254:	d81c      	bhi.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8006256:	a201      	add	r2, pc, #4	@ (adr r2, 800625c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8006258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800625c:	08006299 	.word	0x08006299
 8006260:	0800626d 	.word	0x0800626d
 8006264:	0800627b 	.word	0x0800627b
 8006268:	08006299 	.word	0x08006299
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800626c:	4b9f      	ldr	r3, [pc, #636]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800626e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006270:	4a9e      	ldr	r2, [pc, #632]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006272:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006276:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006278:	e00f      	b.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800627a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800627e:	3308      	adds	r3, #8
 8006280:	2102      	movs	r1, #2
 8006282:	4618      	mov	r0, r3
 8006284:	f001 f904 	bl	8007490 <RCCEx_PLL2_Config>
 8006288:	4603      	mov	r3, r0
 800628a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 800628e:	e004      	b.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006296:	e000      	b.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8006298:	bf00      	nop
    }

    if (ret == HAL_OK)
 800629a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d10a      	bne.n	80062b8 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80062a2:	4b92      	ldr	r3, [pc, #584]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80062a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062a6:	f023 0103 	bic.w	r1, r3, #3
 80062aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80062ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80062b0:	4a8e      	ldr	r2, [pc, #568]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80062b2:	430b      	orrs	r3, r1
 80062b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80062b6:	e003      	b.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062b8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80062bc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80062c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80062c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062c8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80062cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80062d0:	2300      	movs	r3, #0
 80062d2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80062d6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80062da:	460b      	mov	r3, r1
 80062dc:	4313      	orrs	r3, r2
 80062de:	f000 8099 	beq.w	8006414 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80062e2:	4b83      	ldr	r3, [pc, #524]	@ (80064f0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a82      	ldr	r2, [pc, #520]	@ (80064f0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80062e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80062ee:	f7fa fe9b 	bl	8001028 <HAL_GetTick>
 80062f2:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80062f6:	e00b      	b.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062f8:	f7fa fe96 	bl	8001028 <HAL_GetTick>
 80062fc:	4602      	mov	r2, r0
 80062fe:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8006302:	1ad3      	subs	r3, r2, r3
 8006304:	2b64      	cmp	r3, #100	@ 0x64
 8006306:	d903      	bls.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8006308:	2303      	movs	r3, #3
 800630a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800630e:	e005      	b.n	800631c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006310:	4b77      	ldr	r3, [pc, #476]	@ (80064f0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006318:	2b00      	cmp	r3, #0
 800631a:	d0ed      	beq.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800631c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006320:	2b00      	cmp	r3, #0
 8006322:	d173      	bne.n	800640c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006324:	4b71      	ldr	r3, [pc, #452]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006326:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006328:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800632c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006330:	4053      	eors	r3, r2
 8006332:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006336:	2b00      	cmp	r3, #0
 8006338:	d015      	beq.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800633a:	4b6c      	ldr	r3, [pc, #432]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800633c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800633e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006342:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006346:	4b69      	ldr	r3, [pc, #420]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800634a:	4a68      	ldr	r2, [pc, #416]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800634c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006350:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006352:	4b66      	ldr	r3, [pc, #408]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006356:	4a65      	ldr	r2, [pc, #404]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006358:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800635c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800635e:	4a63      	ldr	r2, [pc, #396]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006364:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006366:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800636a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800636e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006372:	d118      	bne.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006374:	f7fa fe58 	bl	8001028 <HAL_GetTick>
 8006378:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800637c:	e00d      	b.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800637e:	f7fa fe53 	bl	8001028 <HAL_GetTick>
 8006382:	4602      	mov	r2, r0
 8006384:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8006388:	1ad2      	subs	r2, r2, r3
 800638a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800638e:	429a      	cmp	r2, r3
 8006390:	d903      	bls.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8006392:	2303      	movs	r3, #3
 8006394:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 8006398:	e005      	b.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800639a:	4b54      	ldr	r3, [pc, #336]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800639c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800639e:	f003 0302 	and.w	r3, r3, #2
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d0eb      	beq.n	800637e <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80063a6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d129      	bne.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80063ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063b2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80063b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063be:	d10e      	bne.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x846>
 80063c0:	4b4a      	ldr	r3, [pc, #296]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80063c2:	691b      	ldr	r3, [r3, #16]
 80063c4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80063c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063cc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80063d0:	091a      	lsrs	r2, r3, #4
 80063d2:	4b48      	ldr	r3, [pc, #288]	@ (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80063d4:	4013      	ands	r3, r2
 80063d6:	4a45      	ldr	r2, [pc, #276]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80063d8:	430b      	orrs	r3, r1
 80063da:	6113      	str	r3, [r2, #16]
 80063dc:	e005      	b.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0x852>
 80063de:	4b43      	ldr	r3, [pc, #268]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80063e0:	691b      	ldr	r3, [r3, #16]
 80063e2:	4a42      	ldr	r2, [pc, #264]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80063e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80063e8:	6113      	str	r3, [r2, #16]
 80063ea:	4b40      	ldr	r3, [pc, #256]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80063ec:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80063ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80063f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063fa:	4a3c      	ldr	r2, [pc, #240]	@ (80064ec <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80063fc:	430b      	orrs	r3, r1
 80063fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8006400:	e008      	b.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006402:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006406:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 800640a:	e003      	b.n	8006414 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800640c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006410:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006414:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800641c:	f002 0301 	and.w	r3, r2, #1
 8006420:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006424:	2300      	movs	r3, #0
 8006426:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800642a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800642e:	460b      	mov	r3, r1
 8006430:	4313      	orrs	r3, r2
 8006432:	f000 8090 	beq.w	8006556 <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006436:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800643a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800643e:	2b28      	cmp	r3, #40	@ 0x28
 8006440:	d870      	bhi.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8006442:	a201      	add	r2, pc, #4	@ (adr r2, 8006448 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8006444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006448:	0800652d 	.word	0x0800652d
 800644c:	08006525 	.word	0x08006525
 8006450:	08006525 	.word	0x08006525
 8006454:	08006525 	.word	0x08006525
 8006458:	08006525 	.word	0x08006525
 800645c:	08006525 	.word	0x08006525
 8006460:	08006525 	.word	0x08006525
 8006464:	08006525 	.word	0x08006525
 8006468:	080064f9 	.word	0x080064f9
 800646c:	08006525 	.word	0x08006525
 8006470:	08006525 	.word	0x08006525
 8006474:	08006525 	.word	0x08006525
 8006478:	08006525 	.word	0x08006525
 800647c:	08006525 	.word	0x08006525
 8006480:	08006525 	.word	0x08006525
 8006484:	08006525 	.word	0x08006525
 8006488:	0800650f 	.word	0x0800650f
 800648c:	08006525 	.word	0x08006525
 8006490:	08006525 	.word	0x08006525
 8006494:	08006525 	.word	0x08006525
 8006498:	08006525 	.word	0x08006525
 800649c:	08006525 	.word	0x08006525
 80064a0:	08006525 	.word	0x08006525
 80064a4:	08006525 	.word	0x08006525
 80064a8:	0800652d 	.word	0x0800652d
 80064ac:	08006525 	.word	0x08006525
 80064b0:	08006525 	.word	0x08006525
 80064b4:	08006525 	.word	0x08006525
 80064b8:	08006525 	.word	0x08006525
 80064bc:	08006525 	.word	0x08006525
 80064c0:	08006525 	.word	0x08006525
 80064c4:	08006525 	.word	0x08006525
 80064c8:	0800652d 	.word	0x0800652d
 80064cc:	08006525 	.word	0x08006525
 80064d0:	08006525 	.word	0x08006525
 80064d4:	08006525 	.word	0x08006525
 80064d8:	08006525 	.word	0x08006525
 80064dc:	08006525 	.word	0x08006525
 80064e0:	08006525 	.word	0x08006525
 80064e4:	08006525 	.word	0x08006525
 80064e8:	0800652d 	.word	0x0800652d
 80064ec:	58024400 	.word	0x58024400
 80064f0:	58024800 	.word	0x58024800
 80064f4:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80064f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064fc:	3308      	adds	r3, #8
 80064fe:	2101      	movs	r1, #1
 8006500:	4618      	mov	r0, r3
 8006502:	f000 ffc5 	bl	8007490 <RCCEx_PLL2_Config>
 8006506:	4603      	mov	r3, r0
 8006508:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800650c:	e00f      	b.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800650e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006512:	3328      	adds	r3, #40	@ 0x28
 8006514:	2101      	movs	r1, #1
 8006516:	4618      	mov	r0, r3
 8006518:	f001 f86c 	bl	80075f4 <RCCEx_PLL3_Config>
 800651c:	4603      	mov	r3, r0
 800651e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006522:	e004      	b.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800652a:	e000      	b.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800652c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800652e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006532:	2b00      	cmp	r3, #0
 8006534:	d10b      	bne.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006536:	4bc0      	ldr	r3, [pc, #768]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800653a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800653e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006542:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006546:	4abc      	ldr	r2, [pc, #752]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006548:	430b      	orrs	r3, r1
 800654a:	6553      	str	r3, [r2, #84]	@ 0x54
 800654c:	e003      	b.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800654e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006552:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006556:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800655a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800655e:	f002 0302 	and.w	r3, r2, #2
 8006562:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006566:	2300      	movs	r3, #0
 8006568:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800656c:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006570:	460b      	mov	r3, r1
 8006572:	4313      	orrs	r3, r2
 8006574:	d043      	beq.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006576:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800657a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800657e:	2b05      	cmp	r3, #5
 8006580:	d824      	bhi.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0xa34>
 8006582:	a201      	add	r2, pc, #4	@ (adr r2, 8006588 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 8006584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006588:	080065d5 	.word	0x080065d5
 800658c:	080065a1 	.word	0x080065a1
 8006590:	080065b7 	.word	0x080065b7
 8006594:	080065d5 	.word	0x080065d5
 8006598:	080065d5 	.word	0x080065d5
 800659c:	080065d5 	.word	0x080065d5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80065a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065a4:	3308      	adds	r3, #8
 80065a6:	2101      	movs	r1, #1
 80065a8:	4618      	mov	r0, r3
 80065aa:	f000 ff71 	bl	8007490 <RCCEx_PLL2_Config>
 80065ae:	4603      	mov	r3, r0
 80065b0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80065b4:	e00f      	b.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80065b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065ba:	3328      	adds	r3, #40	@ 0x28
 80065bc:	2101      	movs	r1, #1
 80065be:	4618      	mov	r0, r3
 80065c0:	f001 f818 	bl	80075f4 <RCCEx_PLL3_Config>
 80065c4:	4603      	mov	r3, r0
 80065c6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80065ca:	e004      	b.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80065d2:	e000      	b.n	80065d6 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 80065d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065d6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d10b      	bne.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80065de:	4b96      	ldr	r3, [pc, #600]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80065e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065e2:	f023 0107 	bic.w	r1, r3, #7
 80065e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80065ee:	4a92      	ldr	r2, [pc, #584]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80065f0:	430b      	orrs	r3, r1
 80065f2:	6553      	str	r3, [r2, #84]	@ 0x54
 80065f4:	e003      	b.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065f6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80065fa:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80065fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006606:	f002 0304 	and.w	r3, r2, #4
 800660a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800660e:	2300      	movs	r3, #0
 8006610:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006614:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006618:	460b      	mov	r3, r1
 800661a:	4313      	orrs	r3, r2
 800661c:	d043      	beq.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800661e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006622:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006626:	2b05      	cmp	r3, #5
 8006628:	d824      	bhi.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800662a:	a201      	add	r2, pc, #4	@ (adr r2, 8006630 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 800662c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006630:	0800667d 	.word	0x0800667d
 8006634:	08006649 	.word	0x08006649
 8006638:	0800665f 	.word	0x0800665f
 800663c:	0800667d 	.word	0x0800667d
 8006640:	0800667d 	.word	0x0800667d
 8006644:	0800667d 	.word	0x0800667d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006648:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800664c:	3308      	adds	r3, #8
 800664e:	2101      	movs	r1, #1
 8006650:	4618      	mov	r0, r3
 8006652:	f000 ff1d 	bl	8007490 <RCCEx_PLL2_Config>
 8006656:	4603      	mov	r3, r0
 8006658:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800665c:	e00f      	b.n	800667e <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800665e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006662:	3328      	adds	r3, #40	@ 0x28
 8006664:	2101      	movs	r1, #1
 8006666:	4618      	mov	r0, r3
 8006668:	f000 ffc4 	bl	80075f4 <RCCEx_PLL3_Config>
 800666c:	4603      	mov	r3, r0
 800666e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006672:	e004      	b.n	800667e <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006674:	2301      	movs	r3, #1
 8006676:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800667a:	e000      	b.n	800667e <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 800667c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800667e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006682:	2b00      	cmp	r3, #0
 8006684:	d10b      	bne.n	800669e <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006686:	4b6c      	ldr	r3, [pc, #432]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006688:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800668a:	f023 0107 	bic.w	r1, r3, #7
 800668e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006692:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006696:	4a68      	ldr	r2, [pc, #416]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006698:	430b      	orrs	r3, r1
 800669a:	6593      	str	r3, [r2, #88]	@ 0x58
 800669c:	e003      	b.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800669e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80066a2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80066a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80066aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ae:	f002 0320 	and.w	r3, r2, #32
 80066b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80066b6:	2300      	movs	r3, #0
 80066b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80066bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80066c0:	460b      	mov	r3, r1
 80066c2:	4313      	orrs	r3, r2
 80066c4:	d055      	beq.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80066c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80066ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80066ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80066d2:	d033      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80066d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80066d8:	d82c      	bhi.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80066da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066de:	d02f      	beq.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80066e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066e4:	d826      	bhi.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80066e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80066ea:	d02b      	beq.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80066ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80066f0:	d820      	bhi.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80066f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066f6:	d012      	beq.n	800671e <HAL_RCCEx_PeriphCLKConfig+0xb86>
 80066f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066fc:	d81a      	bhi.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d022      	beq.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8006702:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006706:	d115      	bne.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006708:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800670c:	3308      	adds	r3, #8
 800670e:	2100      	movs	r1, #0
 8006710:	4618      	mov	r0, r3
 8006712:	f000 febd 	bl	8007490 <RCCEx_PLL2_Config>
 8006716:	4603      	mov	r3, r0
 8006718:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800671c:	e015      	b.n	800674a <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800671e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006722:	3328      	adds	r3, #40	@ 0x28
 8006724:	2102      	movs	r1, #2
 8006726:	4618      	mov	r0, r3
 8006728:	f000 ff64 	bl	80075f4 <RCCEx_PLL3_Config>
 800672c:	4603      	mov	r3, r0
 800672e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006732:	e00a      	b.n	800674a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800673a:	e006      	b.n	800674a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800673c:	bf00      	nop
 800673e:	e004      	b.n	800674a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006740:	bf00      	nop
 8006742:	e002      	b.n	800674a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006744:	bf00      	nop
 8006746:	e000      	b.n	800674a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006748:	bf00      	nop
    }

    if (ret == HAL_OK)
 800674a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800674e:	2b00      	cmp	r3, #0
 8006750:	d10b      	bne.n	800676a <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006752:	4b39      	ldr	r3, [pc, #228]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006754:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006756:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800675a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800675e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006762:	4a35      	ldr	r2, [pc, #212]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006764:	430b      	orrs	r3, r1
 8006766:	6553      	str	r3, [r2, #84]	@ 0x54
 8006768:	e003      	b.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800676a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800676e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006772:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800677a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800677e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006782:	2300      	movs	r3, #0
 8006784:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006788:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800678c:	460b      	mov	r3, r1
 800678e:	4313      	orrs	r3, r2
 8006790:	d058      	beq.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006792:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006796:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800679a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800679e:	d033      	beq.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80067a0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80067a4:	d82c      	bhi.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80067a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067aa:	d02f      	beq.n	800680c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80067ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80067b0:	d826      	bhi.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80067b2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80067b6:	d02b      	beq.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80067b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80067bc:	d820      	bhi.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80067be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067c2:	d012      	beq.n	80067ea <HAL_RCCEx_PeriphCLKConfig+0xc52>
 80067c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067c8:	d81a      	bhi.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d022      	beq.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 80067ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067d2:	d115      	bne.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80067d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80067d8:	3308      	adds	r3, #8
 80067da:	2100      	movs	r1, #0
 80067dc:	4618      	mov	r0, r3
 80067de:	f000 fe57 	bl	8007490 <RCCEx_PLL2_Config>
 80067e2:	4603      	mov	r3, r0
 80067e4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80067e8:	e015      	b.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80067ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80067ee:	3328      	adds	r3, #40	@ 0x28
 80067f0:	2102      	movs	r1, #2
 80067f2:	4618      	mov	r0, r3
 80067f4:	f000 fefe 	bl	80075f4 <RCCEx_PLL3_Config>
 80067f8:	4603      	mov	r3, r0
 80067fa:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80067fe:	e00a      	b.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006806:	e006      	b.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8006808:	bf00      	nop
 800680a:	e004      	b.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800680c:	bf00      	nop
 800680e:	e002      	b.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8006810:	bf00      	nop
 8006812:	e000      	b.n	8006816 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8006814:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006816:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800681a:	2b00      	cmp	r3, #0
 800681c:	d10e      	bne.n	800683c <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800681e:	4b06      	ldr	r3, [pc, #24]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006822:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006826:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800682a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800682e:	4a02      	ldr	r2, [pc, #8]	@ (8006838 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006830:	430b      	orrs	r3, r1
 8006832:	6593      	str	r3, [r2, #88]	@ 0x58
 8006834:	e006      	b.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 8006836:	bf00      	nop
 8006838:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800683c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006840:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006844:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800684c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006850:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006854:	2300      	movs	r3, #0
 8006856:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800685a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800685e:	460b      	mov	r3, r1
 8006860:	4313      	orrs	r3, r2
 8006862:	d055      	beq.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006864:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006868:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800686c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006870:	d033      	beq.n	80068da <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8006872:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006876:	d82c      	bhi.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8006878:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800687c:	d02f      	beq.n	80068de <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800687e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006882:	d826      	bhi.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8006884:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006888:	d02b      	beq.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800688a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800688e:	d820      	bhi.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8006890:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006894:	d012      	beq.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0xd24>
 8006896:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800689a:	d81a      	bhi.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800689c:	2b00      	cmp	r3, #0
 800689e:	d022      	beq.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 80068a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068a4:	d115      	bne.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80068a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80068aa:	3308      	adds	r3, #8
 80068ac:	2100      	movs	r1, #0
 80068ae:	4618      	mov	r0, r3
 80068b0:	f000 fdee 	bl	8007490 <RCCEx_PLL2_Config>
 80068b4:	4603      	mov	r3, r0
 80068b6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80068ba:	e015      	b.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80068bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80068c0:	3328      	adds	r3, #40	@ 0x28
 80068c2:	2102      	movs	r1, #2
 80068c4:	4618      	mov	r0, r3
 80068c6:	f000 fe95 	bl	80075f4 <RCCEx_PLL3_Config>
 80068ca:	4603      	mov	r3, r0
 80068cc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80068d0:	e00a      	b.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80068d8:	e006      	b.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80068da:	bf00      	nop
 80068dc:	e004      	b.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80068de:	bf00      	nop
 80068e0:	e002      	b.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80068e2:	bf00      	nop
 80068e4:	e000      	b.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 80068e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068e8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d10b      	bne.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80068f0:	4ba1      	ldr	r3, [pc, #644]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80068f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068f4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80068f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80068fc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006900:	4a9d      	ldr	r2, [pc, #628]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006902:	430b      	orrs	r3, r1
 8006904:	6593      	str	r3, [r2, #88]	@ 0x58
 8006906:	e003      	b.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006908:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800690c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006910:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006918:	f002 0308 	and.w	r3, r2, #8
 800691c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006920:	2300      	movs	r3, #0
 8006922:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006926:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800692a:	460b      	mov	r3, r1
 800692c:	4313      	orrs	r3, r2
 800692e:	d01e      	beq.n	800696e <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006930:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006934:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006938:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800693c:	d10c      	bne.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800693e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006942:	3328      	adds	r3, #40	@ 0x28
 8006944:	2102      	movs	r1, #2
 8006946:	4618      	mov	r0, r3
 8006948:	f000 fe54 	bl	80075f4 <RCCEx_PLL3_Config>
 800694c:	4603      	mov	r3, r0
 800694e:	2b00      	cmp	r3, #0
 8006950:	d002      	beq.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006958:	4b87      	ldr	r3, [pc, #540]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800695a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800695c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006960:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006964:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006968:	4a83      	ldr	r2, [pc, #524]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800696a:	430b      	orrs	r3, r1
 800696c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800696e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006976:	f002 0310 	and.w	r3, r2, #16
 800697a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800697e:	2300      	movs	r3, #0
 8006980:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006984:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006988:	460b      	mov	r3, r1
 800698a:	4313      	orrs	r3, r2
 800698c:	d01e      	beq.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800698e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006992:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006996:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800699a:	d10c      	bne.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800699c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069a0:	3328      	adds	r3, #40	@ 0x28
 80069a2:	2102      	movs	r1, #2
 80069a4:	4618      	mov	r0, r3
 80069a6:	f000 fe25 	bl	80075f4 <RCCEx_PLL3_Config>
 80069aa:	4603      	mov	r3, r0
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d002      	beq.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80069b6:	4b70      	ldr	r3, [pc, #448]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80069b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069ba:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80069be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069c2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80069c6:	4a6c      	ldr	r2, [pc, #432]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80069c8:	430b      	orrs	r3, r1
 80069ca:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80069cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80069d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80069dc:	2300      	movs	r3, #0
 80069de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80069e2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80069e6:	460b      	mov	r3, r1
 80069e8:	4313      	orrs	r3, r2
 80069ea:	d03e      	beq.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80069ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069f0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80069f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069f8:	d022      	beq.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 80069fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069fe:	d81b      	bhi.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d003      	beq.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8006a04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a08:	d00b      	beq.n	8006a22 <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8006a0a:	e015      	b.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006a0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a10:	3308      	adds	r3, #8
 8006a12:	2100      	movs	r1, #0
 8006a14:	4618      	mov	r0, r3
 8006a16:	f000 fd3b 	bl	8007490 <RCCEx_PLL2_Config>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006a20:	e00f      	b.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006a22:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a26:	3328      	adds	r3, #40	@ 0x28
 8006a28:	2102      	movs	r1, #2
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f000 fde2 	bl	80075f4 <RCCEx_PLL3_Config>
 8006a30:	4603      	mov	r3, r0
 8006a32:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006a36:	e004      	b.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006a3e:	e000      	b.n	8006a42 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8006a40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a42:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d10b      	bne.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006a4a:	4b4b      	ldr	r3, [pc, #300]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a4e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006a52:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a56:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006a5a:	4a47      	ldr	r2, [pc, #284]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006a5c:	430b      	orrs	r3, r1
 8006a5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006a60:	e003      	b.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a62:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006a66:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006a6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a72:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006a76:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a78:	2300      	movs	r3, #0
 8006a7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006a7c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006a80:	460b      	mov	r3, r1
 8006a82:	4313      	orrs	r3, r2
 8006a84:	d03b      	beq.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006a86:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a8e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006a92:	d01f      	beq.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8006a94:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006a98:	d818      	bhi.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8006a9a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a9e:	d003      	beq.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8006aa0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006aa4:	d007      	beq.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 8006aa6:	e011      	b.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006aa8:	4b33      	ldr	r3, [pc, #204]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aac:	4a32      	ldr	r2, [pc, #200]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006aae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ab2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006ab4:	e00f      	b.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006ab6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006aba:	3328      	adds	r3, #40	@ 0x28
 8006abc:	2101      	movs	r1, #1
 8006abe:	4618      	mov	r0, r3
 8006ac0:	f000 fd98 	bl	80075f4 <RCCEx_PLL3_Config>
 8006ac4:	4603      	mov	r3, r0
 8006ac6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8006aca:	e004      	b.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006ad2:	e000      	b.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8006ad4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ad6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d10b      	bne.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006ade:	4b26      	ldr	r3, [pc, #152]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006ae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ae2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006ae6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006aee:	4a22      	ldr	r2, [pc, #136]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006af0:	430b      	orrs	r3, r1
 8006af2:	6553      	str	r3, [r2, #84]	@ 0x54
 8006af4:	e003      	b.n	8006afe <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006af6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006afa:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006afe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b06:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006b0a:	673b      	str	r3, [r7, #112]	@ 0x70
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	677b      	str	r3, [r7, #116]	@ 0x74
 8006b10:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006b14:	460b      	mov	r3, r1
 8006b16:	4313      	orrs	r3, r2
 8006b18:	d034      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006b1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d003      	beq.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8006b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b28:	d007      	beq.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8006b2a:	e011      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b2c:	4b12      	ldr	r3, [pc, #72]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b30:	4a11      	ldr	r2, [pc, #68]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006b32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006b38:	e00e      	b.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006b3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b3e:	3308      	adds	r3, #8
 8006b40:	2102      	movs	r1, #2
 8006b42:	4618      	mov	r0, r3
 8006b44:	f000 fca4 	bl	8007490 <RCCEx_PLL2_Config>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006b4e:	e003      	b.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006b56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b58:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d10d      	bne.n	8006b7c <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006b60:	4b05      	ldr	r3, [pc, #20]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006b62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b64:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006b68:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b6e:	4a02      	ldr	r2, [pc, #8]	@ (8006b78 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006b70:	430b      	orrs	r3, r1
 8006b72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006b74:	e006      	b.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8006b76:	bf00      	nop
 8006b78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b7c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006b80:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006b84:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b8c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006b90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b92:	2300      	movs	r3, #0
 8006b94:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006b96:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	d00c      	beq.n	8006bba <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006ba0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ba4:	3328      	adds	r3, #40	@ 0x28
 8006ba6:	2102      	movs	r1, #2
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f000 fd23 	bl	80075f4 <RCCEx_PLL3_Config>
 8006bae:	4603      	mov	r3, r0
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d002      	beq.n	8006bba <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006bba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006bc6:	663b      	str	r3, [r7, #96]	@ 0x60
 8006bc8:	2300      	movs	r3, #0
 8006bca:	667b      	str	r3, [r7, #100]	@ 0x64
 8006bcc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	d038      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006bd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006be2:	d018      	beq.n	8006c16 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8006be4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006be8:	d811      	bhi.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8006bea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bee:	d014      	beq.n	8006c1a <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8006bf0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006bf4:	d80b      	bhi.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d011      	beq.n	8006c1e <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8006bfa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bfe:	d106      	bne.n	8006c0e <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c00:	4bc3      	ldr	r3, [pc, #780]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c04:	4ac2      	ldr	r2, [pc, #776]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006c06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006c0c:	e008      	b.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006c14:	e004      	b.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8006c16:	bf00      	nop
 8006c18:	e002      	b.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8006c1a:	bf00      	nop
 8006c1c:	e000      	b.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8006c1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c20:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d10b      	bne.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006c28:	4bb9      	ldr	r3, [pc, #740]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c2c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006c30:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c38:	4ab5      	ldr	r2, [pc, #724]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006c3a:	430b      	orrs	r3, r1
 8006c3c:	6553      	str	r3, [r2, #84]	@ 0x54
 8006c3e:	e003      	b.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c40:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006c44:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006c48:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c50:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006c54:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c56:	2300      	movs	r3, #0
 8006c58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c5a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006c5e:	460b      	mov	r3, r1
 8006c60:	4313      	orrs	r3, r2
 8006c62:	d009      	beq.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006c64:	4baa      	ldr	r3, [pc, #680]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006c66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c68:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006c6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c70:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006c72:	4aa7      	ldr	r2, [pc, #668]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006c74:	430b      	orrs	r3, r1
 8006c76:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006c78:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c80:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006c84:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c86:	2300      	movs	r3, #0
 8006c88:	657b      	str	r3, [r7, #84]	@ 0x54
 8006c8a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006c8e:	460b      	mov	r3, r1
 8006c90:	4313      	orrs	r3, r2
 8006c92:	d009      	beq.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006c94:	4b9e      	ldr	r3, [pc, #632]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006c96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c98:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8006c9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ca0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ca2:	4a9b      	ldr	r2, [pc, #620]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006ca4:	430b      	orrs	r3, r1
 8006ca6:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8006ca8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cb0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006cb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cba:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006cbe:	460b      	mov	r3, r1
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	d009      	beq.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8006cc4:	4b92      	ldr	r3, [pc, #584]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006cc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cc8:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 8006ccc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006cd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006cd2:	4a8f      	ldr	r2, [pc, #572]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006cd4:	430b      	orrs	r3, r1
 8006cd6:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006cd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006ce4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cea:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006cee:	460b      	mov	r3, r1
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	d00e      	beq.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006cf4:	4b86      	ldr	r3, [pc, #536]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006cf6:	691b      	ldr	r3, [r3, #16]
 8006cf8:	4a85      	ldr	r2, [pc, #532]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006cfa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006cfe:	6113      	str	r3, [r2, #16]
 8006d00:	4b83      	ldr	r3, [pc, #524]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006d02:	6919      	ldr	r1, [r3, #16]
 8006d04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d08:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006d0c:	4a80      	ldr	r2, [pc, #512]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006d0e:	430b      	orrs	r3, r1
 8006d10:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006d12:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d1a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8006d1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d20:	2300      	movs	r3, #0
 8006d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d24:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006d28:	460b      	mov	r3, r1
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	d009      	beq.n	8006d42 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006d2e:	4b78      	ldr	r3, [pc, #480]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d32:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006d36:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d3c:	4a74      	ldr	r2, [pc, #464]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006d3e:	430b      	orrs	r3, r1
 8006d40:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006d42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d4a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006d4e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d50:	2300      	movs	r3, #0
 8006d52:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d54:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006d58:	460b      	mov	r3, r1
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	d00a      	beq.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006d5e:	4b6c      	ldr	r3, [pc, #432]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006d60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d62:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8006d66:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d6e:	4a68      	ldr	r2, [pc, #416]	@ (8006f10 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8006d70:	430b      	orrs	r3, r1
 8006d72:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8006d74:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7c:	2100      	movs	r1, #0
 8006d7e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006d80:	f003 0301 	and.w	r3, r3, #1
 8006d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d86:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006d8a:	460b      	mov	r3, r1
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	d011      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d94:	3308      	adds	r3, #8
 8006d96:	2100      	movs	r1, #0
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f000 fb79 	bl	8007490 <RCCEx_PLL2_Config>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8006da4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d003      	beq.n	8006db4 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006db0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006db4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dbc:	2100      	movs	r1, #0
 8006dbe:	6239      	str	r1, [r7, #32]
 8006dc0:	f003 0302 	and.w	r3, r3, #2
 8006dc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dc6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006dca:	460b      	mov	r3, r1
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	d011      	beq.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006dd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006dd4:	3308      	adds	r3, #8
 8006dd6:	2101      	movs	r1, #1
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f000 fb59 	bl	8007490 <RCCEx_PLL2_Config>
 8006dde:	4603      	mov	r3, r0
 8006de0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8006de4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d003      	beq.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dec:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006df0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006df4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dfc:	2100      	movs	r1, #0
 8006dfe:	61b9      	str	r1, [r7, #24]
 8006e00:	f003 0304 	and.w	r3, r3, #4
 8006e04:	61fb      	str	r3, [r7, #28]
 8006e06:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006e0a:	460b      	mov	r3, r1
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	d011      	beq.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006e10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e14:	3308      	adds	r3, #8
 8006e16:	2102      	movs	r1, #2
 8006e18:	4618      	mov	r0, r3
 8006e1a:	f000 fb39 	bl	8007490 <RCCEx_PLL2_Config>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8006e24:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d003      	beq.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e2c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006e30:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006e34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e3c:	2100      	movs	r1, #0
 8006e3e:	6139      	str	r1, [r7, #16]
 8006e40:	f003 0308 	and.w	r3, r3, #8
 8006e44:	617b      	str	r3, [r7, #20]
 8006e46:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006e4a:	460b      	mov	r3, r1
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	d011      	beq.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006e50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e54:	3328      	adds	r3, #40	@ 0x28
 8006e56:	2100      	movs	r1, #0
 8006e58:	4618      	mov	r0, r3
 8006e5a:	f000 fbcb 	bl	80075f4 <RCCEx_PLL3_Config>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 8006e64:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d003      	beq.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e6c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006e70:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8006e74:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7c:	2100      	movs	r1, #0
 8006e7e:	60b9      	str	r1, [r7, #8]
 8006e80:	f003 0310 	and.w	r3, r3, #16
 8006e84:	60fb      	str	r3, [r7, #12]
 8006e86:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006e8a:	460b      	mov	r3, r1
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	d011      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006e90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e94:	3328      	adds	r3, #40	@ 0x28
 8006e96:	2101      	movs	r1, #1
 8006e98:	4618      	mov	r0, r3
 8006e9a:	f000 fbab 	bl	80075f4 <RCCEx_PLL3_Config>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8006ea4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d003      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006eac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006eb0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006eb4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ebc:	2100      	movs	r1, #0
 8006ebe:	6039      	str	r1, [r7, #0]
 8006ec0:	f003 0320 	and.w	r3, r3, #32
 8006ec4:	607b      	str	r3, [r7, #4]
 8006ec6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006eca:	460b      	mov	r3, r1
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	d011      	beq.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006ed0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ed4:	3328      	adds	r3, #40	@ 0x28
 8006ed6:	2102      	movs	r1, #2
 8006ed8:	4618      	mov	r0, r3
 8006eda:	f000 fb8b 	bl	80075f4 <RCCEx_PLL3_Config>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8006ee4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d003      	beq.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006eec:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006ef0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 8006ef4:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d101      	bne.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8006efc:	2300      	movs	r3, #0
 8006efe:	e000      	b.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8006f00:	2301      	movs	r3, #1
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f0e:	bf00      	nop
 8006f10:	58024400 	.word	0x58024400

08006f14 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8006f18:	f7fe fda0 	bl	8005a5c <HAL_RCC_GetHCLKFreq>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	4b06      	ldr	r3, [pc, #24]	@ (8006f38 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006f20:	6a1b      	ldr	r3, [r3, #32]
 8006f22:	091b      	lsrs	r3, r3, #4
 8006f24:	f003 0307 	and.w	r3, r3, #7
 8006f28:	4904      	ldr	r1, [pc, #16]	@ (8006f3c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006f2a:	5ccb      	ldrb	r3, [r1, r3]
 8006f2c:	f003 031f 	and.w	r3, r3, #31
 8006f30:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	bd80      	pop	{r7, pc}
 8006f38:	58024400 	.word	0x58024400
 8006f3c:	08009e8c 	.word	0x08009e8c

08006f40 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b089      	sub	sp, #36	@ 0x24
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006f48:	4ba1      	ldr	r3, [pc, #644]	@ (80071d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f4c:	f003 0303 	and.w	r3, r3, #3
 8006f50:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006f52:	4b9f      	ldr	r3, [pc, #636]	@ (80071d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f56:	0b1b      	lsrs	r3, r3, #12
 8006f58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f5c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006f5e:	4b9c      	ldr	r3, [pc, #624]	@ (80071d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f62:	091b      	lsrs	r3, r3, #4
 8006f64:	f003 0301 	and.w	r3, r3, #1
 8006f68:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006f6a:	4b99      	ldr	r3, [pc, #612]	@ (80071d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f6e:	08db      	lsrs	r3, r3, #3
 8006f70:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006f74:	693a      	ldr	r2, [r7, #16]
 8006f76:	fb02 f303 	mul.w	r3, r2, r3
 8006f7a:	ee07 3a90 	vmov	s15, r3
 8006f7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f82:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f000 8111 	beq.w	80071b0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006f8e:	69bb      	ldr	r3, [r7, #24]
 8006f90:	2b02      	cmp	r3, #2
 8006f92:	f000 8083 	beq.w	800709c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006f96:	69bb      	ldr	r3, [r7, #24]
 8006f98:	2b02      	cmp	r3, #2
 8006f9a:	f200 80a1 	bhi.w	80070e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006f9e:	69bb      	ldr	r3, [r7, #24]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d003      	beq.n	8006fac <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006fa4:	69bb      	ldr	r3, [r7, #24]
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d056      	beq.n	8007058 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8006faa:	e099      	b.n	80070e0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006fac:	4b88      	ldr	r3, [pc, #544]	@ (80071d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0320 	and.w	r3, r3, #32
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d02d      	beq.n	8007014 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006fb8:	4b85      	ldr	r3, [pc, #532]	@ (80071d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	08db      	lsrs	r3, r3, #3
 8006fbe:	f003 0303 	and.w	r3, r3, #3
 8006fc2:	4a84      	ldr	r2, [pc, #528]	@ (80071d4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006fc4:	fa22 f303 	lsr.w	r3, r2, r3
 8006fc8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	ee07 3a90 	vmov	s15, r3
 8006fd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	ee07 3a90 	vmov	s15, r3
 8006fda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fe2:	4b7b      	ldr	r3, [pc, #492]	@ (80071d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fea:	ee07 3a90 	vmov	s15, r3
 8006fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ff2:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ff6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80071d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006ffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007002:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800700a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800700e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007012:	e087      	b.n	8007124 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	ee07 3a90 	vmov	s15, r3
 800701a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800701e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80071dc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007022:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007026:	4b6a      	ldr	r3, [pc, #424]	@ (80071d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800702a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800702e:	ee07 3a90 	vmov	s15, r3
 8007032:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007036:	ed97 6a03 	vldr	s12, [r7, #12]
 800703a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80071d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800703e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007042:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007046:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800704a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800704e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007052:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007056:	e065      	b.n	8007124 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	ee07 3a90 	vmov	s15, r3
 800705e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007062:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80071e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007066:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800706a:	4b59      	ldr	r3, [pc, #356]	@ (80071d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800706c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800706e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007072:	ee07 3a90 	vmov	s15, r3
 8007076:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800707a:	ed97 6a03 	vldr	s12, [r7, #12]
 800707e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80071d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007082:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007086:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800708a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800708e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007092:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007096:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800709a:	e043      	b.n	8007124 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	ee07 3a90 	vmov	s15, r3
 80070a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070a6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80071e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80070aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070ae:	4b48      	ldr	r3, [pc, #288]	@ (80071d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80070b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070b6:	ee07 3a90 	vmov	s15, r3
 80070ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070be:	ed97 6a03 	vldr	s12, [r7, #12]
 80070c2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80071d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80070c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80070de:	e021      	b.n	8007124 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	ee07 3a90 	vmov	s15, r3
 80070e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070ea:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80071e0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80070ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070f2:	4b37      	ldr	r3, [pc, #220]	@ (80071d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80070f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070fa:	ee07 3a90 	vmov	s15, r3
 80070fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007102:	ed97 6a03 	vldr	s12, [r7, #12]
 8007106:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80071d8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800710a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800710e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007112:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007116:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800711a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800711e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007122:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007124:	4b2a      	ldr	r3, [pc, #168]	@ (80071d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007126:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007128:	0a5b      	lsrs	r3, r3, #9
 800712a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800712e:	ee07 3a90 	vmov	s15, r3
 8007132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007136:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800713a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800713e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007142:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007146:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800714a:	ee17 2a90 	vmov	r2, s15
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8007152:	4b1f      	ldr	r3, [pc, #124]	@ (80071d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007156:	0c1b      	lsrs	r3, r3, #16
 8007158:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800715c:	ee07 3a90 	vmov	s15, r3
 8007160:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007164:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007168:	ee37 7a87 	vadd.f32	s14, s15, s14
 800716c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007170:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007174:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007178:	ee17 2a90 	vmov	r2, s15
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007180:	4b13      	ldr	r3, [pc, #76]	@ (80071d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007182:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007184:	0e1b      	lsrs	r3, r3, #24
 8007186:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800718a:	ee07 3a90 	vmov	s15, r3
 800718e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007192:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007196:	ee37 7a87 	vadd.f32	s14, s15, s14
 800719a:	edd7 6a07 	vldr	s13, [r7, #28]
 800719e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071a6:	ee17 2a90 	vmov	r2, s15
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80071ae:	e008      	b.n	80071c2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2200      	movs	r2, #0
 80071b4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2200      	movs	r2, #0
 80071c0:	609a      	str	r2, [r3, #8]
}
 80071c2:	bf00      	nop
 80071c4:	3724      	adds	r7, #36	@ 0x24
 80071c6:	46bd      	mov	sp, r7
 80071c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071cc:	4770      	bx	lr
 80071ce:	bf00      	nop
 80071d0:	58024400 	.word	0x58024400
 80071d4:	03d09000 	.word	0x03d09000
 80071d8:	46000000 	.word	0x46000000
 80071dc:	4c742400 	.word	0x4c742400
 80071e0:	4a742400 	.word	0x4a742400
 80071e4:	4bb71b00 	.word	0x4bb71b00

080071e8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b089      	sub	sp, #36	@ 0x24
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80071f0:	4ba1      	ldr	r3, [pc, #644]	@ (8007478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80071f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071f4:	f003 0303 	and.w	r3, r3, #3
 80071f8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80071fa:	4b9f      	ldr	r3, [pc, #636]	@ (8007478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80071fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071fe:	0d1b      	lsrs	r3, r3, #20
 8007200:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007204:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007206:	4b9c      	ldr	r3, [pc, #624]	@ (8007478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800720a:	0a1b      	lsrs	r3, r3, #8
 800720c:	f003 0301 	and.w	r3, r3, #1
 8007210:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007212:	4b99      	ldr	r3, [pc, #612]	@ (8007478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007216:	08db      	lsrs	r3, r3, #3
 8007218:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800721c:	693a      	ldr	r2, [r7, #16]
 800721e:	fb02 f303 	mul.w	r3, r2, r3
 8007222:	ee07 3a90 	vmov	s15, r3
 8007226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800722a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	2b00      	cmp	r3, #0
 8007232:	f000 8111 	beq.w	8007458 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	2b02      	cmp	r3, #2
 800723a:	f000 8083 	beq.w	8007344 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800723e:	69bb      	ldr	r3, [r7, #24]
 8007240:	2b02      	cmp	r3, #2
 8007242:	f200 80a1 	bhi.w	8007388 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d003      	beq.n	8007254 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800724c:	69bb      	ldr	r3, [r7, #24]
 800724e:	2b01      	cmp	r3, #1
 8007250:	d056      	beq.n	8007300 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007252:	e099      	b.n	8007388 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007254:	4b88      	ldr	r3, [pc, #544]	@ (8007478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f003 0320 	and.w	r3, r3, #32
 800725c:	2b00      	cmp	r3, #0
 800725e:	d02d      	beq.n	80072bc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007260:	4b85      	ldr	r3, [pc, #532]	@ (8007478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	08db      	lsrs	r3, r3, #3
 8007266:	f003 0303 	and.w	r3, r3, #3
 800726a:	4a84      	ldr	r2, [pc, #528]	@ (800747c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800726c:	fa22 f303 	lsr.w	r3, r2, r3
 8007270:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	ee07 3a90 	vmov	s15, r3
 8007278:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800727c:	697b      	ldr	r3, [r7, #20]
 800727e:	ee07 3a90 	vmov	s15, r3
 8007282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007286:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800728a:	4b7b      	ldr	r3, [pc, #492]	@ (8007478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800728c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800728e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007292:	ee07 3a90 	vmov	s15, r3
 8007296:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800729a:	ed97 6a03 	vldr	s12, [r7, #12]
 800729e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007480 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80072a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072b6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80072ba:	e087      	b.n	80073cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	ee07 3a90 	vmov	s15, r3
 80072c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072c6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007484 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80072ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072ce:	4b6a      	ldr	r3, [pc, #424]	@ (8007478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80072d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072d6:	ee07 3a90 	vmov	s15, r3
 80072da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072de:	ed97 6a03 	vldr	s12, [r7, #12]
 80072e2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007480 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80072e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80072fe:	e065      	b.n	80073cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007300:	697b      	ldr	r3, [r7, #20]
 8007302:	ee07 3a90 	vmov	s15, r3
 8007306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800730a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007488 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800730e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007312:	4b59      	ldr	r3, [pc, #356]	@ (8007478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007316:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800731a:	ee07 3a90 	vmov	s15, r3
 800731e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007322:	ed97 6a03 	vldr	s12, [r7, #12]
 8007326:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007480 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800732a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800732e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007332:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007336:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800733a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800733e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007342:	e043      	b.n	80073cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	ee07 3a90 	vmov	s15, r3
 800734a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800734e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800748c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007352:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007356:	4b48      	ldr	r3, [pc, #288]	@ (8007478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800735a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800735e:	ee07 3a90 	vmov	s15, r3
 8007362:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007366:	ed97 6a03 	vldr	s12, [r7, #12]
 800736a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007480 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800736e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007372:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007376:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800737a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800737e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007382:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007386:	e021      	b.n	80073cc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	ee07 3a90 	vmov	s15, r3
 800738e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007392:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007488 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007396:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800739a:	4b37      	ldr	r3, [pc, #220]	@ (8007478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800739c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800739e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073a2:	ee07 3a90 	vmov	s15, r3
 80073a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80073ae:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007480 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80073b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80073be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80073ca:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80073cc:	4b2a      	ldr	r3, [pc, #168]	@ (8007478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073d0:	0a5b      	lsrs	r3, r3, #9
 80073d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073d6:	ee07 3a90 	vmov	s15, r3
 80073da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80073e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80073e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80073ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073f2:	ee17 2a90 	vmov	r2, s15
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80073fa:	4b1f      	ldr	r3, [pc, #124]	@ (8007478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80073fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073fe:	0c1b      	lsrs	r3, r3, #16
 8007400:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007404:	ee07 3a90 	vmov	s15, r3
 8007408:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800740c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007410:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007414:	edd7 6a07 	vldr	s13, [r7, #28]
 8007418:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800741c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007420:	ee17 2a90 	vmov	r2, s15
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007428:	4b13      	ldr	r3, [pc, #76]	@ (8007478 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800742a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800742c:	0e1b      	lsrs	r3, r3, #24
 800742e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007432:	ee07 3a90 	vmov	s15, r3
 8007436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800743a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800743e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007442:	edd7 6a07 	vldr	s13, [r7, #28]
 8007446:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800744a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800744e:	ee17 2a90 	vmov	r2, s15
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007456:	e008      	b.n	800746a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2200      	movs	r2, #0
 800745c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2200      	movs	r2, #0
 8007462:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2200      	movs	r2, #0
 8007468:	609a      	str	r2, [r3, #8]
}
 800746a:	bf00      	nop
 800746c:	3724      	adds	r7, #36	@ 0x24
 800746e:	46bd      	mov	sp, r7
 8007470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007474:	4770      	bx	lr
 8007476:	bf00      	nop
 8007478:	58024400 	.word	0x58024400
 800747c:	03d09000 	.word	0x03d09000
 8007480:	46000000 	.word	0x46000000
 8007484:	4c742400 	.word	0x4c742400
 8007488:	4a742400 	.word	0x4a742400
 800748c:	4bb71b00 	.word	0x4bb71b00

08007490 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b084      	sub	sp, #16
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
 8007498:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800749a:	2300      	movs	r3, #0
 800749c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800749e:	4b53      	ldr	r3, [pc, #332]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 80074a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074a2:	f003 0303 	and.w	r3, r3, #3
 80074a6:	2b03      	cmp	r3, #3
 80074a8:	d101      	bne.n	80074ae <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	e099      	b.n	80075e2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80074ae:	4b4f      	ldr	r3, [pc, #316]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a4e      	ldr	r2, [pc, #312]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 80074b4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80074b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074ba:	f7f9 fdb5 	bl	8001028 <HAL_GetTick>
 80074be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80074c0:	e008      	b.n	80074d4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80074c2:	f7f9 fdb1 	bl	8001028 <HAL_GetTick>
 80074c6:	4602      	mov	r2, r0
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	1ad3      	subs	r3, r2, r3
 80074cc:	2b02      	cmp	r3, #2
 80074ce:	d901      	bls.n	80074d4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80074d0:	2303      	movs	r3, #3
 80074d2:	e086      	b.n	80075e2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80074d4:	4b45      	ldr	r3, [pc, #276]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d1f0      	bne.n	80074c2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80074e0:	4b42      	ldr	r3, [pc, #264]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 80074e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074e4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	031b      	lsls	r3, r3, #12
 80074ee:	493f      	ldr	r1, [pc, #252]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 80074f0:	4313      	orrs	r3, r2
 80074f2:	628b      	str	r3, [r1, #40]	@ 0x28
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	3b01      	subs	r3, #1
 80074fa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	689b      	ldr	r3, [r3, #8]
 8007502:	3b01      	subs	r3, #1
 8007504:	025b      	lsls	r3, r3, #9
 8007506:	b29b      	uxth	r3, r3
 8007508:	431a      	orrs	r2, r3
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	3b01      	subs	r3, #1
 8007510:	041b      	lsls	r3, r3, #16
 8007512:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007516:	431a      	orrs	r2, r3
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	691b      	ldr	r3, [r3, #16]
 800751c:	3b01      	subs	r3, #1
 800751e:	061b      	lsls	r3, r3, #24
 8007520:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007524:	4931      	ldr	r1, [pc, #196]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 8007526:	4313      	orrs	r3, r2
 8007528:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800752a:	4b30      	ldr	r3, [pc, #192]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 800752c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800752e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	695b      	ldr	r3, [r3, #20]
 8007536:	492d      	ldr	r1, [pc, #180]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 8007538:	4313      	orrs	r3, r2
 800753a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800753c:	4b2b      	ldr	r3, [pc, #172]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 800753e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007540:	f023 0220 	bic.w	r2, r3, #32
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	699b      	ldr	r3, [r3, #24]
 8007548:	4928      	ldr	r1, [pc, #160]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 800754a:	4313      	orrs	r3, r2
 800754c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800754e:	4b27      	ldr	r3, [pc, #156]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 8007550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007552:	4a26      	ldr	r2, [pc, #152]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 8007554:	f023 0310 	bic.w	r3, r3, #16
 8007558:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800755a:	4b24      	ldr	r3, [pc, #144]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 800755c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800755e:	4b24      	ldr	r3, [pc, #144]	@ (80075f0 <RCCEx_PLL2_Config+0x160>)
 8007560:	4013      	ands	r3, r2
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	69d2      	ldr	r2, [r2, #28]
 8007566:	00d2      	lsls	r2, r2, #3
 8007568:	4920      	ldr	r1, [pc, #128]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 800756a:	4313      	orrs	r3, r2
 800756c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800756e:	4b1f      	ldr	r3, [pc, #124]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 8007570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007572:	4a1e      	ldr	r2, [pc, #120]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 8007574:	f043 0310 	orr.w	r3, r3, #16
 8007578:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d106      	bne.n	800758e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007580:	4b1a      	ldr	r3, [pc, #104]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 8007582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007584:	4a19      	ldr	r2, [pc, #100]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 8007586:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800758a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800758c:	e00f      	b.n	80075ae <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	2b01      	cmp	r3, #1
 8007592:	d106      	bne.n	80075a2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007594:	4b15      	ldr	r3, [pc, #84]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 8007596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007598:	4a14      	ldr	r2, [pc, #80]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 800759a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800759e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80075a0:	e005      	b.n	80075ae <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80075a2:	4b12      	ldr	r3, [pc, #72]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 80075a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a6:	4a11      	ldr	r2, [pc, #68]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 80075a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80075ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80075ae:	4b0f      	ldr	r3, [pc, #60]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a0e      	ldr	r2, [pc, #56]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 80075b4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80075b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075ba:	f7f9 fd35 	bl	8001028 <HAL_GetTick>
 80075be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80075c0:	e008      	b.n	80075d4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80075c2:	f7f9 fd31 	bl	8001028 <HAL_GetTick>
 80075c6:	4602      	mov	r2, r0
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	1ad3      	subs	r3, r2, r3
 80075cc:	2b02      	cmp	r3, #2
 80075ce:	d901      	bls.n	80075d4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80075d0:	2303      	movs	r3, #3
 80075d2:	e006      	b.n	80075e2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80075d4:	4b05      	ldr	r3, [pc, #20]	@ (80075ec <RCCEx_PLL2_Config+0x15c>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d0f0      	beq.n	80075c2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80075e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3710      	adds	r7, #16
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}
 80075ea:	bf00      	nop
 80075ec:	58024400 	.word	0x58024400
 80075f0:	ffff0007 	.word	0xffff0007

080075f4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b084      	sub	sp, #16
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
 80075fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80075fe:	2300      	movs	r3, #0
 8007600:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007602:	4b53      	ldr	r3, [pc, #332]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 8007604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007606:	f003 0303 	and.w	r3, r3, #3
 800760a:	2b03      	cmp	r3, #3
 800760c:	d101      	bne.n	8007612 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800760e:	2301      	movs	r3, #1
 8007610:	e099      	b.n	8007746 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007612:	4b4f      	ldr	r3, [pc, #316]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4a4e      	ldr	r2, [pc, #312]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 8007618:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800761c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800761e:	f7f9 fd03 	bl	8001028 <HAL_GetTick>
 8007622:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007624:	e008      	b.n	8007638 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007626:	f7f9 fcff 	bl	8001028 <HAL_GetTick>
 800762a:	4602      	mov	r2, r0
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	1ad3      	subs	r3, r2, r3
 8007630:	2b02      	cmp	r3, #2
 8007632:	d901      	bls.n	8007638 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007634:	2303      	movs	r3, #3
 8007636:	e086      	b.n	8007746 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007638:	4b45      	ldr	r3, [pc, #276]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1f0      	bne.n	8007626 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007644:	4b42      	ldr	r3, [pc, #264]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 8007646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007648:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	051b      	lsls	r3, r3, #20
 8007652:	493f      	ldr	r1, [pc, #252]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 8007654:	4313      	orrs	r3, r2
 8007656:	628b      	str	r3, [r1, #40]	@ 0x28
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	3b01      	subs	r3, #1
 800765e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	689b      	ldr	r3, [r3, #8]
 8007666:	3b01      	subs	r3, #1
 8007668:	025b      	lsls	r3, r3, #9
 800766a:	b29b      	uxth	r3, r3
 800766c:	431a      	orrs	r2, r3
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	3b01      	subs	r3, #1
 8007674:	041b      	lsls	r3, r3, #16
 8007676:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800767a:	431a      	orrs	r2, r3
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	691b      	ldr	r3, [r3, #16]
 8007680:	3b01      	subs	r3, #1
 8007682:	061b      	lsls	r3, r3, #24
 8007684:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007688:	4931      	ldr	r1, [pc, #196]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 800768a:	4313      	orrs	r3, r2
 800768c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800768e:	4b30      	ldr	r3, [pc, #192]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 8007690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007692:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	695b      	ldr	r3, [r3, #20]
 800769a:	492d      	ldr	r1, [pc, #180]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 800769c:	4313      	orrs	r3, r2
 800769e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80076a0:	4b2b      	ldr	r3, [pc, #172]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 80076a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076a4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	699b      	ldr	r3, [r3, #24]
 80076ac:	4928      	ldr	r1, [pc, #160]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 80076ae:	4313      	orrs	r3, r2
 80076b0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80076b2:	4b27      	ldr	r3, [pc, #156]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 80076b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076b6:	4a26      	ldr	r2, [pc, #152]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 80076b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80076be:	4b24      	ldr	r3, [pc, #144]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 80076c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80076c2:	4b24      	ldr	r3, [pc, #144]	@ (8007754 <RCCEx_PLL3_Config+0x160>)
 80076c4:	4013      	ands	r3, r2
 80076c6:	687a      	ldr	r2, [r7, #4]
 80076c8:	69d2      	ldr	r2, [r2, #28]
 80076ca:	00d2      	lsls	r2, r2, #3
 80076cc:	4920      	ldr	r1, [pc, #128]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 80076ce:	4313      	orrs	r3, r2
 80076d0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80076d2:	4b1f      	ldr	r3, [pc, #124]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 80076d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076d6:	4a1e      	ldr	r2, [pc, #120]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 80076d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d106      	bne.n	80076f2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80076e4:	4b1a      	ldr	r3, [pc, #104]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 80076e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076e8:	4a19      	ldr	r2, [pc, #100]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 80076ea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80076ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80076f0:	e00f      	b.n	8007712 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d106      	bne.n	8007706 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80076f8:	4b15      	ldr	r3, [pc, #84]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 80076fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076fc:	4a14      	ldr	r2, [pc, #80]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 80076fe:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007702:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007704:	e005      	b.n	8007712 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007706:	4b12      	ldr	r3, [pc, #72]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 8007708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800770a:	4a11      	ldr	r2, [pc, #68]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 800770c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007710:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007712:	4b0f      	ldr	r3, [pc, #60]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a0e      	ldr	r2, [pc, #56]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 8007718:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800771c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800771e:	f7f9 fc83 	bl	8001028 <HAL_GetTick>
 8007722:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007724:	e008      	b.n	8007738 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007726:	f7f9 fc7f 	bl	8001028 <HAL_GetTick>
 800772a:	4602      	mov	r2, r0
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	1ad3      	subs	r3, r2, r3
 8007730:	2b02      	cmp	r3, #2
 8007732:	d901      	bls.n	8007738 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007734:	2303      	movs	r3, #3
 8007736:	e006      	b.n	8007746 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007738:	4b05      	ldr	r3, [pc, #20]	@ (8007750 <RCCEx_PLL3_Config+0x15c>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007740:	2b00      	cmp	r3, #0
 8007742:	d0f0      	beq.n	8007726 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007744:	7bfb      	ldrb	r3, [r7, #15]
}
 8007746:	4618      	mov	r0, r3
 8007748:	3710      	adds	r7, #16
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}
 800774e:	bf00      	nop
 8007750:	58024400 	.word	0x58024400
 8007754:	ffff0007 	.word	0xffff0007

08007758 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b082      	sub	sp, #8
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d101      	bne.n	800776a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007766:	2301      	movs	r3, #1
 8007768:	e049      	b.n	80077fe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007770:	b2db      	uxtb	r3, r3
 8007772:	2b00      	cmp	r3, #0
 8007774:	d106      	bne.n	8007784 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 f841 	bl	8007806 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2202      	movs	r2, #2
 8007788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681a      	ldr	r2, [r3, #0]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	3304      	adds	r3, #4
 8007794:	4619      	mov	r1, r3
 8007796:	4610      	mov	r0, r2
 8007798:	f000 f9e8 	bl	8007b6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2201      	movs	r2, #1
 80077a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2201      	movs	r2, #1
 80077a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2201      	movs	r2, #1
 80077b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2201      	movs	r2, #1
 80077b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2201      	movs	r2, #1
 80077c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2201      	movs	r2, #1
 80077c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2201      	movs	r2, #1
 80077d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	2201      	movs	r2, #1
 80077e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2201      	movs	r2, #1
 80077e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2201      	movs	r2, #1
 80077f0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	2201      	movs	r2, #1
 80077f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80077fc:	2300      	movs	r3, #0
}
 80077fe:	4618      	mov	r0, r3
 8007800:	3708      	adds	r7, #8
 8007802:	46bd      	mov	sp, r7
 8007804:	bd80      	pop	{r7, pc}

08007806 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007806:	b480      	push	{r7}
 8007808:	b083      	sub	sp, #12
 800780a:	af00      	add	r7, sp, #0
 800780c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800780e:	bf00      	nop
 8007810:	370c      	adds	r7, #12
 8007812:	46bd      	mov	sp, r7
 8007814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007818:	4770      	bx	lr
	...

0800781c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800781c:	b480      	push	{r7}
 800781e:	b085      	sub	sp, #20
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800782a:	b2db      	uxtb	r3, r3
 800782c:	2b01      	cmp	r3, #1
 800782e:	d001      	beq.n	8007834 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007830:	2301      	movs	r3, #1
 8007832:	e054      	b.n	80078de <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2202      	movs	r2, #2
 8007838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	68da      	ldr	r2, [r3, #12]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f042 0201 	orr.w	r2, r2, #1
 800784a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	4a26      	ldr	r2, [pc, #152]	@ (80078ec <HAL_TIM_Base_Start_IT+0xd0>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d022      	beq.n	800789c <HAL_TIM_Base_Start_IT+0x80>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800785e:	d01d      	beq.n	800789c <HAL_TIM_Base_Start_IT+0x80>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	4a22      	ldr	r2, [pc, #136]	@ (80078f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007866:	4293      	cmp	r3, r2
 8007868:	d018      	beq.n	800789c <HAL_TIM_Base_Start_IT+0x80>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	4a21      	ldr	r2, [pc, #132]	@ (80078f4 <HAL_TIM_Base_Start_IT+0xd8>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d013      	beq.n	800789c <HAL_TIM_Base_Start_IT+0x80>
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	4a1f      	ldr	r2, [pc, #124]	@ (80078f8 <HAL_TIM_Base_Start_IT+0xdc>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d00e      	beq.n	800789c <HAL_TIM_Base_Start_IT+0x80>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	4a1e      	ldr	r2, [pc, #120]	@ (80078fc <HAL_TIM_Base_Start_IT+0xe0>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d009      	beq.n	800789c <HAL_TIM_Base_Start_IT+0x80>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	4a1c      	ldr	r2, [pc, #112]	@ (8007900 <HAL_TIM_Base_Start_IT+0xe4>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d004      	beq.n	800789c <HAL_TIM_Base_Start_IT+0x80>
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	4a1b      	ldr	r2, [pc, #108]	@ (8007904 <HAL_TIM_Base_Start_IT+0xe8>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d115      	bne.n	80078c8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	689a      	ldr	r2, [r3, #8]
 80078a2:	4b19      	ldr	r3, [pc, #100]	@ (8007908 <HAL_TIM_Base_Start_IT+0xec>)
 80078a4:	4013      	ands	r3, r2
 80078a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	2b06      	cmp	r3, #6
 80078ac:	d015      	beq.n	80078da <HAL_TIM_Base_Start_IT+0xbe>
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078b4:	d011      	beq.n	80078da <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	681a      	ldr	r2, [r3, #0]
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f042 0201 	orr.w	r2, r2, #1
 80078c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078c6:	e008      	b.n	80078da <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f042 0201 	orr.w	r2, r2, #1
 80078d6:	601a      	str	r2, [r3, #0]
 80078d8:	e000      	b.n	80078dc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80078dc:	2300      	movs	r3, #0
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3714      	adds	r7, #20
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr
 80078ea:	bf00      	nop
 80078ec:	40010000 	.word	0x40010000
 80078f0:	40000400 	.word	0x40000400
 80078f4:	40000800 	.word	0x40000800
 80078f8:	40000c00 	.word	0x40000c00
 80078fc:	40010400 	.word	0x40010400
 8007900:	40001800 	.word	0x40001800
 8007904:	40014000 	.word	0x40014000
 8007908:	00010007 	.word	0x00010007

0800790c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b084      	sub	sp, #16
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	68db      	ldr	r3, [r3, #12]
 800791a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	691b      	ldr	r3, [r3, #16]
 8007922:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	f003 0302 	and.w	r3, r3, #2
 800792a:	2b00      	cmp	r3, #0
 800792c:	d020      	beq.n	8007970 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f003 0302 	and.w	r3, r3, #2
 8007934:	2b00      	cmp	r3, #0
 8007936:	d01b      	beq.n	8007970 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f06f 0202 	mvn.w	r2, #2
 8007940:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2201      	movs	r2, #1
 8007946:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	699b      	ldr	r3, [r3, #24]
 800794e:	f003 0303 	and.w	r3, r3, #3
 8007952:	2b00      	cmp	r3, #0
 8007954:	d003      	beq.n	800795e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f000 f8e9 	bl	8007b2e <HAL_TIM_IC_CaptureCallback>
 800795c:	e005      	b.n	800796a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f000 f8db 	bl	8007b1a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007964:	6878      	ldr	r0, [r7, #4]
 8007966:	f000 f8ec 	bl	8007b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2200      	movs	r2, #0
 800796e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	f003 0304 	and.w	r3, r3, #4
 8007976:	2b00      	cmp	r3, #0
 8007978:	d020      	beq.n	80079bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	f003 0304 	and.w	r3, r3, #4
 8007980:	2b00      	cmp	r3, #0
 8007982:	d01b      	beq.n	80079bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f06f 0204 	mvn.w	r2, #4
 800798c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2202      	movs	r2, #2
 8007992:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	699b      	ldr	r3, [r3, #24]
 800799a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d003      	beq.n	80079aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f000 f8c3 	bl	8007b2e <HAL_TIM_IC_CaptureCallback>
 80079a8:	e005      	b.n	80079b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 f8b5 	bl	8007b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f000 f8c6 	bl	8007b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2200      	movs	r2, #0
 80079ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	f003 0308 	and.w	r3, r3, #8
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d020      	beq.n	8007a08 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	f003 0308 	and.w	r3, r3, #8
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d01b      	beq.n	8007a08 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f06f 0208 	mvn.w	r2, #8
 80079d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2204      	movs	r2, #4
 80079de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	69db      	ldr	r3, [r3, #28]
 80079e6:	f003 0303 	and.w	r3, r3, #3
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d003      	beq.n	80079f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079ee:	6878      	ldr	r0, [r7, #4]
 80079f0:	f000 f89d 	bl	8007b2e <HAL_TIM_IC_CaptureCallback>
 80079f4:	e005      	b.n	8007a02 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 f88f 	bl	8007b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	f000 f8a0 	bl	8007b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2200      	movs	r2, #0
 8007a06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	f003 0310 	and.w	r3, r3, #16
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d020      	beq.n	8007a54 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	f003 0310 	and.w	r3, r3, #16
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d01b      	beq.n	8007a54 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f06f 0210 	mvn.w	r2, #16
 8007a24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	2208      	movs	r2, #8
 8007a2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	69db      	ldr	r3, [r3, #28]
 8007a32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d003      	beq.n	8007a42 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f000 f877 	bl	8007b2e <HAL_TIM_IC_CaptureCallback>
 8007a40:	e005      	b.n	8007a4e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 f869 	bl	8007b1a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f000 f87a 	bl	8007b42 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	f003 0301 	and.w	r3, r3, #1
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d00c      	beq.n	8007a78 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	f003 0301 	and.w	r3, r3, #1
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d007      	beq.n	8007a78 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f06f 0201 	mvn.w	r2, #1
 8007a70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f7f9 f80c 	bl	8000a90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d104      	bne.n	8007a8c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d00c      	beq.n	8007aa6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d007      	beq.n	8007aa6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007a9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007aa0:	6878      	ldr	r0, [r7, #4]
 8007aa2:	f000 f913 	bl	8007ccc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d00c      	beq.n	8007aca <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d007      	beq.n	8007aca <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007ac2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f000 f90b 	bl	8007ce0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d00c      	beq.n	8007aee <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d007      	beq.n	8007aee <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007ae6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f000 f834 	bl	8007b56 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	f003 0320 	and.w	r3, r3, #32
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d00c      	beq.n	8007b12 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f003 0320 	and.w	r3, r3, #32
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d007      	beq.n	8007b12 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f06f 0220 	mvn.w	r2, #32
 8007b0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f000 f8d3 	bl	8007cb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007b12:	bf00      	nop
 8007b14:	3710      	adds	r7, #16
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}

08007b1a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b1a:	b480      	push	{r7}
 8007b1c:	b083      	sub	sp, #12
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007b22:	bf00      	nop
 8007b24:	370c      	adds	r7, #12
 8007b26:	46bd      	mov	sp, r7
 8007b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2c:	4770      	bx	lr

08007b2e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007b2e:	b480      	push	{r7}
 8007b30:	b083      	sub	sp, #12
 8007b32:	af00      	add	r7, sp, #0
 8007b34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007b36:	bf00      	nop
 8007b38:	370c      	adds	r7, #12
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr

08007b42 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007b42:	b480      	push	{r7}
 8007b44:	b083      	sub	sp, #12
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b4a:	bf00      	nop
 8007b4c:	370c      	adds	r7, #12
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr

08007b56 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b56:	b480      	push	{r7}
 8007b58:	b083      	sub	sp, #12
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b5e:	bf00      	nop
 8007b60:	370c      	adds	r7, #12
 8007b62:	46bd      	mov	sp, r7
 8007b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b68:	4770      	bx	lr
	...

08007b6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b085      	sub	sp, #20
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
 8007b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	4a46      	ldr	r2, [pc, #280]	@ (8007c98 <TIM_Base_SetConfig+0x12c>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d013      	beq.n	8007bac <TIM_Base_SetConfig+0x40>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b8a:	d00f      	beq.n	8007bac <TIM_Base_SetConfig+0x40>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	4a43      	ldr	r2, [pc, #268]	@ (8007c9c <TIM_Base_SetConfig+0x130>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d00b      	beq.n	8007bac <TIM_Base_SetConfig+0x40>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	4a42      	ldr	r2, [pc, #264]	@ (8007ca0 <TIM_Base_SetConfig+0x134>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d007      	beq.n	8007bac <TIM_Base_SetConfig+0x40>
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	4a41      	ldr	r2, [pc, #260]	@ (8007ca4 <TIM_Base_SetConfig+0x138>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d003      	beq.n	8007bac <TIM_Base_SetConfig+0x40>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	4a40      	ldr	r2, [pc, #256]	@ (8007ca8 <TIM_Base_SetConfig+0x13c>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d108      	bne.n	8007bbe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	685b      	ldr	r3, [r3, #4]
 8007bb8:	68fa      	ldr	r2, [r7, #12]
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	4a35      	ldr	r2, [pc, #212]	@ (8007c98 <TIM_Base_SetConfig+0x12c>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d01f      	beq.n	8007c06 <TIM_Base_SetConfig+0x9a>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bcc:	d01b      	beq.n	8007c06 <TIM_Base_SetConfig+0x9a>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	4a32      	ldr	r2, [pc, #200]	@ (8007c9c <TIM_Base_SetConfig+0x130>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d017      	beq.n	8007c06 <TIM_Base_SetConfig+0x9a>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	4a31      	ldr	r2, [pc, #196]	@ (8007ca0 <TIM_Base_SetConfig+0x134>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d013      	beq.n	8007c06 <TIM_Base_SetConfig+0x9a>
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	4a30      	ldr	r2, [pc, #192]	@ (8007ca4 <TIM_Base_SetConfig+0x138>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d00f      	beq.n	8007c06 <TIM_Base_SetConfig+0x9a>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	4a2f      	ldr	r2, [pc, #188]	@ (8007ca8 <TIM_Base_SetConfig+0x13c>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d00b      	beq.n	8007c06 <TIM_Base_SetConfig+0x9a>
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	4a2e      	ldr	r2, [pc, #184]	@ (8007cac <TIM_Base_SetConfig+0x140>)
 8007bf2:	4293      	cmp	r3, r2
 8007bf4:	d007      	beq.n	8007c06 <TIM_Base_SetConfig+0x9a>
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	4a2d      	ldr	r2, [pc, #180]	@ (8007cb0 <TIM_Base_SetConfig+0x144>)
 8007bfa:	4293      	cmp	r3, r2
 8007bfc:	d003      	beq.n	8007c06 <TIM_Base_SetConfig+0x9a>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	4a2c      	ldr	r2, [pc, #176]	@ (8007cb4 <TIM_Base_SetConfig+0x148>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d108      	bne.n	8007c18 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	68db      	ldr	r3, [r3, #12]
 8007c12:	68fa      	ldr	r2, [r7, #12]
 8007c14:	4313      	orrs	r3, r2
 8007c16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	695b      	ldr	r3, [r3, #20]
 8007c22:	4313      	orrs	r3, r2
 8007c24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	68fa      	ldr	r2, [r7, #12]
 8007c2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	689a      	ldr	r2, [r3, #8]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	4a16      	ldr	r2, [pc, #88]	@ (8007c98 <TIM_Base_SetConfig+0x12c>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d00f      	beq.n	8007c64 <TIM_Base_SetConfig+0xf8>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	4a18      	ldr	r2, [pc, #96]	@ (8007ca8 <TIM_Base_SetConfig+0x13c>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d00b      	beq.n	8007c64 <TIM_Base_SetConfig+0xf8>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	4a17      	ldr	r2, [pc, #92]	@ (8007cac <TIM_Base_SetConfig+0x140>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d007      	beq.n	8007c64 <TIM_Base_SetConfig+0xf8>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	4a16      	ldr	r2, [pc, #88]	@ (8007cb0 <TIM_Base_SetConfig+0x144>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d003      	beq.n	8007c64 <TIM_Base_SetConfig+0xf8>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	4a15      	ldr	r2, [pc, #84]	@ (8007cb4 <TIM_Base_SetConfig+0x148>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d103      	bne.n	8007c6c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	691a      	ldr	r2, [r3, #16]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2201      	movs	r2, #1
 8007c70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	691b      	ldr	r3, [r3, #16]
 8007c76:	f003 0301 	and.w	r3, r3, #1
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d105      	bne.n	8007c8a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	691b      	ldr	r3, [r3, #16]
 8007c82:	f023 0201 	bic.w	r2, r3, #1
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	611a      	str	r2, [r3, #16]
  }
}
 8007c8a:	bf00      	nop
 8007c8c:	3714      	adds	r7, #20
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c94:	4770      	bx	lr
 8007c96:	bf00      	nop
 8007c98:	40010000 	.word	0x40010000
 8007c9c:	40000400 	.word	0x40000400
 8007ca0:	40000800 	.word	0x40000800
 8007ca4:	40000c00 	.word	0x40000c00
 8007ca8:	40010400 	.word	0x40010400
 8007cac:	40014000 	.word	0x40014000
 8007cb0:	40014400 	.word	0x40014400
 8007cb4:	40014800 	.word	0x40014800

08007cb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007cc0:	bf00      	nop
 8007cc2:	370c      	adds	r7, #12
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr

08007ccc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007cd4:	bf00      	nop
 8007cd6:	370c      	adds	r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007ce8:	bf00      	nop
 8007cea:	370c      	adds	r7, #12
 8007cec:	46bd      	mov	sp, r7
 8007cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf2:	4770      	bx	lr

08007cf4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cf4:	b580      	push	{r7, lr}
 8007cf6:	b082      	sub	sp, #8
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d101      	bne.n	8007d06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	e042      	b.n	8007d8c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d106      	bne.n	8007d1e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2200      	movs	r2, #0
 8007d14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	f7f9 f8a1 	bl	8000e60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2224      	movs	r2, #36	@ 0x24
 8007d22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	681a      	ldr	r2, [r3, #0]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f022 0201 	bic.w	r2, r2, #1
 8007d34:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d002      	beq.n	8007d44 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007d3e:	6878      	ldr	r0, [r7, #4]
 8007d40:	f000 fe94 	bl	8008a6c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f000 f825 	bl	8007d94 <UART_SetConfig>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d101      	bne.n	8007d54 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007d50:	2301      	movs	r3, #1
 8007d52:	e01b      	b.n	8007d8c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	685a      	ldr	r2, [r3, #4]
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	689a      	ldr	r2, [r3, #8]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f042 0201 	orr.w	r2, r2, #1
 8007d82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d84:	6878      	ldr	r0, [r7, #4]
 8007d86:	f000 ff13 	bl	8008bb0 <UART_CheckIdleState>
 8007d8a:	4603      	mov	r3, r0
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3708      	adds	r7, #8
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}

08007d94 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d98:	b092      	sub	sp, #72	@ 0x48
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007da4:	697b      	ldr	r3, [r7, #20]
 8007da6:	689a      	ldr	r2, [r3, #8]
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	691b      	ldr	r3, [r3, #16]
 8007dac:	431a      	orrs	r2, r3
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	695b      	ldr	r3, [r3, #20]
 8007db2:	431a      	orrs	r2, r3
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	69db      	ldr	r3, [r3, #28]
 8007db8:	4313      	orrs	r3, r2
 8007dba:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	4bbe      	ldr	r3, [pc, #760]	@ (80080bc <UART_SetConfig+0x328>)
 8007dc4:	4013      	ands	r3, r2
 8007dc6:	697a      	ldr	r2, [r7, #20]
 8007dc8:	6812      	ldr	r2, [r2, #0]
 8007dca:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007dcc:	430b      	orrs	r3, r1
 8007dce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	685b      	ldr	r3, [r3, #4]
 8007dd6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	68da      	ldr	r2, [r3, #12]
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	430a      	orrs	r2, r1
 8007de4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	699b      	ldr	r3, [r3, #24]
 8007dea:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4ab3      	ldr	r2, [pc, #716]	@ (80080c0 <UART_SetConfig+0x32c>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d004      	beq.n	8007e00 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	6a1b      	ldr	r3, [r3, #32]
 8007dfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	689a      	ldr	r2, [r3, #8]
 8007e06:	4baf      	ldr	r3, [pc, #700]	@ (80080c4 <UART_SetConfig+0x330>)
 8007e08:	4013      	ands	r3, r2
 8007e0a:	697a      	ldr	r2, [r7, #20]
 8007e0c:	6812      	ldr	r2, [r2, #0]
 8007e0e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007e10:	430b      	orrs	r3, r1
 8007e12:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e1a:	f023 010f 	bic.w	r1, r3, #15
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	430a      	orrs	r2, r1
 8007e28:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4aa6      	ldr	r2, [pc, #664]	@ (80080c8 <UART_SetConfig+0x334>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d177      	bne.n	8007f24 <UART_SetConfig+0x190>
 8007e34:	4ba5      	ldr	r3, [pc, #660]	@ (80080cc <UART_SetConfig+0x338>)
 8007e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e3c:	2b28      	cmp	r3, #40	@ 0x28
 8007e3e:	d86d      	bhi.n	8007f1c <UART_SetConfig+0x188>
 8007e40:	a201      	add	r2, pc, #4	@ (adr r2, 8007e48 <UART_SetConfig+0xb4>)
 8007e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e46:	bf00      	nop
 8007e48:	08007eed 	.word	0x08007eed
 8007e4c:	08007f1d 	.word	0x08007f1d
 8007e50:	08007f1d 	.word	0x08007f1d
 8007e54:	08007f1d 	.word	0x08007f1d
 8007e58:	08007f1d 	.word	0x08007f1d
 8007e5c:	08007f1d 	.word	0x08007f1d
 8007e60:	08007f1d 	.word	0x08007f1d
 8007e64:	08007f1d 	.word	0x08007f1d
 8007e68:	08007ef5 	.word	0x08007ef5
 8007e6c:	08007f1d 	.word	0x08007f1d
 8007e70:	08007f1d 	.word	0x08007f1d
 8007e74:	08007f1d 	.word	0x08007f1d
 8007e78:	08007f1d 	.word	0x08007f1d
 8007e7c:	08007f1d 	.word	0x08007f1d
 8007e80:	08007f1d 	.word	0x08007f1d
 8007e84:	08007f1d 	.word	0x08007f1d
 8007e88:	08007efd 	.word	0x08007efd
 8007e8c:	08007f1d 	.word	0x08007f1d
 8007e90:	08007f1d 	.word	0x08007f1d
 8007e94:	08007f1d 	.word	0x08007f1d
 8007e98:	08007f1d 	.word	0x08007f1d
 8007e9c:	08007f1d 	.word	0x08007f1d
 8007ea0:	08007f1d 	.word	0x08007f1d
 8007ea4:	08007f1d 	.word	0x08007f1d
 8007ea8:	08007f05 	.word	0x08007f05
 8007eac:	08007f1d 	.word	0x08007f1d
 8007eb0:	08007f1d 	.word	0x08007f1d
 8007eb4:	08007f1d 	.word	0x08007f1d
 8007eb8:	08007f1d 	.word	0x08007f1d
 8007ebc:	08007f1d 	.word	0x08007f1d
 8007ec0:	08007f1d 	.word	0x08007f1d
 8007ec4:	08007f1d 	.word	0x08007f1d
 8007ec8:	08007f0d 	.word	0x08007f0d
 8007ecc:	08007f1d 	.word	0x08007f1d
 8007ed0:	08007f1d 	.word	0x08007f1d
 8007ed4:	08007f1d 	.word	0x08007f1d
 8007ed8:	08007f1d 	.word	0x08007f1d
 8007edc:	08007f1d 	.word	0x08007f1d
 8007ee0:	08007f1d 	.word	0x08007f1d
 8007ee4:	08007f1d 	.word	0x08007f1d
 8007ee8:	08007f15 	.word	0x08007f15
 8007eec:	2301      	movs	r3, #1
 8007eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ef2:	e326      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007ef4:	2304      	movs	r3, #4
 8007ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007efa:	e322      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007efc:	2308      	movs	r3, #8
 8007efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f02:	e31e      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007f04:	2310      	movs	r3, #16
 8007f06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f0a:	e31a      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007f0c:	2320      	movs	r3, #32
 8007f0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f12:	e316      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007f14:	2340      	movs	r3, #64	@ 0x40
 8007f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f1a:	e312      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007f1c:	2380      	movs	r3, #128	@ 0x80
 8007f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f22:	e30e      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a69      	ldr	r2, [pc, #420]	@ (80080d0 <UART_SetConfig+0x33c>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d130      	bne.n	8007f90 <UART_SetConfig+0x1fc>
 8007f2e:	4b67      	ldr	r3, [pc, #412]	@ (80080cc <UART_SetConfig+0x338>)
 8007f30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f32:	f003 0307 	and.w	r3, r3, #7
 8007f36:	2b05      	cmp	r3, #5
 8007f38:	d826      	bhi.n	8007f88 <UART_SetConfig+0x1f4>
 8007f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f40 <UART_SetConfig+0x1ac>)
 8007f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f40:	08007f59 	.word	0x08007f59
 8007f44:	08007f61 	.word	0x08007f61
 8007f48:	08007f69 	.word	0x08007f69
 8007f4c:	08007f71 	.word	0x08007f71
 8007f50:	08007f79 	.word	0x08007f79
 8007f54:	08007f81 	.word	0x08007f81
 8007f58:	2300      	movs	r3, #0
 8007f5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f5e:	e2f0      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007f60:	2304      	movs	r3, #4
 8007f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f66:	e2ec      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007f68:	2308      	movs	r3, #8
 8007f6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f6e:	e2e8      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007f70:	2310      	movs	r3, #16
 8007f72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f76:	e2e4      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007f78:	2320      	movs	r3, #32
 8007f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f7e:	e2e0      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007f80:	2340      	movs	r3, #64	@ 0x40
 8007f82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f86:	e2dc      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007f88:	2380      	movs	r3, #128	@ 0x80
 8007f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f8e:	e2d8      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a4f      	ldr	r2, [pc, #316]	@ (80080d4 <UART_SetConfig+0x340>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d130      	bne.n	8007ffc <UART_SetConfig+0x268>
 8007f9a:	4b4c      	ldr	r3, [pc, #304]	@ (80080cc <UART_SetConfig+0x338>)
 8007f9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f9e:	f003 0307 	and.w	r3, r3, #7
 8007fa2:	2b05      	cmp	r3, #5
 8007fa4:	d826      	bhi.n	8007ff4 <UART_SetConfig+0x260>
 8007fa6:	a201      	add	r2, pc, #4	@ (adr r2, 8007fac <UART_SetConfig+0x218>)
 8007fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fac:	08007fc5 	.word	0x08007fc5
 8007fb0:	08007fcd 	.word	0x08007fcd
 8007fb4:	08007fd5 	.word	0x08007fd5
 8007fb8:	08007fdd 	.word	0x08007fdd
 8007fbc:	08007fe5 	.word	0x08007fe5
 8007fc0:	08007fed 	.word	0x08007fed
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fca:	e2ba      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007fcc:	2304      	movs	r3, #4
 8007fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fd2:	e2b6      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007fd4:	2308      	movs	r3, #8
 8007fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fda:	e2b2      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007fdc:	2310      	movs	r3, #16
 8007fde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fe2:	e2ae      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007fe4:	2320      	movs	r3, #32
 8007fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fea:	e2aa      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007fec:	2340      	movs	r3, #64	@ 0x40
 8007fee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ff2:	e2a6      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007ff4:	2380      	movs	r3, #128	@ 0x80
 8007ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ffa:	e2a2      	b.n	8008542 <UART_SetConfig+0x7ae>
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a35      	ldr	r2, [pc, #212]	@ (80080d8 <UART_SetConfig+0x344>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d130      	bne.n	8008068 <UART_SetConfig+0x2d4>
 8008006:	4b31      	ldr	r3, [pc, #196]	@ (80080cc <UART_SetConfig+0x338>)
 8008008:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800800a:	f003 0307 	and.w	r3, r3, #7
 800800e:	2b05      	cmp	r3, #5
 8008010:	d826      	bhi.n	8008060 <UART_SetConfig+0x2cc>
 8008012:	a201      	add	r2, pc, #4	@ (adr r2, 8008018 <UART_SetConfig+0x284>)
 8008014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008018:	08008031 	.word	0x08008031
 800801c:	08008039 	.word	0x08008039
 8008020:	08008041 	.word	0x08008041
 8008024:	08008049 	.word	0x08008049
 8008028:	08008051 	.word	0x08008051
 800802c:	08008059 	.word	0x08008059
 8008030:	2300      	movs	r3, #0
 8008032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008036:	e284      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008038:	2304      	movs	r3, #4
 800803a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800803e:	e280      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008040:	2308      	movs	r3, #8
 8008042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008046:	e27c      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008048:	2310      	movs	r3, #16
 800804a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800804e:	e278      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008050:	2320      	movs	r3, #32
 8008052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008056:	e274      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008058:	2340      	movs	r3, #64	@ 0x40
 800805a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800805e:	e270      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008060:	2380      	movs	r3, #128	@ 0x80
 8008062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008066:	e26c      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008068:	697b      	ldr	r3, [r7, #20]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a1b      	ldr	r2, [pc, #108]	@ (80080dc <UART_SetConfig+0x348>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d142      	bne.n	80080f8 <UART_SetConfig+0x364>
 8008072:	4b16      	ldr	r3, [pc, #88]	@ (80080cc <UART_SetConfig+0x338>)
 8008074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008076:	f003 0307 	and.w	r3, r3, #7
 800807a:	2b05      	cmp	r3, #5
 800807c:	d838      	bhi.n	80080f0 <UART_SetConfig+0x35c>
 800807e:	a201      	add	r2, pc, #4	@ (adr r2, 8008084 <UART_SetConfig+0x2f0>)
 8008080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008084:	0800809d 	.word	0x0800809d
 8008088:	080080a5 	.word	0x080080a5
 800808c:	080080ad 	.word	0x080080ad
 8008090:	080080b5 	.word	0x080080b5
 8008094:	080080e1 	.word	0x080080e1
 8008098:	080080e9 	.word	0x080080e9
 800809c:	2300      	movs	r3, #0
 800809e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080a2:	e24e      	b.n	8008542 <UART_SetConfig+0x7ae>
 80080a4:	2304      	movs	r3, #4
 80080a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080aa:	e24a      	b.n	8008542 <UART_SetConfig+0x7ae>
 80080ac:	2308      	movs	r3, #8
 80080ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080b2:	e246      	b.n	8008542 <UART_SetConfig+0x7ae>
 80080b4:	2310      	movs	r3, #16
 80080b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ba:	e242      	b.n	8008542 <UART_SetConfig+0x7ae>
 80080bc:	cfff69f3 	.word	0xcfff69f3
 80080c0:	58000c00 	.word	0x58000c00
 80080c4:	11fff4ff 	.word	0x11fff4ff
 80080c8:	40011000 	.word	0x40011000
 80080cc:	58024400 	.word	0x58024400
 80080d0:	40004400 	.word	0x40004400
 80080d4:	40004800 	.word	0x40004800
 80080d8:	40004c00 	.word	0x40004c00
 80080dc:	40005000 	.word	0x40005000
 80080e0:	2320      	movs	r3, #32
 80080e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080e6:	e22c      	b.n	8008542 <UART_SetConfig+0x7ae>
 80080e8:	2340      	movs	r3, #64	@ 0x40
 80080ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ee:	e228      	b.n	8008542 <UART_SetConfig+0x7ae>
 80080f0:	2380      	movs	r3, #128	@ 0x80
 80080f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080f6:	e224      	b.n	8008542 <UART_SetConfig+0x7ae>
 80080f8:	697b      	ldr	r3, [r7, #20]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4ab1      	ldr	r2, [pc, #708]	@ (80083c4 <UART_SetConfig+0x630>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d176      	bne.n	80081f0 <UART_SetConfig+0x45c>
 8008102:	4bb1      	ldr	r3, [pc, #708]	@ (80083c8 <UART_SetConfig+0x634>)
 8008104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008106:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800810a:	2b28      	cmp	r3, #40	@ 0x28
 800810c:	d86c      	bhi.n	80081e8 <UART_SetConfig+0x454>
 800810e:	a201      	add	r2, pc, #4	@ (adr r2, 8008114 <UART_SetConfig+0x380>)
 8008110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008114:	080081b9 	.word	0x080081b9
 8008118:	080081e9 	.word	0x080081e9
 800811c:	080081e9 	.word	0x080081e9
 8008120:	080081e9 	.word	0x080081e9
 8008124:	080081e9 	.word	0x080081e9
 8008128:	080081e9 	.word	0x080081e9
 800812c:	080081e9 	.word	0x080081e9
 8008130:	080081e9 	.word	0x080081e9
 8008134:	080081c1 	.word	0x080081c1
 8008138:	080081e9 	.word	0x080081e9
 800813c:	080081e9 	.word	0x080081e9
 8008140:	080081e9 	.word	0x080081e9
 8008144:	080081e9 	.word	0x080081e9
 8008148:	080081e9 	.word	0x080081e9
 800814c:	080081e9 	.word	0x080081e9
 8008150:	080081e9 	.word	0x080081e9
 8008154:	080081c9 	.word	0x080081c9
 8008158:	080081e9 	.word	0x080081e9
 800815c:	080081e9 	.word	0x080081e9
 8008160:	080081e9 	.word	0x080081e9
 8008164:	080081e9 	.word	0x080081e9
 8008168:	080081e9 	.word	0x080081e9
 800816c:	080081e9 	.word	0x080081e9
 8008170:	080081e9 	.word	0x080081e9
 8008174:	080081d1 	.word	0x080081d1
 8008178:	080081e9 	.word	0x080081e9
 800817c:	080081e9 	.word	0x080081e9
 8008180:	080081e9 	.word	0x080081e9
 8008184:	080081e9 	.word	0x080081e9
 8008188:	080081e9 	.word	0x080081e9
 800818c:	080081e9 	.word	0x080081e9
 8008190:	080081e9 	.word	0x080081e9
 8008194:	080081d9 	.word	0x080081d9
 8008198:	080081e9 	.word	0x080081e9
 800819c:	080081e9 	.word	0x080081e9
 80081a0:	080081e9 	.word	0x080081e9
 80081a4:	080081e9 	.word	0x080081e9
 80081a8:	080081e9 	.word	0x080081e9
 80081ac:	080081e9 	.word	0x080081e9
 80081b0:	080081e9 	.word	0x080081e9
 80081b4:	080081e1 	.word	0x080081e1
 80081b8:	2301      	movs	r3, #1
 80081ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081be:	e1c0      	b.n	8008542 <UART_SetConfig+0x7ae>
 80081c0:	2304      	movs	r3, #4
 80081c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081c6:	e1bc      	b.n	8008542 <UART_SetConfig+0x7ae>
 80081c8:	2308      	movs	r3, #8
 80081ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ce:	e1b8      	b.n	8008542 <UART_SetConfig+0x7ae>
 80081d0:	2310      	movs	r3, #16
 80081d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081d6:	e1b4      	b.n	8008542 <UART_SetConfig+0x7ae>
 80081d8:	2320      	movs	r3, #32
 80081da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081de:	e1b0      	b.n	8008542 <UART_SetConfig+0x7ae>
 80081e0:	2340      	movs	r3, #64	@ 0x40
 80081e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081e6:	e1ac      	b.n	8008542 <UART_SetConfig+0x7ae>
 80081e8:	2380      	movs	r3, #128	@ 0x80
 80081ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ee:	e1a8      	b.n	8008542 <UART_SetConfig+0x7ae>
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a75      	ldr	r2, [pc, #468]	@ (80083cc <UART_SetConfig+0x638>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d130      	bne.n	800825c <UART_SetConfig+0x4c8>
 80081fa:	4b73      	ldr	r3, [pc, #460]	@ (80083c8 <UART_SetConfig+0x634>)
 80081fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081fe:	f003 0307 	and.w	r3, r3, #7
 8008202:	2b05      	cmp	r3, #5
 8008204:	d826      	bhi.n	8008254 <UART_SetConfig+0x4c0>
 8008206:	a201      	add	r2, pc, #4	@ (adr r2, 800820c <UART_SetConfig+0x478>)
 8008208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800820c:	08008225 	.word	0x08008225
 8008210:	0800822d 	.word	0x0800822d
 8008214:	08008235 	.word	0x08008235
 8008218:	0800823d 	.word	0x0800823d
 800821c:	08008245 	.word	0x08008245
 8008220:	0800824d 	.word	0x0800824d
 8008224:	2300      	movs	r3, #0
 8008226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800822a:	e18a      	b.n	8008542 <UART_SetConfig+0x7ae>
 800822c:	2304      	movs	r3, #4
 800822e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008232:	e186      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008234:	2308      	movs	r3, #8
 8008236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800823a:	e182      	b.n	8008542 <UART_SetConfig+0x7ae>
 800823c:	2310      	movs	r3, #16
 800823e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008242:	e17e      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008244:	2320      	movs	r3, #32
 8008246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800824a:	e17a      	b.n	8008542 <UART_SetConfig+0x7ae>
 800824c:	2340      	movs	r3, #64	@ 0x40
 800824e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008252:	e176      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008254:	2380      	movs	r3, #128	@ 0x80
 8008256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800825a:	e172      	b.n	8008542 <UART_SetConfig+0x7ae>
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a5b      	ldr	r2, [pc, #364]	@ (80083d0 <UART_SetConfig+0x63c>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d130      	bne.n	80082c8 <UART_SetConfig+0x534>
 8008266:	4b58      	ldr	r3, [pc, #352]	@ (80083c8 <UART_SetConfig+0x634>)
 8008268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800826a:	f003 0307 	and.w	r3, r3, #7
 800826e:	2b05      	cmp	r3, #5
 8008270:	d826      	bhi.n	80082c0 <UART_SetConfig+0x52c>
 8008272:	a201      	add	r2, pc, #4	@ (adr r2, 8008278 <UART_SetConfig+0x4e4>)
 8008274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008278:	08008291 	.word	0x08008291
 800827c:	08008299 	.word	0x08008299
 8008280:	080082a1 	.word	0x080082a1
 8008284:	080082a9 	.word	0x080082a9
 8008288:	080082b1 	.word	0x080082b1
 800828c:	080082b9 	.word	0x080082b9
 8008290:	2300      	movs	r3, #0
 8008292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008296:	e154      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008298:	2304      	movs	r3, #4
 800829a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800829e:	e150      	b.n	8008542 <UART_SetConfig+0x7ae>
 80082a0:	2308      	movs	r3, #8
 80082a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082a6:	e14c      	b.n	8008542 <UART_SetConfig+0x7ae>
 80082a8:	2310      	movs	r3, #16
 80082aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082ae:	e148      	b.n	8008542 <UART_SetConfig+0x7ae>
 80082b0:	2320      	movs	r3, #32
 80082b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082b6:	e144      	b.n	8008542 <UART_SetConfig+0x7ae>
 80082b8:	2340      	movs	r3, #64	@ 0x40
 80082ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082be:	e140      	b.n	8008542 <UART_SetConfig+0x7ae>
 80082c0:	2380      	movs	r3, #128	@ 0x80
 80082c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082c6:	e13c      	b.n	8008542 <UART_SetConfig+0x7ae>
 80082c8:	697b      	ldr	r3, [r7, #20]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4a41      	ldr	r2, [pc, #260]	@ (80083d4 <UART_SetConfig+0x640>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	f040 8082 	bne.w	80083d8 <UART_SetConfig+0x644>
 80082d4:	4b3c      	ldr	r3, [pc, #240]	@ (80083c8 <UART_SetConfig+0x634>)
 80082d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80082d8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80082dc:	2b28      	cmp	r3, #40	@ 0x28
 80082de:	d86d      	bhi.n	80083bc <UART_SetConfig+0x628>
 80082e0:	a201      	add	r2, pc, #4	@ (adr r2, 80082e8 <UART_SetConfig+0x554>)
 80082e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082e6:	bf00      	nop
 80082e8:	0800838d 	.word	0x0800838d
 80082ec:	080083bd 	.word	0x080083bd
 80082f0:	080083bd 	.word	0x080083bd
 80082f4:	080083bd 	.word	0x080083bd
 80082f8:	080083bd 	.word	0x080083bd
 80082fc:	080083bd 	.word	0x080083bd
 8008300:	080083bd 	.word	0x080083bd
 8008304:	080083bd 	.word	0x080083bd
 8008308:	08008395 	.word	0x08008395
 800830c:	080083bd 	.word	0x080083bd
 8008310:	080083bd 	.word	0x080083bd
 8008314:	080083bd 	.word	0x080083bd
 8008318:	080083bd 	.word	0x080083bd
 800831c:	080083bd 	.word	0x080083bd
 8008320:	080083bd 	.word	0x080083bd
 8008324:	080083bd 	.word	0x080083bd
 8008328:	0800839d 	.word	0x0800839d
 800832c:	080083bd 	.word	0x080083bd
 8008330:	080083bd 	.word	0x080083bd
 8008334:	080083bd 	.word	0x080083bd
 8008338:	080083bd 	.word	0x080083bd
 800833c:	080083bd 	.word	0x080083bd
 8008340:	080083bd 	.word	0x080083bd
 8008344:	080083bd 	.word	0x080083bd
 8008348:	080083a5 	.word	0x080083a5
 800834c:	080083bd 	.word	0x080083bd
 8008350:	080083bd 	.word	0x080083bd
 8008354:	080083bd 	.word	0x080083bd
 8008358:	080083bd 	.word	0x080083bd
 800835c:	080083bd 	.word	0x080083bd
 8008360:	080083bd 	.word	0x080083bd
 8008364:	080083bd 	.word	0x080083bd
 8008368:	080083ad 	.word	0x080083ad
 800836c:	080083bd 	.word	0x080083bd
 8008370:	080083bd 	.word	0x080083bd
 8008374:	080083bd 	.word	0x080083bd
 8008378:	080083bd 	.word	0x080083bd
 800837c:	080083bd 	.word	0x080083bd
 8008380:	080083bd 	.word	0x080083bd
 8008384:	080083bd 	.word	0x080083bd
 8008388:	080083b5 	.word	0x080083b5
 800838c:	2301      	movs	r3, #1
 800838e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008392:	e0d6      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008394:	2304      	movs	r3, #4
 8008396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800839a:	e0d2      	b.n	8008542 <UART_SetConfig+0x7ae>
 800839c:	2308      	movs	r3, #8
 800839e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083a2:	e0ce      	b.n	8008542 <UART_SetConfig+0x7ae>
 80083a4:	2310      	movs	r3, #16
 80083a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083aa:	e0ca      	b.n	8008542 <UART_SetConfig+0x7ae>
 80083ac:	2320      	movs	r3, #32
 80083ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083b2:	e0c6      	b.n	8008542 <UART_SetConfig+0x7ae>
 80083b4:	2340      	movs	r3, #64	@ 0x40
 80083b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083ba:	e0c2      	b.n	8008542 <UART_SetConfig+0x7ae>
 80083bc:	2380      	movs	r3, #128	@ 0x80
 80083be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80083c2:	e0be      	b.n	8008542 <UART_SetConfig+0x7ae>
 80083c4:	40011400 	.word	0x40011400
 80083c8:	58024400 	.word	0x58024400
 80083cc:	40007800 	.word	0x40007800
 80083d0:	40007c00 	.word	0x40007c00
 80083d4:	40011800 	.word	0x40011800
 80083d8:	697b      	ldr	r3, [r7, #20]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4aad      	ldr	r2, [pc, #692]	@ (8008694 <UART_SetConfig+0x900>)
 80083de:	4293      	cmp	r3, r2
 80083e0:	d176      	bne.n	80084d0 <UART_SetConfig+0x73c>
 80083e2:	4bad      	ldr	r3, [pc, #692]	@ (8008698 <UART_SetConfig+0x904>)
 80083e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80083ea:	2b28      	cmp	r3, #40	@ 0x28
 80083ec:	d86c      	bhi.n	80084c8 <UART_SetConfig+0x734>
 80083ee:	a201      	add	r2, pc, #4	@ (adr r2, 80083f4 <UART_SetConfig+0x660>)
 80083f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083f4:	08008499 	.word	0x08008499
 80083f8:	080084c9 	.word	0x080084c9
 80083fc:	080084c9 	.word	0x080084c9
 8008400:	080084c9 	.word	0x080084c9
 8008404:	080084c9 	.word	0x080084c9
 8008408:	080084c9 	.word	0x080084c9
 800840c:	080084c9 	.word	0x080084c9
 8008410:	080084c9 	.word	0x080084c9
 8008414:	080084a1 	.word	0x080084a1
 8008418:	080084c9 	.word	0x080084c9
 800841c:	080084c9 	.word	0x080084c9
 8008420:	080084c9 	.word	0x080084c9
 8008424:	080084c9 	.word	0x080084c9
 8008428:	080084c9 	.word	0x080084c9
 800842c:	080084c9 	.word	0x080084c9
 8008430:	080084c9 	.word	0x080084c9
 8008434:	080084a9 	.word	0x080084a9
 8008438:	080084c9 	.word	0x080084c9
 800843c:	080084c9 	.word	0x080084c9
 8008440:	080084c9 	.word	0x080084c9
 8008444:	080084c9 	.word	0x080084c9
 8008448:	080084c9 	.word	0x080084c9
 800844c:	080084c9 	.word	0x080084c9
 8008450:	080084c9 	.word	0x080084c9
 8008454:	080084b1 	.word	0x080084b1
 8008458:	080084c9 	.word	0x080084c9
 800845c:	080084c9 	.word	0x080084c9
 8008460:	080084c9 	.word	0x080084c9
 8008464:	080084c9 	.word	0x080084c9
 8008468:	080084c9 	.word	0x080084c9
 800846c:	080084c9 	.word	0x080084c9
 8008470:	080084c9 	.word	0x080084c9
 8008474:	080084b9 	.word	0x080084b9
 8008478:	080084c9 	.word	0x080084c9
 800847c:	080084c9 	.word	0x080084c9
 8008480:	080084c9 	.word	0x080084c9
 8008484:	080084c9 	.word	0x080084c9
 8008488:	080084c9 	.word	0x080084c9
 800848c:	080084c9 	.word	0x080084c9
 8008490:	080084c9 	.word	0x080084c9
 8008494:	080084c1 	.word	0x080084c1
 8008498:	2301      	movs	r3, #1
 800849a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800849e:	e050      	b.n	8008542 <UART_SetConfig+0x7ae>
 80084a0:	2304      	movs	r3, #4
 80084a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084a6:	e04c      	b.n	8008542 <UART_SetConfig+0x7ae>
 80084a8:	2308      	movs	r3, #8
 80084aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084ae:	e048      	b.n	8008542 <UART_SetConfig+0x7ae>
 80084b0:	2310      	movs	r3, #16
 80084b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084b6:	e044      	b.n	8008542 <UART_SetConfig+0x7ae>
 80084b8:	2320      	movs	r3, #32
 80084ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084be:	e040      	b.n	8008542 <UART_SetConfig+0x7ae>
 80084c0:	2340      	movs	r3, #64	@ 0x40
 80084c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084c6:	e03c      	b.n	8008542 <UART_SetConfig+0x7ae>
 80084c8:	2380      	movs	r3, #128	@ 0x80
 80084ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80084ce:	e038      	b.n	8008542 <UART_SetConfig+0x7ae>
 80084d0:	697b      	ldr	r3, [r7, #20]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a71      	ldr	r2, [pc, #452]	@ (800869c <UART_SetConfig+0x908>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d130      	bne.n	800853c <UART_SetConfig+0x7a8>
 80084da:	4b6f      	ldr	r3, [pc, #444]	@ (8008698 <UART_SetConfig+0x904>)
 80084dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084de:	f003 0307 	and.w	r3, r3, #7
 80084e2:	2b05      	cmp	r3, #5
 80084e4:	d826      	bhi.n	8008534 <UART_SetConfig+0x7a0>
 80084e6:	a201      	add	r2, pc, #4	@ (adr r2, 80084ec <UART_SetConfig+0x758>)
 80084e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084ec:	08008505 	.word	0x08008505
 80084f0:	0800850d 	.word	0x0800850d
 80084f4:	08008515 	.word	0x08008515
 80084f8:	0800851d 	.word	0x0800851d
 80084fc:	08008525 	.word	0x08008525
 8008500:	0800852d 	.word	0x0800852d
 8008504:	2302      	movs	r3, #2
 8008506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800850a:	e01a      	b.n	8008542 <UART_SetConfig+0x7ae>
 800850c:	2304      	movs	r3, #4
 800850e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008512:	e016      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008514:	2308      	movs	r3, #8
 8008516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800851a:	e012      	b.n	8008542 <UART_SetConfig+0x7ae>
 800851c:	2310      	movs	r3, #16
 800851e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008522:	e00e      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008524:	2320      	movs	r3, #32
 8008526:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800852a:	e00a      	b.n	8008542 <UART_SetConfig+0x7ae>
 800852c:	2340      	movs	r3, #64	@ 0x40
 800852e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008532:	e006      	b.n	8008542 <UART_SetConfig+0x7ae>
 8008534:	2380      	movs	r3, #128	@ 0x80
 8008536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800853a:	e002      	b.n	8008542 <UART_SetConfig+0x7ae>
 800853c:	2380      	movs	r3, #128	@ 0x80
 800853e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008542:	697b      	ldr	r3, [r7, #20]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a55      	ldr	r2, [pc, #340]	@ (800869c <UART_SetConfig+0x908>)
 8008548:	4293      	cmp	r3, r2
 800854a:	f040 80f8 	bne.w	800873e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800854e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008552:	2b20      	cmp	r3, #32
 8008554:	dc46      	bgt.n	80085e4 <UART_SetConfig+0x850>
 8008556:	2b02      	cmp	r3, #2
 8008558:	db75      	blt.n	8008646 <UART_SetConfig+0x8b2>
 800855a:	3b02      	subs	r3, #2
 800855c:	2b1e      	cmp	r3, #30
 800855e:	d872      	bhi.n	8008646 <UART_SetConfig+0x8b2>
 8008560:	a201      	add	r2, pc, #4	@ (adr r2, 8008568 <UART_SetConfig+0x7d4>)
 8008562:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008566:	bf00      	nop
 8008568:	080085eb 	.word	0x080085eb
 800856c:	08008647 	.word	0x08008647
 8008570:	080085f3 	.word	0x080085f3
 8008574:	08008647 	.word	0x08008647
 8008578:	08008647 	.word	0x08008647
 800857c:	08008647 	.word	0x08008647
 8008580:	08008603 	.word	0x08008603
 8008584:	08008647 	.word	0x08008647
 8008588:	08008647 	.word	0x08008647
 800858c:	08008647 	.word	0x08008647
 8008590:	08008647 	.word	0x08008647
 8008594:	08008647 	.word	0x08008647
 8008598:	08008647 	.word	0x08008647
 800859c:	08008647 	.word	0x08008647
 80085a0:	08008613 	.word	0x08008613
 80085a4:	08008647 	.word	0x08008647
 80085a8:	08008647 	.word	0x08008647
 80085ac:	08008647 	.word	0x08008647
 80085b0:	08008647 	.word	0x08008647
 80085b4:	08008647 	.word	0x08008647
 80085b8:	08008647 	.word	0x08008647
 80085bc:	08008647 	.word	0x08008647
 80085c0:	08008647 	.word	0x08008647
 80085c4:	08008647 	.word	0x08008647
 80085c8:	08008647 	.word	0x08008647
 80085cc:	08008647 	.word	0x08008647
 80085d0:	08008647 	.word	0x08008647
 80085d4:	08008647 	.word	0x08008647
 80085d8:	08008647 	.word	0x08008647
 80085dc:	08008647 	.word	0x08008647
 80085e0:	08008639 	.word	0x08008639
 80085e4:	2b40      	cmp	r3, #64	@ 0x40
 80085e6:	d02a      	beq.n	800863e <UART_SetConfig+0x8aa>
 80085e8:	e02d      	b.n	8008646 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80085ea:	f7fe fc93 	bl	8006f14 <HAL_RCCEx_GetD3PCLK1Freq>
 80085ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80085f0:	e02f      	b.n	8008652 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80085f6:	4618      	mov	r0, r3
 80085f8:	f7fe fca2 	bl	8006f40 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80085fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008600:	e027      	b.n	8008652 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008602:	f107 0318 	add.w	r3, r7, #24
 8008606:	4618      	mov	r0, r3
 8008608:	f7fe fdee 	bl	80071e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800860c:	69fb      	ldr	r3, [r7, #28]
 800860e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008610:	e01f      	b.n	8008652 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008612:	4b21      	ldr	r3, [pc, #132]	@ (8008698 <UART_SetConfig+0x904>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f003 0320 	and.w	r3, r3, #32
 800861a:	2b00      	cmp	r3, #0
 800861c:	d009      	beq.n	8008632 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800861e:	4b1e      	ldr	r3, [pc, #120]	@ (8008698 <UART_SetConfig+0x904>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	08db      	lsrs	r3, r3, #3
 8008624:	f003 0303 	and.w	r3, r3, #3
 8008628:	4a1d      	ldr	r2, [pc, #116]	@ (80086a0 <UART_SetConfig+0x90c>)
 800862a:	fa22 f303 	lsr.w	r3, r2, r3
 800862e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008630:	e00f      	b.n	8008652 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008632:	4b1b      	ldr	r3, [pc, #108]	@ (80086a0 <UART_SetConfig+0x90c>)
 8008634:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008636:	e00c      	b.n	8008652 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008638:	4b1a      	ldr	r3, [pc, #104]	@ (80086a4 <UART_SetConfig+0x910>)
 800863a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800863c:	e009      	b.n	8008652 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800863e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008642:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008644:	e005      	b.n	8008652 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008646:	2300      	movs	r3, #0
 8008648:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800864a:	2301      	movs	r3, #1
 800864c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008650:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008652:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008654:	2b00      	cmp	r3, #0
 8008656:	f000 81ee 	beq.w	8008a36 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800865a:	697b      	ldr	r3, [r7, #20]
 800865c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800865e:	4a12      	ldr	r2, [pc, #72]	@ (80086a8 <UART_SetConfig+0x914>)
 8008660:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008664:	461a      	mov	r2, r3
 8008666:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008668:	fbb3 f3f2 	udiv	r3, r3, r2
 800866c:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800866e:	697b      	ldr	r3, [r7, #20]
 8008670:	685a      	ldr	r2, [r3, #4]
 8008672:	4613      	mov	r3, r2
 8008674:	005b      	lsls	r3, r3, #1
 8008676:	4413      	add	r3, r2
 8008678:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800867a:	429a      	cmp	r2, r3
 800867c:	d305      	bcc.n	800868a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008684:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008686:	429a      	cmp	r2, r3
 8008688:	d910      	bls.n	80086ac <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800868a:	2301      	movs	r3, #1
 800868c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008690:	e1d1      	b.n	8008a36 <UART_SetConfig+0xca2>
 8008692:	bf00      	nop
 8008694:	40011c00 	.word	0x40011c00
 8008698:	58024400 	.word	0x58024400
 800869c:	58000c00 	.word	0x58000c00
 80086a0:	03d09000 	.word	0x03d09000
 80086a4:	003d0900 	.word	0x003d0900
 80086a8:	08009ea4 	.word	0x08009ea4
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80086ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086ae:	2200      	movs	r2, #0
 80086b0:	60bb      	str	r3, [r7, #8]
 80086b2:	60fa      	str	r2, [r7, #12]
 80086b4:	697b      	ldr	r3, [r7, #20]
 80086b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086b8:	4ac0      	ldr	r2, [pc, #768]	@ (80089bc <UART_SetConfig+0xc28>)
 80086ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80086be:	b29b      	uxth	r3, r3
 80086c0:	2200      	movs	r2, #0
 80086c2:	603b      	str	r3, [r7, #0]
 80086c4:	607a      	str	r2, [r7, #4]
 80086c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80086ce:	f7f7 fe0f 	bl	80002f0 <__aeabi_uldivmod>
 80086d2:	4602      	mov	r2, r0
 80086d4:	460b      	mov	r3, r1
 80086d6:	4610      	mov	r0, r2
 80086d8:	4619      	mov	r1, r3
 80086da:	f04f 0200 	mov.w	r2, #0
 80086de:	f04f 0300 	mov.w	r3, #0
 80086e2:	020b      	lsls	r3, r1, #8
 80086e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80086e8:	0202      	lsls	r2, r0, #8
 80086ea:	6979      	ldr	r1, [r7, #20]
 80086ec:	6849      	ldr	r1, [r1, #4]
 80086ee:	0849      	lsrs	r1, r1, #1
 80086f0:	2000      	movs	r0, #0
 80086f2:	460c      	mov	r4, r1
 80086f4:	4605      	mov	r5, r0
 80086f6:	eb12 0804 	adds.w	r8, r2, r4
 80086fa:	eb43 0905 	adc.w	r9, r3, r5
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	2200      	movs	r2, #0
 8008704:	469a      	mov	sl, r3
 8008706:	4693      	mov	fp, r2
 8008708:	4652      	mov	r2, sl
 800870a:	465b      	mov	r3, fp
 800870c:	4640      	mov	r0, r8
 800870e:	4649      	mov	r1, r9
 8008710:	f7f7 fdee 	bl	80002f0 <__aeabi_uldivmod>
 8008714:	4602      	mov	r2, r0
 8008716:	460b      	mov	r3, r1
 8008718:	4613      	mov	r3, r2
 800871a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800871c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800871e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008722:	d308      	bcc.n	8008736 <UART_SetConfig+0x9a2>
 8008724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008726:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800872a:	d204      	bcs.n	8008736 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008732:	60da      	str	r2, [r3, #12]
 8008734:	e17f      	b.n	8008a36 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8008736:	2301      	movs	r3, #1
 8008738:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800873c:	e17b      	b.n	8008a36 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800873e:	697b      	ldr	r3, [r7, #20]
 8008740:	69db      	ldr	r3, [r3, #28]
 8008742:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008746:	f040 80bd 	bne.w	80088c4 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800874a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800874e:	2b20      	cmp	r3, #32
 8008750:	dc48      	bgt.n	80087e4 <UART_SetConfig+0xa50>
 8008752:	2b00      	cmp	r3, #0
 8008754:	db7b      	blt.n	800884e <UART_SetConfig+0xaba>
 8008756:	2b20      	cmp	r3, #32
 8008758:	d879      	bhi.n	800884e <UART_SetConfig+0xaba>
 800875a:	a201      	add	r2, pc, #4	@ (adr r2, 8008760 <UART_SetConfig+0x9cc>)
 800875c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008760:	080087eb 	.word	0x080087eb
 8008764:	080087f3 	.word	0x080087f3
 8008768:	0800884f 	.word	0x0800884f
 800876c:	0800884f 	.word	0x0800884f
 8008770:	080087fb 	.word	0x080087fb
 8008774:	0800884f 	.word	0x0800884f
 8008778:	0800884f 	.word	0x0800884f
 800877c:	0800884f 	.word	0x0800884f
 8008780:	0800880b 	.word	0x0800880b
 8008784:	0800884f 	.word	0x0800884f
 8008788:	0800884f 	.word	0x0800884f
 800878c:	0800884f 	.word	0x0800884f
 8008790:	0800884f 	.word	0x0800884f
 8008794:	0800884f 	.word	0x0800884f
 8008798:	0800884f 	.word	0x0800884f
 800879c:	0800884f 	.word	0x0800884f
 80087a0:	0800881b 	.word	0x0800881b
 80087a4:	0800884f 	.word	0x0800884f
 80087a8:	0800884f 	.word	0x0800884f
 80087ac:	0800884f 	.word	0x0800884f
 80087b0:	0800884f 	.word	0x0800884f
 80087b4:	0800884f 	.word	0x0800884f
 80087b8:	0800884f 	.word	0x0800884f
 80087bc:	0800884f 	.word	0x0800884f
 80087c0:	0800884f 	.word	0x0800884f
 80087c4:	0800884f 	.word	0x0800884f
 80087c8:	0800884f 	.word	0x0800884f
 80087cc:	0800884f 	.word	0x0800884f
 80087d0:	0800884f 	.word	0x0800884f
 80087d4:	0800884f 	.word	0x0800884f
 80087d8:	0800884f 	.word	0x0800884f
 80087dc:	0800884f 	.word	0x0800884f
 80087e0:	08008841 	.word	0x08008841
 80087e4:	2b40      	cmp	r3, #64	@ 0x40
 80087e6:	d02e      	beq.n	8008846 <UART_SetConfig+0xab2>
 80087e8:	e031      	b.n	800884e <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087ea:	f7fd f967 	bl	8005abc <HAL_RCC_GetPCLK1Freq>
 80087ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80087f0:	e033      	b.n	800885a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087f2:	f7fd f979 	bl	8005ae8 <HAL_RCC_GetPCLK2Freq>
 80087f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80087f8:	e02f      	b.n	800885a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80087fe:	4618      	mov	r0, r3
 8008800:	f7fe fb9e 	bl	8006f40 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008806:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008808:	e027      	b.n	800885a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800880a:	f107 0318 	add.w	r3, r7, #24
 800880e:	4618      	mov	r0, r3
 8008810:	f7fe fcea 	bl	80071e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008814:	69fb      	ldr	r3, [r7, #28]
 8008816:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008818:	e01f      	b.n	800885a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800881a:	4b69      	ldr	r3, [pc, #420]	@ (80089c0 <UART_SetConfig+0xc2c>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f003 0320 	and.w	r3, r3, #32
 8008822:	2b00      	cmp	r3, #0
 8008824:	d009      	beq.n	800883a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008826:	4b66      	ldr	r3, [pc, #408]	@ (80089c0 <UART_SetConfig+0xc2c>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	08db      	lsrs	r3, r3, #3
 800882c:	f003 0303 	and.w	r3, r3, #3
 8008830:	4a64      	ldr	r2, [pc, #400]	@ (80089c4 <UART_SetConfig+0xc30>)
 8008832:	fa22 f303 	lsr.w	r3, r2, r3
 8008836:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008838:	e00f      	b.n	800885a <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800883a:	4b62      	ldr	r3, [pc, #392]	@ (80089c4 <UART_SetConfig+0xc30>)
 800883c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800883e:	e00c      	b.n	800885a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008840:	4b61      	ldr	r3, [pc, #388]	@ (80089c8 <UART_SetConfig+0xc34>)
 8008842:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008844:	e009      	b.n	800885a <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008846:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800884a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800884c:	e005      	b.n	800885a <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800884e:	2300      	movs	r3, #0
 8008850:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008852:	2301      	movs	r3, #1
 8008854:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008858:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800885a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800885c:	2b00      	cmp	r3, #0
 800885e:	f000 80ea 	beq.w	8008a36 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008866:	4a55      	ldr	r2, [pc, #340]	@ (80089bc <UART_SetConfig+0xc28>)
 8008868:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800886c:	461a      	mov	r2, r3
 800886e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008870:	fbb3 f3f2 	udiv	r3, r3, r2
 8008874:	005a      	lsls	r2, r3, #1
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	685b      	ldr	r3, [r3, #4]
 800887a:	085b      	lsrs	r3, r3, #1
 800887c:	441a      	add	r2, r3
 800887e:	697b      	ldr	r3, [r7, #20]
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	fbb2 f3f3 	udiv	r3, r2, r3
 8008886:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800888a:	2b0f      	cmp	r3, #15
 800888c:	d916      	bls.n	80088bc <UART_SetConfig+0xb28>
 800888e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008890:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008894:	d212      	bcs.n	80088bc <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008898:	b29b      	uxth	r3, r3
 800889a:	f023 030f 	bic.w	r3, r3, #15
 800889e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80088a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a2:	085b      	lsrs	r3, r3, #1
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	f003 0307 	and.w	r3, r3, #7
 80088aa:	b29a      	uxth	r2, r3
 80088ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80088ae:	4313      	orrs	r3, r2
 80088b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80088b8:	60da      	str	r2, [r3, #12]
 80088ba:	e0bc      	b.n	8008a36 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80088bc:	2301      	movs	r3, #1
 80088be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80088c2:	e0b8      	b.n	8008a36 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80088c4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80088c8:	2b20      	cmp	r3, #32
 80088ca:	dc4b      	bgt.n	8008964 <UART_SetConfig+0xbd0>
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	f2c0 8087 	blt.w	80089e0 <UART_SetConfig+0xc4c>
 80088d2:	2b20      	cmp	r3, #32
 80088d4:	f200 8084 	bhi.w	80089e0 <UART_SetConfig+0xc4c>
 80088d8:	a201      	add	r2, pc, #4	@ (adr r2, 80088e0 <UART_SetConfig+0xb4c>)
 80088da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088de:	bf00      	nop
 80088e0:	0800896b 	.word	0x0800896b
 80088e4:	08008973 	.word	0x08008973
 80088e8:	080089e1 	.word	0x080089e1
 80088ec:	080089e1 	.word	0x080089e1
 80088f0:	0800897b 	.word	0x0800897b
 80088f4:	080089e1 	.word	0x080089e1
 80088f8:	080089e1 	.word	0x080089e1
 80088fc:	080089e1 	.word	0x080089e1
 8008900:	0800898b 	.word	0x0800898b
 8008904:	080089e1 	.word	0x080089e1
 8008908:	080089e1 	.word	0x080089e1
 800890c:	080089e1 	.word	0x080089e1
 8008910:	080089e1 	.word	0x080089e1
 8008914:	080089e1 	.word	0x080089e1
 8008918:	080089e1 	.word	0x080089e1
 800891c:	080089e1 	.word	0x080089e1
 8008920:	0800899b 	.word	0x0800899b
 8008924:	080089e1 	.word	0x080089e1
 8008928:	080089e1 	.word	0x080089e1
 800892c:	080089e1 	.word	0x080089e1
 8008930:	080089e1 	.word	0x080089e1
 8008934:	080089e1 	.word	0x080089e1
 8008938:	080089e1 	.word	0x080089e1
 800893c:	080089e1 	.word	0x080089e1
 8008940:	080089e1 	.word	0x080089e1
 8008944:	080089e1 	.word	0x080089e1
 8008948:	080089e1 	.word	0x080089e1
 800894c:	080089e1 	.word	0x080089e1
 8008950:	080089e1 	.word	0x080089e1
 8008954:	080089e1 	.word	0x080089e1
 8008958:	080089e1 	.word	0x080089e1
 800895c:	080089e1 	.word	0x080089e1
 8008960:	080089d3 	.word	0x080089d3
 8008964:	2b40      	cmp	r3, #64	@ 0x40
 8008966:	d037      	beq.n	80089d8 <UART_SetConfig+0xc44>
 8008968:	e03a      	b.n	80089e0 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800896a:	f7fd f8a7 	bl	8005abc <HAL_RCC_GetPCLK1Freq>
 800896e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008970:	e03c      	b.n	80089ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008972:	f7fd f8b9 	bl	8005ae8 <HAL_RCC_GetPCLK2Freq>
 8008976:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008978:	e038      	b.n	80089ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800897a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800897e:	4618      	mov	r0, r3
 8008980:	f7fe fade 	bl	8006f40 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008988:	e030      	b.n	80089ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800898a:	f107 0318 	add.w	r3, r7, #24
 800898e:	4618      	mov	r0, r3
 8008990:	f7fe fc2a 	bl	80071e8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008994:	69fb      	ldr	r3, [r7, #28]
 8008996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008998:	e028      	b.n	80089ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800899a:	4b09      	ldr	r3, [pc, #36]	@ (80089c0 <UART_SetConfig+0xc2c>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f003 0320 	and.w	r3, r3, #32
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d012      	beq.n	80089cc <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80089a6:	4b06      	ldr	r3, [pc, #24]	@ (80089c0 <UART_SetConfig+0xc2c>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	08db      	lsrs	r3, r3, #3
 80089ac:	f003 0303 	and.w	r3, r3, #3
 80089b0:	4a04      	ldr	r2, [pc, #16]	@ (80089c4 <UART_SetConfig+0xc30>)
 80089b2:	fa22 f303 	lsr.w	r3, r2, r3
 80089b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80089b8:	e018      	b.n	80089ec <UART_SetConfig+0xc58>
 80089ba:	bf00      	nop
 80089bc:	08009ea4 	.word	0x08009ea4
 80089c0:	58024400 	.word	0x58024400
 80089c4:	03d09000 	.word	0x03d09000
 80089c8:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80089cc:	4b24      	ldr	r3, [pc, #144]	@ (8008a60 <UART_SetConfig+0xccc>)
 80089ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089d0:	e00c      	b.n	80089ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80089d2:	4b24      	ldr	r3, [pc, #144]	@ (8008a64 <UART_SetConfig+0xcd0>)
 80089d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089d6:	e009      	b.n	80089ec <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089d8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80089dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089de:	e005      	b.n	80089ec <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80089e0:	2300      	movs	r3, #0
 80089e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80089e4:	2301      	movs	r3, #1
 80089e6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80089ea:	bf00      	nop
    }

    if (pclk != 0U)
 80089ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d021      	beq.n	8008a36 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80089f2:	697b      	ldr	r3, [r7, #20]
 80089f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089f6:	4a1c      	ldr	r2, [pc, #112]	@ (8008a68 <UART_SetConfig+0xcd4>)
 80089f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80089fc:	461a      	mov	r2, r3
 80089fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a00:	fbb3 f2f2 	udiv	r2, r3, r2
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	085b      	lsrs	r3, r3, #1
 8008a0a:	441a      	add	r2, r3
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a14:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a18:	2b0f      	cmp	r3, #15
 8008a1a:	d909      	bls.n	8008a30 <UART_SetConfig+0xc9c>
 8008a1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a22:	d205      	bcs.n	8008a30 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a26:	b29a      	uxth	r2, r3
 8008a28:	697b      	ldr	r3, [r7, #20]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	60da      	str	r2, [r3, #12]
 8008a2e:	e002      	b.n	8008a36 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8008a30:	2301      	movs	r3, #1
 8008a32:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	2201      	movs	r2, #1
 8008a3a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	2201      	movs	r2, #1
 8008a42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008a46:	697b      	ldr	r3, [r7, #20]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008a52:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3748      	adds	r7, #72	@ 0x48
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a60:	03d09000 	.word	0x03d09000
 8008a64:	003d0900 	.word	0x003d0900
 8008a68:	08009ea4 	.word	0x08009ea4

08008a6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b083      	sub	sp, #12
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a78:	f003 0308 	and.w	r3, r3, #8
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d00a      	beq.n	8008a96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	430a      	orrs	r2, r1
 8008a94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a9a:	f003 0301 	and.w	r3, r3, #1
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d00a      	beq.n	8008ab8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	685b      	ldr	r3, [r3, #4]
 8008aa8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	430a      	orrs	r2, r1
 8008ab6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008abc:	f003 0302 	and.w	r3, r3, #2
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d00a      	beq.n	8008ada <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	430a      	orrs	r2, r1
 8008ad8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ade:	f003 0304 	and.w	r3, r3, #4
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d00a      	beq.n	8008afc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	430a      	orrs	r2, r1
 8008afa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b00:	f003 0310 	and.w	r3, r3, #16
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d00a      	beq.n	8008b1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	689b      	ldr	r3, [r3, #8]
 8008b0e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	430a      	orrs	r2, r1
 8008b1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b22:	f003 0320 	and.w	r3, r3, #32
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d00a      	beq.n	8008b40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	689b      	ldr	r3, [r3, #8]
 8008b30:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	430a      	orrs	r2, r1
 8008b3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d01a      	beq.n	8008b82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	430a      	orrs	r2, r1
 8008b60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b66:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b6a:	d10a      	bne.n	8008b82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	430a      	orrs	r2, r1
 8008b80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d00a      	beq.n	8008ba4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	685b      	ldr	r3, [r3, #4]
 8008b94:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	430a      	orrs	r2, r1
 8008ba2:	605a      	str	r2, [r3, #4]
  }
}
 8008ba4:	bf00      	nop
 8008ba6:	370c      	adds	r7, #12
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bae:	4770      	bx	lr

08008bb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b098      	sub	sp, #96	@ 0x60
 8008bb4:	af02      	add	r7, sp, #8
 8008bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008bc0:	f7f8 fa32 	bl	8001028 <HAL_GetTick>
 8008bc4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f003 0308 	and.w	r3, r3, #8
 8008bd0:	2b08      	cmp	r3, #8
 8008bd2:	d12f      	bne.n	8008c34 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008bd4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008bd8:	9300      	str	r3, [sp, #0]
 8008bda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008bdc:	2200      	movs	r2, #0
 8008bde:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f000 f88e 	bl	8008d04 <UART_WaitOnFlagUntilTimeout>
 8008be8:	4603      	mov	r3, r0
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d022      	beq.n	8008c34 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf6:	e853 3f00 	ldrex	r3, [r3]
 8008bfa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c02:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	461a      	mov	r2, r3
 8008c0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c0e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c14:	e841 2300 	strex	r3, r2, [r1]
 8008c18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d1e6      	bne.n	8008bee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2220      	movs	r2, #32
 8008c24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c30:	2303      	movs	r3, #3
 8008c32:	e063      	b.n	8008cfc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f003 0304 	and.w	r3, r3, #4
 8008c3e:	2b04      	cmp	r3, #4
 8008c40:	d149      	bne.n	8008cd6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c42:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008c46:	9300      	str	r3, [sp, #0]
 8008c48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f000 f857 	bl	8008d04 <UART_WaitOnFlagUntilTimeout>
 8008c56:	4603      	mov	r3, r0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d03c      	beq.n	8008cd6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c64:	e853 3f00 	ldrex	r3, [r3]
 8008c68:	623b      	str	r3, [r7, #32]
   return(result);
 8008c6a:	6a3b      	ldr	r3, [r7, #32]
 8008c6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	461a      	mov	r2, r3
 8008c78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c7a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008c7c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008c80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c82:	e841 2300 	strex	r3, r2, [r1]
 8008c86:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d1e6      	bne.n	8008c5c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	3308      	adds	r3, #8
 8008c94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c96:	693b      	ldr	r3, [r7, #16]
 8008c98:	e853 3f00 	ldrex	r3, [r3]
 8008c9c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f023 0301 	bic.w	r3, r3, #1
 8008ca4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	3308      	adds	r3, #8
 8008cac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008cae:	61fa      	str	r2, [r7, #28]
 8008cb0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb2:	69b9      	ldr	r1, [r7, #24]
 8008cb4:	69fa      	ldr	r2, [r7, #28]
 8008cb6:	e841 2300 	strex	r3, r2, [r1]
 8008cba:	617b      	str	r3, [r7, #20]
   return(result);
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d1e5      	bne.n	8008c8e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2220      	movs	r2, #32
 8008cc6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2200      	movs	r2, #0
 8008cce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cd2:	2303      	movs	r3, #3
 8008cd4:	e012      	b.n	8008cfc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2220      	movs	r2, #32
 8008cda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2220      	movs	r2, #32
 8008ce2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2200      	movs	r2, #0
 8008cea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008cfa:	2300      	movs	r3, #0
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3758      	adds	r7, #88	@ 0x58
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}

08008d04 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b084      	sub	sp, #16
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	60f8      	str	r0, [r7, #12]
 8008d0c:	60b9      	str	r1, [r7, #8]
 8008d0e:	603b      	str	r3, [r7, #0]
 8008d10:	4613      	mov	r3, r2
 8008d12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d14:	e04f      	b.n	8008db6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d16:	69bb      	ldr	r3, [r7, #24]
 8008d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d1c:	d04b      	beq.n	8008db6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d1e:	f7f8 f983 	bl	8001028 <HAL_GetTick>
 8008d22:	4602      	mov	r2, r0
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	1ad3      	subs	r3, r2, r3
 8008d28:	69ba      	ldr	r2, [r7, #24]
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	d302      	bcc.n	8008d34 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d2e:	69bb      	ldr	r3, [r7, #24]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d101      	bne.n	8008d38 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008d34:	2303      	movs	r3, #3
 8008d36:	e04e      	b.n	8008dd6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f003 0304 	and.w	r3, r3, #4
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d037      	beq.n	8008db6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	2b80      	cmp	r3, #128	@ 0x80
 8008d4a:	d034      	beq.n	8008db6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	2b40      	cmp	r3, #64	@ 0x40
 8008d50:	d031      	beq.n	8008db6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	69db      	ldr	r3, [r3, #28]
 8008d58:	f003 0308 	and.w	r3, r3, #8
 8008d5c:	2b08      	cmp	r3, #8
 8008d5e:	d110      	bne.n	8008d82 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	2208      	movs	r2, #8
 8008d66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008d68:	68f8      	ldr	r0, [r7, #12]
 8008d6a:	f000 f839 	bl	8008de0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	2208      	movs	r2, #8
 8008d72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008d7e:	2301      	movs	r3, #1
 8008d80:	e029      	b.n	8008dd6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	69db      	ldr	r3, [r3, #28]
 8008d88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008d8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d90:	d111      	bne.n	8008db6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008d9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008d9c:	68f8      	ldr	r0, [r7, #12]
 8008d9e:	f000 f81f 	bl	8008de0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2220      	movs	r2, #32
 8008da6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	2200      	movs	r2, #0
 8008dae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008db2:	2303      	movs	r3, #3
 8008db4:	e00f      	b.n	8008dd6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	69da      	ldr	r2, [r3, #28]
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	4013      	ands	r3, r2
 8008dc0:	68ba      	ldr	r2, [r7, #8]
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	bf0c      	ite	eq
 8008dc6:	2301      	moveq	r3, #1
 8008dc8:	2300      	movne	r3, #0
 8008dca:	b2db      	uxtb	r3, r3
 8008dcc:	461a      	mov	r2, r3
 8008dce:	79fb      	ldrb	r3, [r7, #7]
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d0a0      	beq.n	8008d16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008dd4:	2300      	movs	r3, #0
}
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	3710      	adds	r7, #16
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}
	...

08008de0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b095      	sub	sp, #84	@ 0x54
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008df0:	e853 3f00 	ldrex	r3, [r3]
 8008df4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008df8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008dfc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	461a      	mov	r2, r3
 8008e04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e06:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e08:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e0e:	e841 2300 	strex	r3, r2, [r1]
 8008e12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d1e6      	bne.n	8008de8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	3308      	adds	r3, #8
 8008e20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e22:	6a3b      	ldr	r3, [r7, #32]
 8008e24:	e853 3f00 	ldrex	r3, [r3]
 8008e28:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e2a:	69fa      	ldr	r2, [r7, #28]
 8008e2c:	4b1e      	ldr	r3, [pc, #120]	@ (8008ea8 <UART_EndRxTransfer+0xc8>)
 8008e2e:	4013      	ands	r3, r2
 8008e30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	3308      	adds	r3, #8
 8008e38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e42:	e841 2300 	strex	r3, r2, [r1]
 8008e46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d1e5      	bne.n	8008e1a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e52:	2b01      	cmp	r3, #1
 8008e54:	d118      	bne.n	8008e88 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	e853 3f00 	ldrex	r3, [r3]
 8008e62:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e64:	68bb      	ldr	r3, [r7, #8]
 8008e66:	f023 0310 	bic.w	r3, r3, #16
 8008e6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	461a      	mov	r2, r3
 8008e72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008e74:	61bb      	str	r3, [r7, #24]
 8008e76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e78:	6979      	ldr	r1, [r7, #20]
 8008e7a:	69ba      	ldr	r2, [r7, #24]
 8008e7c:	e841 2300 	strex	r3, r2, [r1]
 8008e80:	613b      	str	r3, [r7, #16]
   return(result);
 8008e82:	693b      	ldr	r3, [r7, #16]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d1e6      	bne.n	8008e56 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2220      	movs	r2, #32
 8008e8c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2200      	movs	r2, #0
 8008e94:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008e9c:	bf00      	nop
 8008e9e:	3754      	adds	r7, #84	@ 0x54
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr
 8008ea8:	effffffe 	.word	0xeffffffe

08008eac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b085      	sub	sp, #20
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008eba:	2b01      	cmp	r3, #1
 8008ebc:	d101      	bne.n	8008ec2 <HAL_UARTEx_DisableFifoMode+0x16>
 8008ebe:	2302      	movs	r3, #2
 8008ec0:	e027      	b.n	8008f12 <HAL_UARTEx_DisableFifoMode+0x66>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2201      	movs	r2, #1
 8008ec6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2224      	movs	r2, #36	@ 0x24
 8008ece:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	681a      	ldr	r2, [r3, #0]
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f022 0201 	bic.w	r2, r2, #1
 8008ee8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008ef0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2220      	movs	r2, #32
 8008f04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f10:	2300      	movs	r3, #0
}
 8008f12:	4618      	mov	r0, r3
 8008f14:	3714      	adds	r7, #20
 8008f16:	46bd      	mov	sp, r7
 8008f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1c:	4770      	bx	lr

08008f1e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008f1e:	b580      	push	{r7, lr}
 8008f20:	b084      	sub	sp, #16
 8008f22:	af00      	add	r7, sp, #0
 8008f24:	6078      	str	r0, [r7, #4]
 8008f26:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f2e:	2b01      	cmp	r3, #1
 8008f30:	d101      	bne.n	8008f36 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008f32:	2302      	movs	r3, #2
 8008f34:	e02d      	b.n	8008f92 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	2201      	movs	r2, #1
 8008f3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	2224      	movs	r2, #36	@ 0x24
 8008f42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	681a      	ldr	r2, [r3, #0]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f022 0201 	bic.w	r2, r2, #1
 8008f5c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	689b      	ldr	r3, [r3, #8]
 8008f64:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	683a      	ldr	r2, [r7, #0]
 8008f6e:	430a      	orrs	r2, r1
 8008f70:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008f72:	6878      	ldr	r0, [r7, #4]
 8008f74:	f000 f850 	bl	8009018 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	68fa      	ldr	r2, [r7, #12]
 8008f7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2220      	movs	r2, #32
 8008f84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f90:	2300      	movs	r3, #0
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3710      	adds	r7, #16
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}

08008f9a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008f9a:	b580      	push	{r7, lr}
 8008f9c:	b084      	sub	sp, #16
 8008f9e:	af00      	add	r7, sp, #0
 8008fa0:	6078      	str	r0, [r7, #4]
 8008fa2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008faa:	2b01      	cmp	r3, #1
 8008fac:	d101      	bne.n	8008fb2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008fae:	2302      	movs	r3, #2
 8008fb0:	e02d      	b.n	800900e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2201      	movs	r2, #1
 8008fb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2224      	movs	r2, #36	@ 0x24
 8008fbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	681a      	ldr	r2, [r3, #0]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f022 0201 	bic.w	r2, r2, #1
 8008fd8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	689b      	ldr	r3, [r3, #8]
 8008fe0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	683a      	ldr	r2, [r7, #0]
 8008fea:	430a      	orrs	r2, r1
 8008fec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f000 f812 	bl	8009018 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	68fa      	ldr	r2, [r7, #12]
 8008ffa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2220      	movs	r2, #32
 8009000:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2200      	movs	r2, #0
 8009008:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800900c:	2300      	movs	r3, #0
}
 800900e:	4618      	mov	r0, r3
 8009010:	3710      	adds	r7, #16
 8009012:	46bd      	mov	sp, r7
 8009014:	bd80      	pop	{r7, pc}
	...

08009018 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009018:	b480      	push	{r7}
 800901a:	b085      	sub	sp, #20
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009024:	2b00      	cmp	r3, #0
 8009026:	d108      	bne.n	800903a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2201      	movs	r2, #1
 800902c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009038:	e031      	b.n	800909e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800903a:	2310      	movs	r3, #16
 800903c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800903e:	2310      	movs	r3, #16
 8009040:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	689b      	ldr	r3, [r3, #8]
 8009048:	0e5b      	lsrs	r3, r3, #25
 800904a:	b2db      	uxtb	r3, r3
 800904c:	f003 0307 	and.w	r3, r3, #7
 8009050:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	689b      	ldr	r3, [r3, #8]
 8009058:	0f5b      	lsrs	r3, r3, #29
 800905a:	b2db      	uxtb	r3, r3
 800905c:	f003 0307 	and.w	r3, r3, #7
 8009060:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009062:	7bbb      	ldrb	r3, [r7, #14]
 8009064:	7b3a      	ldrb	r2, [r7, #12]
 8009066:	4911      	ldr	r1, [pc, #68]	@ (80090ac <UARTEx_SetNbDataToProcess+0x94>)
 8009068:	5c8a      	ldrb	r2, [r1, r2]
 800906a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800906e:	7b3a      	ldrb	r2, [r7, #12]
 8009070:	490f      	ldr	r1, [pc, #60]	@ (80090b0 <UARTEx_SetNbDataToProcess+0x98>)
 8009072:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009074:	fb93 f3f2 	sdiv	r3, r3, r2
 8009078:	b29a      	uxth	r2, r3
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009080:	7bfb      	ldrb	r3, [r7, #15]
 8009082:	7b7a      	ldrb	r2, [r7, #13]
 8009084:	4909      	ldr	r1, [pc, #36]	@ (80090ac <UARTEx_SetNbDataToProcess+0x94>)
 8009086:	5c8a      	ldrb	r2, [r1, r2]
 8009088:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800908c:	7b7a      	ldrb	r2, [r7, #13]
 800908e:	4908      	ldr	r1, [pc, #32]	@ (80090b0 <UARTEx_SetNbDataToProcess+0x98>)
 8009090:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009092:	fb93 f3f2 	sdiv	r3, r3, r2
 8009096:	b29a      	uxth	r2, r3
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800909e:	bf00      	nop
 80090a0:	3714      	adds	r7, #20
 80090a2:	46bd      	mov	sp, r7
 80090a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a8:	4770      	bx	lr
 80090aa:	bf00      	nop
 80090ac:	08009ebc 	.word	0x08009ebc
 80090b0:	08009ec4 	.word	0x08009ec4

080090b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80090b4:	b480      	push	{r7}
 80090b6:	b083      	sub	sp, #12
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	f103 0208 	add.w	r2, r3, #8
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	f04f 32ff 	mov.w	r2, #4294967295
 80090cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f103 0208 	add.w	r2, r3, #8
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f103 0208 	add.w	r2, r3, #8
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2200      	movs	r2, #0
 80090e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80090e8:	bf00      	nop
 80090ea:	370c      	adds	r7, #12
 80090ec:	46bd      	mov	sp, r7
 80090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f2:	4770      	bx	lr

080090f4 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80090f4:	b480      	push	{r7}
 80090f6:	b085      	sub	sp, #20
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
 80090fc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	68fa      	ldr	r2, [r7, #12]
 8009108:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	689a      	ldr	r2, [r3, #8]
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	689b      	ldr	r3, [r3, #8]
 8009116:	683a      	ldr	r2, [r7, #0]
 8009118:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	683a      	ldr	r2, [r7, #0]
 800911e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	1c5a      	adds	r2, r3, #1
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	601a      	str	r2, [r3, #0]
}
 8009130:	bf00      	nop
 8009132:	3714      	adds	r7, #20
 8009134:	46bd      	mov	sp, r7
 8009136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913a:	4770      	bx	lr

0800913c <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800913c:	b480      	push	{r7}
 800913e:	b085      	sub	sp, #20
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	691b      	ldr	r3, [r3, #16]
 8009148:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	685b      	ldr	r3, [r3, #4]
 800914e:	687a      	ldr	r2, [r7, #4]
 8009150:	6892      	ldr	r2, [r2, #8]
 8009152:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	689b      	ldr	r3, [r3, #8]
 8009158:	687a      	ldr	r2, [r7, #4]
 800915a:	6852      	ldr	r2, [r2, #4]
 800915c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	685b      	ldr	r3, [r3, #4]
 8009162:	687a      	ldr	r2, [r7, #4]
 8009164:	429a      	cmp	r2, r3
 8009166:	d103      	bne.n	8009170 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	689a      	ldr	r2, [r3, #8]
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2200      	movs	r2, #0
 8009174:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	1e5a      	subs	r2, r3, #1
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
}
 8009184:	4618      	mov	r0, r3
 8009186:	3714      	adds	r7, #20
 8009188:	46bd      	mov	sp, r7
 800918a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918e:	4770      	bx	lr

08009190 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009190:	b580      	push	{r7, lr}
 8009192:	b084      	sub	sp, #16
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
 8009198:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d10b      	bne.n	80091bc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80091a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091a8:	f383 8811 	msr	BASEPRI, r3
 80091ac:	f3bf 8f6f 	isb	sy
 80091b0:	f3bf 8f4f 	dsb	sy
 80091b4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80091b6:	bf00      	nop
 80091b8:	bf00      	nop
 80091ba:	e7fd      	b.n	80091b8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80091bc:	f000 fb0c 	bl	80097d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681a      	ldr	r2, [r3, #0]
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091c8:	68f9      	ldr	r1, [r7, #12]
 80091ca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80091cc:	fb01 f303 	mul.w	r3, r1, r3
 80091d0:	441a      	add	r2, r3
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	2200      	movs	r2, #0
 80091da:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681a      	ldr	r2, [r3, #0]
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091ec:	3b01      	subs	r3, #1
 80091ee:	68f9      	ldr	r1, [r7, #12]
 80091f0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80091f2:	fb01 f303 	mul.w	r3, r1, r3
 80091f6:	441a      	add	r2, r3
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	22ff      	movs	r2, #255	@ 0xff
 8009200:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	22ff      	movs	r2, #255	@ 0xff
 8009208:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d114      	bne.n	800923c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	691b      	ldr	r3, [r3, #16]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d01a      	beq.n	8009250 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	3310      	adds	r3, #16
 800921e:	4618      	mov	r0, r3
 8009220:	f000 fa3c 	bl	800969c <xTaskRemoveFromEventList>
 8009224:	4603      	mov	r3, r0
 8009226:	2b00      	cmp	r3, #0
 8009228:	d012      	beq.n	8009250 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800922a:	4b0d      	ldr	r3, [pc, #52]	@ (8009260 <xQueueGenericReset+0xd0>)
 800922c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009230:	601a      	str	r2, [r3, #0]
 8009232:	f3bf 8f4f 	dsb	sy
 8009236:	f3bf 8f6f 	isb	sy
 800923a:	e009      	b.n	8009250 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	3310      	adds	r3, #16
 8009240:	4618      	mov	r0, r3
 8009242:	f7ff ff37 	bl	80090b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	3324      	adds	r3, #36	@ 0x24
 800924a:	4618      	mov	r0, r3
 800924c:	f7ff ff32 	bl	80090b4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009250:	f000 faf4 	bl	800983c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009254:	2301      	movs	r3, #1
}
 8009256:	4618      	mov	r0, r3
 8009258:	3710      	adds	r7, #16
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}
 800925e:	bf00      	nop
 8009260:	e000ed04 	.word	0xe000ed04

08009264 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009264:	b580      	push	{r7, lr}
 8009266:	b08a      	sub	sp, #40	@ 0x28
 8009268:	af02      	add	r7, sp, #8
 800926a:	60f8      	str	r0, [r7, #12]
 800926c:	60b9      	str	r1, [r7, #8]
 800926e:	4613      	mov	r3, r2
 8009270:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d10b      	bne.n	8009290 <xQueueGenericCreate+0x2c>
	__asm volatile
 8009278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800927c:	f383 8811 	msr	BASEPRI, r3
 8009280:	f3bf 8f6f 	isb	sy
 8009284:	f3bf 8f4f 	dsb	sy
 8009288:	613b      	str	r3, [r7, #16]
}
 800928a:	bf00      	nop
 800928c:	bf00      	nop
 800928e:	e7fd      	b.n	800928c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	68ba      	ldr	r2, [r7, #8]
 8009294:	fb02 f303 	mul.w	r3, r2, r3
 8009298:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800929a:	69fb      	ldr	r3, [r7, #28]
 800929c:	3348      	adds	r3, #72	@ 0x48
 800929e:	4618      	mov	r0, r3
 80092a0:	f000 fb4c 	bl	800993c <pvPortMalloc>
 80092a4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80092a6:	69bb      	ldr	r3, [r7, #24]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d011      	beq.n	80092d0 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80092ac:	69bb      	ldr	r3, [r7, #24]
 80092ae:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	3348      	adds	r3, #72	@ 0x48
 80092b4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	2200      	movs	r2, #0
 80092ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80092be:	79fa      	ldrb	r2, [r7, #7]
 80092c0:	69bb      	ldr	r3, [r7, #24]
 80092c2:	9300      	str	r3, [sp, #0]
 80092c4:	4613      	mov	r3, r2
 80092c6:	697a      	ldr	r2, [r7, #20]
 80092c8:	68b9      	ldr	r1, [r7, #8]
 80092ca:	68f8      	ldr	r0, [r7, #12]
 80092cc:	f000 f805 	bl	80092da <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80092d0:	69bb      	ldr	r3, [r7, #24]
	}
 80092d2:	4618      	mov	r0, r3
 80092d4:	3720      	adds	r7, #32
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}

080092da <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80092da:	b580      	push	{r7, lr}
 80092dc:	b084      	sub	sp, #16
 80092de:	af00      	add	r7, sp, #0
 80092e0:	60f8      	str	r0, [r7, #12]
 80092e2:	60b9      	str	r1, [r7, #8]
 80092e4:	607a      	str	r2, [r7, #4]
 80092e6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d103      	bne.n	80092f6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80092ee:	69bb      	ldr	r3, [r7, #24]
 80092f0:	69ba      	ldr	r2, [r7, #24]
 80092f2:	601a      	str	r2, [r3, #0]
 80092f4:	e002      	b.n	80092fc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80092f6:	69bb      	ldr	r3, [r7, #24]
 80092f8:	687a      	ldr	r2, [r7, #4]
 80092fa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80092fc:	69bb      	ldr	r3, [r7, #24]
 80092fe:	68fa      	ldr	r2, [r7, #12]
 8009300:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009302:	69bb      	ldr	r3, [r7, #24]
 8009304:	68ba      	ldr	r2, [r7, #8]
 8009306:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009308:	2101      	movs	r1, #1
 800930a:	69b8      	ldr	r0, [r7, #24]
 800930c:	f7ff ff40 	bl	8009190 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009310:	bf00      	nop
 8009312:	3710      	adds	r7, #16
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}

08009318 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009318:	b480      	push	{r7}
 800931a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800931c:	4b04      	ldr	r3, [pc, #16]	@ (8009330 <vTaskSuspendAll+0x18>)
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	3301      	adds	r3, #1
 8009322:	4a03      	ldr	r2, [pc, #12]	@ (8009330 <vTaskSuspendAll+0x18>)
 8009324:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009326:	bf00      	nop
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr
 8009330:	24000374 	.word	0x24000374

08009334 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b084      	sub	sp, #16
 8009338:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800933a:	2300      	movs	r3, #0
 800933c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800933e:	2300      	movs	r3, #0
 8009340:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009342:	4b42      	ldr	r3, [pc, #264]	@ (800944c <xTaskResumeAll+0x118>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d10b      	bne.n	8009362 <xTaskResumeAll+0x2e>
	__asm volatile
 800934a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800934e:	f383 8811 	msr	BASEPRI, r3
 8009352:	f3bf 8f6f 	isb	sy
 8009356:	f3bf 8f4f 	dsb	sy
 800935a:	603b      	str	r3, [r7, #0]
}
 800935c:	bf00      	nop
 800935e:	bf00      	nop
 8009360:	e7fd      	b.n	800935e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009362:	f000 fa39 	bl	80097d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009366:	4b39      	ldr	r3, [pc, #228]	@ (800944c <xTaskResumeAll+0x118>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	3b01      	subs	r3, #1
 800936c:	4a37      	ldr	r2, [pc, #220]	@ (800944c <xTaskResumeAll+0x118>)
 800936e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009370:	4b36      	ldr	r3, [pc, #216]	@ (800944c <xTaskResumeAll+0x118>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d161      	bne.n	800943c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009378:	4b35      	ldr	r3, [pc, #212]	@ (8009450 <xTaskResumeAll+0x11c>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d05d      	beq.n	800943c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009380:	e02e      	b.n	80093e0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009382:	4b34      	ldr	r3, [pc, #208]	@ (8009454 <xTaskResumeAll+0x120>)
 8009384:	68db      	ldr	r3, [r3, #12]
 8009386:	68db      	ldr	r3, [r3, #12]
 8009388:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	3318      	adds	r3, #24
 800938e:	4618      	mov	r0, r3
 8009390:	f7ff fed4 	bl	800913c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	3304      	adds	r3, #4
 8009398:	4618      	mov	r0, r3
 800939a:	f7ff fecf 	bl	800913c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a2:	2201      	movs	r2, #1
 80093a4:	409a      	lsls	r2, r3
 80093a6:	4b2c      	ldr	r3, [pc, #176]	@ (8009458 <xTaskResumeAll+0x124>)
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4313      	orrs	r3, r2
 80093ac:	4a2a      	ldr	r2, [pc, #168]	@ (8009458 <xTaskResumeAll+0x124>)
 80093ae:	6013      	str	r3, [r2, #0]
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093b4:	4613      	mov	r3, r2
 80093b6:	009b      	lsls	r3, r3, #2
 80093b8:	4413      	add	r3, r2
 80093ba:	009b      	lsls	r3, r3, #2
 80093bc:	4a27      	ldr	r2, [pc, #156]	@ (800945c <xTaskResumeAll+0x128>)
 80093be:	441a      	add	r2, r3
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	3304      	adds	r3, #4
 80093c4:	4619      	mov	r1, r3
 80093c6:	4610      	mov	r0, r2
 80093c8:	f7ff fe94 	bl	80090f4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093d0:	4b23      	ldr	r3, [pc, #140]	@ (8009460 <xTaskResumeAll+0x12c>)
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093d6:	429a      	cmp	r2, r3
 80093d8:	d302      	bcc.n	80093e0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80093da:	4b22      	ldr	r3, [pc, #136]	@ (8009464 <xTaskResumeAll+0x130>)
 80093dc:	2201      	movs	r2, #1
 80093de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80093e0:	4b1c      	ldr	r3, [pc, #112]	@ (8009454 <xTaskResumeAll+0x120>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d1cc      	bne.n	8009382 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d001      	beq.n	80093f2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80093ee:	f000 f9b9 	bl	8009764 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80093f2:	4b1d      	ldr	r3, [pc, #116]	@ (8009468 <xTaskResumeAll+0x134>)
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d010      	beq.n	8009420 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80093fe:	f000 f837 	bl	8009470 <xTaskIncrementTick>
 8009402:	4603      	mov	r3, r0
 8009404:	2b00      	cmp	r3, #0
 8009406:	d002      	beq.n	800940e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009408:	4b16      	ldr	r3, [pc, #88]	@ (8009464 <xTaskResumeAll+0x130>)
 800940a:	2201      	movs	r2, #1
 800940c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	3b01      	subs	r3, #1
 8009412:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d1f1      	bne.n	80093fe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800941a:	4b13      	ldr	r3, [pc, #76]	@ (8009468 <xTaskResumeAll+0x134>)
 800941c:	2200      	movs	r2, #0
 800941e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009420:	4b10      	ldr	r3, [pc, #64]	@ (8009464 <xTaskResumeAll+0x130>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d009      	beq.n	800943c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009428:	2301      	movs	r3, #1
 800942a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800942c:	4b0f      	ldr	r3, [pc, #60]	@ (800946c <xTaskResumeAll+0x138>)
 800942e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009432:	601a      	str	r2, [r3, #0]
 8009434:	f3bf 8f4f 	dsb	sy
 8009438:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800943c:	f000 f9fe 	bl	800983c <vPortExitCritical>

	return xAlreadyYielded;
 8009440:	68bb      	ldr	r3, [r7, #8]
}
 8009442:	4618      	mov	r0, r3
 8009444:	3710      	adds	r7, #16
 8009446:	46bd      	mov	sp, r7
 8009448:	bd80      	pop	{r7, pc}
 800944a:	bf00      	nop
 800944c:	24000374 	.word	0x24000374
 8009450:	24000358 	.word	0x24000358
 8009454:	24000344 	.word	0x24000344
 8009458:	24000360 	.word	0x24000360
 800945c:	240002b0 	.word	0x240002b0
 8009460:	240002ac 	.word	0x240002ac
 8009464:	24000368 	.word	0x24000368
 8009468:	24000364 	.word	0x24000364
 800946c:	e000ed04 	.word	0xe000ed04

08009470 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b086      	sub	sp, #24
 8009474:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009476:	2300      	movs	r3, #0
 8009478:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800947a:	4b4f      	ldr	r3, [pc, #316]	@ (80095b8 <xTaskIncrementTick+0x148>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	2b00      	cmp	r3, #0
 8009480:	f040 808f 	bne.w	80095a2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009484:	4b4d      	ldr	r3, [pc, #308]	@ (80095bc <xTaskIncrementTick+0x14c>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	3301      	adds	r3, #1
 800948a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800948c:	4a4b      	ldr	r2, [pc, #300]	@ (80095bc <xTaskIncrementTick+0x14c>)
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d121      	bne.n	80094dc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009498:	4b49      	ldr	r3, [pc, #292]	@ (80095c0 <xTaskIncrementTick+0x150>)
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d00b      	beq.n	80094ba <xTaskIncrementTick+0x4a>
	__asm volatile
 80094a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a6:	f383 8811 	msr	BASEPRI, r3
 80094aa:	f3bf 8f6f 	isb	sy
 80094ae:	f3bf 8f4f 	dsb	sy
 80094b2:	603b      	str	r3, [r7, #0]
}
 80094b4:	bf00      	nop
 80094b6:	bf00      	nop
 80094b8:	e7fd      	b.n	80094b6 <xTaskIncrementTick+0x46>
 80094ba:	4b41      	ldr	r3, [pc, #260]	@ (80095c0 <xTaskIncrementTick+0x150>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	60fb      	str	r3, [r7, #12]
 80094c0:	4b40      	ldr	r3, [pc, #256]	@ (80095c4 <xTaskIncrementTick+0x154>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	4a3e      	ldr	r2, [pc, #248]	@ (80095c0 <xTaskIncrementTick+0x150>)
 80094c6:	6013      	str	r3, [r2, #0]
 80094c8:	4a3e      	ldr	r2, [pc, #248]	@ (80095c4 <xTaskIncrementTick+0x154>)
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	6013      	str	r3, [r2, #0]
 80094ce:	4b3e      	ldr	r3, [pc, #248]	@ (80095c8 <xTaskIncrementTick+0x158>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	3301      	adds	r3, #1
 80094d4:	4a3c      	ldr	r2, [pc, #240]	@ (80095c8 <xTaskIncrementTick+0x158>)
 80094d6:	6013      	str	r3, [r2, #0]
 80094d8:	f000 f944 	bl	8009764 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80094dc:	4b3b      	ldr	r3, [pc, #236]	@ (80095cc <xTaskIncrementTick+0x15c>)
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	693a      	ldr	r2, [r7, #16]
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d348      	bcc.n	8009578 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094e6:	4b36      	ldr	r3, [pc, #216]	@ (80095c0 <xTaskIncrementTick+0x150>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d104      	bne.n	80094fa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80094f0:	4b36      	ldr	r3, [pc, #216]	@ (80095cc <xTaskIncrementTick+0x15c>)
 80094f2:	f04f 32ff 	mov.w	r2, #4294967295
 80094f6:	601a      	str	r2, [r3, #0]
					break;
 80094f8:	e03e      	b.n	8009578 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094fa:	4b31      	ldr	r3, [pc, #196]	@ (80095c0 <xTaskIncrementTick+0x150>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	68db      	ldr	r3, [r3, #12]
 8009500:	68db      	ldr	r3, [r3, #12]
 8009502:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800950a:	693a      	ldr	r2, [r7, #16]
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	429a      	cmp	r2, r3
 8009510:	d203      	bcs.n	800951a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009512:	4a2e      	ldr	r2, [pc, #184]	@ (80095cc <xTaskIncrementTick+0x15c>)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009518:	e02e      	b.n	8009578 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	3304      	adds	r3, #4
 800951e:	4618      	mov	r0, r3
 8009520:	f7ff fe0c 	bl	800913c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009524:	68bb      	ldr	r3, [r7, #8]
 8009526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009528:	2b00      	cmp	r3, #0
 800952a:	d004      	beq.n	8009536 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	3318      	adds	r3, #24
 8009530:	4618      	mov	r0, r3
 8009532:	f7ff fe03 	bl	800913c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800953a:	2201      	movs	r2, #1
 800953c:	409a      	lsls	r2, r3
 800953e:	4b24      	ldr	r3, [pc, #144]	@ (80095d0 <xTaskIncrementTick+0x160>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4313      	orrs	r3, r2
 8009544:	4a22      	ldr	r2, [pc, #136]	@ (80095d0 <xTaskIncrementTick+0x160>)
 8009546:	6013      	str	r3, [r2, #0]
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800954c:	4613      	mov	r3, r2
 800954e:	009b      	lsls	r3, r3, #2
 8009550:	4413      	add	r3, r2
 8009552:	009b      	lsls	r3, r3, #2
 8009554:	4a1f      	ldr	r2, [pc, #124]	@ (80095d4 <xTaskIncrementTick+0x164>)
 8009556:	441a      	add	r2, r3
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	3304      	adds	r3, #4
 800955c:	4619      	mov	r1, r3
 800955e:	4610      	mov	r0, r2
 8009560:	f7ff fdc8 	bl	80090f4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009568:	4b1b      	ldr	r3, [pc, #108]	@ (80095d8 <xTaskIncrementTick+0x168>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800956e:	429a      	cmp	r2, r3
 8009570:	d3b9      	bcc.n	80094e6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009572:	2301      	movs	r3, #1
 8009574:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009576:	e7b6      	b.n	80094e6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009578:	4b17      	ldr	r3, [pc, #92]	@ (80095d8 <xTaskIncrementTick+0x168>)
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800957e:	4915      	ldr	r1, [pc, #84]	@ (80095d4 <xTaskIncrementTick+0x164>)
 8009580:	4613      	mov	r3, r2
 8009582:	009b      	lsls	r3, r3, #2
 8009584:	4413      	add	r3, r2
 8009586:	009b      	lsls	r3, r3, #2
 8009588:	440b      	add	r3, r1
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	2b01      	cmp	r3, #1
 800958e:	d901      	bls.n	8009594 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009590:	2301      	movs	r3, #1
 8009592:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009594:	4b11      	ldr	r3, [pc, #68]	@ (80095dc <xTaskIncrementTick+0x16c>)
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d007      	beq.n	80095ac <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800959c:	2301      	movs	r3, #1
 800959e:	617b      	str	r3, [r7, #20]
 80095a0:	e004      	b.n	80095ac <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80095a2:	4b0f      	ldr	r3, [pc, #60]	@ (80095e0 <xTaskIncrementTick+0x170>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	3301      	adds	r3, #1
 80095a8:	4a0d      	ldr	r2, [pc, #52]	@ (80095e0 <xTaskIncrementTick+0x170>)
 80095aa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80095ac:	697b      	ldr	r3, [r7, #20]
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3718      	adds	r7, #24
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	bf00      	nop
 80095b8:	24000374 	.word	0x24000374
 80095bc:	2400035c 	.word	0x2400035c
 80095c0:	2400033c 	.word	0x2400033c
 80095c4:	24000340 	.word	0x24000340
 80095c8:	2400036c 	.word	0x2400036c
 80095cc:	24000370 	.word	0x24000370
 80095d0:	24000360 	.word	0x24000360
 80095d4:	240002b0 	.word	0x240002b0
 80095d8:	240002ac 	.word	0x240002ac
 80095dc:	24000368 	.word	0x24000368
 80095e0:	24000364 	.word	0x24000364

080095e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80095e4:	b480      	push	{r7}
 80095e6:	b087      	sub	sp, #28
 80095e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80095ea:	4b27      	ldr	r3, [pc, #156]	@ (8009688 <vTaskSwitchContext+0xa4>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d003      	beq.n	80095fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80095f2:	4b26      	ldr	r3, [pc, #152]	@ (800968c <vTaskSwitchContext+0xa8>)
 80095f4:	2201      	movs	r2, #1
 80095f6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80095f8:	e040      	b.n	800967c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80095fa:	4b24      	ldr	r3, [pc, #144]	@ (800968c <vTaskSwitchContext+0xa8>)
 80095fc:	2200      	movs	r2, #0
 80095fe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009600:	4b23      	ldr	r3, [pc, #140]	@ (8009690 <vTaskSwitchContext+0xac>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	fab3 f383 	clz	r3, r3
 800960c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800960e:	7afb      	ldrb	r3, [r7, #11]
 8009610:	f1c3 031f 	rsb	r3, r3, #31
 8009614:	617b      	str	r3, [r7, #20]
 8009616:	491f      	ldr	r1, [pc, #124]	@ (8009694 <vTaskSwitchContext+0xb0>)
 8009618:	697a      	ldr	r2, [r7, #20]
 800961a:	4613      	mov	r3, r2
 800961c:	009b      	lsls	r3, r3, #2
 800961e:	4413      	add	r3, r2
 8009620:	009b      	lsls	r3, r3, #2
 8009622:	440b      	add	r3, r1
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d10b      	bne.n	8009642 <vTaskSwitchContext+0x5e>
	__asm volatile
 800962a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800962e:	f383 8811 	msr	BASEPRI, r3
 8009632:	f3bf 8f6f 	isb	sy
 8009636:	f3bf 8f4f 	dsb	sy
 800963a:	607b      	str	r3, [r7, #4]
}
 800963c:	bf00      	nop
 800963e:	bf00      	nop
 8009640:	e7fd      	b.n	800963e <vTaskSwitchContext+0x5a>
 8009642:	697a      	ldr	r2, [r7, #20]
 8009644:	4613      	mov	r3, r2
 8009646:	009b      	lsls	r3, r3, #2
 8009648:	4413      	add	r3, r2
 800964a:	009b      	lsls	r3, r3, #2
 800964c:	4a11      	ldr	r2, [pc, #68]	@ (8009694 <vTaskSwitchContext+0xb0>)
 800964e:	4413      	add	r3, r2
 8009650:	613b      	str	r3, [r7, #16]
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	685b      	ldr	r3, [r3, #4]
 8009656:	685a      	ldr	r2, [r3, #4]
 8009658:	693b      	ldr	r3, [r7, #16]
 800965a:	605a      	str	r2, [r3, #4]
 800965c:	693b      	ldr	r3, [r7, #16]
 800965e:	685a      	ldr	r2, [r3, #4]
 8009660:	693b      	ldr	r3, [r7, #16]
 8009662:	3308      	adds	r3, #8
 8009664:	429a      	cmp	r2, r3
 8009666:	d104      	bne.n	8009672 <vTaskSwitchContext+0x8e>
 8009668:	693b      	ldr	r3, [r7, #16]
 800966a:	685b      	ldr	r3, [r3, #4]
 800966c:	685a      	ldr	r2, [r3, #4]
 800966e:	693b      	ldr	r3, [r7, #16]
 8009670:	605a      	str	r2, [r3, #4]
 8009672:	693b      	ldr	r3, [r7, #16]
 8009674:	685b      	ldr	r3, [r3, #4]
 8009676:	68db      	ldr	r3, [r3, #12]
 8009678:	4a07      	ldr	r2, [pc, #28]	@ (8009698 <vTaskSwitchContext+0xb4>)
 800967a:	6013      	str	r3, [r2, #0]
}
 800967c:	bf00      	nop
 800967e:	371c      	adds	r7, #28
 8009680:	46bd      	mov	sp, r7
 8009682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009686:	4770      	bx	lr
 8009688:	24000374 	.word	0x24000374
 800968c:	24000368 	.word	0x24000368
 8009690:	24000360 	.word	0x24000360
 8009694:	240002b0 	.word	0x240002b0
 8009698:	240002ac 	.word	0x240002ac

0800969c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b086      	sub	sp, #24
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	68db      	ldr	r3, [r3, #12]
 80096a8:	68db      	ldr	r3, [r3, #12]
 80096aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d10b      	bne.n	80096ca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80096b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096b6:	f383 8811 	msr	BASEPRI, r3
 80096ba:	f3bf 8f6f 	isb	sy
 80096be:	f3bf 8f4f 	dsb	sy
 80096c2:	60fb      	str	r3, [r7, #12]
}
 80096c4:	bf00      	nop
 80096c6:	bf00      	nop
 80096c8:	e7fd      	b.n	80096c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80096ca:	693b      	ldr	r3, [r7, #16]
 80096cc:	3318      	adds	r3, #24
 80096ce:	4618      	mov	r0, r3
 80096d0:	f7ff fd34 	bl	800913c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096d4:	4b1d      	ldr	r3, [pc, #116]	@ (800974c <xTaskRemoveFromEventList+0xb0>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d11c      	bne.n	8009716 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	3304      	adds	r3, #4
 80096e0:	4618      	mov	r0, r3
 80096e2:	f7ff fd2b 	bl	800913c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ea:	2201      	movs	r2, #1
 80096ec:	409a      	lsls	r2, r3
 80096ee:	4b18      	ldr	r3, [pc, #96]	@ (8009750 <xTaskRemoveFromEventList+0xb4>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	4313      	orrs	r3, r2
 80096f4:	4a16      	ldr	r2, [pc, #88]	@ (8009750 <xTaskRemoveFromEventList+0xb4>)
 80096f6:	6013      	str	r3, [r2, #0]
 80096f8:	693b      	ldr	r3, [r7, #16]
 80096fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096fc:	4613      	mov	r3, r2
 80096fe:	009b      	lsls	r3, r3, #2
 8009700:	4413      	add	r3, r2
 8009702:	009b      	lsls	r3, r3, #2
 8009704:	4a13      	ldr	r2, [pc, #76]	@ (8009754 <xTaskRemoveFromEventList+0xb8>)
 8009706:	441a      	add	r2, r3
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	3304      	adds	r3, #4
 800970c:	4619      	mov	r1, r3
 800970e:	4610      	mov	r0, r2
 8009710:	f7ff fcf0 	bl	80090f4 <vListInsertEnd>
 8009714:	e005      	b.n	8009722 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	3318      	adds	r3, #24
 800971a:	4619      	mov	r1, r3
 800971c:	480e      	ldr	r0, [pc, #56]	@ (8009758 <xTaskRemoveFromEventList+0xbc>)
 800971e:	f7ff fce9 	bl	80090f4 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009722:	693b      	ldr	r3, [r7, #16]
 8009724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009726:	4b0d      	ldr	r3, [pc, #52]	@ (800975c <xTaskRemoveFromEventList+0xc0>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800972c:	429a      	cmp	r2, r3
 800972e:	d905      	bls.n	800973c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009730:	2301      	movs	r3, #1
 8009732:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009734:	4b0a      	ldr	r3, [pc, #40]	@ (8009760 <xTaskRemoveFromEventList+0xc4>)
 8009736:	2201      	movs	r2, #1
 8009738:	601a      	str	r2, [r3, #0]
 800973a:	e001      	b.n	8009740 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800973c:	2300      	movs	r3, #0
 800973e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009740:	697b      	ldr	r3, [r7, #20]
}
 8009742:	4618      	mov	r0, r3
 8009744:	3718      	adds	r7, #24
 8009746:	46bd      	mov	sp, r7
 8009748:	bd80      	pop	{r7, pc}
 800974a:	bf00      	nop
 800974c:	24000374 	.word	0x24000374
 8009750:	24000360 	.word	0x24000360
 8009754:	240002b0 	.word	0x240002b0
 8009758:	24000344 	.word	0x24000344
 800975c:	240002ac 	.word	0x240002ac
 8009760:	24000368 	.word	0x24000368

08009764 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009764:	b480      	push	{r7}
 8009766:	b083      	sub	sp, #12
 8009768:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800976a:	4b0c      	ldr	r3, [pc, #48]	@ (800979c <prvResetNextTaskUnblockTime+0x38>)
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d104      	bne.n	800977e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009774:	4b0a      	ldr	r3, [pc, #40]	@ (80097a0 <prvResetNextTaskUnblockTime+0x3c>)
 8009776:	f04f 32ff 	mov.w	r2, #4294967295
 800977a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800977c:	e008      	b.n	8009790 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800977e:	4b07      	ldr	r3, [pc, #28]	@ (800979c <prvResetNextTaskUnblockTime+0x38>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	68db      	ldr	r3, [r3, #12]
 8009784:	68db      	ldr	r3, [r3, #12]
 8009786:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	685b      	ldr	r3, [r3, #4]
 800978c:	4a04      	ldr	r2, [pc, #16]	@ (80097a0 <prvResetNextTaskUnblockTime+0x3c>)
 800978e:	6013      	str	r3, [r2, #0]
}
 8009790:	bf00      	nop
 8009792:	370c      	adds	r7, #12
 8009794:	46bd      	mov	sp, r7
 8009796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979a:	4770      	bx	lr
 800979c:	2400033c 	.word	0x2400033c
 80097a0:	24000370 	.word	0x24000370
	...

080097b0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80097b0:	4b07      	ldr	r3, [pc, #28]	@ (80097d0 <pxCurrentTCBConst2>)
 80097b2:	6819      	ldr	r1, [r3, #0]
 80097b4:	6808      	ldr	r0, [r1, #0]
 80097b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097ba:	f380 8809 	msr	PSP, r0
 80097be:	f3bf 8f6f 	isb	sy
 80097c2:	f04f 0000 	mov.w	r0, #0
 80097c6:	f380 8811 	msr	BASEPRI, r0
 80097ca:	4770      	bx	lr
 80097cc:	f3af 8000 	nop.w

080097d0 <pxCurrentTCBConst2>:
 80097d0:	240002ac 	.word	0x240002ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80097d4:	bf00      	nop
 80097d6:	bf00      	nop

080097d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80097d8:	b480      	push	{r7}
 80097da:	b083      	sub	sp, #12
 80097dc:	af00      	add	r7, sp, #0
	__asm volatile
 80097de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097e2:	f383 8811 	msr	BASEPRI, r3
 80097e6:	f3bf 8f6f 	isb	sy
 80097ea:	f3bf 8f4f 	dsb	sy
 80097ee:	607b      	str	r3, [r7, #4]
}
 80097f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80097f2:	4b10      	ldr	r3, [pc, #64]	@ (8009834 <vPortEnterCritical+0x5c>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	3301      	adds	r3, #1
 80097f8:	4a0e      	ldr	r2, [pc, #56]	@ (8009834 <vPortEnterCritical+0x5c>)
 80097fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80097fc:	4b0d      	ldr	r3, [pc, #52]	@ (8009834 <vPortEnterCritical+0x5c>)
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	2b01      	cmp	r3, #1
 8009802:	d110      	bne.n	8009826 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009804:	4b0c      	ldr	r3, [pc, #48]	@ (8009838 <vPortEnterCritical+0x60>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	b2db      	uxtb	r3, r3
 800980a:	2b00      	cmp	r3, #0
 800980c:	d00b      	beq.n	8009826 <vPortEnterCritical+0x4e>
	__asm volatile
 800980e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009812:	f383 8811 	msr	BASEPRI, r3
 8009816:	f3bf 8f6f 	isb	sy
 800981a:	f3bf 8f4f 	dsb	sy
 800981e:	603b      	str	r3, [r7, #0]
}
 8009820:	bf00      	nop
 8009822:	bf00      	nop
 8009824:	e7fd      	b.n	8009822 <vPortEnterCritical+0x4a>
	}
}
 8009826:	bf00      	nop
 8009828:	370c      	adds	r7, #12
 800982a:	46bd      	mov	sp, r7
 800982c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009830:	4770      	bx	lr
 8009832:	bf00      	nop
 8009834:	24000010 	.word	0x24000010
 8009838:	e000ed04 	.word	0xe000ed04

0800983c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800983c:	b480      	push	{r7}
 800983e:	b083      	sub	sp, #12
 8009840:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009842:	4b12      	ldr	r3, [pc, #72]	@ (800988c <vPortExitCritical+0x50>)
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d10b      	bne.n	8009862 <vPortExitCritical+0x26>
	__asm volatile
 800984a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800984e:	f383 8811 	msr	BASEPRI, r3
 8009852:	f3bf 8f6f 	isb	sy
 8009856:	f3bf 8f4f 	dsb	sy
 800985a:	607b      	str	r3, [r7, #4]
}
 800985c:	bf00      	nop
 800985e:	bf00      	nop
 8009860:	e7fd      	b.n	800985e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009862:	4b0a      	ldr	r3, [pc, #40]	@ (800988c <vPortExitCritical+0x50>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	3b01      	subs	r3, #1
 8009868:	4a08      	ldr	r2, [pc, #32]	@ (800988c <vPortExitCritical+0x50>)
 800986a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800986c:	4b07      	ldr	r3, [pc, #28]	@ (800988c <vPortExitCritical+0x50>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d105      	bne.n	8009880 <vPortExitCritical+0x44>
 8009874:	2300      	movs	r3, #0
 8009876:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800987e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009880:	bf00      	nop
 8009882:	370c      	adds	r7, #12
 8009884:	46bd      	mov	sp, r7
 8009886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988a:	4770      	bx	lr
 800988c:	24000010 	.word	0x24000010

08009890 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009890:	f3ef 8009 	mrs	r0, PSP
 8009894:	f3bf 8f6f 	isb	sy
 8009898:	4b15      	ldr	r3, [pc, #84]	@ (80098f0 <pxCurrentTCBConst>)
 800989a:	681a      	ldr	r2, [r3, #0]
 800989c:	f01e 0f10 	tst.w	lr, #16
 80098a0:	bf08      	it	eq
 80098a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80098a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098aa:	6010      	str	r0, [r2, #0]
 80098ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80098b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80098b4:	f380 8811 	msr	BASEPRI, r0
 80098b8:	f3bf 8f4f 	dsb	sy
 80098bc:	f3bf 8f6f 	isb	sy
 80098c0:	f7ff fe90 	bl	80095e4 <vTaskSwitchContext>
 80098c4:	f04f 0000 	mov.w	r0, #0
 80098c8:	f380 8811 	msr	BASEPRI, r0
 80098cc:	bc09      	pop	{r0, r3}
 80098ce:	6819      	ldr	r1, [r3, #0]
 80098d0:	6808      	ldr	r0, [r1, #0]
 80098d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098d6:	f01e 0f10 	tst.w	lr, #16
 80098da:	bf08      	it	eq
 80098dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80098e0:	f380 8809 	msr	PSP, r0
 80098e4:	f3bf 8f6f 	isb	sy
 80098e8:	4770      	bx	lr
 80098ea:	bf00      	nop
 80098ec:	f3af 8000 	nop.w

080098f0 <pxCurrentTCBConst>:
 80098f0:	240002ac 	.word	0x240002ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80098f4:	bf00      	nop
 80098f6:	bf00      	nop

080098f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b082      	sub	sp, #8
 80098fc:	af00      	add	r7, sp, #0
	__asm volatile
 80098fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009902:	f383 8811 	msr	BASEPRI, r3
 8009906:	f3bf 8f6f 	isb	sy
 800990a:	f3bf 8f4f 	dsb	sy
 800990e:	607b      	str	r3, [r7, #4]
}
 8009910:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009912:	f7ff fdad 	bl	8009470 <xTaskIncrementTick>
 8009916:	4603      	mov	r3, r0
 8009918:	2b00      	cmp	r3, #0
 800991a:	d003      	beq.n	8009924 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800991c:	4b06      	ldr	r3, [pc, #24]	@ (8009938 <SysTick_Handler+0x40>)
 800991e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009922:	601a      	str	r2, [r3, #0]
 8009924:	2300      	movs	r3, #0
 8009926:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	f383 8811 	msr	BASEPRI, r3
}
 800992e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009930:	bf00      	nop
 8009932:	3708      	adds	r7, #8
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}
 8009938:	e000ed04 	.word	0xe000ed04

0800993c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800993c:	b580      	push	{r7, lr}
 800993e:	b08a      	sub	sp, #40	@ 0x28
 8009940:	af00      	add	r7, sp, #0
 8009942:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009944:	2300      	movs	r3, #0
 8009946:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009948:	f7ff fce6 	bl	8009318 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800994c:	4b5c      	ldr	r3, [pc, #368]	@ (8009ac0 <pvPortMalloc+0x184>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d101      	bne.n	8009958 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009954:	f000 f8c0 	bl	8009ad8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009958:	4b5a      	ldr	r3, [pc, #360]	@ (8009ac4 <pvPortMalloc+0x188>)
 800995a:	681a      	ldr	r2, [r3, #0]
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	4013      	ands	r3, r2
 8009960:	2b00      	cmp	r3, #0
 8009962:	f040 8095 	bne.w	8009a90 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d01e      	beq.n	80099aa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800996c:	2208      	movs	r2, #8
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	4413      	add	r3, r2
 8009972:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	f003 0307 	and.w	r3, r3, #7
 800997a:	2b00      	cmp	r3, #0
 800997c:	d015      	beq.n	80099aa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f023 0307 	bic.w	r3, r3, #7
 8009984:	3308      	adds	r3, #8
 8009986:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	f003 0307 	and.w	r3, r3, #7
 800998e:	2b00      	cmp	r3, #0
 8009990:	d00b      	beq.n	80099aa <pvPortMalloc+0x6e>
	__asm volatile
 8009992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009996:	f383 8811 	msr	BASEPRI, r3
 800999a:	f3bf 8f6f 	isb	sy
 800999e:	f3bf 8f4f 	dsb	sy
 80099a2:	617b      	str	r3, [r7, #20]
}
 80099a4:	bf00      	nop
 80099a6:	bf00      	nop
 80099a8:	e7fd      	b.n	80099a6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d06f      	beq.n	8009a90 <pvPortMalloc+0x154>
 80099b0:	4b45      	ldr	r3, [pc, #276]	@ (8009ac8 <pvPortMalloc+0x18c>)
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	687a      	ldr	r2, [r7, #4]
 80099b6:	429a      	cmp	r2, r3
 80099b8:	d86a      	bhi.n	8009a90 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80099ba:	4b44      	ldr	r3, [pc, #272]	@ (8009acc <pvPortMalloc+0x190>)
 80099bc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80099be:	4b43      	ldr	r3, [pc, #268]	@ (8009acc <pvPortMalloc+0x190>)
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80099c4:	e004      	b.n	80099d0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80099c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80099ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80099d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099d2:	685b      	ldr	r3, [r3, #4]
 80099d4:	687a      	ldr	r2, [r7, #4]
 80099d6:	429a      	cmp	r2, r3
 80099d8:	d903      	bls.n	80099e2 <pvPortMalloc+0xa6>
 80099da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d1f1      	bne.n	80099c6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80099e2:	4b37      	ldr	r3, [pc, #220]	@ (8009ac0 <pvPortMalloc+0x184>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099e8:	429a      	cmp	r2, r3
 80099ea:	d051      	beq.n	8009a90 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80099ec:	6a3b      	ldr	r3, [r7, #32]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	2208      	movs	r2, #8
 80099f2:	4413      	add	r3, r2
 80099f4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80099f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f8:	681a      	ldr	r2, [r3, #0]
 80099fa:	6a3b      	ldr	r3, [r7, #32]
 80099fc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80099fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a00:	685a      	ldr	r2, [r3, #4]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	1ad2      	subs	r2, r2, r3
 8009a06:	2308      	movs	r3, #8
 8009a08:	005b      	lsls	r3, r3, #1
 8009a0a:	429a      	cmp	r2, r3
 8009a0c:	d920      	bls.n	8009a50 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009a0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	4413      	add	r3, r2
 8009a14:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a16:	69bb      	ldr	r3, [r7, #24]
 8009a18:	f003 0307 	and.w	r3, r3, #7
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d00b      	beq.n	8009a38 <pvPortMalloc+0xfc>
	__asm volatile
 8009a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a24:	f383 8811 	msr	BASEPRI, r3
 8009a28:	f3bf 8f6f 	isb	sy
 8009a2c:	f3bf 8f4f 	dsb	sy
 8009a30:	613b      	str	r3, [r7, #16]
}
 8009a32:	bf00      	nop
 8009a34:	bf00      	nop
 8009a36:	e7fd      	b.n	8009a34 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009a38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a3a:	685a      	ldr	r2, [r3, #4]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	1ad2      	subs	r2, r2, r3
 8009a40:	69bb      	ldr	r3, [r7, #24]
 8009a42:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a46:	687a      	ldr	r2, [r7, #4]
 8009a48:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009a4a:	69b8      	ldr	r0, [r7, #24]
 8009a4c:	f000 f8a6 	bl	8009b9c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009a50:	4b1d      	ldr	r3, [pc, #116]	@ (8009ac8 <pvPortMalloc+0x18c>)
 8009a52:	681a      	ldr	r2, [r3, #0]
 8009a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a56:	685b      	ldr	r3, [r3, #4]
 8009a58:	1ad3      	subs	r3, r2, r3
 8009a5a:	4a1b      	ldr	r2, [pc, #108]	@ (8009ac8 <pvPortMalloc+0x18c>)
 8009a5c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8009ac8 <pvPortMalloc+0x18c>)
 8009a60:	681a      	ldr	r2, [r3, #0]
 8009a62:	4b1b      	ldr	r3, [pc, #108]	@ (8009ad0 <pvPortMalloc+0x194>)
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	429a      	cmp	r2, r3
 8009a68:	d203      	bcs.n	8009a72 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009a6a:	4b17      	ldr	r3, [pc, #92]	@ (8009ac8 <pvPortMalloc+0x18c>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	4a18      	ldr	r2, [pc, #96]	@ (8009ad0 <pvPortMalloc+0x194>)
 8009a70:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a74:	685a      	ldr	r2, [r3, #4]
 8009a76:	4b13      	ldr	r3, [pc, #76]	@ (8009ac4 <pvPortMalloc+0x188>)
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	431a      	orrs	r2, r3
 8009a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a82:	2200      	movs	r2, #0
 8009a84:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009a86:	4b13      	ldr	r3, [pc, #76]	@ (8009ad4 <pvPortMalloc+0x198>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	3301      	adds	r3, #1
 8009a8c:	4a11      	ldr	r2, [pc, #68]	@ (8009ad4 <pvPortMalloc+0x198>)
 8009a8e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009a90:	f7ff fc50 	bl	8009334 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a94:	69fb      	ldr	r3, [r7, #28]
 8009a96:	f003 0307 	and.w	r3, r3, #7
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d00b      	beq.n	8009ab6 <pvPortMalloc+0x17a>
	__asm volatile
 8009a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aa2:	f383 8811 	msr	BASEPRI, r3
 8009aa6:	f3bf 8f6f 	isb	sy
 8009aaa:	f3bf 8f4f 	dsb	sy
 8009aae:	60fb      	str	r3, [r7, #12]
}
 8009ab0:	bf00      	nop
 8009ab2:	bf00      	nop
 8009ab4:	e7fd      	b.n	8009ab2 <pvPortMalloc+0x176>
	return pvReturn;
 8009ab6:	69fb      	ldr	r3, [r7, #28]
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3728      	adds	r7, #40	@ 0x28
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}
 8009ac0:	24003f80 	.word	0x24003f80
 8009ac4:	24003f90 	.word	0x24003f90
 8009ac8:	24003f84 	.word	0x24003f84
 8009acc:	24003f78 	.word	0x24003f78
 8009ad0:	24003f88 	.word	0x24003f88
 8009ad4:	24003f8c 	.word	0x24003f8c

08009ad8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009ad8:	b480      	push	{r7}
 8009ada:	b085      	sub	sp, #20
 8009adc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009ade:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009ae2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009ae4:	4b27      	ldr	r3, [pc, #156]	@ (8009b84 <prvHeapInit+0xac>)
 8009ae6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	f003 0307 	and.w	r3, r3, #7
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d00c      	beq.n	8009b0c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	3307      	adds	r3, #7
 8009af6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	f023 0307 	bic.w	r3, r3, #7
 8009afe:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009b00:	68ba      	ldr	r2, [r7, #8]
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	1ad3      	subs	r3, r2, r3
 8009b06:	4a1f      	ldr	r2, [pc, #124]	@ (8009b84 <prvHeapInit+0xac>)
 8009b08:	4413      	add	r3, r2
 8009b0a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009b10:	4a1d      	ldr	r2, [pc, #116]	@ (8009b88 <prvHeapInit+0xb0>)
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009b16:	4b1c      	ldr	r3, [pc, #112]	@ (8009b88 <prvHeapInit+0xb0>)
 8009b18:	2200      	movs	r2, #0
 8009b1a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	68ba      	ldr	r2, [r7, #8]
 8009b20:	4413      	add	r3, r2
 8009b22:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009b24:	2208      	movs	r2, #8
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	1a9b      	subs	r3, r3, r2
 8009b2a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	f023 0307 	bic.w	r3, r3, #7
 8009b32:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	4a15      	ldr	r2, [pc, #84]	@ (8009b8c <prvHeapInit+0xb4>)
 8009b38:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009b3a:	4b14      	ldr	r3, [pc, #80]	@ (8009b8c <prvHeapInit+0xb4>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009b42:	4b12      	ldr	r3, [pc, #72]	@ (8009b8c <prvHeapInit+0xb4>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	2200      	movs	r2, #0
 8009b48:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	68fa      	ldr	r2, [r7, #12]
 8009b52:	1ad2      	subs	r2, r2, r3
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009b58:	4b0c      	ldr	r3, [pc, #48]	@ (8009b8c <prvHeapInit+0xb4>)
 8009b5a:	681a      	ldr	r2, [r3, #0]
 8009b5c:	683b      	ldr	r3, [r7, #0]
 8009b5e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	685b      	ldr	r3, [r3, #4]
 8009b64:	4a0a      	ldr	r2, [pc, #40]	@ (8009b90 <prvHeapInit+0xb8>)
 8009b66:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009b68:	683b      	ldr	r3, [r7, #0]
 8009b6a:	685b      	ldr	r3, [r3, #4]
 8009b6c:	4a09      	ldr	r2, [pc, #36]	@ (8009b94 <prvHeapInit+0xbc>)
 8009b6e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009b70:	4b09      	ldr	r3, [pc, #36]	@ (8009b98 <prvHeapInit+0xc0>)
 8009b72:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009b76:	601a      	str	r2, [r3, #0]
}
 8009b78:	bf00      	nop
 8009b7a:	3714      	adds	r7, #20
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b82:	4770      	bx	lr
 8009b84:	24000378 	.word	0x24000378
 8009b88:	24003f78 	.word	0x24003f78
 8009b8c:	24003f80 	.word	0x24003f80
 8009b90:	24003f88 	.word	0x24003f88
 8009b94:	24003f84 	.word	0x24003f84
 8009b98:	24003f90 	.word	0x24003f90

08009b9c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	b085      	sub	sp, #20
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009ba4:	4b28      	ldr	r3, [pc, #160]	@ (8009c48 <prvInsertBlockIntoFreeList+0xac>)
 8009ba6:	60fb      	str	r3, [r7, #12]
 8009ba8:	e002      	b.n	8009bb0 <prvInsertBlockIntoFreeList+0x14>
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	60fb      	str	r3, [r7, #12]
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	687a      	ldr	r2, [r7, #4]
 8009bb6:	429a      	cmp	r2, r3
 8009bb8:	d8f7      	bhi.n	8009baa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	685b      	ldr	r3, [r3, #4]
 8009bc2:	68ba      	ldr	r2, [r7, #8]
 8009bc4:	4413      	add	r3, r2
 8009bc6:	687a      	ldr	r2, [r7, #4]
 8009bc8:	429a      	cmp	r2, r3
 8009bca:	d108      	bne.n	8009bde <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	685a      	ldr	r2, [r3, #4]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	441a      	add	r2, r3
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	685b      	ldr	r3, [r3, #4]
 8009be6:	68ba      	ldr	r2, [r7, #8]
 8009be8:	441a      	add	r2, r3
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	429a      	cmp	r2, r3
 8009bf0:	d118      	bne.n	8009c24 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681a      	ldr	r2, [r3, #0]
 8009bf6:	4b15      	ldr	r3, [pc, #84]	@ (8009c4c <prvInsertBlockIntoFreeList+0xb0>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d00d      	beq.n	8009c1a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	685a      	ldr	r2, [r3, #4]
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	685b      	ldr	r3, [r3, #4]
 8009c08:	441a      	add	r2, r3
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	681a      	ldr	r2, [r3, #0]
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	601a      	str	r2, [r3, #0]
 8009c18:	e008      	b.n	8009c2c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8009c4c <prvInsertBlockIntoFreeList+0xb0>)
 8009c1c:	681a      	ldr	r2, [r3, #0]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	601a      	str	r2, [r3, #0]
 8009c22:	e003      	b.n	8009c2c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681a      	ldr	r2, [r3, #0]
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009c2c:	68fa      	ldr	r2, [r7, #12]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	429a      	cmp	r2, r3
 8009c32:	d002      	beq.n	8009c3a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	687a      	ldr	r2, [r7, #4]
 8009c38:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c3a:	bf00      	nop
 8009c3c:	3714      	adds	r7, #20
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c44:	4770      	bx	lr
 8009c46:	bf00      	nop
 8009c48:	24003f78 	.word	0x24003f78
 8009c4c:	24003f80 	.word	0x24003f80

08009c50 <malloc>:
 8009c50:	4b02      	ldr	r3, [pc, #8]	@ (8009c5c <malloc+0xc>)
 8009c52:	4601      	mov	r1, r0
 8009c54:	6818      	ldr	r0, [r3, #0]
 8009c56:	f000 b825 	b.w	8009ca4 <_malloc_r>
 8009c5a:	bf00      	nop
 8009c5c:	24000014 	.word	0x24000014

08009c60 <sbrk_aligned>:
 8009c60:	b570      	push	{r4, r5, r6, lr}
 8009c62:	4e0f      	ldr	r6, [pc, #60]	@ (8009ca0 <sbrk_aligned+0x40>)
 8009c64:	460c      	mov	r4, r1
 8009c66:	6831      	ldr	r1, [r6, #0]
 8009c68:	4605      	mov	r5, r0
 8009c6a:	b911      	cbnz	r1, 8009c72 <sbrk_aligned+0x12>
 8009c6c:	f000 f8ae 	bl	8009dcc <_sbrk_r>
 8009c70:	6030      	str	r0, [r6, #0]
 8009c72:	4621      	mov	r1, r4
 8009c74:	4628      	mov	r0, r5
 8009c76:	f000 f8a9 	bl	8009dcc <_sbrk_r>
 8009c7a:	1c43      	adds	r3, r0, #1
 8009c7c:	d103      	bne.n	8009c86 <sbrk_aligned+0x26>
 8009c7e:	f04f 34ff 	mov.w	r4, #4294967295
 8009c82:	4620      	mov	r0, r4
 8009c84:	bd70      	pop	{r4, r5, r6, pc}
 8009c86:	1cc4      	adds	r4, r0, #3
 8009c88:	f024 0403 	bic.w	r4, r4, #3
 8009c8c:	42a0      	cmp	r0, r4
 8009c8e:	d0f8      	beq.n	8009c82 <sbrk_aligned+0x22>
 8009c90:	1a21      	subs	r1, r4, r0
 8009c92:	4628      	mov	r0, r5
 8009c94:	f000 f89a 	bl	8009dcc <_sbrk_r>
 8009c98:	3001      	adds	r0, #1
 8009c9a:	d1f2      	bne.n	8009c82 <sbrk_aligned+0x22>
 8009c9c:	e7ef      	b.n	8009c7e <sbrk_aligned+0x1e>
 8009c9e:	bf00      	nop
 8009ca0:	24003f94 	.word	0x24003f94

08009ca4 <_malloc_r>:
 8009ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ca8:	1ccd      	adds	r5, r1, #3
 8009caa:	f025 0503 	bic.w	r5, r5, #3
 8009cae:	3508      	adds	r5, #8
 8009cb0:	2d0c      	cmp	r5, #12
 8009cb2:	bf38      	it	cc
 8009cb4:	250c      	movcc	r5, #12
 8009cb6:	2d00      	cmp	r5, #0
 8009cb8:	4606      	mov	r6, r0
 8009cba:	db01      	blt.n	8009cc0 <_malloc_r+0x1c>
 8009cbc:	42a9      	cmp	r1, r5
 8009cbe:	d904      	bls.n	8009cca <_malloc_r+0x26>
 8009cc0:	230c      	movs	r3, #12
 8009cc2:	6033      	str	r3, [r6, #0]
 8009cc4:	2000      	movs	r0, #0
 8009cc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009da0 <_malloc_r+0xfc>
 8009cce:	f000 f869 	bl	8009da4 <__malloc_lock>
 8009cd2:	f8d8 3000 	ldr.w	r3, [r8]
 8009cd6:	461c      	mov	r4, r3
 8009cd8:	bb44      	cbnz	r4, 8009d2c <_malloc_r+0x88>
 8009cda:	4629      	mov	r1, r5
 8009cdc:	4630      	mov	r0, r6
 8009cde:	f7ff ffbf 	bl	8009c60 <sbrk_aligned>
 8009ce2:	1c43      	adds	r3, r0, #1
 8009ce4:	4604      	mov	r4, r0
 8009ce6:	d158      	bne.n	8009d9a <_malloc_r+0xf6>
 8009ce8:	f8d8 4000 	ldr.w	r4, [r8]
 8009cec:	4627      	mov	r7, r4
 8009cee:	2f00      	cmp	r7, #0
 8009cf0:	d143      	bne.n	8009d7a <_malloc_r+0xd6>
 8009cf2:	2c00      	cmp	r4, #0
 8009cf4:	d04b      	beq.n	8009d8e <_malloc_r+0xea>
 8009cf6:	6823      	ldr	r3, [r4, #0]
 8009cf8:	4639      	mov	r1, r7
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	eb04 0903 	add.w	r9, r4, r3
 8009d00:	f000 f864 	bl	8009dcc <_sbrk_r>
 8009d04:	4581      	cmp	r9, r0
 8009d06:	d142      	bne.n	8009d8e <_malloc_r+0xea>
 8009d08:	6821      	ldr	r1, [r4, #0]
 8009d0a:	1a6d      	subs	r5, r5, r1
 8009d0c:	4629      	mov	r1, r5
 8009d0e:	4630      	mov	r0, r6
 8009d10:	f7ff ffa6 	bl	8009c60 <sbrk_aligned>
 8009d14:	3001      	adds	r0, #1
 8009d16:	d03a      	beq.n	8009d8e <_malloc_r+0xea>
 8009d18:	6823      	ldr	r3, [r4, #0]
 8009d1a:	442b      	add	r3, r5
 8009d1c:	6023      	str	r3, [r4, #0]
 8009d1e:	f8d8 3000 	ldr.w	r3, [r8]
 8009d22:	685a      	ldr	r2, [r3, #4]
 8009d24:	bb62      	cbnz	r2, 8009d80 <_malloc_r+0xdc>
 8009d26:	f8c8 7000 	str.w	r7, [r8]
 8009d2a:	e00f      	b.n	8009d4c <_malloc_r+0xa8>
 8009d2c:	6822      	ldr	r2, [r4, #0]
 8009d2e:	1b52      	subs	r2, r2, r5
 8009d30:	d420      	bmi.n	8009d74 <_malloc_r+0xd0>
 8009d32:	2a0b      	cmp	r2, #11
 8009d34:	d917      	bls.n	8009d66 <_malloc_r+0xc2>
 8009d36:	1961      	adds	r1, r4, r5
 8009d38:	42a3      	cmp	r3, r4
 8009d3a:	6025      	str	r5, [r4, #0]
 8009d3c:	bf18      	it	ne
 8009d3e:	6059      	strne	r1, [r3, #4]
 8009d40:	6863      	ldr	r3, [r4, #4]
 8009d42:	bf08      	it	eq
 8009d44:	f8c8 1000 	streq.w	r1, [r8]
 8009d48:	5162      	str	r2, [r4, r5]
 8009d4a:	604b      	str	r3, [r1, #4]
 8009d4c:	4630      	mov	r0, r6
 8009d4e:	f000 f82f 	bl	8009db0 <__malloc_unlock>
 8009d52:	f104 000b 	add.w	r0, r4, #11
 8009d56:	1d23      	adds	r3, r4, #4
 8009d58:	f020 0007 	bic.w	r0, r0, #7
 8009d5c:	1ac2      	subs	r2, r0, r3
 8009d5e:	bf1c      	itt	ne
 8009d60:	1a1b      	subne	r3, r3, r0
 8009d62:	50a3      	strne	r3, [r4, r2]
 8009d64:	e7af      	b.n	8009cc6 <_malloc_r+0x22>
 8009d66:	6862      	ldr	r2, [r4, #4]
 8009d68:	42a3      	cmp	r3, r4
 8009d6a:	bf0c      	ite	eq
 8009d6c:	f8c8 2000 	streq.w	r2, [r8]
 8009d70:	605a      	strne	r2, [r3, #4]
 8009d72:	e7eb      	b.n	8009d4c <_malloc_r+0xa8>
 8009d74:	4623      	mov	r3, r4
 8009d76:	6864      	ldr	r4, [r4, #4]
 8009d78:	e7ae      	b.n	8009cd8 <_malloc_r+0x34>
 8009d7a:	463c      	mov	r4, r7
 8009d7c:	687f      	ldr	r7, [r7, #4]
 8009d7e:	e7b6      	b.n	8009cee <_malloc_r+0x4a>
 8009d80:	461a      	mov	r2, r3
 8009d82:	685b      	ldr	r3, [r3, #4]
 8009d84:	42a3      	cmp	r3, r4
 8009d86:	d1fb      	bne.n	8009d80 <_malloc_r+0xdc>
 8009d88:	2300      	movs	r3, #0
 8009d8a:	6053      	str	r3, [r2, #4]
 8009d8c:	e7de      	b.n	8009d4c <_malloc_r+0xa8>
 8009d8e:	230c      	movs	r3, #12
 8009d90:	6033      	str	r3, [r6, #0]
 8009d92:	4630      	mov	r0, r6
 8009d94:	f000 f80c 	bl	8009db0 <__malloc_unlock>
 8009d98:	e794      	b.n	8009cc4 <_malloc_r+0x20>
 8009d9a:	6005      	str	r5, [r0, #0]
 8009d9c:	e7d6      	b.n	8009d4c <_malloc_r+0xa8>
 8009d9e:	bf00      	nop
 8009da0:	24003f98 	.word	0x24003f98

08009da4 <__malloc_lock>:
 8009da4:	4801      	ldr	r0, [pc, #4]	@ (8009dac <__malloc_lock+0x8>)
 8009da6:	f000 b84b 	b.w	8009e40 <__retarget_lock_acquire_recursive>
 8009daa:	bf00      	nop
 8009dac:	240040d8 	.word	0x240040d8

08009db0 <__malloc_unlock>:
 8009db0:	4801      	ldr	r0, [pc, #4]	@ (8009db8 <__malloc_unlock+0x8>)
 8009db2:	f000 b846 	b.w	8009e42 <__retarget_lock_release_recursive>
 8009db6:	bf00      	nop
 8009db8:	240040d8 	.word	0x240040d8

08009dbc <memset>:
 8009dbc:	4402      	add	r2, r0
 8009dbe:	4603      	mov	r3, r0
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d100      	bne.n	8009dc6 <memset+0xa>
 8009dc4:	4770      	bx	lr
 8009dc6:	f803 1b01 	strb.w	r1, [r3], #1
 8009dca:	e7f9      	b.n	8009dc0 <memset+0x4>

08009dcc <_sbrk_r>:
 8009dcc:	b538      	push	{r3, r4, r5, lr}
 8009dce:	4d06      	ldr	r5, [pc, #24]	@ (8009de8 <_sbrk_r+0x1c>)
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	4604      	mov	r4, r0
 8009dd4:	4608      	mov	r0, r1
 8009dd6:	602b      	str	r3, [r5, #0]
 8009dd8:	f7f6 ff48 	bl	8000c6c <_sbrk>
 8009ddc:	1c43      	adds	r3, r0, #1
 8009dde:	d102      	bne.n	8009de6 <_sbrk_r+0x1a>
 8009de0:	682b      	ldr	r3, [r5, #0]
 8009de2:	b103      	cbz	r3, 8009de6 <_sbrk_r+0x1a>
 8009de4:	6023      	str	r3, [r4, #0]
 8009de6:	bd38      	pop	{r3, r4, r5, pc}
 8009de8:	240040d4 	.word	0x240040d4

08009dec <__errno>:
 8009dec:	4b01      	ldr	r3, [pc, #4]	@ (8009df4 <__errno+0x8>)
 8009dee:	6818      	ldr	r0, [r3, #0]
 8009df0:	4770      	bx	lr
 8009df2:	bf00      	nop
 8009df4:	24000014 	.word	0x24000014

08009df8 <__libc_init_array>:
 8009df8:	b570      	push	{r4, r5, r6, lr}
 8009dfa:	4d0d      	ldr	r5, [pc, #52]	@ (8009e30 <__libc_init_array+0x38>)
 8009dfc:	4c0d      	ldr	r4, [pc, #52]	@ (8009e34 <__libc_init_array+0x3c>)
 8009dfe:	1b64      	subs	r4, r4, r5
 8009e00:	10a4      	asrs	r4, r4, #2
 8009e02:	2600      	movs	r6, #0
 8009e04:	42a6      	cmp	r6, r4
 8009e06:	d109      	bne.n	8009e1c <__libc_init_array+0x24>
 8009e08:	4d0b      	ldr	r5, [pc, #44]	@ (8009e38 <__libc_init_array+0x40>)
 8009e0a:	4c0c      	ldr	r4, [pc, #48]	@ (8009e3c <__libc_init_array+0x44>)
 8009e0c:	f000 f828 	bl	8009e60 <_init>
 8009e10:	1b64      	subs	r4, r4, r5
 8009e12:	10a4      	asrs	r4, r4, #2
 8009e14:	2600      	movs	r6, #0
 8009e16:	42a6      	cmp	r6, r4
 8009e18:	d105      	bne.n	8009e26 <__libc_init_array+0x2e>
 8009e1a:	bd70      	pop	{r4, r5, r6, pc}
 8009e1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e20:	4798      	blx	r3
 8009e22:	3601      	adds	r6, #1
 8009e24:	e7ee      	b.n	8009e04 <__libc_init_array+0xc>
 8009e26:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e2a:	4798      	blx	r3
 8009e2c:	3601      	adds	r6, #1
 8009e2e:	e7f2      	b.n	8009e16 <__libc_init_array+0x1e>
 8009e30:	08009ed4 	.word	0x08009ed4
 8009e34:	08009ed4 	.word	0x08009ed4
 8009e38:	08009ed4 	.word	0x08009ed4
 8009e3c:	08009ed8 	.word	0x08009ed8

08009e40 <__retarget_lock_acquire_recursive>:
 8009e40:	4770      	bx	lr

08009e42 <__retarget_lock_release_recursive>:
 8009e42:	4770      	bx	lr

08009e44 <memcpy>:
 8009e44:	440a      	add	r2, r1
 8009e46:	4291      	cmp	r1, r2
 8009e48:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e4c:	d100      	bne.n	8009e50 <memcpy+0xc>
 8009e4e:	4770      	bx	lr
 8009e50:	b510      	push	{r4, lr}
 8009e52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e5a:	4291      	cmp	r1, r2
 8009e5c:	d1f9      	bne.n	8009e52 <memcpy+0xe>
 8009e5e:	bd10      	pop	{r4, pc}

08009e60 <_init>:
 8009e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e62:	bf00      	nop
 8009e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e66:	bc08      	pop	{r3}
 8009e68:	469e      	mov	lr, r3
 8009e6a:	4770      	bx	lr

08009e6c <_fini>:
 8009e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e6e:	bf00      	nop
 8009e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e72:	bc08      	pop	{r3}
 8009e74:	469e      	mov	lr, r3
 8009e76:	4770      	bx	lr
