  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.h' from /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp' from /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/golden_output.txt' from /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file '/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/golden_output.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/golden_input.txt' from /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/golden_input.txt' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/tb_img_sharpening_filter.cpp' from /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file '/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/tb_img_sharpening_filter.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=ImgSharpeningFilter' from /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vitis' from /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying config ini 'part=xc7z007sclg400-1' from /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z007s-clg400-1'
INFO: [HLS 200-1465] Applying config ini 'clock=8ns' from /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg(13)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1465] Applying config ini 'clock_uncertainty=12%' from /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg(14)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=1' from /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying config ini 'package.ip.display_name=ImgSharpeningFilter' from /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.6 seconds. CPU system time: 0.37 seconds. Elapsed time: 2.99 seconds; current allocated memory: 247.055 MB.
INFO: [HLS 200-10] Analyzing design file '/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.73 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.51 seconds; current allocated memory: 248.848 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 609 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_5' (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:45:19) in function 'ImgSharpeningFilter' completely with a factor of 3 (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_6' (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:47:19) in function 'ImgSharpeningFilter' completely with a factor of 3 (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_3' (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:34:19) in function 'ImgSharpeningFilter' completely with a factor of 3 (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_4' (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:36:19) in function 'ImgSharpeningFilter' completely with a factor of 3 (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:17:19) in function 'ImgSharpeningFilter' completely with a factor of 3 (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_2' (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:19:19) in function 'ImgSharpeningFilter' completely with a factor of 2 (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:4:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array' dimension 1 completely based on constant index. (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:11:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array' dimension 2 completely based on constant index. (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ImgSharpeningFilter(ap_uint<8>, ap_uint<8>, ap_uint<8>)::data_in_array' due to pipeline pragma (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ImgSharpeningFilter(ap_uint<8>, ap_uint<8>, ap_uint<8>)::data_in_array' due to pipeline pragma (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:11:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/szymon/Desktop/CORA_Z7/projekt/HLS/code/img_sharpening_filter.cpp:11:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.37 seconds. CPU system time: 0.39 seconds. Elapsed time: 7.64 seconds; current allocated memory: 250.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 250.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 251.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 252.137 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 274.043 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.039 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ImgSharpeningFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ImgSharpeningFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 266.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 266.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ImgSharpeningFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'ImgSharpeningFilter/data_in_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ImgSharpeningFilter/data_in_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ImgSharpeningFilter/data_in_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ImgSharpeningFilter' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ19ImgSharpeningFilter7ap_uintILi8EES0_S0_E13data_in_array_2_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'data_in_1' and 'data_in_2' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ImgSharpeningFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 266.453 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 267.859 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.51 seconds; current allocated memory: 271.426 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for ImgSharpeningFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for ImgSharpeningFilter.
INFO: [HLS 200-789] **** Estimated Fmax: 158.70 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Jan 17 21:36:43 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/hls_data.json outdir=/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/ip srcdir=/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/ip/misc
INFO: Copied 2 verilog file(s) to /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/ip/hdl/verilog
INFO: Copied 2 vhdl file(s) to /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/ip/hdl/vhdl/ImgSharpeningFilter.vhd (ImgSharpeningFilter)
INFO: Add axi4lite interface s_axi_CTRL
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/szymon/tools/Xilinx/2025.1/Vivado/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/ip/component.xml
INFO: Created IP archive /home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/ip/xilinx_com_hls_ImgSharpeningFilter_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Jan 17 21:36:47 2026...
INFO: [HLS 200-802] Generated output file ImgSharpeningFilter/ImgSharpeningFilter.zip
INFO: [HLS 200-112] Total CPU user time: 23.48 seconds. Total CPU system time: 2.2 seconds. Total elapsed time: 35.21 seconds; peak allocated memory: 274.480 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 40s
