#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Jul 30 10:00:55 2018
# Process ID: 13000
# Current directory: C:/Users/yaris/Desktop/project/AXI_FIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12456 C:\Users\yaris\Desktop\project\AXI_FIFO\AXI_FIFO.xpr
# Log file: C:/Users/yaris/Desktop/project/AXI_FIFO/vivado.log
# Journal file: C:/Users/yaris/Desktop/project/AXI_FIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/yaris/Desktop/AXI_FIFO' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 902.121 ; gain = 358.059
open_bd_design {C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:fifo_generator:13.0 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_1
Adding component instance block -- xilinx.com:ip:fifo_generator:13.0 - fifo_generator_1
INFO: [xilinx.com:ip:fifo_generator:13.0-5968] /fifo_generator_1Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:ila:6.0 - ila_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1044.207 ; gain = 142.086
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.0 ila_1
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1094.234 ; gain = 49.082
endgroup
set_property location {4 1202 213} [get_bd_cells ila_1]
connect_bd_net [get_bd_pins ila_1/clk] [get_bd_pins fifo_generator_1/s_aclk]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins ila_1/clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_SLOT_0_AXI_PROTOCOL {AXI4S} CONFIG.C_MONITOR_TYPE {AXI} CONFIG.C_NUM_OF_PROBES {9} CONFIG.C_ENABLE_ILA_AXI_MON {true}] [get_bd_cells ila_1]
endgroup
connect_bd_intf_net [get_bd_intf_pins ila_1/SLOT_0_AXIS] [get_bd_intf_pins fifo_generator_0/S_AXIS]
regenerate_bd_layout
save_bd_design
generate_target all [get_files  C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK
/processing_system7_0/S_AXI_HP0_ACLK
/processing_system7_0/S_AXI_HP2_ACLK
/axi_dma_0/s_axi_lite_aclk
/axi_dma_0/m_axi_s2mm_aclk
/fifo_generator_0/m_aclk
/axi_dma_1/s_axi_lite_aclk
/axi_dma_1/m_axi_mm2s_aclk
/fifo_generator_1/s_aclk
/axi_mem_intercon/ACLK
/axi_mem_intercon/S00_ACLK
/axi_mem_intercon/M00_ACLK
/rst_processing_system7_0_100M/slowest_sync_clk
/processing_system7_0_axi_periph/ACLK
/processing_system7_0_axi_periph/S00_ACLK
/processing_system7_0_axi_periph/M00_ACLK
/processing_system7_0_axi_periph/M01_ACLK
/processing_system7_0_axi_periph/M02_ACLK
/processing_system7_0_axi_periph/M03_ACLK
/axi_gpio_0/s_axi_aclk
/ila_0/clk
/axi_mem_intercon1/ACLK
/axi_mem_intercon1/S00_ACLK
/axi_mem_intercon1/M00_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
save_bd_design
generate_target all [get_files  C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/processing_system7_0/M_AXI_GP0_ACLK
/processing_system7_0/S_AXI_HP0_ACLK
/processing_system7_0/S_AXI_HP2_ACLK
/axi_dma_0/s_axi_lite_aclk
/axi_dma_0/m_axi_s2mm_aclk
/fifo_generator_0/m_aclk
/axi_dma_1/s_axi_lite_aclk
/axi_dma_1/m_axi_mm2s_aclk
/fifo_generator_1/s_aclk
/axi_mem_intercon/ACLK
/axi_mem_intercon/S00_ACLK
/axi_mem_intercon/M00_ACLK
/rst_processing_system7_0_100M/slowest_sync_clk
/processing_system7_0_axi_periph/ACLK
/processing_system7_0_axi_periph/S00_ACLK
/processing_system7_0_axi_periph/M00_ACLK
/processing_system7_0_axi_periph/M01_ACLK
/processing_system7_0_axi_periph/M02_ACLK
/processing_system7_0_axi_periph/M03_ACLK
/axi_gpio_0/s_axi_aclk
/ila_0/clk
/axi_mem_intercon1/ACLK
/axi_mem_intercon1/S00_ACLK
/axi_mem_intercon1/M00_ACLK

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins ila_1/SLOT_0_AXIS] [get_bd_intf_pins fifo_generator_0/S_AXIS]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.C_SLOT_0_AXI_PROTOCOL {AXI4S} CONFIG.C_MONITOR_TYPE {AXI} CONFIG.C_NUM_OF_PROBES {9} CONFIG.C_ENABLE_ILA_AXI_MON {true}] [get_bd_cells ila_1]'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ila_1/clk] [get_bd_pins processing_system7_0/FCLK_CLK1]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins ila_1/clk] [get_bd_pins fifo_generator_1/s_aclk]'
redo
INFO: [Common 17-16] redo 'connect_bd_net [get_bd_pins ila_1/clk] [get_bd_pins fifo_generator_1/s_aclk]'
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins ila_1/clk]
connect_bd_net [get_bd_pins ila_1/clk] [get_bd_pins fifo_generator_0/s_aclk]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_SLOT_0_AXI_PROTOCOL {AXI4S} CONFIG.C_NUM_OF_PROBES {9}] [get_bd_cells ila_1]
endgroup
connect_bd_intf_net [get_bd_intf_pins ila_1/SLOT_0_AXIS] [get_bd_intf_pins fifo_generator_0/S_AXIS]
regenerate_bd_layout
generate_target all [get_files  C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd]
delete_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1195.398 ; gain = 0.000
CRITICAL WARNING: [BD 41-1343] Reset pin /fifo_generator_0/s_aresetn (associated clock /fifo_generator_0/s_aclk) is connected to reset source /rst_processing_system7_0_100M/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
Verilog Output written to : C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_ila_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_ila_1_0'...
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_ila_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_ila_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon1/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon1/s00_couplers/auto_us .
Exporting to file C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 1337.602 ; gain = 142.203
export_ip_user_files -of_objects [get_files C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd] -directory C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.ip_user_files/sim_scripts -force -quiet
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jul 30 10:09:42 2018] Launched synth_1...
Run output will be captured here: C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.runs/synth_1/runme.log
[Mon Jul 30 10:09:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.runs/impl_1/runme.log
set_param general.maxThreads 8
8
file copy -force C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.runs/impl_1/system_wrapper.sysdef C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk -hwspec C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk -hwspec C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.runs/impl_1/system_wrapper.sysdef C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk -hwspec C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk -hwspec C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
delete_bd_objs [get_bd_cells ila_1]
update_compile_order -fileset sim_1
regenerate_bd_layout
open_hw
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk -hwspec C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk -hwspec C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk -hwspec C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk -hwspec C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_hw
save_bd_design
Wrote  : <C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd> 
update_compile_order -fileset sim_1
generate_target all [get_files  C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd]
CRITICAL WARNING: [BD 41-1343] Reset pin /fifo_generator_0/s_aresetn (associated clock /fifo_generator_0/s_aclk) is connected to reset source /rst_processing_system7_0_100M/peripheral_aresetn (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
Verilog Output written to : C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon1/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_us_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_us_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon1/s00_couplers/auto_us .
Exporting to file C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1392.680 ; gain = 13.594
export_ip_user_files -of_objects [get_files C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.srcs/sources_1/bd/system/system.bd] -directory C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Jul 30 11:31:56 2018] Launched synth_1...
Run output will be captured here: C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.runs/synth_1/runme.log
[Mon Jul 30 11:31:56 2018] Launched impl_1...
Run output will be captured here: C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.runs/impl_1/runme.log
file copy -force C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.runs/impl_1/system_wrapper.sysdef C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk -hwspec C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk -hwspec C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.runs/impl_1/system_wrapper.sysdef C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk -hwspec C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk -hwspec C:/Users/yaris/Desktop/project/AXI_FIFO/AXI_FIFO.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 30 13:39:57 2018...
