Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 21 18:33:37 2025
| Host         : CLAUDIU-ASUS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LOCKER_TOP_control_sets_placed.rpt
| Design       : LOCKER_TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |            9 |
| No           | No                    | Yes                    |              52 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              27 |            6 |
| Yes          | No                    | Yes                    |              33 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------------------------+------------------+------------------+----------------+--------------+
|         Clock Signal         |                 Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+-----------------------------------------------+------------------+------------------+----------------+--------------+
|  CU_U/CUR_POS_reg[1]_i_1_n_0 |                                               |                  |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG               | MPG_ADD/eqOp                                  |                  |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG               | CU_U/FSM_sequential_CURRENT_STATE_reg[1]_1[0] |                  |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG               | CU_U/FSM_sequential_CURRENT_STATE_reg[1]_2[0] |                  |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG               | CU_U/FSM_sequential_CURRENT_STATE_reg[1]_0[0] |                  |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG               | MPG_DOWN/q3_reg_0[0]                          | CU_U/AR[0]       |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG               | CU_U/FSM_sequential_CURRENT_STATE[4]_i_1_n_0  | RST_IBUF         |                2 |              5 |         2.50 |
|  CU_U/RST_DIGIT_reg_i_2_n_0  |                                               |                  |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG               | CU_U/FSM_sequential_CURRENT_STATE_reg[1]_4[0] | RST_IBUF         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG               | CU_U/FSM_sequential_CURRENT_STATE_reg[2]_0[0] | RST_IBUF         |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG               | CU_U/FSM_sequential_CURRENT_STATE_reg[1]_3[0] | RST_IBUF         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG               | CU_U/E[0]                                     |                  |                2 |             12 |         6.00 |
|  CLK_U/T_CLK_OUT             |                                               | RST_IBUF         |                7 |             19 |         2.71 |
|  CLK_IBUF_BUFG               |                                               |                  |                6 |             22 |         3.67 |
|  CLK_IBUF_BUFG               |                                               | RST_IBUF         |               14 |             33 |         2.36 |
+------------------------------+-----------------------------------------------+------------------+------------------+----------------+--------------+


