# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/Synchronization_COMM/Development/Testbench/Synchronization_COMM_tb.mpf
# Loading project Synchronization_COMM_tb
