{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 16:19:26 2005 " "Info: Processing started: Thu Apr 07 16:19:26 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0 " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off fpga1 -c hdvb0" {  } {  } 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "hdvb0 EP1C20F324C6 " "Info: Selected device EP1C20F324C6 for design hdvb0" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation -- Fitter effort may be decreased to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C4F324C6 " "Info: Device EP1C4F324C6 is compatible" {  } {  } 2} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12F324C6 " "Info: Device EP1C12F324C6 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "txclkoa Global clock in PIN J4 " "Info: Automatically promoted some destinations of signal txclkoa to use Global clock in PIN J4" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "txclka " "Info: Destination txclka may be non-global or may not use global clock" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 25 -1 0 } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 16 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "txclka2 Global clock " "Info: Automatically promoted some destinations of signal txclka2 to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[3\] " "Info: Destination smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[3\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[4\] " "Info: Destination smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[4\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[5\] " "Info: Destination smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[5\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[6\] " "Info: Destination smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[6\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[7\] " "Info: Destination smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[7\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[8\] " "Info: Destination smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[8\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[9\] " "Info: Destination smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[9\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[10\] " "Info: Destination smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[10\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[1\] " "Info: Destination smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[1\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[2\] " "Info: Destination smpte_292:mod6\|scram20_top:scram20_top_inst\|altera_ddr_output11:altera_ddr_output_inst\|altddio_out:altddio_out_component\|mux\[2\] may be non-global or may not use global clock" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/altddio_out.tdf" 144 10 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 726 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "scl Global clock " "Info: Automatically promoted signal scl to use Global clock" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 60 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "scl " "Info: Pin scl drives global clock, but is not placed in a dedicated clock pin position" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 60 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { scl } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "hd_frame:mod5\|hd_framegenerator:hdframe\|line_clk~reg0 Global clock " "Info: Automatically promoted signal hd_frame:mod5\|hd_framegenerator:hdframe\|line_clk~reg0 to use Global clock" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 57 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "prxdb\[7\] Global clock " "Info: Automatically promoted some destinations of signal prxdb\[7\] to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "led540b " "Info: Destination led540b may be non-global or may not use global clock" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 45 -1 0 } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "prxdb\[7\] " "Info: Pin prxdb\[7\] drives global clock, but is not placed in a dedicated clock pin position" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 39 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxdb\[7\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { prxdb[7] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { prxdb[7] } "NODE_NAME" } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "hd_frame:mod5\|hd_framegenerator:hdframe\|fvh_out\[0\] Global clock " "Info: Automatically promoted signal hd_frame:mod5\|hd_framegenerator:hdframe\|fvh_out\[0\] to use Global clock" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 24 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "spi:mod1\|write Global clock " "Info: Automatically promoted signal spi:mod1\|write to use Global clock" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 27 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "spi:mod1\|read Global clock " "Info: Automatically promoted some destinations of signal spi:mod1\|read to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "spi:mod1\|read " "Info: Destination spi:mod1\|read may be non-global or may not use global clock" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 27 -1 0 } }  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/spi.vhd" 27 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start DSP scan-chain inferencing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Completed DSP scan-chain inferencing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFYGR_FYGR_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "8 " "Info: Fitter placement preparation operations ending: elapsed time = 8 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.281 ns register register " "Info: Estimated most critical path is register to register delay of 6.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_sm:mod7\|v_state~132 1 REG LAB_X38_Y13 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X38_Y13; Fanout = 22; REG Node = 'video_sm:mod7\|v_state~132'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { video_sm:mod7|v_state~132 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.047 ns) + CELL(0.454 ns) 0.501 ns video_sm:mod7\|vstate~0 2 COMB LAB_X38_Y13 60 " "Info: 2: + IC(0.047 ns) + CELL(0.454 ns) = 0.501 ns; Loc. = LAB_X38_Y13; Fanout = 60; COMB Node = 'video_sm:mod7\|vstate~0'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.501 ns" { video_sm:mod7|v_state~132 video_sm:mod7|vstate~0 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/video_sm.vhd" 64 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.340 ns) 1.119 ns video_sm:mod7\|color_lut:color\|y\[7\]~9160 3 COMB LAB_X37_Y13 1 " "Info: 3: + IC(0.278 ns) + CELL(0.340 ns) = 1.119 ns; Loc. = LAB_X37_Y13; Fanout = 1; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~9160'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.618 ns" { video_sm:mod7|vstate~0 video_sm:mod7|color_lut:color|y[7]~9160 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.225 ns) 1.562 ns video_sm:mod7\|color_lut:color\|y\[7\]~9162 4 COMB LAB_X37_Y13 2 " "Info: 4: + IC(0.218 ns) + CELL(0.225 ns) = 1.562 ns; Loc. = LAB_X37_Y13; Fanout = 2; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~9162'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { video_sm:mod7|color_lut:color|y[7]~9160 video_sm:mod7|color_lut:color|y[7]~9162 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.088 ns) 2.005 ns video_sm:mod7\|color_lut:color\|y\[7\]~9171 5 COMB LAB_X37_Y13 2 " "Info: 5: + IC(0.355 ns) + CELL(0.088 ns) = 2.005 ns; Loc. = LAB_X37_Y13; Fanout = 2; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~9171'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { video_sm:mod7|color_lut:color|y[7]~9162 video_sm:mod7|color_lut:color|y[7]~9171 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.088 ns) 2.448 ns video_sm:mod7\|color_lut:color\|y\[7\]~9179 6 COMB LAB_X37_Y13 1 " "Info: 6: + IC(0.355 ns) + CELL(0.088 ns) = 2.448 ns; Loc. = LAB_X37_Y13; Fanout = 1; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~9179'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { video_sm:mod7|color_lut:color|y[7]~9171 video_sm:mod7|color_lut:color|y[7]~9179 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.088 ns) 2.891 ns video_sm:mod7\|color_lut:color\|y\[7\]~9180 7 COMB LAB_X37_Y13 1 " "Info: 7: + IC(0.355 ns) + CELL(0.088 ns) = 2.891 ns; Loc. = LAB_X37_Y13; Fanout = 1; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~9180'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { video_sm:mod7|color_lut:color|y[7]~9179 video_sm:mod7|color_lut:color|y[7]~9180 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.340 ns) 3.509 ns video_sm:mod7\|color_lut:color\|y\[7\]~514 8 COMB LAB_X36_Y13 2 " "Info: 8: + IC(0.278 ns) + CELL(0.340 ns) = 3.509 ns; Loc. = LAB_X36_Y13; Fanout = 2; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~514'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.618 ns" { video_sm:mod7|color_lut:color|y[7]~9180 video_sm:mod7|color_lut:color|y[7]~514 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(-0.011 ns) + CELL(0.454 ns) 3.952 ns video_sm:mod7\|color_lut:color\|y\[7\]~9421 9 COMB LAB_X36_Y13 1 " "Info: 9: + IC(-0.011 ns) + CELL(0.454 ns) = 3.952 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~9421'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { video_sm:mod7|color_lut:color|y[7]~514 video_sm:mod7|color_lut:color|y[7]~9421 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.103 ns) + CELL(0.340 ns) 4.395 ns video_sm:mod7\|color_lut:color\|y\[7\]~9422 10 COMB LAB_X36_Y13 1 " "Info: 10: + IC(0.103 ns) + CELL(0.340 ns) = 4.395 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'video_sm:mod7\|color_lut:color\|y\[7\]~9422'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { video_sm:mod7|color_lut:color|y[7]~9421 video_sm:mod7|color_lut:color|y[7]~9422 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/color_lut.vhd" 19 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.103 ns) + CELL(0.340 ns) 4.838 ns hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out~8844 11 COMB LAB_X36_Y13 1 " "Info: 11: + IC(0.103 ns) + CELL(0.340 ns) = 4.838 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out~8844'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { video_sm:mod7|color_lut:color|y[7]~9422 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8844 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 91 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.103 ns) + CELL(0.340 ns) 5.281 ns hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out~8845 12 COMB LAB_X36_Y13 1 " "Info: 12: + IC(0.103 ns) + CELL(0.340 ns) = 5.281 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out~8845'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8844 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8845 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 91 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.103 ns) + CELL(0.340 ns) 5.724 ns hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out~8846 13 COMB LAB_X36_Y13 1 " "Info: 13: + IC(0.103 ns) + CELL(0.340 ns) = 5.724 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out~8846'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.443 ns" { hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8845 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8846 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 91 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(-0.011 ns) + CELL(0.568 ns) 6.281 ns hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out\[7\] 14 REG LAB_X36_Y13 2 " "Info: 14: + IC(-0.011 ns) + CELL(0.568 ns) = 6.281 ns; Loc. = LAB_X36_Y13; Fanout = 2; REG Node = 'hd_frame:mod5\|hd_framegenerator:hdframe\|luma_out\[7\]'" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "0.557 ns" { hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8846 hd_frame:mod5|hd_framegenerator:hdframe|luma_out[7] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hd_framegenerator.vhd" 91 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.005 ns 63.76 % " "Info: Total cell delay = 4.005 ns ( 63.76 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.276 ns 36.24 % " "Info: Total interconnect delay = 2.276 ns ( 36.24 % )" {  } {  } 0}  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "6.281 ns" { video_sm:mod7|v_state~132 video_sm:mod7|vstate~0 video_sm:mod7|color_lut:color|y[7]~9160 video_sm:mod7|color_lut:color|y[7]~9162 video_sm:mod7|color_lut:color|y[7]~9171 video_sm:mod7|color_lut:color|y[7]~9179 video_sm:mod7|color_lut:color|y[7]~9180 video_sm:mod7|color_lut:color|y[7]~514 video_sm:mod7|color_lut:color|y[7]~9421 video_sm:mod7|color_lut:color|y[7]~9422 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8844 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8845 hd_frame:mod5|hd_framegenerator:hdframe|luma_out~8846 hd_frame:mod5|hd_framegenerator:hdframe|luma_out[7] } "NODE_NAME" } } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Estimated interconnect usage is 4% of the available device resources" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "8 " "Info: Fitter placement operations ending: elapsed time = 8 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "21 " "Info: Fitter routing operations ending: elapsed time = 21 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Warning" "WFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "20 " "Warning: Following 20 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cd_muteb a permanently disabled " "Info: Pin cd_muteb has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 24 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_muteb" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_muteb } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { cd_muteb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ifclk a permanently disabled " "Info: Pin ifclk has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 54 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ifclk" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { ifclk } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { ifclk } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pa7_flagd_slcs a permanently disabled " "Info: Pin pa7_flagd_slcs has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 55 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "pa7_flagd_slcs" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { pa7_flagd_slcs } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { pa7_flagd_slcs } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[15\] a permanently disabled " "Info: Pin fd\[15\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[15\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[15] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[14\] a permanently disabled " "Info: Pin fd\[14\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[14\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[14] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[13\] a permanently disabled " "Info: Pin fd\[13\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[13\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[13] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[12\] a permanently disabled " "Info: Pin fd\[12\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[12\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[12] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[11\] a permanently disabled " "Info: Pin fd\[11\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[11\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[11] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[10\] a permanently disabled " "Info: Pin fd\[10\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[10\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[10] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[9\] a permanently disabled " "Info: Pin fd\[9\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[9\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[9] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[8\] a permanently disabled " "Info: Pin fd\[8\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[8\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[8] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[7\] a permanently disabled " "Info: Pin fd\[7\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[7\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[7] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[6\] a permanently disabled " "Info: Pin fd\[6\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[6\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[6] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[5\] a permanently disabled " "Info: Pin fd\[5\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[5\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[5] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[4\] a permanently disabled " "Info: Pin fd\[4\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[4\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[4] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[3\] a permanently disabled " "Info: Pin fd\[3\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[3\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[3] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[2\] a permanently disabled " "Info: Pin fd\[2\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[2\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[2] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[1\] a permanently disabled " "Info: Pin fd\[1\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[1\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[1] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "fd\[0\] a permanently disabled " "Info: Pin fd\[0\] has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[0\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[0] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cd_mutea a permanently disabled " "Info: Pin cd_mutea has a permanently disabled output enable" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 24 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_mutea" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_mutea } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { cd_mutea } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Warning" "WFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "49 " "Warning: Following 49 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[7\] GND " "Info: Pin txdb\[7\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[7\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[7] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { txdb[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[6\] GND " "Info: Pin txdb\[6\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[6\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[6] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { txdb[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[5\] GND " "Info: Pin txdb\[5\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[5\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[5] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { txdb[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[4\] GND " "Info: Pin txdb\[4\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[4\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[4] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { txdb[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[3\] GND " "Info: Pin txdb\[3\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[3\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[3] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { txdb[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[2\] GND " "Info: Pin txdb\[2\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[2\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[2] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { txdb[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[1\] GND " "Info: Pin txdb\[1\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[1\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[1] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { txdb[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txdb\[0\] GND " "Info: Pin txdb\[0\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 26 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txdb\[0\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txdb[0] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { txdb[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txctb\[1\] GND " "Info: Pin txctb\[1\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txctb\[1\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txctb[1] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { txctb[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "txctb\[0\] GND " "Info: Pin txctb\[0\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txctb\[0\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { txctb[0] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { txctb[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sd_hdb GND " "Info: Pin sd_hdb has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 28 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "sd_hdb" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { sd_hdb } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { sd_hdb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rclkenb GND " "Info: Pin rclkenb has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rclkenb" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { rclkenb } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { rclkenb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "lpenb GND " "Info: Pin lpenb has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 30 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "lpenb" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { lpenb } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { lpenb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ulca VCC " "Info: Pin ulca has VCC driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ulca" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { ulca } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { ulca } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ulcb VCC " "Info: Pin ulcb has VCC driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 31 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ulcb" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { ulcb } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { ulcb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "inselb GND " "Info: Pin inselb has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 32 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "inselb" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { inselb } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { inselb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "spdselb GND " "Info: Pin spdselb has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 33 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spdselb" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { spdselb } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { spdselb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ldtden GND " "Info: Pin ldtden has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 34 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ldtden" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { ldtden } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { ldtden } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fclka_p GND " "Info: Pin fclka_p has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclka_p" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fclka_p } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fclka_p } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fclka_n GND " "Info: Pin fclka_n has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclka_n" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fclka_n } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fclka_n } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fclkb_p GND " "Info: Pin fclkb_p has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclkb_p" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fclkb_p } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fclkb_p } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fclkb_n GND " "Info: Pin fclkb_n has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 35 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fclkb_n" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fclkb_n } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fclkb_n } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxclka GND " "Info: Pin prxclka has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 40 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxclka" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { prxclka } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { prxclka } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "prxclkb GND " "Info: Pin prxclkb has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 40 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "prxclkb" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { prxclkb } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { prxclkb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led360b GND " "Info: Pin led360b has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 44 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led360b" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { led360b } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { led360b } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledlfia GND " "Info: Pin ledlfia has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 46 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ledlfia" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { ledlfia } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { ledlfia } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led2 GND " "Info: Pin led2 has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 48 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "led2" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { led2 } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { led2 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rdy\[1\] GND " "Info: Pin rdy\[1\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 52 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rdy\[1\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { rdy[1] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { rdy[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "rdy\[0\] GND " "Info: Pin rdy\[0\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 52 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rdy\[0\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { rdy[0] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { rdy[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cd_muteb GND " "Info: Pin cd_muteb has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 24 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_muteb" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_muteb } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { cd_muteb } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ifclk GND " "Info: Pin ifclk has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 54 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "ifclk" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { ifclk } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { ifclk } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "pa7_flagd_slcs GND " "Info: Pin pa7_flagd_slcs has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 55 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "pa7_flagd_slcs" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { pa7_flagd_slcs } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { pa7_flagd_slcs } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[15\] GND " "Info: Pin fd\[15\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[15\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[15] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[14\] GND " "Info: Pin fd\[14\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[14\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[14] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[13\] GND " "Info: Pin fd\[13\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[13\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[13] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[12\] GND " "Info: Pin fd\[12\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[12\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[12] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[11\] GND " "Info: Pin fd\[11\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[11\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[11] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[10\] GND " "Info: Pin fd\[10\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[10\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[10] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[9\] GND " "Info: Pin fd\[9\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[9\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[9] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[8\] GND " "Info: Pin fd\[8\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[8\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[8] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[7\] GND " "Info: Pin fd\[7\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[7\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[7] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[6\] GND " "Info: Pin fd\[6\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[6\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[6] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[5\] GND " "Info: Pin fd\[5\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[5\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[5] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[4\] GND " "Info: Pin fd\[4\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[4\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[4] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[3\] GND " "Info: Pin fd\[3\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[3\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[3] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[2\] GND " "Info: Pin fd\[2\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[2\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[2] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[1\] GND " "Info: Pin fd\[1\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[1\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[1] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "fd\[0\] GND " "Info: Pin fd\[0\] has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 57 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "fd\[0\]" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { fd[0] } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { fd[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cd_mutea GND " "Info: Pin cd_mutea has GND driving its datain port" {  } { { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" "" "" { Text "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.vhd" 24 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "cd_mutea" } } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" "" "" { Report "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/hdvb0_cmp.qrpt" Compiler "hdvb0" "UNKNOWN" "V1" "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/db/fpga1.quartus_db" { Floorplan "" "" "" { cd_mutea } "NODE_NAME" } } } { "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { Floorplan "F:/PT5300/VHDL/altera/nab/hdsdgen_02_nab/hdvb0.fld" "" "" { cd_mutea } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 16:20:32 2005 " "Info: Processing ended: Thu Apr 07 16:20:32 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Info: Elapsed time: 00:01:05" {  } {  } 0}  } {  } 0}
