#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec  6 23:43:17 2022
# Process ID: 2898
# Current directory: /home/sgc/Documents/ECE522/lab0/HISTO
# Command line: vivado
# Log file: /home/sgc/Documents/ECE522/lab0/HISTO/vivado.log
# Journal file: /home/sgc/Documents/ECE522/lab0/HISTO/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/HISTO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 7202.492 ; gain = 55.059 ; free physical = 7582 ; free virtual = 11878
update_compile_order -fileset sources_1
open_bd_design {/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/HISTO.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/HISTO.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Successfully read diagram <design_1> from block design file </home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/HISTO.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 7403.172 ; gain = 78.621 ; free physical = 7388 ; free virtual = 11793
INFO: [Common 17-1671] Browser was opened to: http://localhost:8088?key=2mrlk7
INFO: [Coretcl 2-12] '/processing_system7_0/M_AXI_GP0' selected.
INFO: [Coretcl 2-12] '/processing_system7_0' selected.
INFO: [Coretcl 2-12] '/processing_system7_0/M_AXI_GP0' selected.
INFO: [Coretcl 2-12] '/axi_gpio_0/S_AXI' selected.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/HISTO.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: design_1_wrapper
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 8884.211 ; gain = 208.641 ; free physical = 6410 ; free virtual = 11127
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/design_1_wrapper.vhd:54]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/synth/design_1.vhd:579' bound to instance 'design_1_i' of component 'design_1' [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/design_1_wrapper.vhd:122]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/synth/design_1.vhd:617]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at '/home/sgc/Documents/ECE522/lab0/HISTO/.Xil/Vivado-2898-ECE522/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/synth/design_1.vhd:871]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [/home/sgc/Documents/ECE522/lab0/HISTO/.Xil/Vivado-2898-ECE522/realtime/design_1_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at '/home/sgc/Documents/ECE522/lab0/HISTO/.Xil/Vivado-2898-ECE522/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/synth/design_1.vhd:895]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/sgc/Documents/ECE522/lab0/HISTO/.Xil/Vivado-2898-ECE522/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/sgc/Documents/ECE522/lab0/HISTO/.Xil/Vivado-2898-ECE522/realtime/design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/synth/design_1.vhd:903]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/sgc/Documents/ECE522/lab0/HISTO/.Xil/Vivado-2898-ECE522/realtime/design_1_processing_system7_0_0_stub.vhdl:76]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/synth/design_1.vhd:392]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/synth/design_1.vhd:78]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at '/home/sgc/Documents/ECE522/lab0/HISTO/.Xil/Vivado-2898-ECE522/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/synth/design_1.vhd:259]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/sgc/Documents/ECE522/lab0/HISTO/.Xil/Vivado-2898-ECE522/realtime/design_1_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (1#1) [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/synth/design_1.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (2#1) [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/synth/design_1.vhd:392]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_50M_0' declared at '/home/sgc/Documents/ECE522/lab0/HISTO/.Xil/Vivado-2898-ECE522/realtime/design_1_rst_ps7_0_50M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_50M' of component 'design_1_rst_ps7_0_50M_0' [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/synth/design_1.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [/home/sgc/Documents/ECE522/lab0/HISTO/.Xil/Vivado-2898-ECE522/realtime/design_1_rst_ps7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (3#1) [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/synth/design_1.vhd:617]
INFO: [Synth 8-3491] module 'Top' declared at '/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/Top.vhd:30' bound to instance 'TopMod' of component 'Top' [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/design_1_wrapper.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Top' [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/Top.vhd:45]
INFO: [Synth 8-638] synthesizing module 'LoadUnLoadMem' [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/LoadUnLoadMem.vhd:51]
CRITICAL WARNING: [Synth 8-507] null range (15 downto 16) not supported [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/LoadUnLoadMem.vhd:128]
CRITICAL WARNING: [Synth 8-507] null range (15 downto 16) not supported [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/LoadUnLoadMem.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'LoadUnLoadMem' (4#1) [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/LoadUnLoadMem.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Histo' [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/Histo.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'Histo' (5#1) [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/Histo.vhd:64]
INFO: [Synth 8-638] synthesizing module 'Controller' [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/Controller.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Controller' (6#1) [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/Controller.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Top' (7#1) [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/Top.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (8#1) [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/design_1_wrapper.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8930.094 ; gain = 254.523 ; free physical = 6429 ; free virtual = 11153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8945.938 ; gain = 270.367 ; free physical = 6431 ; free virtual = 11157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8945.938 ; gain = 270.367 ; free physical = 6431 ; free virtual = 11157
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 8974.688 ; gain = 0.000 ; free physical = 6422 ; free virtual = 11148
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/sgc/Documents/ECE522/lab0/HISTO/Vivado/HISTO/GPIO_BRAM.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/Top.xdc]
Finished Parsing XDC File [/home/sgc/Documents/ECE522/lab0/HISTO/VHDL/Top.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9097.523 ; gain = 0.000 ; free physical = 6312 ; free virtual = 11051
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 9241.887 ; gain = 566.316 ; free physical = 6222 ; free virtual = 10964
40 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 9241.887 ; gain = 674.438 ; free physical = 6222 ; free virtual = 10964
write_schematic -format pdf -orientation landscape /home/sgc/Documents/ECE522/lab0/HISTO/schematic.pdf
/home/sgc/Documents/ECE522/lab0/HISTO/schematic.pdf
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
write_schematic /home/sgc/Documents/ECE522/lab0/HISTO/schematic.sch
/home/sgc/Documents/ECE522/lab0/HISTO/schematic.sch
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 00:48:18 2022...
