aag 2443 180 326 1 1937
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360
362 1
364 1022
366 1121
368 1122
370 1124
372 1126
374 1128
376 1130
378 1173
380 1183
382 1193
384 1203
386 1213
388 1223
390 1233
392 1243
394 1273
396 1287
398 1293
400 1299
402 1305
404 1311
406 1317
408 1323
410 1329
412 1335
414 1361
416 1371
418 1381
420 1391
422 1401
424 1411
426 1421
428 1431
430 1432
432 1434
434 1436
436 1438
438 1440
440 1442
442 1444
444 1446
446 346
448 1459
450 1467
452 1475
454 1483
456 1491
458 1499
460 1507
462 1515
464 1523
466 1531
468 1539
470 1547
472 1555
474 1563
476 1571
478 1579
480 2783
482 2803
484 2813
486 2821
488 2843
490 2851
492 2859
494 2867
496 2875
498 2881
500 2887
502 2893
504 2899
506 2905
508 2911
510 2917
512 2923
514 2924
516 2926
518 2928
520 2935
522 2941
524 2947
526 2953
528 2959
530 2965
532 2971
534 2977
536 2983
538 2989
540 2995
542 3001
544 3007
546 3013
548 3019
550 3025
552 3031
554 3037
556 3043
558 3049
560 3055
562 3061
564 3067
566 3073
568 3079
570 3085
572 3091
574 3097
576 3103
578 3109
580 3115
582 3121
584 3127
586 3133
588 3139
590 3145
592 3151
594 3157
596 3163
598 3169
600 3177
602 3185
604 3193
606 3201
608 3209
610 3217
612 3225
614 3233
616 3239
618 3245
620 3251
622 3257
624 3263
626 3269
628 3275
630 3281
632 3303
634 3311
636 3319
638 3327
640 3335
642 3343
644 3351
646 3359
648 3367
650 3373
652 3379
654 3385
656 3391
658 3397
660 3403
662 3409
664 3432
666 360
668 3439
670 3445
672 3451
674 3457
676 3463
678 3469
680 3475
682 3481
684 358
686 3484
688 3494
690 3502
692 358
694 3504
696 3511
698 3517
700 3523
702 3529
704 3535
706 3541
708 3547
710 3553
712 3559
714 3565
716 3571
718 3577
720 3583
722 3589
724 3595
726 3601
728 3602
730 3609
732 3615
734 3621
736 3627
738 3633
740 3639
742 3645
744 3651
746 3660
748 3891
750 3903
752 3909
754 3915
756 3921
758 3927
760 3933
762 3939
764 3945
766 3951
768 3971
770 3977
772 3983
774 3989
776 3995
778 4001
780 4007
782 4013
784 0
786 352
788 4023
790 4029
792 4035
794 4041
796 4047
798 4053
800 4059
802 4065
804 4071
806 4077
808 4083
810 4089
812 4095
814 4101
816 4107
818 4113
820 4119
822 4125
824 4131
826 4137
828 4143
830 4149
832 4155
834 4161
836 4167
838 4173
840 4179
842 4185
844 4191
846 4197
848 4203
850 4209
852 356
854 4215
856 4221
858 4227
860 4233
862 4239
864 4245
866 4251
868 4257
870 4263
872 4269
874 4275
876 4281
878 4287
880 4293
882 4299
884 4305
886 4311
888 4317
890 4323
892 4329
894 4335
896 4341
898 4347
900 4353
902 348
904 4354
906 4356
908 4371
910 4381
912 4391
914 4401
916 4409
918 4417
920 4425
922 4433
924 4441
926 4449
928 4457
930 4465
932 4473
934 4481
936 4489
938 4497
940 4505
942 4513
944 4521
946 4529
948 4537
950 4545
952 4553
954 4561
956 4569
958 4577
960 4585
962 4593
964 4601
966 4609
968 4617
970 4625
972 4633
974 4641
976 4649
978 4657
980 4702
982 4709
984 4738
986 4740
988 4805
990 4817
992 4823
994 4824
996 4839
998 4845
1000 4851
1002 4857
1004 4863
1006 4869
1008 4875
1010 4881
1012 4887
1021
1014 193 191
1016 1015 194
1018 690 362
1020 1019 1017
1022 364 362
1024 191 189
1026 1024 193
1028 1026 195
1030 7 4
1032 1030 9
1034 1032 11
1036 1034 13
1038 1036 15
1040 1038 17
1042 1040 19
1044 1042 1028
1046 60 59
1048 1046 63
1050 1048 65
1052 1050 67
1054 1052 69
1056 1054 71
1058 1056 73
1060 1058 1044
1062 366 362
1064 784 362
1066 1065 350
1068 1064 351
1070 1069 1067
1072 394 362
1074 396 362
1076 1074 1072
1078 1077 351
1080 1079 1071
1082 1081 1062
1084 1082 1060
1086 191 188
1088 1086 193
1090 1088 194
1092 992 362
1094 988 362
1096 990 362
1098 1096 1094
1100 1098 1093
1102 1100 1090
1104 1102 278
1106 1097 1095
1108 1106 1092
1110 1108 278
1112 1110 1090
1114 1113 1062
1116 1115 1105
1118 1117 1061
1120 1119 1085
1122 368 362
1124 370 362
1126 372 362
1128 374 362
1130 376 362
1132 7 5
1134 1132 9
1136 1134 10
1138 1136 13
1140 1138 15
1142 1140 17
1144 1142 19
1146 1144 1028
1148 61 59
1150 1148 62
1152 1150 65
1154 1152 67
1156 1154 69
1158 1156 71
1160 1158 73
1162 1160 1146
1164 398 362
1166 1164 1162
1168 378 362
1170 1168 1163
1172 1171 1167
1174 400 362
1176 1174 1162
1178 380 362
1180 1178 1163
1182 1181 1177
1184 402 362
1186 1184 1162
1188 382 362
1190 1188 1163
1192 1191 1187
1194 404 362
1196 1194 1162
1198 384 362
1200 1198 1163
1202 1201 1197
1204 406 362
1206 1204 1162
1208 386 362
1210 1208 1163
1212 1211 1207
1214 408 362
1216 1214 1162
1218 388 362
1220 1218 1163
1222 1221 1217
1224 410 362
1226 1224 1162
1228 390 362
1230 1228 1163
1232 1231 1227
1234 412 362
1236 1234 1162
1238 392 362
1240 1238 1163
1242 1241 1237
1244 60 58
1246 1244 62
1248 1246 65
1250 1248 67
1252 1250 69
1254 1252 71
1256 1254 73
1258 1256 1146
1260 1259 1073
1262 1261 1061
1264 1074 1071
1266 1265 1072
1268 1267 1067
1270 1269 1060
1272 1271 1263
1274 1259 1074
1276 1274 1061
1278 1072 1071
1280 1279 1074
1282 1281 1067
1284 1283 1060
1286 1285 1277
1288 1162 346
1290 1164 1163
1292 1291 1289
1294 1162 348
1296 1174 1163
1298 1297 1295
1300 1162 350
1302 1184 1163
1304 1303 1301
1306 1162 352
1308 1194 1163
1310 1309 1307
1312 1162 354
1314 1204 1163
1316 1315 1313
1318 1162 356
1320 1214 1163
1322 1321 1319
1324 1162 358
1326 1224 1163
1328 1327 1325
1330 1162 360
1332 1234 1163
1334 1333 1331
1336 61 58
1338 1336 62
1340 1338 65
1342 1340 67
1344 1342 69
1346 1344 71
1348 1346 73
1350 1348 1146
1352 998 362
1354 1352 1350
1356 414 362
1358 1356 1351
1360 1359 1355
1362 1000 362
1364 1362 1350
1366 416 362
1368 1366 1351
1370 1369 1365
1372 1002 362
1374 1372 1350
1376 418 362
1378 1376 1351
1380 1379 1375
1382 1004 362
1384 1382 1350
1386 420 362
1388 1386 1351
1390 1389 1385
1392 1006 362
1394 1392 1350
1396 422 362
1398 1396 1351
1400 1399 1395
1402 1008 362
1404 1402 1350
1406 424 362
1408 1406 1351
1410 1409 1405
1412 1010 362
1414 1412 1350
1416 426 362
1418 1416 1351
1420 1419 1415
1422 1012 362
1424 1422 1350
1426 428 362
1428 1426 1351
1430 1429 1425
1432 430 362
1434 432 362
1436 434 362
1438 436 362
1440 438 362
1442 440 362
1444 442 362
1446 444 362
1448 1024 192
1450 1448 195
1452 1450 212
1454 448 362
1456 1454 1451
1458 1457 1453
1460 1450 214
1462 450 362
1464 1462 1451
1466 1465 1461
1468 1450 216
1470 452 362
1472 1470 1451
1474 1473 1469
1476 1450 218
1478 454 362
1480 1478 1451
1482 1481 1477
1484 1450 220
1486 456 362
1488 1486 1451
1490 1489 1485
1492 1450 222
1494 458 362
1496 1494 1451
1498 1497 1493
1500 1450 224
1502 460 362
1504 1502 1451
1506 1505 1501
1508 1450 226
1510 462 362
1512 1510 1451
1514 1513 1509
1516 1450 92
1518 464 362
1520 1518 1451
1522 1521 1517
1524 1450 94
1526 466 362
1528 1526 1451
1530 1529 1525
1532 1450 96
1534 468 362
1536 1534 1451
1538 1537 1533
1540 1450 98
1542 470 362
1544 1542 1451
1546 1545 1541
1548 1450 100
1550 472 362
1552 1550 1451
1554 1553 1549
1556 1450 102
1558 474 362
1560 1558 1451
1562 1561 1557
1564 1450 104
1566 476 362
1568 1566 1451
1570 1569 1565
1572 1450 106
1574 478 362
1576 1574 1451
1578 1577 1573
1580 486 362
1582 484 362
1584 480 362
1586 482 362
1588 1587 1585
1590 1588 1583
1592 1590 1581
1594 190 188
1596 1594 193
1598 1596 195
1600 1598 1592
1602 1586 1584
1604 1602 1583
1606 1604 1581
1608 1606 1450
1610 1608 245
1612 1588 1582
1614 1612 1581
1616 748 362
1618 750 362
1620 1618 1616
1622 1620 54
1624 1622 1614
1626 900 362
1628 1626 1511
1630 1627 1510
1632 1631 1629
1634 898 362
1636 1634 1503
1638 1635 1502
1640 1639 1637
1642 896 362
1644 1642 1495
1646 1643 1494
1648 1647 1645
1650 894 362
1652 1650 1487
1654 1651 1486
1656 1655 1653
1658 892 362
1660 1658 1479
1662 1659 1478
1664 1663 1661
1666 890 362
1668 1666 1471
1670 1667 1470
1672 1671 1669
1674 886 362
1676 1674 1455
1678 1675 1454
1680 1679 1677
1682 888 362
1684 1682 1463
1686 1683 1462
1688 1687 1685
1690 1688 1680
1692 1690 1672
1694 1692 1664
1696 1694 1656
1698 1696 1648
1700 1698 1640
1702 1700 1632
1704 782 362
1706 1704 1575
1708 1705 1574
1710 1709 1707
1712 780 362
1714 1712 1567
1716 1713 1566
1718 1717 1715
1720 778 362
1722 1720 1559
1724 1721 1558
1726 1725 1723
1728 776 362
1730 1728 1551
1732 1729 1550
1734 1733 1731
1736 774 362
1738 1736 1543
1740 1737 1542
1742 1741 1739
1744 772 362
1746 1744 1535
1748 1745 1534
1750 1749 1747
1752 768 362
1754 1752 1519
1756 1753 1518
1758 1757 1755
1760 770 362
1762 1760 1527
1764 1761 1526
1766 1765 1763
1768 1766 1758
1770 1768 1750
1772 1770 1742
1774 1772 1734
1776 1774 1726
1778 1776 1718
1780 1778 1710
1782 1780 1702
1784 534 362
1786 1785 1234
1788 1784 1235
1790 1789 1787
1792 532 362
1794 1793 1224
1796 1792 1225
1798 1797 1795
1800 530 362
1802 1801 1214
1804 1800 1215
1806 1805 1803
1808 528 362
1810 1809 1204
1812 1808 1205
1814 1813 1811
1816 526 362
1818 1817 1194
1820 1816 1195
1822 1821 1819
1824 524 362
1826 1825 1184
1828 1824 1185
1830 1829 1827
1832 520 362
1834 1833 1164
1836 1832 1165
1838 1837 1835
1840 522 362
1842 1841 1174
1844 1840 1175
1846 1845 1843
1848 1846 1838
1850 1848 1830
1852 1850 1822
1854 1852 1814
1856 1854 1806
1858 1856 1798
1860 1858 1790
1862 1860 1782
1864 682 362
1866 1865 1238
1868 1864 1239
1870 1869 1867
1872 680 362
1874 1873 1228
1876 1872 1229
1878 1877 1875
1880 678 362
1882 1881 1218
1884 1880 1219
1886 1885 1883
1888 676 362
1890 1889 1208
1892 1888 1209
1894 1893 1891
1896 674 362
1898 1897 1198
1900 1896 1199
1902 1901 1899
1904 672 362
1906 1905 1188
1908 1904 1189
1910 1909 1907
1912 668 362
1914 1913 1168
1916 1912 1169
1918 1917 1915
1920 670 362
1922 1921 1178
1924 1920 1179
1926 1925 1923
1928 1926 1918
1930 1928 1910
1932 1930 1902
1934 1932 1894
1936 1934 1886
1938 1936 1878
1940 1938 1870
1942 1940 1862
1944 710 362
1946 1945 1422
1948 1944 1423
1950 1949 1947
1952 708 362
1954 1953 1412
1956 1952 1413
1958 1957 1955
1960 706 362
1962 1961 1402
1964 1960 1403
1966 1965 1963
1968 704 362
1970 1969 1392
1972 1968 1393
1974 1973 1971
1976 702 362
1978 1977 1382
1980 1976 1383
1982 1981 1979
1984 700 362
1986 1985 1372
1988 1984 1373
1990 1989 1987
1992 696 362
1994 1993 1352
1996 1992 1353
1998 1997 1995
2000 698 362
2002 2001 1362
2004 2000 1363
2006 2005 2003
2008 2006 1998
2010 2008 1990
2012 2010 1982
2014 2012 1974
2016 2014 1966
2018 2016 1958
2020 2018 1950
2022 2020 1942
2024 766 362
2026 2025 1426
2028 2024 1427
2030 2029 2027
2032 764 362
2034 2033 1416
2036 2032 1417
2038 2037 2035
2040 762 362
2042 2041 1406
2044 2040 1407
2046 2045 2043
2048 760 362
2050 2049 1396
2052 2048 1397
2054 2053 2051
2056 758 362
2058 2057 1386
2060 2056 1387
2062 2061 2059
2064 756 362
2066 2065 1376
2068 2064 1377
2070 2069 2067
2072 752 362
2074 2073 1356
2076 2072 1357
2078 2077 2075
2080 754 362
2082 2081 1366
2084 2080 1367
2086 2085 2083
2088 2086 2078
2090 2088 2070
2092 2090 2062
2094 2092 2054
2096 2094 2046
2098 2096 2038
2100 2098 2030
2102 2100 2022
2104 744 362
2106 630 362
2108 2107 2104
2110 2106 2105
2112 2111 2109
2114 742 362
2116 628 362
2118 2117 2114
2120 2116 2115
2122 2121 2119
2124 740 362
2126 626 362
2128 2127 2124
2130 2126 2125
2132 2131 2129
2134 738 362
2136 624 362
2138 2137 2134
2140 2136 2135
2142 2141 2139
2144 736 362
2146 622 362
2148 2147 2144
2150 2146 2145
2152 2151 2149
2154 734 362
2156 620 362
2158 2157 2154
2160 2156 2155
2162 2161 2159
2164 730 362
2166 616 362
2168 2167 2164
2170 2166 2165
2172 2171 2169
2174 732 362
2176 618 362
2178 2177 2174
2180 2176 2175
2182 2181 2179
2184 2182 2172
2186 2184 2162
2188 2186 2152
2190 2188 2142
2192 2190 2132
2194 2192 2122
2196 2194 2112
2198 2196 2102
2200 662 362
2202 512 362
2204 2203 2200
2206 2202 2201
2208 2207 2205
2210 660 362
2212 510 362
2214 2213 2210
2216 2212 2211
2218 2217 2215
2220 658 362
2222 508 362
2224 2223 2220
2226 2222 2221
2228 2227 2225
2230 656 362
2232 506 362
2234 2233 2230
2236 2232 2231
2238 2237 2235
2240 654 362
2242 504 362
2244 2243 2240
2246 2242 2241
2248 2247 2245
2250 652 362
2252 502 362
2254 2253 2250
2256 2252 2251
2258 2257 2255
2260 648 362
2262 498 362
2264 2263 2260
2266 2262 2261
2268 2267 2265
2270 650 362
2272 500 362
2274 2273 2270
2276 2272 2271
2278 2277 2275
2280 2278 2268
2282 2280 2258
2284 2282 2248
2286 2284 2238
2288 2286 2228
2290 2288 2218
2292 2290 2208
2294 2292 2198
2296 850 362
2298 598 362
2300 2299 2296
2302 2298 2297
2304 2303 2301
2306 848 362
2308 596 362
2310 2309 2306
2312 2308 2307
2314 2313 2311
2316 846 362
2318 594 362
2320 2319 2316
2322 2318 2317
2324 2323 2321
2326 844 362
2328 592 362
2330 2329 2326
2332 2328 2327
2334 2333 2331
2336 842 362
2338 590 362
2340 2339 2336
2342 2338 2337
2344 2343 2341
2346 840 362
2348 588 362
2350 2349 2346
2352 2348 2347
2354 2353 2351
2356 838 362
2358 586 362
2360 2359 2356
2362 2358 2357
2364 2363 2361
2366 836 362
2368 584 362
2370 2369 2366
2372 2368 2367
2374 2373 2371
2376 834 362
2378 582 362
2380 2379 2376
2382 2378 2377
2384 2383 2381
2386 832 362
2388 580 362
2390 2389 2386
2392 2388 2387
2394 2393 2391
2396 830 362
2398 578 362
2400 2399 2396
2402 2398 2397
2404 2403 2401
2406 828 362
2408 576 362
2410 2409 2406
2412 2408 2407
2414 2413 2411
2416 826 362
2418 574 362
2420 2419 2416
2422 2418 2417
2424 2423 2421
2426 824 362
2428 572 362
2430 2429 2426
2432 2428 2427
2434 2433 2431
2436 822 362
2438 570 362
2440 2439 2436
2442 2438 2437
2444 2443 2441
2446 820 362
2448 568 362
2450 2449 2446
2452 2448 2447
2454 2453 2451
2456 818 362
2458 566 362
2460 2459 2456
2462 2458 2457
2464 2463 2461
2466 816 362
2468 564 362
2470 2469 2466
2472 2468 2467
2474 2473 2471
2476 814 362
2478 562 362
2480 2479 2476
2482 2478 2477
2484 2483 2481
2486 812 362
2488 560 362
2490 2489 2486
2492 2488 2487
2494 2493 2491
2496 810 362
2498 558 362
2500 2499 2496
2502 2498 2497
2504 2503 2501
2506 808 362
2508 556 362
2510 2509 2506
2512 2508 2507
2514 2513 2511
2516 806 362
2518 554 362
2520 2519 2516
2522 2518 2517
2524 2523 2521
2526 804 362
2528 552 362
2530 2529 2526
2532 2528 2527
2534 2533 2531
2536 802 362
2538 550 362
2540 2539 2536
2542 2538 2537
2544 2543 2541
2546 800 362
2548 548 362
2550 2549 2546
2552 2548 2547
2554 2553 2551
2556 798 362
2558 546 362
2560 2559 2556
2562 2558 2557
2564 2563 2561
2566 796 362
2568 544 362
2570 2569 2566
2572 2568 2567
2574 2573 2571
2576 794 362
2578 542 362
2580 2579 2576
2582 2578 2577
2584 2583 2581
2586 792 362
2588 540 362
2590 2589 2586
2592 2588 2587
2594 2593 2591
2596 788 362
2598 536 362
2600 2599 2596
2602 2598 2597
2604 2603 2601
2606 790 362
2608 538 362
2610 2609 2606
2612 2608 2607
2614 2613 2611
2616 2614 2604
2618 2616 2594
2620 2618 2584
2622 2620 2574
2624 2622 2564
2626 2624 2554
2628 2626 2544
2630 2628 2534
2632 2630 2524
2634 2632 2514
2636 2634 2504
2638 2636 2494
2640 2638 2484
2642 2640 2474
2644 2642 2464
2646 2644 2454
2648 2646 2444
2650 2648 2434
2652 2650 2424
2654 2652 2414
2656 2654 2404
2658 2656 2394
2660 2658 2384
2662 2660 2374
2664 2662 2364
2666 2664 2354
2668 2666 2344
2670 2668 2334
2672 2670 2324
2674 2672 2314
2676 2674 2304
2678 2676 2294
2680 786 362
2682 2681 2678
2684 2683 1624
2686 2684 1090
2688 1624 57
2690 2688 1090
2692 1587 1584
2694 2692 1582
2696 2694 1581
2698 2696 1622
2700 2680 2678
2702 2701 2698
2704 2702 1090
2706 2698 56
2708 2706 1090
2710 1586 1585
2712 2710 1582
2714 2712 1581
2716 1086 192
2718 2716 195
2720 2718 2714
2722 1602 1582
2724 2722 1581
2726 190 189
2728 2726 192
2730 2728 195
2732 2730 2724
2734 1590 1580
2736 1594 192
2738 2736 195
2740 2738 2734
2742 2741 2733
2744 2742 2721
2746 2744 1585
2748 2747 2709
2750 2748 2705
2752 2751 2691
2754 2753 2687
2756 2754 1611
2758 2710 1583
2760 2758 1581
2762 2760 1112
2764 2763 2757
2766 2692 1583
2768 2766 1581
2770 1096 1095
2772 2770 1093
2774 2772 1090
2776 2774 2
2778 2776 2768
2780 2779 2765
2782 2781 1601
2784 2766 1580
2786 1026 194
2788 2786 2784
2790 2789 1587
2792 2790 2744
2794 2792 2705
2796 1624 1090
2798 2797 2794
2800 2799 1609
2802 2801 2779
2804 2744 1582
2806 2698 1090
2808 2807 2804
2810 2808 2687
2812 2811 1609
2814 2789 1580
2816 2814 2744
2818 2817 2807
2820 2818 2687
2822 1046 62
2824 2822 65
2826 2824 67
2828 2826 69
2830 2828 71
2832 2830 73
2834 2832 1146
2836 2834 346
2838 488 362
2840 2838 2835
2842 2841 2837
2844 2834 348
2846 490 362
2848 2846 2835
2850 2849 2845
2852 2834 350
2854 492 362
2856 2854 2835
2858 2857 2853
2860 2834 352
2862 494 362
2864 2862 2835
2866 2865 2861
2868 2834 354
2870 496 362
2872 2870 2835
2874 2873 2869
2876 1450 108
2878 2262 1451
2880 2879 2877
2882 1450 110
2884 2272 1451
2886 2885 2883
2888 1450 112
2890 2252 1451
2892 2891 2889
2894 1450 114
2896 2242 1451
2898 2897 2895
2900 1450 116
2902 2232 1451
2904 2903 2901
2906 1450 118
2908 2222 1451
2910 2909 2907
2912 1450 120
2914 2212 1451
2916 2915 2913
2918 1450 122
2920 2202 1451
2922 2921 2919
2924 514 362
2926 516 362
2928 518 362
2930 1450 38
2932 1832 1451
2934 2933 2931
2936 1450 40
2938 1840 1451
2940 2939 2937
2942 1450 42
2944 1824 1451
2946 2945 2943
2948 1450 44
2950 1816 1451
2952 2951 2949
2954 1450 46
2956 1808 1451
2958 2957 2955
2960 1450 48
2962 1800 1451
2964 2963 2961
2966 1450 50
2968 1792 1451
2970 2969 2967
2972 1450 52
2974 1784 1451
2976 2975 2973
2978 1450 124
2980 2598 1451
2982 2981 2979
2984 1450 126
2986 2608 1451
2988 2987 2985
2990 1450 128
2992 2588 1451
2994 2993 2991
2996 1450 130
2998 2578 1451
3000 2999 2997
3002 1450 132
3004 2568 1451
3006 3005 3003
3008 1450 134
3010 2558 1451
3012 3011 3009
3014 1450 136
3016 2548 1451
3018 3017 3015
3020 1450 138
3022 2538 1451
3024 3023 3021
3026 1450 140
3028 2528 1451
3030 3029 3027
3032 1450 142
3034 2518 1451
3036 3035 3033
3038 1450 144
3040 2508 1451
3042 3041 3039
3044 1450 146
3046 2498 1451
3048 3047 3045
3050 1450 148
3052 2488 1451
3054 3053 3051
3056 1450 150
3058 2478 1451
3060 3059 3057
3062 1450 152
3064 2468 1451
3066 3065 3063
3068 1450 154
3070 2458 1451
3072 3071 3069
3074 1450 156
3076 2448 1451
3078 3077 3075
3080 1450 158
3082 2438 1451
3084 3083 3081
3086 1450 160
3088 2428 1451
3090 3089 3087
3092 1450 162
3094 2418 1451
3096 3095 3093
3098 1450 164
3100 2408 1451
3102 3101 3099
3104 1450 166
3106 2398 1451
3108 3107 3105
3110 1450 168
3112 2388 1451
3114 3113 3111
3116 1450 170
3118 2378 1451
3120 3119 3117
3122 1450 172
3124 2368 1451
3126 3125 3123
3128 1450 174
3130 2358 1451
3132 3131 3129
3134 1450 176
3136 2348 1451
3138 3137 3135
3140 1450 178
3142 2338 1451
3144 3143 3141
3146 1450 180
3148 2328 1451
3150 3149 3147
3152 1450 182
3154 2318 1451
3156 3155 3153
3158 1450 184
3160 2308 1451
3162 3161 3159
3164 1450 186
3166 2298 1451
3168 3167 3165
3170 1258 346
3172 600 362
3174 3172 1259
3176 3175 3171
3178 1258 348
3180 602 362
3182 3180 1259
3184 3183 3179
3186 1258 350
3188 604 362
3190 3188 1259
3192 3191 3187
3194 1258 352
3196 606 362
3198 3196 1259
3200 3199 3195
3202 1258 354
3204 608 362
3206 3204 1259
3208 3207 3203
3210 1258 356
3212 610 362
3214 3212 1259
3216 3215 3211
3218 1258 358
3220 612 362
3222 3220 1259
3224 3223 3219
3226 1258 360
3228 614 362
3230 3228 1259
3232 3231 3227
3234 1450 228
3236 2166 1451
3238 3237 3235
3240 1450 230
3242 2176 1451
3244 3243 3241
3246 1450 232
3248 2156 1451
3250 3249 3247
3252 1450 234
3254 2146 1451
3256 3255 3253
3258 1450 236
3260 2136 1451
3262 3261 3259
3264 1450 238
3266 2126 1451
3268 3267 3265
3270 1450 240
3272 2116 1451
3274 3273 3271
3276 1450 242
3278 2106 1451
3280 3279 3277
3282 1336 63
3284 3282 65
3286 3284 67
3288 3286 69
3290 3288 71
3292 3290 73
3294 3292 1146
3296 3294 346
3298 632 362
3300 3298 3295
3302 3301 3297
3304 3294 348
3306 634 362
3308 3306 3295
3310 3309 3305
3312 3294 350
3314 636 362
3316 3314 3295
3318 3317 3313
3320 3294 352
3322 638 362
3324 3322 3295
3326 3325 3321
3328 3294 354
3330 640 362
3332 3330 3295
3334 3333 3329
3336 3294 356
3338 642 362
3340 3338 3295
3342 3341 3337
3344 3294 358
3346 644 362
3348 3346 3295
3350 3349 3345
3352 3294 360
3354 646 362
3356 3354 3295
3358 3357 3353
3360 1146 1058
3362 3360 2164
3364 3361 2260
3366 3365 3363
3368 3360 2174
3370 3361 2270
3372 3371 3369
3374 3360 2154
3376 3361 2250
3378 3377 3375
3380 3360 2144
3382 3361 2240
3384 3383 3381
3386 3360 2134
3388 3361 2230
3390 3389 3387
3392 3360 2124
3394 3361 2220
3396 3395 3393
3398 3360 2114
3400 3361 2210
3402 3401 3399
3404 3360 2104
3406 3361 2200
3408 3407 3405
3410 6 5
3412 3410 9
3414 3412 11
3416 3414 13
3418 3416 15
3420 3418 17
3422 3420 19
3424 3422 1028
3426 3424 1058
3428 3426 350
3430 664 362
3432 3430 3429
3434 1450 22
3436 1912 1451
3438 3437 3435
3440 1450 24
3442 1920 1451
3444 3443 3441
3446 1450 26
3448 1904 1451
3450 3449 3447
3452 1450 28
3454 1896 1451
3456 3455 3453
3458 1450 30
3460 1888 1451
3462 3461 3459
3464 1450 32
3466 1880 1451
3468 3467 3465
3470 1450 34
3472 1872 1451
3474 3473 3471
3476 1450 36
3478 1864 1451
3480 3479 3477
3482 686 362
3484 3483 1607
3486 688 362
3488 3486 3482
3490 3487 3483
3492 3491 3489
3494 3492 1607
3496 3488 1019
3498 3489 1018
3500 3499 3497
3502 3501 1607
3504 694 362
3506 1450 74
3508 1992 1451
3510 3509 3507
3512 1450 76
3514 2000 1451
3516 3515 3513
3518 1450 78
3520 1984 1451
3522 3521 3519
3524 1450 80
3526 1976 1451
3528 3527 3525
3530 1450 82
3532 1968 1451
3534 3533 3531
3536 1450 84
3538 1960 1451
3540 3539 3537
3542 1450 86
3544 1952 1451
3546 3545 3543
3548 1450 88
3550 1944 1451
3552 3551 3549
3554 712 362
3556 3554 3295
3558 3557 3297
3560 714 362
3562 3560 3295
3564 3563 3305
3566 716 362
3568 3566 3295
3570 3569 3313
3572 718 362
3574 3572 3295
3576 3575 3321
3578 720 362
3580 3578 3295
3582 3581 3329
3584 722 362
3586 3584 3295
3588 3587 3337
3590 724 362
3592 3590 3295
3594 3593 3345
3596 726 362
3598 3596 3295
3600 3599 3353
3602 728 362
3604 3360 346
3606 3361 2164
3608 3607 3605
3610 3360 348
3612 3361 2174
3614 3613 3611
3616 3360 350
3618 3361 2154
3620 3619 3617
3622 3360 352
3624 3361 2144
3626 3625 3623
3628 3360 354
3630 3361 2134
3632 3631 3629
3634 3360 356
3636 3361 2124
3638 3637 3635
3640 3360 358
3642 3361 2114
3644 3643 3641
3646 3360 360
3648 3361 2104
3650 3649 3647
3652 902 746
3654 903 664
3656 3654 1060
3658 3657 3653
3660 3659 362
3662 1148 63
3664 3662 65
3666 3664 67
3668 3666 69
3670 3668 71
3672 3670 73
3674 3672 3424
3676 446 362
3678 3677 346
3680 3679 1616
3682 3680 3674
3684 1623 1616
3686 1618 1617
3688 868 362
3690 3688 2105
3692 3689 2104
3694 3693 3691
3696 866 362
3698 3696 2115
3700 3697 2114
3702 3701 3699
3704 864 362
3706 3704 2125
3708 3705 2124
3710 3709 3707
3712 862 362
3714 3712 2135
3716 3713 2134
3718 3717 3715
3720 860 362
3722 3720 2145
3724 3721 2144
3726 3725 3723
3728 858 362
3730 3728 2155
3732 3729 2154
3734 3733 3731
3736 854 362
3738 3736 2165
3740 3737 2164
3742 3741 3739
3744 856 362
3746 3744 2175
3748 3745 2174
3750 3749 3747
3752 3750 3742
3754 3752 3734
3756 3754 3726
3758 3756 3718
3760 3758 3710
3762 3760 3702
3764 3762 3694
3766 3229 3221
3768 3766 2681
3770 3212 3197
3772 3188 3172
3774 3772 3770
3776 3774 3768
3778 3228 3220
3780 3778 2680
3782 3213 3196
3784 3189 3173
3786 3784 3782
3788 3786 3780
3790 3789 3777
3792 3791 3181
3794 3792 3205
3796 3794 3764
3798 884 362
3800 3798 2201
3802 3799 2200
3804 3803 3801
3806 882 362
3808 3806 2211
3810 3807 2210
3812 3811 3809
3814 880 362
3816 3814 2221
3818 3815 2220
3820 3819 3817
3822 878 362
3824 3822 2231
3826 3823 2230
3828 3827 3825
3830 876 362
3832 3830 2241
3834 3831 2240
3836 3835 3833
3838 874 362
3840 3838 2251
3842 3839 2250
3844 3843 3841
3846 870 362
3848 3846 2261
3850 3847 2260
3852 3851 3849
3854 872 362
3856 3854 2271
3858 3855 2270
3860 3859 3857
3862 3860 3852
3864 3862 3844
3866 3864 3836
3868 3866 3828
3870 3868 3820
3872 3870 3812
3874 3872 3804
3876 3874 3796
3878 692 362
3880 3878 3876
3882 3880 344
3884 3882 3686
3886 3885 3685
3888 3887 3675
3890 3889 3683
3892 3679 1619
3894 3893 3674
3896 1623 1620
3898 3897 3687
3900 3899 3675
3902 3901 3895
3904 1450 196
3906 2072 1451
3908 3907 3905
3910 1450 198
3912 2080 1451
3914 3913 3911
3916 1450 200
3918 2064 1451
3920 3919 3917
3922 1450 202
3924 2056 1451
3926 3925 3923
3928 1450 204
3930 2048 1451
3932 3931 3929
3934 1450 206
3936 2040 1451
3938 3937 3935
3940 1450 208
3942 2032 1451
3944 3943 3941
3946 1450 210
3948 2024 1451
3950 3949 3947
3952 1244 63
3954 3952 65
3956 3954 67
3958 3956 69
3960 3958 71
3962 3960 73
3964 3962 1146
3966 3964 1674
3968 3965 1752
3970 3969 3967
3972 3964 1682
3974 3965 1760
3976 3975 3973
3978 3964 1666
3980 3965 1744
3982 3981 3979
3984 3964 1658
3986 3965 1736
3988 3987 3985
3990 3964 1650
3992 3965 1728
3994 3993 3991
3996 3964 1642
3998 3965 1720
4000 3999 3997
4002 3964 1634
4004 3965 1712
4006 4005 4003
4008 3964 1626
4010 3965 1704
4012 4011 4009
4014 2726 193
4016 4014 195
4018 4016 280
4020 4017 2596
4022 4021 4019
4024 4016 282
4026 4017 2606
4028 4027 4025
4030 4016 284
4032 4017 2586
4034 4033 4031
4036 4016 286
4038 4017 2576
4040 4039 4037
4042 4016 288
4044 4017 2566
4046 4045 4043
4048 4016 290
4050 4017 2556
4052 4051 4049
4054 4016 292
4056 4017 2546
4058 4057 4055
4060 4016 294
4062 4017 2536
4064 4063 4061
4066 4016 296
4068 4017 2526
4070 4069 4067
4072 4016 298
4074 4017 2516
4076 4075 4073
4078 4016 300
4080 4017 2506
4082 4081 4079
4084 4016 302
4086 4017 2496
4088 4087 4085
4090 4016 304
4092 4017 2486
4094 4093 4091
4096 4016 306
4098 4017 2476
4100 4099 4097
4102 4016 308
4104 4017 2466
4106 4105 4103
4108 4016 310
4110 4017 2456
4112 4111 4109
4114 4016 312
4116 4017 2446
4118 4117 4115
4120 4016 314
4122 4017 2436
4124 4123 4121
4126 4016 316
4128 4017 2426
4130 4129 4127
4132 4016 318
4134 4017 2416
4136 4135 4133
4138 4016 320
4140 4017 2406
4142 4141 4139
4144 4016 322
4146 4017 2396
4148 4147 4145
4150 4016 324
4152 4017 2386
4154 4153 4151
4156 4016 326
4158 4017 2376
4160 4159 4157
4162 4016 328
4164 4017 2366
4166 4165 4163
4168 4016 330
4170 4017 2356
4172 4171 4169
4174 4016 332
4176 4017 2346
4178 4177 4175
4180 4016 334
4182 4017 2336
4184 4183 4181
4186 4016 336
4188 4017 2326
4190 4189 4187
4192 4016 338
4194 4017 2316
4196 4195 4193
4198 4016 340
4200 4017 2306
4202 4201 4199
4204 4016 342
4206 4017 2296
4208 4207 4205
4210 4016 246
4212 4017 3736
4214 4213 4211
4216 4016 248
4218 4017 3744
4220 4219 4217
4222 4016 250
4224 4017 3728
4226 4225 4223
4228 4016 252
4230 4017 3720
4232 4231 4229
4234 4016 254
4236 4017 3712
4238 4237 4235
4240 4016 256
4242 4017 3704
4244 4243 4241
4246 4016 258
4248 4017 3696
4250 4249 4247
4252 4016 260
4254 4017 3688
4256 4255 4253
4258 4016 262
4260 4017 3846
4262 4261 4259
4264 4016 264
4266 4017 3854
4268 4267 4265
4270 4016 266
4272 4017 3838
4274 4273 4271
4276 4016 268
4278 4017 3830
4280 4279 4277
4282 4016 270
4284 4017 3822
4286 4285 4283
4288 4016 272
4290 4017 3814
4292 4291 4289
4294 4016 274
4296 4017 3806
4298 4297 4295
4300 4016 276
4302 4017 3798
4304 4303 4301
4306 3964 346
4308 3965 1674
4310 4309 4307
4312 3964 348
4314 3965 1682
4316 4315 4313
4318 3964 350
4320 3965 1666
4322 4321 4319
4324 3964 352
4326 3965 1658
4328 4327 4325
4330 3964 354
4332 3965 1650
4334 4333 4331
4336 3964 356
4338 3965 1642
4340 4339 4337
4342 3964 358
4344 3965 1634
4346 4345 4343
4348 3964 360
4350 3965 1626
4352 4351 4349
4354 904 362
4356 906 362
4358 908 362
4360 1088 195
4362 4360 3422
4364 4362 1160
4366 1619 1617
4368 4366 4364
4370 4369 4359
4372 2164 1100
4374 910 362
4376 4375 1109
4378 4377 1101
4380 4379 4373
4382 2174 1100
4384 912 362
4386 4385 1109
4388 4387 1101
4390 4389 4383
4392 2154 1100
4394 914 362
4396 4394 1109
4398 4396 1101
4400 4399 4393
4402 4369 916
4404 4402 362
4406 4368 280
4408 4407 4405
4410 4369 918
4412 4410 362
4414 4368 282
4416 4415 4413
4418 4369 920
4420 4418 362
4422 4368 284
4424 4423 4421
4426 4369 922
4428 4426 362
4430 4368 286
4432 4431 4429
4434 4369 924
4436 4434 362
4438 4368 288
4440 4439 4437
4442 4369 926
4444 4442 362
4446 4368 290
4448 4447 4445
4450 4369 928
4452 4450 362
4454 4368 292
4456 4455 4453
4458 4369 930
4460 4458 362
4462 4368 294
4464 4463 4461
4466 4369 932
4468 4466 362
4470 4368 296
4472 4471 4469
4474 4369 934
4476 4474 362
4478 4368 298
4480 4479 4477
4482 4369 936
4484 4482 362
4486 4368 300
4488 4487 4485
4490 4369 938
4492 4490 362
4494 4368 302
4496 4495 4493
4498 4369 940
4500 4498 362
4502 4368 304
4504 4503 4501
4506 4369 942
4508 4506 362
4510 4368 306
4512 4511 4509
4514 4369 944
4516 4514 362
4518 4368 308
4520 4519 4517
4522 4369 946
4524 4522 362
4526 4368 310
4528 4527 4525
4530 4369 948
4532 4530 362
4534 4368 312
4536 4535 4533
4538 4369 950
4540 4538 362
4542 4368 314
4544 4543 4541
4546 4369 952
4548 4546 362
4550 4368 316
4552 4551 4549
4554 4369 954
4556 4554 362
4558 4368 318
4560 4559 4557
4562 4369 956
4564 4562 362
4566 4368 320
4568 4567 4565
4570 4369 958
4572 4570 362
4574 4368 322
4576 4575 4573
4578 4369 960
4580 4578 362
4582 4368 324
4584 4583 4581
4586 4369 962
4588 4586 362
4590 4368 326
4592 4591 4589
4594 4369 964
4596 4594 362
4598 4368 328
4600 4599 4597
4602 4369 966
4604 4602 362
4606 4368 330
4608 4607 4605
4610 4369 968
4612 4610 362
4614 4368 332
4616 4615 4613
4618 4369 970
4620 4618 362
4622 4368 334
4624 4623 4621
4626 4369 972
4628 4626 362
4630 4368 336
4632 4631 4629
4634 4369 974
4636 4634 362
4638 4368 338
4640 4639 4637
4642 4369 976
4644 4642 362
4646 4368 340
4648 4647 4645
4650 4369 978
4652 4650 362
4654 4368 342
4656 4655 4653
4658 980 362
4660 359 356
4662 4660 361
4664 350 346
4666 4664 353
4668 4666 4662
4670 358 357
4672 4670 360
4674 351 347
4676 4674 352
4678 4676 4672
4680 4679 4669
4682 4681 349
4684 4682 355
4686 4684 1258
4688 4687 4659
4690 352 348
4692 4690 4664
4694 4692 355
4696 4694 356
4698 4696 358
4700 4698 3226
4702 4701 4689
4704 982 362
4706 4704 4687
4708 4707 4701
4710 3426 348
4712 1134 11
4714 4712 13
4716 4714 15
4718 4716 17
4720 4718 1028
4722 4360 3420
4724 4722 4367
4726 4725 4721
4728 4727 19
4730 984 362
4732 1068 1060
4734 4733 4730
4736 4735 4729
4738 4737 4711
4740 986 362
4742 1106 1093
4744 4742 1090
4746 3560 3555
4748 4746 3567
4750 4748 3573
4752 4750 3579
4754 4752 3585
4756 4754 3591
4758 4756 3597
4760 4758 4744
4762 3560 3554
4764 4762 3567
4766 4764 3573
4768 4766 3579
4770 4768 3585
4772 4770 3591
4774 4772 3597
4776 4774 4744
4778 1097 1094
4780 4778 1093
4782 4780 1090
4784 4782 90
4786 4785 1105
4788 4786 4777
4790 4788 1094
4792 2145 2135
4794 4792 2125
4796 4794 2114
4798 4796 2105
4800 4798 4776
4802 4801 4791
4804 4802 4761
4806 4756 3596
4808 4806 4744
4810 2777 1096
4812 4810 4788
4814 4813 4801
4816 4814 4809
4818 4799 4776
4820 1113 1092
4822 4821 4819
4824 994 362
4826 996 362
4828 4827 1081
4830 4829 1060
4832 4826 2777
4834 4833 4785
4836 4835 1061
4838 4837 4831
4840 1350 346
4842 1352 1351
4844 4843 4841
4846 1350 348
4848 1362 1351
4850 4849 4847
4852 1350 350
4854 1372 1351
4856 4855 4853
4858 1350 352
4860 1382 1351
4862 4861 4859
4864 1350 354
4866 1392 1351
4868 4867 4865
4870 1350 356
4872 1402 1351
4874 4873 4871
4876 1350 358
4878 1412 1351
4880 4879 4877
4882 1350 360
4884 1422 1351
4886 4885 4883
i0 controllable_featNWCClass_conc
i1 controllable_bank_abs<0>
i2 controllable_bank_abs<1>
i3 controllable_bank_abs<2>
i4 controllable_bank_abs<3>
i5 controllable_bank_abs<4>
i6 controllable_bank_abs<5>
i7 controllable_bank_abs<6>
i8 controllable_bank_abs<7>
i9 controllable_cmdErr_conc
i10 i_reqLBA3_abs<0>
i11 i_reqLBA3_abs<1>
i12 i_reqLBA3_abs<2>
i13 i_reqLBA3_abs<3>
i14 i_reqLBA3_abs<4>
i15 i_reqLBA3_abs<5>
i16 i_reqLBA3_abs<6>
i17 i_reqLBA3_abs<7>
i18 i_reqLBA2_abs<0>
i19 i_reqLBA2_abs<1>
i20 i_reqLBA2_abs<2>
i21 i_reqLBA2_abs<3>
i22 i_reqLBA2_abs<4>
i23 i_reqLBA2_abs<5>
i24 i_reqLBA2_abs<6>
i25 i_reqLBA2_abs<7>
i26 controllable_busMasterClass_conc
i27 i_transSuccess_conc
i28 controllable_addr_abs<0>
i29 controllable_addr_abs<1>
i30 controllable_addr_abs<2>
i31 controllable_addr_abs<3>
i32 controllable_addr_abs<4>
i33 controllable_addr_abs<5>
i34 controllable_addr_abs<6>
i35 controllable_addr_abs<7>
i36 i_reqLBA4_abs<0>
i37 i_reqLBA4_abs<1>
i38 i_reqLBA4_abs<2>
i39 i_reqLBA4_abs<3>
i40 i_reqLBA4_abs<4>
i41 i_reqLBA4_abs<5>
i42 i_reqLBA4_abs<6>
i43 i_reqLBA4_abs<7>
i44 controllable_featWCClass_conc
i45 i_reqLBA1_abs<0>
i46 i_reqLBA1_abs<1>
i47 i_reqLBA1_abs<2>
i48 i_reqLBA1_abs<3>
i49 i_reqLBA1_abs<4>
i50 i_reqLBA1_abs<5>
i51 i_reqLBA1_abs<6>
i52 i_reqLBA1_abs<7>
i53 i_reqSect1_abs<0>
i54 i_reqSect1_abs<1>
i55 i_reqSect1_abs<2>
i56 i_reqSect1_abs<3>
i57 i_reqSect1_abs<4>
i58 i_reqSect1_abs<5>
i59 i_reqSect1_abs<6>
i60 i_reqSect1_abs<7>
i61 i_reqBuf_abs<0>
i62 i_reqBuf_abs<1>
i63 i_reqBuf_abs<2>
i64 i_reqBuf_abs<3>
i65 i_reqBuf_abs<4>
i66 i_reqBuf_abs<5>
i67 i_reqBuf_abs<6>
i68 i_reqBuf_abs<7>
i69 i_reqBuf_abs<8>
i70 i_reqBuf_abs<9>
i71 i_reqBuf_abs<10>
i72 i_reqBuf_abs<11>
i73 i_reqBuf_abs<12>
i74 i_reqBuf_abs<13>
i75 i_reqBuf_abs<14>
i76 i_reqBuf_abs<15>
i77 i_reqBuf_abs<16>
i78 i_reqBuf_abs<17>
i79 i_reqBuf_abs<18>
i80 i_reqBuf_abs<19>
i81 i_reqBuf_abs<20>
i82 i_reqBuf_abs<21>
i83 i_reqBuf_abs<22>
i84 i_reqBuf_abs<23>
i85 i_reqBuf_abs<24>
i86 i_reqBuf_abs<25>
i87 i_reqBuf_abs<26>
i88 i_reqBuf_abs<27>
i89 i_reqBuf_abs<28>
i90 i_reqBuf_abs<29>
i91 i_reqBuf_abs<30>
i92 i_reqBuf_abs<31>
i93 controllable_tag_conc<0>
i94 controllable_tag_conc<1>
i95 controllable_tag_conc<2>
i96 controllable_tag_conc<3>
i97 i_reqLBA5_abs<0>
i98 i_reqLBA5_abs<1>
i99 i_reqLBA5_abs<2>
i100 i_reqLBA5_abs<3>
i101 i_reqLBA5_abs<4>
i102 i_reqLBA5_abs<5>
i103 i_reqLBA5_abs<6>
i104 i_reqLBA5_abs<7>
i105 i_reqLBA0_abs<0>
i106 i_reqLBA0_abs<1>
i107 i_reqLBA0_abs<2>
i108 i_reqLBA0_abs<3>
i109 i_reqLBA0_abs<4>
i110 i_reqLBA0_abs<5>
i111 i_reqLBA0_abs<6>
i112 i_reqLBA0_abs<7>
i113 i_reqSect0_abs<0>
i114 i_reqSect0_abs<1>
i115 i_reqSect0_abs<2>
i116 i_reqSect0_abs<3>
i117 i_reqSect0_abs<4>
i118 i_reqSect0_abs<5>
i119 i_reqSect0_abs<6>
i120 i_reqSect0_abs<7>
i121 i_osReqType_conc
i122 controllable_fillPrdNSect_abs<0>
i123 controllable_fillPrdNSect_abs<1>
i124 controllable_fillPrdNSect_abs<2>
i125 controllable_fillPrdNSect_abs<3>
i126 controllable_fillPrdNSect_abs<4>
i127 controllable_fillPrdNSect_abs<5>
i128 controllable_fillPrdNSect_abs<6>
i129 controllable_fillPrdNSect_abs<7>
i130 controllable_fillPrdNSect_abs<8>
i131 controllable_fillPrdNSect_abs<9>
i132 controllable_fillPrdNSect_abs<10>
i133 controllable_fillPrdNSect_abs<11>
i134 controllable_fillPrdNSect_abs<12>
i135 controllable_fillPrdNSect_abs<13>
i136 controllable_fillPrdNSect_abs<14>
i137 controllable_fillPrdNSect_abs<15>
i138 controllable_featXFRClass_conc
i139 controllable_fillPrdAddr_abs<0>
i140 controllable_fillPrdAddr_abs<1>
i141 controllable_fillPrdAddr_abs<2>
i142 controllable_fillPrdAddr_abs<3>
i143 controllable_fillPrdAddr_abs<4>
i144 controllable_fillPrdAddr_abs<5>
i145 controllable_fillPrdAddr_abs<6>
i146 controllable_fillPrdAddr_abs<7>
i147 controllable_fillPrdAddr_abs<8>
i148 controllable_fillPrdAddr_abs<9>
i149 controllable_fillPrdAddr_abs<10>
i150 controllable_fillPrdAddr_abs<11>
i151 controllable_fillPrdAddr_abs<12>
i152 controllable_fillPrdAddr_abs<13>
i153 controllable_fillPrdAddr_abs<14>
i154 controllable_fillPrdAddr_abs<15>
i155 controllable_fillPrdAddr_abs<16>
i156 controllable_fillPrdAddr_abs<17>
i157 controllable_fillPrdAddr_abs<18>
i158 controllable_fillPrdAddr_abs<19>
i159 controllable_fillPrdAddr_abs<20>
i160 controllable_fillPrdAddr_abs<21>
i161 controllable_fillPrdAddr_abs<22>
i162 controllable_fillPrdAddr_abs<23>
i163 controllable_fillPrdAddr_abs<24>
i164 controllable_fillPrdAddr_abs<25>
i165 controllable_fillPrdAddr_abs<26>
i166 controllable_fillPrdAddr_abs<27>
i167 controllable_fillPrdAddr_abs<28>
i168 controllable_fillPrdAddr_abs<29>
i169 controllable_fillPrdAddr_abs<30>
i170 controllable_fillPrdAddr_abs<31>
i171 controllable_dmaStartClass_conc
i172 controllable_write8_val_abs<0>
i173 controllable_write8_val_abs<1>
i174 controllable_write8_val_abs<2>
i175 controllable_write8_val_abs<3>
i176 controllable_write8_val_abs<4>
i177 controllable_write8_val_abs<5>
i178 controllable_write8_val_abs<6>
i179 controllable_write8_val_abs<7>
l0 n363
l1 state_regStatus_ERR_conc_out
l2 state_pioDMA_conc_out
l3 state_regBMStatus_resv_conc<0>_out
l4 state_regBMStatus_resv_conc<1>_out
l5 state_regStatus_obs_conc<0>_out
l6 state_regStatus_obs_conc<1>_out
l7 state_regBMStatus_ACTV_conc_out
l8 state_regLBAMid1_abs<0>_out
l9 state_regLBAMid1_abs<1>_out
l10 state_regLBAMid1_abs<2>_out
l11 state_regLBAMid1_abs<3>_out
l12 state_regLBAMid1_abs<4>_out
l13 state_regLBAMid1_abs<5>_out
l14 state_regLBAMid1_abs<6>_out
l15 state_regLBAMid1_abs<7>_out
l16 state_stInternal_conc<0>_out
l17 state_stInternal_conc<1>_out
l18 state_regLBAMid0_abs<0>_out
l19 state_regLBAMid0_abs<1>_out
l20 state_regLBAMid0_abs<2>_out
l21 state_regLBAMid0_abs<3>_out
l22 state_regLBAMid0_abs<4>_out
l23 state_regLBAMid0_abs<5>_out
l24 state_regLBAMid0_abs<6>_out
l25 state_regLBAMid0_abs<7>_out
l26 state_regLBAHigh1_abs<0>_out
l27 state_regLBAHigh1_abs<1>_out
l28 state_regLBAHigh1_abs<2>_out
l29 state_regLBAHigh1_abs<3>_out
l30 state_regLBAHigh1_abs<4>_out
l31 state_regLBAHigh1_abs<5>_out
l32 state_regLBAHigh1_abs<6>_out
l33 state_regLBAHigh1_abs<7>_out
l34 state_regError_abs<0>_out
l35 state_regError_abs<1>_out
l36 state_regError_abs<2>_out
l37 state_regError_abs<3>_out
l38 state_regError_abs<4>_out
l39 state_regError_abs<5>_out
l40 state_regError_abs<6>_out
l41 state_regError_abs<7>_out
l42 state_regBMCommand_Start_abs_out
l43 state_os_lba0_abs<0>_out
l44 state_os_lba0_abs<1>_out
l45 state_os_lba0_abs<2>_out
l46 state_os_lba0_abs<3>_out
l47 state_os_lba0_abs<4>_out
l48 state_os_lba0_abs<5>_out
l49 state_os_lba0_abs<6>_out
l50 state_os_lba0_abs<7>_out
l51 state_os_lba1_abs<0>_out
l52 state_os_lba1_abs<1>_out
l53 state_os_lba1_abs<2>_out
l54 state_os_lba1_abs<3>_out
l55 state_os_lba1_abs<4>_out
l56 state_os_lba1_abs<5>_out
l57 state_os_lba1_abs<6>_out
l58 state_os_lba1_abs<7>_out
l59 state_osState_conc<0>_out
l60 state_osState_conc<1>_out
l61 state_osState_conc<2>_out
l62 state_osState_conc<3>_out
l63 state_regDev_LBExt_abs<0>_out
l64 state_regDev_LBExt_abs<1>_out
l65 state_regDev_LBExt_abs<2>_out
l66 state_regDev_LBExt_abs<3>_out
l67 state_regDev_LBExt_abs<4>_out
l68 state_os_sect1_abs<0>_out
l69 state_os_sect1_abs<1>_out
l70 state_os_sect1_abs<2>_out
l71 state_os_sect1_abs<3>_out
l72 state_os_sect1_abs<4>_out
l73 state_os_sect1_abs<5>_out
l74 state_os_sect1_abs<6>_out
l75 state_os_sect1_abs<7>_out
l76 state_readPrd_conc_out
l77 state_regStatus_DRDY_conc_out
l78 state_srstTimerSignalled_conc_out
l79 state_os_lba2_abs<0>_out
l80 state_os_lba2_abs<1>_out
l81 state_os_lba2_abs<2>_out
l82 state_os_lba2_abs<3>_out
l83 state_os_lba2_abs<4>_out
l84 state_os_lba2_abs<5>_out
l85 state_os_lba2_abs<6>_out
l86 state_os_lba2_abs<7>_out
l87 state_os_buf_abs<0>_out
l88 state_os_buf_abs<1>_out
l89 state_os_buf_abs<2>_out
l90 state_os_buf_abs<3>_out
l91 state_os_buf_abs<4>_out
l92 state_os_buf_abs<5>_out
l93 state_os_buf_abs<6>_out
l94 state_os_buf_abs<7>_out
l95 state_os_buf_abs<8>_out
l96 state_os_buf_abs<9>_out
l97 state_os_buf_abs<10>_out
l98 state_os_buf_abs<11>_out
l99 state_os_buf_abs<12>_out
l100 state_os_buf_abs<13>_out
l101 state_os_buf_abs<14>_out
l102 state_os_buf_abs<15>_out
l103 state_os_buf_abs<16>_out
l104 state_os_buf_abs<17>_out
l105 state_os_buf_abs<18>_out
l106 state_os_buf_abs<19>_out
l107 state_os_buf_abs<20>_out
l108 state_os_buf_abs<21>_out
l109 state_os_buf_abs<22>_out
l110 state_os_buf_abs<23>_out
l111 state_os_buf_abs<24>_out
l112 state_os_buf_abs<25>_out
l113 state_os_buf_abs<26>_out
l114 state_os_buf_abs<27>_out
l115 state_os_buf_abs<28>_out
l116 state_os_buf_abs<29>_out
l117 state_os_buf_abs<30>_out
l118 state_os_buf_abs<31>_out
l119 state_regCommand_abs<0>_out
l120 state_regCommand_abs<1>_out
l121 state_regCommand_abs<2>_out
l122 state_regCommand_abs<3>_out
l123 state_regCommand_abs<4>_out
l124 state_regCommand_abs<5>_out
l125 state_regCommand_abs<6>_out
l126 state_regCommand_abs<7>_out
l127 state_os_sect0_abs<0>_out
l128 state_os_sect0_abs<1>_out
l129 state_os_sect0_abs<2>_out
l130 state_os_sect0_abs<3>_out
l131 state_os_sect0_abs<4>_out
l132 state_os_sect0_abs<5>_out
l133 state_os_sect0_abs<6>_out
l134 state_os_sect0_abs<7>_out
l135 state_regFeature1_abs<0>_out
l136 state_regFeature1_abs<1>_out
l137 state_regFeature1_abs<2>_out
l138 state_regFeature1_abs<3>_out
l139 state_regFeature1_abs<4>_out
l140 state_regFeature1_abs<5>_out
l141 state_regFeature1_abs<6>_out
l142 state_regFeature1_abs<7>_out
l143 state_regSectors1_abs<0>_out
l144 state_regSectors1_abs<1>_out
l145 state_regSectors1_abs<2>_out
l146 state_regSectors1_abs<3>_out
l147 state_regSectors1_abs<4>_out
l148 state_regSectors1_abs<5>_out
l149 state_regSectors1_abs<6>_out
l150 state_regSectors1_abs<7>_out
l151 state_regBMStatus_IRQ_conc_out
l152 state_regControl_HOB_conc_out
l153 state_os_lba3_abs<0>_out
l154 state_os_lba3_abs<1>_out
l155 state_os_lba3_abs<2>_out
l156 state_os_lba3_abs<3>_out
l157 state_os_lba3_abs<4>_out
l158 state_os_lba3_abs<5>_out
l159 state_os_lba3_abs<6>_out
l160 state_os_lba3_abs<7>_out
l161 state_regBMStatus_DRV1CAP_conc_out
l162 fair_cnt<0>_out
l163 fair_cnt<1>_out
l164 fair_cnt<2>_out
l165 state_regDev_LBA_abs_out
l166 state_regBMStatus_SMPLX_conc_out
l167 state_os_lba4_abs<0>_out
l168 state_os_lba4_abs<1>_out
l169 state_os_lba4_abs<2>_out
l170 state_os_lba4_abs<3>_out
l171 state_os_lba4_abs<4>_out
l172 state_os_lba4_abs<5>_out
l173 state_os_lba4_abs<6>_out
l174 state_os_lba4_abs<7>_out
l175 state_regFeature0_abs<0>_out
l176 state_regFeature0_abs<1>_out
l177 state_regFeature0_abs<2>_out
l178 state_regFeature0_abs<3>_out
l179 state_regFeature0_abs<4>_out
l180 state_regFeature0_abs<5>_out
l181 state_regFeature0_abs<6>_out
l182 state_regFeature0_abs<7>_out
l183 state_regStatus_DRQ_conc_out
l184 state_regSectors0_abs<0>_out
l185 state_regSectors0_abs<1>_out
l186 state_regSectors0_abs<2>_out
l187 state_regSectors0_abs<3>_out
l188 state_regSectors0_abs<4>_out
l189 state_regSectors0_abs<5>_out
l190 state_regSectors0_abs<6>_out
l191 state_regSectors0_abs<7>_out
l192 state_irqAsserted_conc_out
l193 state_stDMACmd_conc<0>_out
l194 state_stDMACmd_conc<1>_out
l195 state_os_lba5_abs<0>_out
l196 state_os_lba5_abs<1>_out
l197 state_os_lba5_abs<2>_out
l198 state_os_lba5_abs<3>_out
l199 state_os_lba5_abs<4>_out
l200 state_os_lba5_abs<5>_out
l201 state_os_lba5_abs<6>_out
l202 state_os_lba5_abs<7>_out
l203 state_regLBALow1_abs<0>_out
l204 state_regLBALow1_abs<1>_out
l205 state_regLBALow1_abs<2>_out
l206 state_regLBALow1_abs<3>_out
l207 state_regLBALow1_abs<4>_out
l208 state_regLBALow1_abs<5>_out
l209 state_regLBALow1_abs<6>_out
l210 state_regLBALow1_abs<7>_out
l211 state_regControl_SRST_conc_out
l212 state_regBMCommand_RW_abs_out
l213 state_bufAddr_abs<0>_out
l214 state_bufAddr_abs<1>_out
l215 state_bufAddr_abs<2>_out
l216 state_bufAddr_abs<3>_out
l217 state_bufAddr_abs<4>_out
l218 state_bufAddr_abs<5>_out
l219 state_bufAddr_abs<6>_out
l220 state_bufAddr_abs<7>_out
l221 state_bufAddr_abs<8>_out
l222 state_bufAddr_abs<9>_out
l223 state_bufAddr_abs<10>_out
l224 state_bufAddr_abs<11>_out
l225 state_bufAddr_abs<12>_out
l226 state_bufAddr_abs<13>_out
l227 state_bufAddr_abs<14>_out
l228 state_bufAddr_abs<15>_out
l229 state_bufAddr_abs<16>_out
l230 state_bufAddr_abs<17>_out
l231 state_bufAddr_abs<18>_out
l232 state_bufAddr_abs<19>_out
l233 state_bufAddr_abs<20>_out
l234 state_bufAddr_abs<21>_out
l235 state_bufAddr_abs<22>_out
l236 state_bufAddr_abs<23>_out
l237 state_bufAddr_abs<24>_out
l238 state_bufAddr_abs<25>_out
l239 state_bufAddr_abs<26>_out
l240 state_bufAddr_abs<27>_out
l241 state_bufAddr_abs<28>_out
l242 state_bufAddr_abs<29>_out
l243 state_bufAddr_abs<30>_out
l244 state_bufAddr_abs<31>_out
l245 state_regBMStatus_DRV0CAP_conc_out
l246 state_bufSectors_abs<0>_out
l247 state_bufSectors_abs<1>_out
l248 state_bufSectors_abs<2>_out
l249 state_bufSectors_abs<3>_out
l250 state_bufSectors_abs<4>_out
l251 state_bufSectors_abs<5>_out
l252 state_bufSectors_abs<6>_out
l253 state_bufSectors_abs<7>_out
l254 state_bufSectors_abs<8>_out
l255 state_bufSectors_abs<9>_out
l256 state_bufSectors_abs<10>_out
l257 state_bufSectors_abs<11>_out
l258 state_bufSectors_abs<12>_out
l259 state_bufSectors_abs<13>_out
l260 state_bufSectors_abs<14>_out
l261 state_bufSectors_abs<15>_out
l262 state_regLBALow0_abs<0>_out
l263 state_regLBALow0_abs<1>_out
l264 state_regLBALow0_abs<2>_out
l265 state_regLBALow0_abs<3>_out
l266 state_regLBALow0_abs<4>_out
l267 state_regLBALow0_abs<5>_out
l268 state_regLBALow0_abs<6>_out
l269 state_regLBALow0_abs<7>_out
l270 state_regControl_NIEn_conc_out
l271 state_regStatus_BSY_conc<0>_out
l272 state_regStatus_BSY_conc<1>_out
l273 state_prdValid_conc_out
l274 state_transferMode_abs<0>_out
l275 state_transferMode_abs<1>_out
l276 state_transferMode_abs<2>_out
l277 state_regBMPRD_abs<0>_out
l278 state_regBMPRD_abs<1>_out
l279 state_regBMPRD_abs<2>_out
l280 state_regBMPRD_abs<3>_out
l281 state_regBMPRD_abs<4>_out
l282 state_regBMPRD_abs<5>_out
l283 state_regBMPRD_abs<6>_out
l284 state_regBMPRD_abs<7>_out
l285 state_regBMPRD_abs<8>_out
l286 state_regBMPRD_abs<9>_out
l287 state_regBMPRD_abs<10>_out
l288 state_regBMPRD_abs<11>_out
l289 state_regBMPRD_abs<12>_out
l290 state_regBMPRD_abs<13>_out
l291 state_regBMPRD_abs<14>_out
l292 state_regBMPRD_abs<15>_out
l293 state_regBMPRD_abs<16>_out
l294 state_regBMPRD_abs<17>_out
l295 state_regBMPRD_abs<18>_out
l296 state_regBMPRD_abs<19>_out
l297 state_regBMPRD_abs<20>_out
l298 state_regBMPRD_abs<21>_out
l299 state_regBMPRD_abs<22>_out
l300 state_regBMPRD_abs<23>_out
l301 state_regBMPRD_abs<24>_out
l302 state_regBMPRD_abs<25>_out
l303 state_regBMPRD_abs<26>_out
l304 state_regBMPRD_abs<27>_out
l305 state_regBMPRD_abs<28>_out
l306 state_regBMPRD_abs<29>_out
l307 state_regBMPRD_abs<30>_out
l308 state_regBMPRD_abs<31>_out
l309 state_stCommand_conc<0>_out
l310 state_stCommand_conc<1>_out
l311 state_regBMStatus_ERR_conc_out
l312 state_regStatus_DF_conc_out
l313 state_setFeatState_conc<0>_out
l314 state_setFeatState_conc<1>_out
l315 state_setFeatState_conc<2>_out
l316 state_regStatus_bit4_conc_out
l317 state_wce_conc_out
l318 state_regLBAHigh0_abs<0>_out
l319 state_regLBAHigh0_abs<1>_out
l320 state_regLBAHigh0_abs<2>_out
l321 state_regLBAHigh0_abs<3>_out
l322 state_regLBAHigh0_abs<4>_out
l323 state_regLBAHigh0_abs<5>_out
l324 state_regLBAHigh0_abs<6>_out
l325 state_regLBAHigh0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:19 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_a4.v   ---gives--> driver_a4.mv
> abc -c "read_blif_mv driver_a4.mv; strash; refactor; rewrite; dfraig; rewrite; dfraig; write_aiger -s driver_a4y.aig"   ---gives--> driver_a4y.aig
> aigtoaig driver_a4y.aig driver_a4y.aag   ---gives--> driver_a4y.aag (this file)
Content of driver_a4.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_cmdErr_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_cmdErr_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [2:0] state_transferMode_abs;
reg state_pioDMA_conc ;
reg state_wce_conc ;
reg state_irqAsserted_conc ;
reg [1:0] state_stInternal_conc ;
reg [1:0] state_stDMACmd_conc ;
reg [1:0] state_stCommand_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regFeature1_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg [4:0] state_regDev_LBExt_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regError_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regControl_NIEn_conc ;
reg state_regControl_SRST_conc ;
reg state_regControl_HOB_conc ;
reg state_regStatus_ERR_conc ;
reg [1:0] state_regStatus_obs_conc ;
reg state_regStatus_DRQ_conc ;
reg state_regStatus_bit4_conc ;
reg state_regStatus_DF_conc ;
reg state_regStatus_DRDY_conc ;
reg [1:0] state_regStatus_BSY_conc ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg state_regBMStatus_ACTV_conc ;
reg state_regBMStatus_ERR_conc ;
reg state_regBMStatus_IRQ_conc ;
reg [1:0] state_regBMStatus_resv_conc ;
reg state_regBMStatus_DRV0CAP_conc ;
reg state_regBMStatus_DRV1CAP_conc ;
reg state_regBMStatus_SMPLX_conc ;
reg [31:0] state_regBMPRD_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;
reg state_readPrd_conc ;
reg state_prdValid_conc ;
reg state_srstTimerSignalled_conc ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [2:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [2:0] next_state_transferMode_abs;
wire next_state_pioDMA_conc ;
wire next_state_wce_conc ;
wire next_state_irqAsserted_conc ;
wire [1:0] next_state_stInternal_conc ;
wire [1:0] next_state_stDMACmd_conc ;
wire [1:0] next_state_stCommand_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regFeature1_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire [4:0] next_state_regDev_LBExt_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regError_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regControl_NIEn_conc ;
wire next_state_regControl_SRST_conc ;
wire next_state_regControl_HOB_conc ;
wire next_state_regStatus_ERR_conc ;
wire [1:0] next_state_regStatus_obs_conc ;
wire next_state_regStatus_DRQ_conc ;
wire next_state_regStatus_bit4_conc ;
wire next_state_regStatus_DF_conc ;
wire next_state_regStatus_DRDY_conc ;
wire [1:0] next_state_regStatus_BSY_conc ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire next_state_regBMStatus_ACTV_conc ;
wire next_state_regBMStatus_ERR_conc ;
wire next_state_regBMStatus_IRQ_conc ;
wire [1:0] next_state_regBMStatus_resv_conc ;
wire next_state_regBMStatus_DRV0CAP_conc ;
wire next_state_regBMStatus_DRV1CAP_conc ;
wire next_state_regBMStatus_SMPLX_conc ;
wire [31:0] next_state_regBMPRD_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;
wire next_state_readPrd_conc ;
wire next_state_prdValid_conc ;
wire next_state_srstTimerSignalled_conc ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regFeature1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature1_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBExt_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[4:0] : state_regDev_LBExt_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_stCommand_conc    = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? ((controllable_write8_val_abs == `CMD_SET_FEATURE) ? `set_features_cmd : ((controllable_write8_val_abs == `CMD_READ_DMA_EXT || controllable_write8_val_abs == `CMD_WRITE_DMA_EXT) ? `dma_cmd : state_stCommand_conc)) : state_stCommand_conc;
assign next_state_regControl_NIEn_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[1:1] : state_regControl_NIEn_conc;
assign next_state_regControl_HOB_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ? controllable_write8_val_abs[7:7] : ((controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && (controllable_addr_abs==`REG_FEATURE0 || controllable_addr_abs==`REG_SECTORS || controllable_addr_abs==`REG_LBA_LOW || controllable_addr_abs==`REG_LBA_MID || controllable_addr_abs==`REG_LBA_HIGH)) ? 0 : state_regControl_HOB_conc);
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;
assign next_state_regBMPRD_abs = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_regBMPRD_abs : controllable_fillPrdAddr_abs) : state_regBMPRD_abs;
assign next_state_prdValid_conc = (controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_PRD) ? ((state_stDMACmd_conc!=`wait_bm_ready) ? state_prdValid_conc : 1) : state_prdValid_conc;
assign next_state_pioDMA_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 0 : state_pioDMA_conc) :
               state_pioDMA_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? 0 : state_pioDMA_conc)
             );
assign next_state_wce_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1 || state_stInternal_conc == `reset_ready) ? 1 : state_wce_conc) :
               state_wce_conc
             ) :
             (
              (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC  && controllable_featWCClass_conc==1) ? 1 :
               ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC && controllable_featNWCClass_conc==1) ? 0 : state_wce_conc)
             );

assign next_state_stInternal_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT) ?
             (
               (state_regControl_SRST_conc==0 && controllable_write8_val_abs[2:2]==1 || state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ?
               ((controllable_write8_val_abs[2:2] == 1) ? `reset_ready : ((state_stInternal_conc == `reset_ready) ? `idle : state_stInternal_conc)) :
               state_stInternal_conc
             ) :
             (
              (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD) ? `command : state_stInternal_conc
             );

assign next_state_irqAsserted_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_NIEn_conc==0 && state_regBMStatus_IRQ_conc!=0) ? 1 : ((state_regControl_NIEn_conc==0) ? 0 : state_irqAsserted_conc);

assign next_state_regBMStatus_ERR_conc = (controllable_tag_conc==`write8  && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[1:1]==1) ? 0 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`REG_BM_COMMAND && (state_stDMACmd_conc != `wait_bm_ready || state_stDMACmd_conc != `dma_read)) ? 1 :
                    ((controllable_tag_conc==`write32 && controllable_bank_abs==`RDMA && state_stDMACmd_conc != `wait_bm_ready) ? 1 :
                    ((controllable_tag_conc==`write8  && controllable_bank_abs==`RCTL && controllable_addr_abs==`REG_CTLSTAT && state_regControl_SRST_conc==1 && controllable_write8_val_abs[2:2]==0) ? 0 : state_regBMStatus_ERR_conc)));

assign next_state_regBMStatus_IRQ_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS && controllable_write8_val_abs[2:2]==1) ? 0 : state_regBMStatus_IRQ_conc;
assign next_state_regBMStatus_DRV0CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[5:5] : state_regBMStatus_DRV0CAP_conc;
assign next_state_regBMStatus_DRV1CAP_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_STATUS) ? controllable_write8_val_abs[6:6] : state_regBMStatus_DRV1CAP_conc;



assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_transferMode_abs = (state_setFeatState_conc==`setFeatXFR0) ? state_regSectors0_abs[2:0] :
                 ((state_setFeatState_conc==`setFeatXFR1) ? 3 : state_transferMode_abs);

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

assign next_state_regControl_SRST_conc = 0;

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 4) || controllable_tag_conc >= 10;

initial
 begin
  state_transferMode_abs = 0;
  state_pioDMA_conc = 0;
  state_wce_conc = 0;
  state_irqAsserted_conc = 0;
  state_stInternal_conc = `idle;
  state_stDMACmd_conc = `wait_bm_ready;
  state_stCommand_conc = `command_start;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regFeature1_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBExt_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regError_abs = 0;
  state_regCommand_abs = 0;
  state_regControl_NIEn_conc = 0;
  state_regControl_SRST_conc = 0;
  state_regControl_HOB_conc = 0;
  state_regStatus_ERR_conc = 0;
  state_regStatus_obs_conc = 0;
  state_regStatus_DRQ_conc = 0;
  state_regStatus_bit4_conc = 0;
  state_regStatus_DF_conc = 0;
  state_regStatus_DRDY_conc = 0;
  state_regStatus_BSY_conc = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_regBMStatus_ACTV_conc = 0;
  state_regBMStatus_ERR_conc = 0;
  state_regBMStatus_IRQ_conc = 0;
  state_regBMStatus_resv_conc = 0;
  state_regBMStatus_DRV0CAP_conc = 0;
  state_regBMStatus_DRV1CAP_conc = 0;
  state_regBMStatus_SMPLX_conc = 0;
  state_regBMPRD_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_readPrd_conc = 0;
  state_prdValid_conc = 0;
  state_srstTimerSignalled_conc = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regFeature1_abs          = next_state_regFeature1_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBExt_abs         = next_state_regDev_LBExt_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_stCommand_conc           = next_state_stCommand_conc ;
  state_regControl_NIEn_conc     = next_state_regControl_NIEn_conc ;
  state_regControl_HOB_conc      = next_state_regControl_HOB_conc ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_regBMPRD_abs             = next_state_regBMPRD_abs ;
  state_prdValid_conc            = next_state_prdValid_conc ;
  state_pioDMA_conc              = next_state_pioDMA_conc ;
  state_wce_conc                 = next_state_wce_conc ;
  state_stInternal_conc          = next_state_stInternal_conc ;
  state_irqAsserted_conc         = next_state_irqAsserted_conc ;
  state_regBMStatus_ERR_conc     = next_state_regBMStatus_ERR_conc ;
  state_regBMStatus_IRQ_conc     = next_state_regBMStatus_IRQ_conc ;
  state_regBMStatus_DRV0CAP_conc = next_state_regBMStatus_DRV0CAP_conc ;
  state_regBMStatus_DRV1CAP_conc = next_state_regBMStatus_DRV1CAP_conc ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_transferMode_abs         = next_state_transferMode_abs ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_regControl_SRST_conc     = next_state_regControl_SRST_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
#!SYNTCOMP
SOLVED_BY : 2/3 [2015-pre-classification], 11/11 [SYNTCOMP2016-RealSeq], 6/6 [SYNTCOMP2016-RealPar]
SOLVED_IN : 11.355 [2015-pre-classification], 0.1 [SYNTCOMP2016-RealSeq], 0.070136 [SYNTCOMP2016-RealPar]
REF_SIZE : 0
STATUS : unrealizable
#.
