

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sun Feb 18 17:55:26 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol1_2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.814 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      665|      665|  6.650 us|  6.650 us|  666|  666|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |      664|      664|        83|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      87|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   28|    1488|    1984|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     478|    -|
|Register         |        -|    -|     732|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   28|    2220|    2549|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    3|      ~0|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |ddiv_64ns_64ns_64_31_no_dsp_1_U5   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U6   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U3   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  204|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U4   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|  299|  204|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U7  |dsqrt_64ns_64ns_64_30_no_dsp_1  |        0|   0|    0|    0|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U1  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U2  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  28| 1488| 1984|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln5_fu_200_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln5_fu_194_p2  |      icmp|   0|  0|   9|           4|           5|
    |xor_ln16_fu_229_p2  |       xor|   0|  0|  65|          65|          64|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  87|          73|          70|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  409|         85|    1|         85|
    |grp_fu_136_p0  |   13|          3|   64|        192|
    |grp_fu_136_p1  |   13|          3|   64|        192|
    |grp_fu_144_p0  |   17|          4|   64|        256|
    |grp_fu_144_p1  |   17|          4|   64|        256|
    |i_fu_54        |    9|          2|    4|          8|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  478|        101|  261|        989|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |A_load_reg_273    |  64|   0|   64|          0|
    |B_load_reg_293    |  64|   0|   64|          0|
    |C_load_reg_299    |  64|   0|   64|          0|
    |add_reg_332       |  64|   0|   64|          0|
    |ap_CS_fsm         |  84|   0|   84|          0|
    |i_fu_54           |   4|   0|    4|          0|
    |mul6_reg_316      |  64|   0|   64|          0|
    |reg_167           |  64|   0|   64|          0|
    |reg_175           |  64|   0|   64|          0|
    |temp_A_reg_278    |  64|   0|   64|          0|
    |temp_B_reg_304    |  64|   0|   64|          0|
    |temp_D_reg_321    |  64|   0|   64|          0|
    |zext_ln5_reg_256  |   4|   0|   64|         60|
    +------------------+----+----+-----+-----------+
    |Total             | 732|   0|  792|         60|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_address0         |  out|    3|   ap_memory|             A|         array|
|A_ce0              |  out|    1|   ap_memory|             A|         array|
|A_q0               |   in|   64|   ap_memory|             A|         array|
|B_address0         |  out|    3|   ap_memory|             B|         array|
|B_ce0              |  out|    1|   ap_memory|             B|         array|
|B_q0               |   in|   64|   ap_memory|             B|         array|
|C_address0         |  out|    3|   ap_memory|             C|         array|
|C_ce0              |  out|    1|   ap_memory|             C|         array|
|C_q0               |   in|   64|   ap_memory|             C|         array|
|X1_address0        |  out|    3|   ap_memory|            X1|         array|
|X1_ce0             |  out|    1|   ap_memory|            X1|         array|
|X1_we0             |  out|    1|   ap_memory|            X1|         array|
|X1_d0              |  out|   64|   ap_memory|            X1|         array|
|X2_address0        |  out|    3|   ap_memory|            X2|         array|
|X2_ce0             |  out|    1|   ap_memory|            X2|         array|
|X2_we0             |  out|    1|   ap_memory|            X2|         array|
|X2_d0              |  out|   64|   ap_memory|            X2|         array|
|D_address0         |  out|    3|   ap_memory|             D|         array|
|D_ce0              |  out|    1|   ap_memory|             D|         array|
|D_we0              |  out|    1|   ap_memory|             D|         array|
|D_d0               |  out|   64|   ap_memory|             D|         array|
+-------------------+-----+-----+------------+--------------+--------------+

