Analysis & Synthesis report for CPU
Mon Nov 19 17:22:19 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |CPU|lcdlab3:comb_19|LCD_Display:u1|next_command
 10. State Machine - |CPU|lcdlab3:comb_19|LCD_Display:u1|state
 11. State Machine - |CPU|ControlUnit:comb_4|currentState
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated
 19. Source assignments for HardDisk:comb_8|altsyncram:HD_rtl_0|altsyncram_dhl1:auto_generated
 20. Source assignments for DataMemory:comb_12|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated
 21. Parameter Settings for User Entity Instance: InstructionMemory:comb_6
 22. Parameter Settings for User Entity Instance: HardDisk:comb_8
 23. Parameter Settings for User Entity Instance: DataMemory:comb_12
 24. Parameter Settings for User Entity Instance: lcdlab3:comb_19|LCD_Display:u1
 25. Parameter Settings for Inferred Entity Instance: InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0
 26. Parameter Settings for Inferred Entity Instance: HardDisk:comb_8|altsyncram:HD_rtl_0
 27. Parameter Settings for Inferred Entity Instance: DataMemory:comb_12|altsyncram:ram_rtl_0
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "lcdlab3:comb_19"
 30. Port Connectivity Checks: "OutputPC:comb_18|Display:Four"
 31. Port Connectivity Checks: "OutputPC:comb_18|Display:Five"
 32. Port Connectivity Checks: "OutputPC:comb_18|Display:Six"
 33. Port Connectivity Checks: "Input:comb_16"
 34. Port Connectivity Checks: "DataMemory:comb_12"
 35. Port Connectivity Checks: "registerFile:comb_11"
 36. Port Connectivity Checks: "HardDisk:comb_8"
 37. Port Connectivity Checks: "ConvertAddr:comb_7"
 38. Port Connectivity Checks: "InstructionMemory:comb_6"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages
 42. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 19 17:22:19 2018           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; CPU                                             ;
; Top-level Entity Name              ; CPU                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,611                                           ;
;     Total combinational functions  ; 2,647                                           ;
;     Dedicated logic registers      ; 1,161                                           ;
; Total registers                    ; 1161                                            ;
; Total pins                         ; 83                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 532,480                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; CPU                ; CPU                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                  ; Library ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; Reset_Delay.v                         ; yes             ; User Verilog HDL File                                 ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Reset_Delay.v                         ;         ;
; lcdlab3.v                             ; yes             ; User Verilog HDL File                                 ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v                             ;         ;
; LCD_Display.v                         ; yes             ; User Verilog HDL File                                 ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v                         ;         ;
; bios.v                                ; yes             ; User Verilog HDL File                                 ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bios.v                                ;         ;
; MuxBios.v                             ; yes             ; User Verilog HDL File                                 ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/MuxBios.v                             ;         ;
; HardDisk.v                            ; yes             ; User Verilog HDL File                                 ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/HardDisk.v                            ;         ;
; output_files/ConvertAddr.v            ; yes             ; User Verilog HDL File                                 ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v            ;         ;
; CPU.v                                 ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v                                 ;         ;
; Temporizador.v                        ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Temporizador.v                        ;         ;
; ControlUnit.v                         ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v                         ;         ;
; PC.v                                  ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v                                  ;         ;
; InstructionMemory.v                   ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/InstructionMemory.v                   ;         ;
; registerFile.v                        ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/registerFile.v                        ;         ;
; DataMemory.v                          ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/DataMemory.v                          ;         ;
; Mux.v                                 ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Mux.v                                 ;         ;
; Alusrc.v                              ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Alusrc.v                              ;         ;
; bitextend.v                           ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v                           ;         ;
; alu.v                                 ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v                                 ;         ;
; Input.v                               ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Input.v                               ;         ;
; Output.v                              ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v                              ;         ;
; Display.v                             ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v                             ;         ;
; OutputPC.v                            ; yes             ; Auto-Found Verilog HDL File                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v                            ;         ;
; altsyncram.tdf                        ; yes             ; Megafunction                                          ; /opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf                            ;         ;
; stratix_ram_block.inc                 ; yes             ; Megafunction                                          ; /opt/intelFPGA/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                     ;         ;
; lpm_mux.inc                           ; yes             ; Megafunction                                          ; /opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_mux.inc                               ;         ;
; lpm_decode.inc                        ; yes             ; Megafunction                                          ; /opt/intelFPGA/17.1/quartus/libraries/megafunctions/lpm_decode.inc                            ;         ;
; aglobal171.inc                        ; yes             ; Megafunction                                          ; /opt/intelFPGA/17.1/quartus/libraries/megafunctions/aglobal171.inc                            ;         ;
; a_rdenreg.inc                         ; yes             ; Megafunction                                          ; /opt/intelFPGA/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                             ;         ;
; altrom.inc                            ; yes             ; Megafunction                                          ; /opt/intelFPGA/17.1/quartus/libraries/megafunctions/altrom.inc                                ;         ;
; altram.inc                            ; yes             ; Megafunction                                          ; /opt/intelFPGA/17.1/quartus/libraries/megafunctions/altram.inc                                ;         ;
; altdpram.inc                          ; yes             ; Megafunction                                          ; /opt/intelFPGA/17.1/quartus/libraries/megafunctions/altdpram.inc                              ;         ;
; db/altsyncram_a6h1.tdf                ; yes             ; Auto-Generated Megafunction                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf                ;         ;
; db/altsyncram_dhl1.tdf                ; yes             ; Auto-Generated Megafunction                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_dhl1.tdf                ;         ;
; db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif ;         ;
; db/altsyncram_rd81.tdf                ; yes             ; Auto-Generated Megafunction                           ; /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_rd81.tdf                ;         ;
+---------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                             ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Estimated Total logic elements              ; 3,611                     ;
;                                             ;                           ;
; Total combinational functions               ; 2647                      ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 1910                      ;
;     -- 3 input functions                    ; 562                       ;
;     -- <=2 input functions                  ; 175                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 2454                      ;
;     -- arithmetic mode                      ; 193                       ;
;                                             ;                           ;
; Total registers                             ; 1161                      ;
;     -- Dedicated logic registers            ; 1161                      ;
;     -- I/O registers                        ; 0                         ;
;                                             ;                           ;
; I/O pins                                    ; 83                        ;
; Total memory bits                           ; 532480                    ;
;                                             ;                           ;
; Embedded Multiplier 9-bit elements          ; 0                         ;
;                                             ;                           ;
; Maximum fan-out node                        ; Temporizador:comb_3|clock ;
; Maximum fan-out                             ; 1061                      ;
; Total fan-out                               ; 15605                     ;
; Average fan-out                             ; 3.83                      ;
+---------------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                          ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------------+--------------+
; |CPU                                      ; 2647 (289)          ; 1161 (0)                  ; 532480      ; 0            ; 0       ; 0         ; 83   ; 0            ; |CPU                                                                                         ; CPU                ; work         ;
;    |Alusrc:comb_14|                       ; 416 (416)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Alusrc:comb_14                                                                          ; Alusrc             ; work         ;
;    |ControlUnit:comb_4|                   ; 40 (40)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ControlUnit:comb_4                                                                      ; ControlUnit        ; work         ;
;    |DataMemory:comb_12|                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DataMemory:comb_12                                                                      ; DataMemory         ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DataMemory:comb_12|altsyncram:ram_rtl_0                                                 ; altsyncram         ; work         ;
;          |altsyncram_rd81:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DataMemory:comb_12|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated                  ; altsyncram_rd81    ; work         ;
;    |HardDisk:comb_8|                      ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|HardDisk:comb_8                                                                         ; HardDisk           ; work         ;
;       |altsyncram:HD_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|HardDisk:comb_8|altsyncram:HD_rtl_0                                                     ; altsyncram         ; work         ;
;          |altsyncram_dhl1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|HardDisk:comb_8|altsyncram:HD_rtl_0|altsyncram_dhl1:auto_generated                      ; altsyncram_dhl1    ; work         ;
;    |InstructionMemory:comb_6|             ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|InstructionMemory:comb_6                                                                ; InstructionMemory  ; work         ;
;       |altsyncram:instructionRAM_rtl_0|   ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0                                ; altsyncram         ; work         ;
;          |altsyncram_a6h1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated ; altsyncram_a6h1    ; work         ;
;    |Mux:comb_13|                          ; 50 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Mux:comb_13                                                                             ; Mux                ; work         ;
;    |MuxBios:comb_10|                      ; 56 (56)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MuxBios:comb_10                                                                         ; MuxBios            ; work         ;
;    |Output:comb_17|                       ; 115 (73)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Output:comb_17                                                                          ; Output             ; work         ;
;       |Display:A|                         ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Output:comb_17|Display:A                                                                ; Display            ; work         ;
;       |Display:B|                         ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Output:comb_17|Display:B                                                                ; Display            ; work         ;
;       |Display:C|                         ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Output:comb_17|Display:C                                                                ; Display            ; work         ;
;    |OutputPC:comb_18|                     ; 66 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|OutputPC:comb_18                                                                        ; OutputPC           ; work         ;
;       |Display:Five|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|OutputPC:comb_18|Display:Five                                                           ; Display            ; work         ;
;       |Display:Four|                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|OutputPC:comb_18|Display:Four                                                           ; Display            ; work         ;
;       |Display:Six|                       ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|OutputPC:comb_18|Display:Six                                                            ; Display            ; work         ;
;    |PC:comb_5|                            ; 36 (36)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC:comb_5                                                                               ; PC                 ; work         ;
;    |Temporizador:comb_3|                  ; 23 (23)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Temporizador:comb_3                                                                     ; Temporizador       ; work         ;
;    |alu:comb_15|                          ; 326 (326)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|alu:comb_15                                                                             ; alu                ; work         ;
;    |bios:comb_9|                          ; 40 (40)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|bios:comb_9                                                                             ; bios               ; work         ;
;    |bitextend:A|                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|bitextend:A                                                                             ; bitextend          ; work         ;
;    |bitextend:B|                          ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|bitextend:B                                                                             ; bitextend          ; work         ;
;    |lcdlab3:comb_19|                      ; 125 (0)             ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|lcdlab3:comb_19                                                                         ; lcdlab3            ; work         ;
;       |LCD_Display:u1|                    ; 98 (87)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|lcdlab3:comb_19|LCD_Display:u1                                                          ; LCD_Display        ; work         ;
;          |LCD_display_string:u1|          ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|lcdlab3:comb_19|LCD_Display:u1|LCD_display_string:u1                                    ; LCD_display_string ; work         ;
;       |Reset_Delay:r0|                    ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|lcdlab3:comb_19|Reset_Delay:r0                                                          ; Reset_Delay        ; work         ;
;    |registerFile:comb_11|                 ; 1033 (1033)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|registerFile:comb_11                                                                    ; registerFile       ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; Name                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                   ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; DataMemory:comb_12|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated|ALTSYNCRAM                  ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                                  ;
; HardDisk:comb_8|altsyncram:HD_rtl_0|altsyncram_dhl1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif ;
; InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; None                                  ;
+----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU|lcdlab3:comb_19|LCD_Display:u1|next_command                                                                                                                                                                                                                     ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.RESET2 ; next_command.RETURN_HOME ; next_command.LINE2 ; next_command.Print_String ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 1                       ; 1                     ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 1                     ; 0                       ; 1                     ;
; next_command.Print_String  ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 1                         ; 0                     ; 0                       ; 1                     ;
; next_command.LINE2         ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 1                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                   ; 1                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 1                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU|lcdlab3:comb_19|LCD_Display:u1|state                                                                                                                                                                                              ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.DROP_LCD_E ; state.RETURN_HOME ; state.LINE2 ; state.Print_String ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 1              ; 0                ; 0              ; 1            ;
; state.Print_String  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 1                  ; 0              ; 0                ; 0              ; 1            ;
; state.LINE2         ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 1           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 1                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DROP_LCD_E    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |CPU|ControlUnit:comb_4|currentState ;
+-----------------+------------------------------------+
; Name            ; currentState.01                    ;
+-----------------+------------------------------------+
; currentState.00 ; 0                                  ;
; currentState.01 ; 1                                  ;
+-----------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+------------------------------------------------------+-------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal           ; Free of Timing Hazards ;
+------------------------------------------------------+-------------------------------+------------------------+
; Output:comb_17|Hundreds[0]                           ; ControlUnit:comb_4|OutputSign ; yes                    ;
; Output:comb_17|Hundreds[1]                           ; ControlUnit:comb_4|OutputSign ; yes                    ;
; Output:comb_17|Hundreds[2]                           ; ControlUnit:comb_4|OutputSign ; yes                    ;
; Output:comb_17|Hundreds[3]                           ; ControlUnit:comb_4|OutputSign ; yes                    ;
; Output:comb_17|Tens[0]                               ; ControlUnit:comb_4|OutputSign ; yes                    ;
; Output:comb_17|Tens[1]                               ; ControlUnit:comb_4|OutputSign ; yes                    ;
; Output:comb_17|Tens[2]                               ; ControlUnit:comb_4|OutputSign ; yes                    ;
; Output:comb_17|Tens[3]                               ; ControlUnit:comb_4|OutputSign ; yes                    ;
; Output:comb_17|Ones[0]                               ; ControlUnit:comb_4|OutputSign ; yes                    ;
; Output:comb_17|Ones[1]                               ; ControlUnit:comb_4|OutputSign ; yes                    ;
; Output:comb_17|Ones[2]                               ; ControlUnit:comb_4|OutputSign ; yes                    ;
; Output:comb_17|Ones[3]                               ; ControlUnit:comb_4|OutputSign ; yes                    ;
; PCAddress[0]                                         ; WideOr10                      ; yes                    ;
; operandoA[30]                                        ; WideOr19                      ; yes                    ;
; aluOp[1]                                             ; WideOr19                      ; yes                    ;
; raddr2[1]                                            ; WideOr6                       ; yes                    ;
; raddr2[0]                                            ; WideOr6                       ; yes                    ;
; raddr2[3]                                            ; WideOr6                       ; yes                    ;
; raddr2[2]                                            ; WideOr6                       ; yes                    ;
; raddr2[4]                                            ; WideOr6                       ; yes                    ;
; operandoA[29]                                        ; WideOr19                      ; yes                    ;
; operandoA[28]                                        ; WideOr19                      ; yes                    ;
; operandoA[27]                                        ; WideOr19                      ; yes                    ;
; operandoA[26]                                        ; WideOr19                      ; yes                    ;
; operandoA[25]                                        ; WideOr19                      ; yes                    ;
; operandoA[24]                                        ; WideOr19                      ; yes                    ;
; operandoA[23]                                        ; WideOr19                      ; yes                    ;
; operandoA[22]                                        ; WideOr19                      ; yes                    ;
; operandoA[21]                                        ; WideOr19                      ; yes                    ;
; operandoA[20]                                        ; WideOr19                      ; yes                    ;
; operandoA[19]                                        ; WideOr19                      ; yes                    ;
; operandoA[18]                                        ; WideOr19                      ; yes                    ;
; operandoA[17]                                        ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[16]                               ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[16]                                        ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[15]                               ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[15]                                        ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[14]                               ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[14]                                        ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[13]                               ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[13]                                        ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[12]                               ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[12]                                        ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[11]                               ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[11]                                        ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[10]                               ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[10]                                        ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[9]                                ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[9]                                         ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[8]                                ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[8]                                         ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[7]                                ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[7]                                         ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[6]                                ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[6]                                         ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[5]                                ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[5]                                         ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[4]                                ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[4]                                         ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[3]                                ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[3]                                         ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[2]                                ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[2]                                         ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[1]                                ; ControlUnit:comb_4|Selector1  ; yes                    ;
; operandoA[1]                                         ; WideOr19                      ; yes                    ;
; operandoA[0]                                         ; WideOr19                      ; yes                    ;
; aluOp[0]                                             ; WideOr19                      ; yes                    ;
; bitextend:A|out_32[0]                                ; ControlUnit:comb_4|Selector1  ; yes                    ;
; aluOp[2]                                             ; WideOr19                      ; yes                    ;
; aluOp[3]                                             ; WideOr19                      ; yes                    ;
; aluOp[4]                                             ; WideOr19                      ; yes                    ;
; operandoA[31]                                        ; WideOr19                      ; yes                    ;
; PCAddress[1]                                         ; WideOr10                      ; yes                    ;
; PCAddress[2]                                         ; WideOr10                      ; yes                    ;
; PCAddress[3]                                         ; WideOr10                      ; yes                    ;
; PCAddress[4]                                         ; WideOr10                      ; yes                    ;
; PCAddress[5]                                         ; WideOr10                      ; yes                    ;
; PCAddress[6]                                         ; WideOr10                      ; yes                    ;
; PCAddress[7]                                         ; WideOr10                      ; yes                    ;
; rsetor[0]                                            ; rsetor                        ; yes                    ;
; rsetor[1]                                            ; rsetor                        ; yes                    ;
; rsetor[2]                                            ; rsetor                        ; yes                    ;
; rsetor[3]                                            ; rsetor                        ; yes                    ;
; rsetor[4]                                            ; rsetor                        ; yes                    ;
; rsetor[5]                                            ; rsetor                        ; yes                    ;
; rsetor[6]                                            ; rsetor                        ; yes                    ;
; rsetor[7]                                            ; rsetor                        ; yes                    ;
; rsetor[8]                                            ; rsetor                        ; yes                    ;
; rsetor[9]                                            ; rsetor                        ; yes                    ;
; rsetor[10]                                           ; rsetor                        ; yes                    ;
; rsetor[11]                                           ; rsetor                        ; yes                    ;
; rsetor[12]                                           ; rsetor                        ; yes                    ;
; outLine[6]                                           ; ControlUnit:comb_4|Decoder1   ; yes                    ;
; outLine[5]                                           ; ControlUnit:comb_4|Decoder1   ; yes                    ;
; outLine[4]                                           ; ControlUnit:comb_4|Decoder1   ; yes                    ;
; outLine[3]                                           ; ControlUnit:comb_4|Decoder1   ; yes                    ;
; outLine[2]                                           ; ControlUnit:comb_4|Decoder1   ; yes                    ;
; outLine[1]                                           ; ControlUnit:comb_4|Decoder1   ; yes                    ;
; outLine[0]                                           ; ControlUnit:comb_4|Decoder1   ; yes                    ;
; outLine[31]                                          ; ControlUnit:comb_4|Decoder1   ; yes                    ;
; Number of user-specified and inferred latches = 191  ;                               ;                        ;
+------------------------------------------------------+-------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-----------------------------------------------+----------------------------------------+
; Register name                                 ; Reason for Removal                     ;
+-----------------------------------------------+----------------------------------------+
; registerFile:comb_11|firstclock[1..31]        ; Stuck at GND due to stuck port data_in ;
; PC:comb_5|firstclk[1..31]                     ; Stuck at GND due to stuck port data_in ;
; lcdlab3:comb_19|LCD_Display:u1|LCD_RW_INT     ; Stuck at GND due to stuck port data_in ;
; PC:comb_5|flagMuxBios                         ; Merged with PC:comb_5|flagBiosAnterior ;
; registerFile:comb_11|firstclock[0]            ; Merged with PC:comb_5|firstclk[0]      ;
; lcdlab3:comb_19|LCD_Display:u1|next_command~2 ; Lost fanout                            ;
; lcdlab3:comb_19|LCD_Display:u1|next_command~3 ; Lost fanout                            ;
; lcdlab3:comb_19|LCD_Display:u1|next_command~4 ; Lost fanout                            ;
; lcdlab3:comb_19|LCD_Display:u1|next_command~5 ; Lost fanout                            ;
; lcdlab3:comb_19|LCD_Display:u1|state~14       ; Lost fanout                            ;
; lcdlab3:comb_19|LCD_Display:u1|state~15       ; Lost fanout                            ;
; lcdlab3:comb_19|LCD_Display:u1|state~16       ; Lost fanout                            ;
; lcdlab3:comb_19|LCD_Display:u1|state~17       ; Lost fanout                            ;
; ControlUnit:comb_4|currentState~3             ; Lost fanout                            ;
; Total Number of Removed Registers = 74        ;                                        ;
+-----------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1161  ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 34    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1099  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; PC:comb_5|firstclk[0]                  ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                       ;
+---------------------------------------------+-----------------------------------------------+------+
; Register Name                               ; Megafunction                                  ; Type ;
+---------------------------------------------+-----------------------------------------------+------+
; InstructionMemory:comb_6|instruction[0..31] ; InstructionMemory:comb_6|instructionRAM_rtl_0 ; RAM  ;
; HardDisk:comb_8|q[0..31]                    ; HardDisk:comb_8|HD_rtl_0                      ; RAM  ;
; DataMemory:comb_12|q[0..31]                 ; DataMemory:comb_12|ram_rtl_0                  ; RAM  ;
+---------------------------------------------+-----------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU|registerFile:comb_11|registers[0][27]            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CPU|PC:comb_5|pc[21]                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |CPU|lcdlab3:comb_19|LCD_Display:u1|DATA_BUS_VALUE[5] ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |CPU|Mux:comb_13|Mux5                                 ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |CPU|Mux:comb_13|Mux31                                ;
; 32:1               ; 13 bits   ; 273 LEs       ; 273 LEs              ; 0 LEs                  ; No         ; |CPU|registerFile:comb_11|Mux54                       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |CPU|registerFile:comb_11|Mux9                        ;
; 33:1               ; 15 bits   ; 330 LEs       ; 330 LEs              ; 0 LEs                  ; No         ; |CPU|Alusrc:comb_14|dataOut[23]                       ;
; 33:1               ; 4 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; No         ; |CPU|Alusrc:comb_14|dataOut[16]                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CPU|Selector76                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |CPU|Selector26                                       ;
; 12:1               ; 31 bits   ; 248 LEs       ; 124 LEs              ; 124 LEs                ; No         ; |CPU|alu:comb_15|Mux30                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for HardDisk:comb_8|altsyncram:HD_rtl_0|altsyncram_dhl1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for DataMemory:comb_12|altsyncram:ram_rtl_0|altsyncram_rd81:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstructionMemory:comb_6 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                               ;
; ADDR_WIDTH     ; 13    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HardDisk:comb_8 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                      ;
; ADDR_WIDTH     ; 13    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:comb_12 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                         ;
; ADDR_WIDTH     ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcdlab3:comb_19|LCD_Display:u1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; HOLD           ; 0000  ; Unsigned Binary                                    ;
; FUNC_SET       ; 0001  ; Unsigned Binary                                    ;
; DISPLAY_ON     ; 0010  ; Unsigned Binary                                    ;
; MODE_SET       ; 0011  ; Unsigned Binary                                    ;
; Print_String   ; 0100  ; Unsigned Binary                                    ;
; LINE2          ; 0101  ; Unsigned Binary                                    ;
; RETURN_HOME    ; 0110  ; Unsigned Binary                                    ;
; DROP_LCD_E     ; 0111  ; Unsigned Binary                                    ;
; RESET1         ; 1000  ; Unsigned Binary                                    ;
; RESET2         ; 1001  ; Unsigned Binary                                    ;
; RESET3         ; 1010  ; Unsigned Binary                                    ;
; DISPLAY_OFF    ; 1011  ; Unsigned Binary                                    ;
; DISPLAY_CLEAR  ; 1100  ; Unsigned Binary                                    ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                       ;
; WIDTHAD_A                          ; 13                   ; Untyped                                       ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                       ;
; WIDTHAD_B                          ; 13                   ; Untyped                                       ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_a6h1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HardDisk:comb_8|altsyncram:HD_rtl_0        ;
+------------------------------------+---------------------------------------+----------------+
; Parameter Name                     ; Value                                 ; Type           ;
+------------------------------------+---------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                             ; Untyped        ;
; WIDTH_A                            ; 32                                    ; Untyped        ;
; WIDTHAD_A                          ; 13                                    ; Untyped        ;
; NUMWORDS_A                         ; 8192                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped        ;
; WIDTH_B                            ; 32                                    ; Untyped        ;
; WIDTHAD_B                          ; 13                                    ; Untyped        ;
; NUMWORDS_B                         ; 8192                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped        ;
; BYTE_SIZE                          ; 8                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped        ;
; INIT_FILE                          ; db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dhl1                       ; Untyped        ;
+------------------------------------+---------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DataMemory:comb_12|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Untyped                      ;
; WIDTHAD_A                          ; 8                    ; Untyped                      ;
; NUMWORDS_A                         ; 256                  ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_rd81      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 3                                                        ;
; Entity Instance                           ; InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 8192                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 32                                                       ;
;     -- NUMWORDS_B                         ; 8192                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ;
; Entity Instance                           ; HardDisk:comb_8|altsyncram:HD_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 8192                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 32                                                       ;
;     -- NUMWORDS_B                         ; 8192                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ;
; Entity Instance                           ; DataMemory:comb_12|altsyncram:ram_rtl_0                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 256                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcdlab3:comb_19"                                                                                                                                                                             ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; KEY            ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; KEY[3..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; SW             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (18 bits) it drives.  The 14 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; SW[17..0]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TensBin1       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; TensBin1[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; OnesBin1       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; OnesBin1[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TensBin2       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; TensBin2[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; OnesBin2       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; OnesBin2[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TensBin3       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; TensBin3[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; OnesBin3       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; OnesBin3[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OutputPC:comb_18|Display:Four"                                                                                                                                                           ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; signOut     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; signOut[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OutputPC:comb_18|Display:Five"                                                                                                                                                           ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; signOut     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; signOut[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OutputPC:comb_18|Display:Six"                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; signOut     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; signOut[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Input:comb_16"                                                                                                                  ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; dataOut ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "dataOut[15..1]" have no fanouts ;
; dataOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:comb_12"                                                                                                                                                                     ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_addr  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; write_addr ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:comb_11"                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rdata3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HardDisk:comb_8"                                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addrRHD ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; addrWHD ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ConvertAddr:comb_7"                                                                                                                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rsetor          ; Input  ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rtrilha         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; wsetor          ; Input  ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wtrilha         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; addrRReg        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; addrWReg        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; addrRHD[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; addrWHD[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstructionMemory:comb_6"                                                                                                                                                                         ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_setor          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; write_setor         ; Input ; Warning  ; Input port expression (33 bits) is wider than the input port (13 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; read_trilha         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; read_trilha[12..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; write_trilha        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; write_trilha[12..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 83                          ;
; cycloneiii_ff         ; 1161                        ;
;     CLR               ; 14                          ;
;     CLR SCLR          ; 20                          ;
;     ENA               ; 1062                        ;
;     ENA SCLR SLD      ; 32                          ;
;     ENA SLD           ; 5                           ;
;     plain             ; 28                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 2655                        ;
;     arith             ; 193                         ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 96                          ;
;     normal            ; 2462                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 70                          ;
;         3 data inputs ; 466                         ;
;         4 data inputs ; 1910                        ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 19.60                       ;
; Average LUT depth     ; 11.76                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Mon Nov 19 17:21:55 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file Reset_Delay.v
    Info (12023): Found entity 1: Reset_Delay File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcdlab3.v
    Info (12023): Found entity 1: lcdlab3 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file LCD_Display.v
    Info (12023): Found entity 1: LCD_Display File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v Line: 40
    Info (12023): Found entity 2: LCD_display_string File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v Line: 264
Warning (12019): Can't analyze file -- file outputPC.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file bios.v
    Info (12023): Found entity 1: bios File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bios.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file MuxBios.v
    Info (12023): Found entity 1: MuxBios File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/MuxBios.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file HardDisk.v
    Info (12023): Found entity 1: HardDisk File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/HardDisk.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file output_files/ConvertAddr.v
    Info (12023): Found entity 1: ConvertAddr File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at ConvertAddr.v(15): created implicit net for "addrRREG" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at ConvertAddr.v(16): created implicit net for "addrWREG" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v Line: 16
Warning (10275): Verilog HDL Module Instantiation warning at CPU.v(163): ignored dangling comma in List of Port Connections File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 163
Warning (12125): Using design file CPU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CPU File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(257): created implicit net for "dataOutIn" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 257
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(102): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 102
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(129): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 129
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(138): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 138
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(150): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 150
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(163): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 163
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(173): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 173
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(180): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 180
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(187): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 187
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(200): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 200
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(210): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 210
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(220): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 220
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(229): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 229
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(250): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 250
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(258): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 258
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(268): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 268
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(275): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 275
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(299): instance has no name File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 299
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at CPU.v(70): object "rtrilha" assigned a value but never read File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 70
Warning (10036): Verilog HDL or VHDL warning at CPU.v(72): object "wtrilha" assigned a value but never read File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 72
Warning (10240): Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable "waddr", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Warning (10240): Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable "raddr1", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Warning (10240): Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable "raddr2", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Warning (10240): Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable "rsetor", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Warning (10240): Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable "wsetor", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Warning (10240): Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable "outLine", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Warning (10240): Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable "PCAddress", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Warning (10240): Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable "aluOp", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Warning (10240): Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable "operandoA", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Warning (10240): Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable "address", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Warning (10240): Verilog HDL Always Construct warning at CPU.v(307): inferring latch(es) for variable "in_16", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[0]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[1]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[2]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[3]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[4]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[5]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[6]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[7]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[8]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[9]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[10]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[11]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[12]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[13]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[14]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "in_16[15]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[0]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[1]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[2]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[3]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[4]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[5]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[6]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[7]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[8]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[9]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[10]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[11]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[12]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[13]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[14]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[15]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[16]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[17]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[18]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[19]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[20]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[21]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[22]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[23]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[24]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[25]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[26]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[27]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[28]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[29]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[30]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "address[31]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[0]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[1]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[2]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[3]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[4]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[5]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[6]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[7]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[8]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[9]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[10]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[11]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[12]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[13]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[14]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[15]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[16]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[17]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[18]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[19]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[20]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[21]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[22]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[23]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[24]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[25]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[26]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[27]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[28]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[29]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[30]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "operandoA[31]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "aluOp[0]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "aluOp[1]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "aluOp[2]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "aluOp[3]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "aluOp[4]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[0]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[1]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[2]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[3]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[4]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[5]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[6]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[7]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[8]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[9]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[10]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[11]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[12]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[13]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[14]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[15]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[16]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[17]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[18]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[19]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[20]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[21]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[22]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[23]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[24]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[25]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[26]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[27]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[28]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[29]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[30]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "PCAddress[31]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[0]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[1]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[2]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[3]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[4]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[5]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[6]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[7]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[8]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[9]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[10]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[11]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[12]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[13]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[14]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[15]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[16]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[17]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[18]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[19]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[20]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[21]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[22]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[23]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[24]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[25]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[26]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[27]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[28]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[29]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[30]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "outLine[31]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[0]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[1]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[2]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[3]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[4]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[5]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[6]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[7]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[8]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[9]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[10]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[11]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[12]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[13]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[14]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[15]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[16]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[17]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[18]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[19]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[20]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[21]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[22]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[23]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[24]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[25]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[26]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[27]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[28]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[29]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[30]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[31]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "wsetor[32]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[0]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[1]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[2]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[3]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[4]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[5]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[6]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[7]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[8]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[9]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[10]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[11]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[12]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[13]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[14]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[15]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[16]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[17]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[18]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[19]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[20]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[21]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[22]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[23]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[24]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[25]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[26]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[27]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[28]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[29]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[30]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[31]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "rsetor[32]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "raddr2[0]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "raddr2[1]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "raddr2[2]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "raddr2[3]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "raddr2[4]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "raddr1[0]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "raddr1[1]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "raddr1[2]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "raddr1[3]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "raddr1[4]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "waddr[0]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "waddr[1]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "waddr[2]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "waddr[3]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Info (10041): Inferred latch for "waddr[4]" at CPU.v(307) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
Warning (12125): Using design file Temporizador.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Temporizador File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Temporizador.v Line: 1
Info (12128): Elaborating entity "Temporizador" for hierarchy "Temporizador:comb_3" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 102
Warning (10230): Verilog HDL assignment warning at Temporizador.v(11): truncated value with size 32 to match size of target (20) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Temporizador.v Line: 11
Warning (12125): Using design file ControlUnit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ControlUnit File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v Line: 1
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ControlUnit:comb_4" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 129
Warning (12125): Using design file PC.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PC File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 1
Info (12128): Elaborating entity "PC" for hierarchy "PC:comb_5" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 138
Warning (12125): Using design file InstructionMemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: InstructionMemory File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/InstructionMemory.v Line: 14
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:comb_6" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 150
Info (12128): Elaborating entity "ConvertAddr" for hierarchy "ConvertAddr:comb_7" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 163
Warning (10036): Verilog HDL or VHDL warning at ConvertAddr.v(15): object "addrRREG" assigned a value but never read File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v Line: 15
Warning (10036): Verilog HDL or VHDL warning at ConvertAddr.v(16): object "addrWREG" assigned a value but never read File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v Line: 16
Warning (10230): Verilog HDL assignment warning at ConvertAddr.v(15): truncated value with size 32 to match size of target (1) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v Line: 15
Warning (10230): Verilog HDL assignment warning at ConvertAddr.v(16): truncated value with size 32 to match size of target (1) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v Line: 16
Warning (10034): Output port "addrRReg" at ConvertAddr.v(6) has no driver File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v Line: 6
Warning (10034): Output port "addrWReg" at ConvertAddr.v(7) has no driver File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/ConvertAddr.v Line: 7
Info (12128): Elaborating entity "HardDisk" for hierarchy "HardDisk:comb_8" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 173
Info (12128): Elaborating entity "bios" for hierarchy "bios:comb_9" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 180
Warning (10030): Net "instructionRAM.data_a" at bios.v(10) has no driver or initial value, using a default initial value '0' File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bios.v Line: 10
Warning (10030): Net "instructionRAM.waddr_a" at bios.v(10) has no driver or initial value, using a default initial value '0' File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bios.v Line: 10
Warning (10030): Net "instructionRAM.we_a" at bios.v(10) has no driver or initial value, using a default initial value '0' File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bios.v Line: 10
Info (12128): Elaborating entity "MuxBios" for hierarchy "MuxBios:comb_10" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 187
Warning (12125): Using design file registerFile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: registerFile File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/registerFile.v Line: 1
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:comb_11" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 200
Warning (12125): Using design file DataMemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DataMemory File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/DataMemory.v Line: 2
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:comb_12" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 210
Warning (12090): Entity "Mux" obtained from "Mux.v" instead of from Quartus Prime megafunction library File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Mux.v Line: 1
Warning (12125): Using design file Mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Mux File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Mux.v Line: 1
Info (12128): Elaborating entity "Mux" for hierarchy "Mux:comb_13" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 220
Warning (10199): Verilog HDL Case Statement warning at Mux.v(18): case item expression never matches the case expression File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Mux.v Line: 18
Warning (12125): Using design file Alusrc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Alusrc File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Alusrc.v Line: 1
Info (12128): Elaborating entity "Alusrc" for hierarchy "Alusrc:comb_14" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 229
Warning (12125): Using design file bitextend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bitextend File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 1
Info (12128): Elaborating entity "bitextend" for hierarchy "bitextend:A" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 235
Warning (10240): Verilog HDL Always Construct warning at bitextend.v(13): inferring latch(es) for variable "out_32", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[0]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[1]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[2]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[3]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[4]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[5]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[6]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[7]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[8]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[9]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[10]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[11]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[12]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[13]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[14]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[15]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[16]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[17]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[18]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[19]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[20]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[21]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[22]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[23]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[24]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[25]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[26]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[27]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[28]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[29]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[30]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Info (10041): Inferred latch for "out_32[31]" at bitextend.v(13) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Warning (12125): Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: alu File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 1
Info (12128): Elaborating entity "alu" for hierarchy "alu:comb_15" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 250
Warning (12125): Using design file Input.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Input File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Input.v Line: 1
Info (12128): Elaborating entity "Input" for hierarchy "Input:comb_16" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 258
Warning (12125): Using design file Output.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Output File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 1
Info (12128): Elaborating entity "Output" for hierarchy "Output:comb_17" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 268
Warning (10235): Verilog HDL Always Construct warning at Output.v(22): variable "exibirFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 22
Warning (10230): Verilog HDL assignment warning at Output.v(43): truncated value with size 32 to match size of target (4) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 43
Warning (10230): Verilog HDL assignment warning at Output.v(41): truncated value with size 32 to match size of target (4) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 41
Warning (10230): Verilog HDL assignment warning at Output.v(39): truncated value with size 32 to match size of target (4) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable "data", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable "Hundreds", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable "Tens", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable "Ones", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 20
Warning (10240): Verilog HDL Always Construct warning at Output.v(20): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 20
Info (10041): Inferred latch for "Ones[0]" at Output.v(22) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 22
Info (10041): Inferred latch for "Ones[1]" at Output.v(22) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 22
Info (10041): Inferred latch for "Ones[2]" at Output.v(22) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 22
Info (10041): Inferred latch for "Ones[3]" at Output.v(22) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 22
Info (10041): Inferred latch for "Tens[0]" at Output.v(22) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 22
Info (10041): Inferred latch for "Tens[1]" at Output.v(22) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 22
Info (10041): Inferred latch for "Tens[2]" at Output.v(22) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 22
Info (10041): Inferred latch for "Tens[3]" at Output.v(22) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 22
Info (10041): Inferred latch for "Hundreds[0]" at Output.v(22) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 22
Info (10041): Inferred latch for "Hundreds[1]" at Output.v(22) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 22
Info (10041): Inferred latch for "Hundreds[2]" at Output.v(22) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 22
Info (10041): Inferred latch for "Hundreds[3]" at Output.v(22) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 22
Warning (10238): Verilog Module Declaration warning at Display.v(5): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Display" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v Line: 5
Warning (12125): Using design file Display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Display File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v Line: 1
Info (12128): Elaborating entity "Display" for hierarchy "Output:comb_17|Display:S" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Output.v Line: 59
Warning (12125): Using design file OutputPC.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: OutputPC File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v Line: 1
Info (12128): Elaborating entity "OutputPC" for hierarchy "OutputPC:comb_18" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 275
Warning (10036): Verilog HDL or VHDL warning at OutputPC.v(13): object "data" assigned a value but never read File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v Line: 13
Warning (10230): Verilog HDL assignment warning at OutputPC.v(33): truncated value with size 32 to match size of target (4) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v Line: 33
Warning (10230): Verilog HDL assignment warning at OutputPC.v(31): truncated value with size 32 to match size of target (4) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v Line: 31
Warning (10230): Verilog HDL assignment warning at OutputPC.v(29): truncated value with size 32 to match size of target (4) File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/OutputPC.v Line: 29
Info (12128): Elaborating entity "lcdlab3" for hierarchy "lcdlab3:comb_19" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 299
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(25): object "LEDR" assigned a value but never read File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(26): object "GPIO_0" assigned a value but never read File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v Line: 26
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(26): object "GPIO_1" assigned a value but never read File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v Line: 26
Warning (10036): Verilog HDL or VHDL warning at lcdlab3.v(34): object "RST" assigned a value but never read File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v Line: 34
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "lcdlab3:comb_19|Reset_Delay:r0" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v Line: 39
Info (12128): Elaborating entity "LCD_Display" for hierarchy "lcdlab3:comb_19|LCD_Display:u1" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/lcdlab3.v Line: 72
Info (12128): Elaborating entity "LCD_display_string" for hierarchy "lcdlab3:comb_19|LCD_Display:u1|LCD_display_string:u1" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v Line: 81
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[15]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[14]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[13]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[12]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[11]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[10]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[9]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[8]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[7]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[6]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[5]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[4]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[3]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[2]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[1]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[0]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[16]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[17]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[18]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[19]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[20]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[21]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[22]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[23]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[24]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[25]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[26]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[27]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[28]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[29]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[30]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
    Warning (13049): Converted tri-state buffer "alu:comb_15|aluOut[31]" feeding internal logic into a wire File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/alu.v Line: 5
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (201) in the Memory Initialization File "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_bios_324a9c.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_bios_324a9c.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "InstructionMemory:comb_6|instructionRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "HardDisk:comb_8|HD_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DataMemory:comb_12|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0"
Info (12133): Instantiated megafunction "InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a6h1.tdf
    Info (12023): Found entity 1: altsyncram_a6h1 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "HardDisk:comb_8|altsyncram:HD_rtl_0"
Info (12133): Instantiated megafunction "HardDisk:comb_8|altsyncram:HD_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dhl1.tdf
    Info (12023): Found entity 1: altsyncram_dhl1 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_dhl1.tdf Line: 27
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/CPU.ram0_HardDisk_39d0ca6b.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/intelFPGA/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12130): Elaborated megafunction instantiation "DataMemory:comb_12|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "DataMemory:comb_12|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rd81.tdf
    Info (12023): Found entity 1: altsyncram_rd81 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_rd81.tdf Line: 27
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "bitextend:A|out_32[15]" merged with LATCH primitive "bitextend:A|out_32[16]" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
    Info (13026): Duplicate LATCH primitive "bitextend:B|out_32[15]" merged with LATCH primitive "bitextend:B|out_32[16]" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/bitextend.v Line: 13
Warning (13012): Latch PCAddress[0] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch aluOp[1] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch raddr2[1] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch raddr2[0] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch raddr2[3] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch raddr2[2] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch raddr2[4] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch aluOp[0] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch aluOp[2] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch aluOp[3] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch aluOp[4] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[1] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[2] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[3] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[4] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[5] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[6] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[7] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[8] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[9] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch raddr1[1] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch raddr1[0] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch raddr1[3] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch raddr1[2] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch raddr1[4] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch waddr[3] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch waddr[4] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch waddr[0] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch waddr[1] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch waddr[2] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[15] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[14] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[13] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[12] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[11] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[10] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[9] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[8] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[7] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[6] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[5] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[4] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[3] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[2] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[1] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch in_16[0] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[10] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[11] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[12] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[13] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[14] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[15] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:comb_5|flagBiosAnterior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/PC.v Line: 10
Warning (13012): Latch PCAddress[16] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[17] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[18] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[19] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[20] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[21] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[22] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[23] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[24] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[25] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[26] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[27] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[28] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[29] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[30] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch PCAddress[31] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a31 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 905
Warning (13012): Latch address[0] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a27 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 793
Warning (13012): Latch address[1] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a27 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 793
Warning (13012): Latch address[2] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a27 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 793
Warning (13012): Latch address[3] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a27 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 793
Warning (13012): Latch address[4] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a27 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 793
Warning (13012): Latch address[5] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a27 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 793
Warning (13012): Latch address[6] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a27 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 793
Warning (13012): Latch address[7] has unsafe behavior File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 307
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstructionMemory:comb_6|altsyncram:instructionRAM_rtl_0|altsyncram_a6h1:auto_generated|ram_block1a27 File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/db/altsyncram_a6h1.tdf Line: 793
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "lcdlab3:comb_19|LCD_Display:u1|DATA_BUS[0]~synth" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v Line: 45
    Warning (13010): Node "lcdlab3:comb_19|LCD_Display:u1|DATA_BUS[1]~synth" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v Line: 45
    Warning (13010): Node "lcdlab3:comb_19|LCD_Display:u1|DATA_BUS[2]~synth" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v Line: 45
    Warning (13010): Node "lcdlab3:comb_19|LCD_Display:u1|DATA_BUS[3]~synth" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v Line: 45
    Warning (13010): Node "lcdlab3:comb_19|LCD_Display:u1|DATA_BUS[4]~synth" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v Line: 45
    Warning (13010): Node "lcdlab3:comb_19|LCD_Display:u1|DATA_BUS[5]~synth" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v Line: 45
    Warning (13010): Node "lcdlab3:comb_19|LCD_Display:u1|DATA_BUS[6]~synth" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v Line: 45
    Warning (13010): Node "lcdlab3:comb_19|LCD_Display:u1|DATA_BUS[7]~synth" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v Line: 45
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "signDsp[0]" is stuck at VCC File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 7
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 15
    Warning (13410): Pin "LCD_BLON" is stuck at VCC File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 16
    Warning (13410): Pin "LCD_RW" is stuck at GND File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/CPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "button" File: /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v Line: 5
Info (21057): Implemented 3824 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 55 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 3645 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 288 warnings
    Info: Peak virtual memory: 1041 megabytes
    Info: Processing ended: Mon Nov 19 17:22:19 2018
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/CPU.map.smsg.


