---
layout: default
title: Combinational Logic Labs
parent: Labs & Exercises
nav_order: 1
has_children: true
---

# Combinational Logic Labs

Hands-on laboratory exercises focusing on combinational circuit design, Verilog HDL programming, and FPGA implementation.

---

## Lab Overview

These labs cover fundamental concepts in combinational logic design:
- Verilog/SystemVerilog programming
- Logic gate implementation
- Testbench development
- Seven-segment display interfacing
- Encoders and decoders
- Error correction codes
- FPGA synthesis and testing

---

## Lab Sequence

1. **Lab 1**: Introduction to Verilog HDL and design flow
2. **Lab 2a**: Testbench development and simulation
3. **Lab 2**: Encoder design (Error Correction Codes)
4. **Lab 3a**: Connecting to DE10-Lite FPGA hardware
5. **Lab 3**: Seven-segment display decoder
6. **Lab 4**: Hamming(7,4) error correction code

---

## Lab Format

Each lab includes:
- **Learning Objectives**: What you'll master
- **Prerequisites**: Required knowledge
- **Procedure**: Step-by-step instructions
- **Deliverables**: What to submit
- **Checkoff Requirements**: In-person demonstration
- **Grading Rubric**: Assessment criteria

---

## Required Equipment

- **FPGA Board**: Terasic DE10-Lite (Intel MAX 10 FPGA)
- **Software**: Intel Quartus Prime Lite Edition 23.1std
- **Simulator**: ModelSim-Intel Starter Edition (included with Quartus)
- **Computer**: Windows, macOS, or Linux

---

## Submission Guidelines

All labs require:
1. **Source Code**: Verilog (.sv) files, testbenches, constraints
2. **Documentation**: Lab report (PDF) with screenshots
3. **Demonstration**: In-person checkoff with TA/instructor
4. **Video**: Optional demonstration video for remote students

---

## Tips for Success

- **Start early**: Labs build on each other
- **Test incrementally**: Don't write all code then compile
- **Use simulation first**: Verify logic before FPGA programming
- **Read error messages**: Quartus provides helpful diagnostic information
- **Ask questions**: Use office hours and discussion forums
- **Document as you go**: Take screenshots during the process

---

## Resources

- [Verilog Quick Reference](../../resources#verilog-reference)
- [Quartus Tutorial](../../preparation#quartus-setup)
- [DE10-Lite User Manual](../../resources#fpga-documentation)
- [Lab Safety Guidelines](../../preparation#lab-safety)

---

**Ready to start? Begin with [Lab 1: Introduction to Verilog HDL](lab1)**
