Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: term.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "term.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "term"
Output Format                      : NGC
Target Device                      : xc4vfx12-10-ff668

---- Source Options
Top Module Name                    : term
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/VHDL_PM_2016110660/term/term.vhd" in Library work.
Entity <term> compiled.
Entity <term> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <term> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <term> in library <work> (Architecture <behavioral>).
Entity <term> analyzed. Unit <term> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <term>.
    Related source file is "D:/VHDL_PM_2016110660/term/term.vhd".
    Found finite state machine <FSM_0> for signal <won_state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 51                                             |
    | Inputs             | 4                                              |
    | Outputs            | 14                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | won_0                                          |
    | Power Up State     | won_0                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <LED_coffee>.
    Found 1-bit register for signal <r50>.
    Found 1-bit register for signal <r100>.
    Found 1-bit register for signal <r500>.
    Found 1-bit register for signal <Gcoffee>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
Unit <term> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 5
 1-bit register                                        : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <won_state/FSM> on signal <won_state[1:4]> with user encoding.
---------------------
 State   | Encoding
---------------------
 won_0   | 0000
 won_50  | 0001
 won_100 | 0010
 won_150 | 0011
 won_200 | 0100
 won_250 | 0101
 won_300 | 0110
 won_350 | 0111
 won_400 | 1000
 won_450 | 1001
 won_500 | 1010
 won_550 | 1011
 won_600 | 1100
 won_650 | 1101
---------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <term> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block term, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 9
 Flip-Flops                                            : 9

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : term.ngr
Top Level Output File Name         : term
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 29
#      LUT3                        : 9
#      LUT3_D                      : 2
#      LUT4                        : 11
#      LUT4_D                      : 1
#      LUT4_L                      : 2
#      MUXF5                       : 4
# FlipFlops/Latches                : 9
#      FDC                         : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 5
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx12ff668-10 

 Number of Slices:                       13  out of   5472     0%  
 Number of Slice Flip Flops:              9  out of  10944     0%  
 Number of 4 input LUTs:                 25  out of  10944     0%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    320     3%  
 Number of GCLKs:                         1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 9     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 9     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 2.989ns (Maximum Frequency: 334.543MHz)
   Minimum input arrival time before clock: 3.850ns
   Maximum output required time after clock: 4.677ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.989ns (frequency: 334.543MHz)
  Total number of paths / destination ports: 53 / 9
-------------------------------------------------------------------------
Delay:               2.989ns (Levels of Logic = 4)
  Source:            won_state_FSM_FFd4 (FF)
  Destination:       won_state_FSM_FFd3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: won_state_FSM_FFd4 to won_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.360   0.579  won_state_FSM_FFd4 (won_state_FSM_FFd4)
     LUT3_D:I2->O          3   0.195   0.538  LED_coffee_mux000541 (LED_coffee_mux0005_bdd2)
     LUT3:I2->O            1   0.195   0.000  won_state_FSM_FFd3-In32 (won_state_FSM_FFd3-In31)
     MUXF5:I0->O           1   0.382   0.523  won_state_FSM_FFd3-In3_f5 (won_state_FSM_FFd3-In3_f5)
     LUT3:I2->O            1   0.195   0.000  won_state_FSM_FFd3-In3_f6 (won_state_FSM_FFd3-In)
     FDC:D                     0.022          won_state_FSM_FFd3
    ----------------------------------------
    Total                      2.989ns (1.349ns logic, 1.640ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 52 / 9
-------------------------------------------------------------------------
Offset:              3.850ns (Levels of Logic = 5)
  Source:            c50 (PAD)
  Destination:       LED_coffee (FF)
  Destination Clock: clk rising

  Data Path: c50 to LED_coffee
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.965   0.773  c50_IBUF (c50_IBUF)
     LUT3:I0->O            3   0.195   0.538  LED_coffee_mux000531 (LED_coffee_mux0005_bdd1)
     LUT3:I2->O            1   0.195   0.000  LED_coffee_mux0005159_F (N15)
     MUXF5:I0->O           1   0.382   0.585  LED_coffee_mux0005159 (LED_coffee_mux0005159)
     LUT4:I2->O            1   0.195   0.000  LED_coffee_mux0005181 (LED_coffee_mux0005)
     FDC:D                     0.022          LED_coffee
    ----------------------------------------
    Total                      3.850ns (1.954ns logic, 1.896ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.677ns (Levels of Logic = 1)
  Source:            r50 (FF)
  Destination:       r50 (PAD)
  Source Clock:      clk rising

  Data Path: r50 to r50
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.360   0.360  r50 (r50_OBUF)
     OBUF:I->O                 3.957          r50_OBUF (r50)
    ----------------------------------------
    Total                      4.677ns (4.317ns logic, 0.360ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.02 secs
 
--> 

Total memory usage is 274548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

