Version 3.2 HI-TECH Software Intermediate Code
"878 D:\Program Files (x86)\Microchip\xc8\v1.42\include\pic18f4620.h
[v _LATA `Vuc ~T0 @X0 0 e@3977 ]
"990
[v _LATB `Vuc ~T0 @X0 0 e@3978 ]
"1102
[v _LATC `Vuc ~T0 @X0 0 e@3979 ]
"1214
[v _LATD `Vuc ~T0 @X0 0 e@3980 ]
"1326
[v _LATE `Vuc ~T0 @X0 0 e@3981 ]
"1378
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"1600
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"1822
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"2044
[v _TRISD `Vuc ~T0 @X0 0 e@3989 ]
"2266
[v _TRISE `Vuc ~T0 @X0 0 e@3990 ]
"7895
[v _nRBPU `Vb ~T0 @X0 0 e@32655 ]
"4527
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"4442
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"3750
[v _CVRCON `Vuc ~T0 @X0 0 e@4021 ]
"3666
[s S137 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S137 . CM CIS C1INV C2INV C1OUT C2OUT ]
"3674
[s S138 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S138 . CM0 CM1 CM2 ]
"3679
[s S139 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S139 . CMEN0 CMEN1 CMEN2 ]
"3665
[u S136 `S137 1 `S138 1 `S139 1 ]
[n S136 . . . . ]
"3685
[v _CMCONbits `VS136 ~T0 @X0 0 e@4020 ]
"4371
[v _ADCON2 `Vuc ~T0 @X0 0 e@4032 ]
"7019
[v _INT1IE `Vb ~T0 @X0 0 e@32643 ]
"7339
[v _PEIE `Vb ~T0 @X0 0 e@32662 ]
"6378
[s S258 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S258 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
"6388
[s S259 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S259 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
"6398
[s S260 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S260 . . GIEL GIEH ]
"6377
[u S257 `S258 1 `S259 1 `S260 1 ]
[n S257 . . . . ]
"6404
[v _INTCONbits `VS257 ~T0 @X0 0 e@4082 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4620.h: 50: extern volatile unsigned char PORTA @ 0xF80;
"52 D:\Program Files (x86)\Microchip\xc8\v1.42\include\pic18f4620.h
[; ;pic18f4620.h: 52: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4620.h: 55: typedef union {
[; ;pic18f4620.h: 56: struct {
[; ;pic18f4620.h: 57: unsigned RA0 :1;
[; ;pic18f4620.h: 58: unsigned RA1 :1;
[; ;pic18f4620.h: 59: unsigned RA2 :1;
[; ;pic18f4620.h: 60: unsigned RA3 :1;
[; ;pic18f4620.h: 61: unsigned RA4 :1;
[; ;pic18f4620.h: 62: unsigned RA5 :1;
[; ;pic18f4620.h: 63: unsigned RA6 :1;
[; ;pic18f4620.h: 64: unsigned RA7 :1;
[; ;pic18f4620.h: 65: };
[; ;pic18f4620.h: 66: struct {
[; ;pic18f4620.h: 67: unsigned :4;
[; ;pic18f4620.h: 68: unsigned T0CKI :1;
[; ;pic18f4620.h: 69: unsigned AN4 :1;
[; ;pic18f4620.h: 70: };
[; ;pic18f4620.h: 71: struct {
[; ;pic18f4620.h: 72: unsigned :5;
[; ;pic18f4620.h: 73: unsigned SS :1;
[; ;pic18f4620.h: 74: };
[; ;pic18f4620.h: 75: struct {
[; ;pic18f4620.h: 76: unsigned :5;
[; ;pic18f4620.h: 77: unsigned NOT_SS :1;
[; ;pic18f4620.h: 78: };
[; ;pic18f4620.h: 79: struct {
[; ;pic18f4620.h: 80: unsigned :5;
[; ;pic18f4620.h: 81: unsigned nSS :1;
[; ;pic18f4620.h: 82: };
[; ;pic18f4620.h: 83: struct {
[; ;pic18f4620.h: 84: unsigned :5;
[; ;pic18f4620.h: 85: unsigned LVDIN :1;
[; ;pic18f4620.h: 86: };
[; ;pic18f4620.h: 87: struct {
[; ;pic18f4620.h: 88: unsigned :5;
[; ;pic18f4620.h: 89: unsigned HLVDIN :1;
[; ;pic18f4620.h: 90: };
[; ;pic18f4620.h: 91: struct {
[; ;pic18f4620.h: 92: unsigned ULPWUIN :1;
[; ;pic18f4620.h: 93: unsigned :6;
[; ;pic18f4620.h: 94: unsigned RJPU :1;
[; ;pic18f4620.h: 95: };
[; ;pic18f4620.h: 96: } PORTAbits_t;
[; ;pic18f4620.h: 97: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f4620.h: 187: extern volatile unsigned char PORTB @ 0xF81;
"189
[; ;pic18f4620.h: 189: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4620.h: 192: typedef union {
[; ;pic18f4620.h: 193: struct {
[; ;pic18f4620.h: 194: unsigned RB0 :1;
[; ;pic18f4620.h: 195: unsigned RB1 :1;
[; ;pic18f4620.h: 196: unsigned RB2 :1;
[; ;pic18f4620.h: 197: unsigned RB3 :1;
[; ;pic18f4620.h: 198: unsigned RB4 :1;
[; ;pic18f4620.h: 199: unsigned RB5 :1;
[; ;pic18f4620.h: 200: unsigned RB6 :1;
[; ;pic18f4620.h: 201: unsigned RB7 :1;
[; ;pic18f4620.h: 202: };
[; ;pic18f4620.h: 203: struct {
[; ;pic18f4620.h: 204: unsigned INT0 :1;
[; ;pic18f4620.h: 205: unsigned INT1 :1;
[; ;pic18f4620.h: 206: unsigned INT2 :1;
[; ;pic18f4620.h: 207: unsigned CCP2 :1;
[; ;pic18f4620.h: 208: unsigned KBI0 :1;
[; ;pic18f4620.h: 209: unsigned KBI1 :1;
[; ;pic18f4620.h: 210: unsigned KBI2 :1;
[; ;pic18f4620.h: 211: unsigned KBI3 :1;
[; ;pic18f4620.h: 212: };
[; ;pic18f4620.h: 213: struct {
[; ;pic18f4620.h: 214: unsigned AN12 :1;
[; ;pic18f4620.h: 215: unsigned AN10 :1;
[; ;pic18f4620.h: 216: unsigned AN8 :1;
[; ;pic18f4620.h: 217: unsigned AN9 :1;
[; ;pic18f4620.h: 218: unsigned AN11 :1;
[; ;pic18f4620.h: 219: unsigned PGM :1;
[; ;pic18f4620.h: 220: unsigned PGC :1;
[; ;pic18f4620.h: 221: unsigned PGD :1;
[; ;pic18f4620.h: 222: };
[; ;pic18f4620.h: 223: struct {
[; ;pic18f4620.h: 224: unsigned :3;
[; ;pic18f4620.h: 225: unsigned CCP2_PA2 :1;
[; ;pic18f4620.h: 226: };
[; ;pic18f4620.h: 227: } PORTBbits_t;
[; ;pic18f4620.h: 228: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f4620.h: 358: extern volatile unsigned char PORTC @ 0xF82;
"360
[; ;pic18f4620.h: 360: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4620.h: 363: typedef union {
[; ;pic18f4620.h: 364: struct {
[; ;pic18f4620.h: 365: unsigned RC0 :1;
[; ;pic18f4620.h: 366: unsigned RC1 :1;
[; ;pic18f4620.h: 367: unsigned RC2 :1;
[; ;pic18f4620.h: 368: unsigned RC3 :1;
[; ;pic18f4620.h: 369: unsigned RC4 :1;
[; ;pic18f4620.h: 370: unsigned RC5 :1;
[; ;pic18f4620.h: 371: unsigned RC6 :1;
[; ;pic18f4620.h: 372: unsigned RC7 :1;
[; ;pic18f4620.h: 373: };
[; ;pic18f4620.h: 374: struct {
[; ;pic18f4620.h: 375: unsigned T1OSO :1;
[; ;pic18f4620.h: 376: unsigned T1OSI :1;
[; ;pic18f4620.h: 377: unsigned CCP1 :1;
[; ;pic18f4620.h: 378: unsigned SCK :1;
[; ;pic18f4620.h: 379: unsigned SDI :1;
[; ;pic18f4620.h: 380: unsigned SDO :1;
[; ;pic18f4620.h: 381: unsigned TX :1;
[; ;pic18f4620.h: 382: unsigned RX :1;
[; ;pic18f4620.h: 383: };
[; ;pic18f4620.h: 384: struct {
[; ;pic18f4620.h: 385: unsigned T13CKI :1;
[; ;pic18f4620.h: 386: unsigned CCP2 :1;
[; ;pic18f4620.h: 387: unsigned :1;
[; ;pic18f4620.h: 388: unsigned SCL :1;
[; ;pic18f4620.h: 389: unsigned SDA :1;
[; ;pic18f4620.h: 390: unsigned :1;
[; ;pic18f4620.h: 391: unsigned CK :1;
[; ;pic18f4620.h: 392: unsigned DT :1;
[; ;pic18f4620.h: 393: };
[; ;pic18f4620.h: 394: struct {
[; ;pic18f4620.h: 395: unsigned T1CKI :1;
[; ;pic18f4620.h: 396: };
[; ;pic18f4620.h: 397: struct {
[; ;pic18f4620.h: 398: unsigned :1;
[; ;pic18f4620.h: 399: unsigned PA2 :1;
[; ;pic18f4620.h: 400: unsigned PA1 :1;
[; ;pic18f4620.h: 401: };
[; ;pic18f4620.h: 402: } PORTCbits_t;
[; ;pic18f4620.h: 403: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f4620.h: 533: extern volatile unsigned char PORTD @ 0xF83;
"535
[; ;pic18f4620.h: 535: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4620.h: 538: typedef union {
[; ;pic18f4620.h: 539: struct {
[; ;pic18f4620.h: 540: unsigned RD0 :1;
[; ;pic18f4620.h: 541: unsigned RD1 :1;
[; ;pic18f4620.h: 542: unsigned RD2 :1;
[; ;pic18f4620.h: 543: unsigned RD3 :1;
[; ;pic18f4620.h: 544: unsigned RD4 :1;
[; ;pic18f4620.h: 545: unsigned RD5 :1;
[; ;pic18f4620.h: 546: unsigned RD6 :1;
[; ;pic18f4620.h: 547: unsigned RD7 :1;
[; ;pic18f4620.h: 548: };
[; ;pic18f4620.h: 549: struct {
[; ;pic18f4620.h: 550: unsigned PSP0 :1;
[; ;pic18f4620.h: 551: unsigned PSP1 :1;
[; ;pic18f4620.h: 552: unsigned PSP2 :1;
[; ;pic18f4620.h: 553: unsigned PSP3 :1;
[; ;pic18f4620.h: 554: unsigned PSP4 :1;
[; ;pic18f4620.h: 555: unsigned PSP5 :1;
[; ;pic18f4620.h: 556: unsigned PSP6 :1;
[; ;pic18f4620.h: 557: unsigned PSP7 :1;
[; ;pic18f4620.h: 558: };
[; ;pic18f4620.h: 559: struct {
[; ;pic18f4620.h: 560: unsigned :5;
[; ;pic18f4620.h: 561: unsigned P1B :1;
[; ;pic18f4620.h: 562: unsigned P1C :1;
[; ;pic18f4620.h: 563: unsigned P1D :1;
[; ;pic18f4620.h: 564: };
[; ;pic18f4620.h: 565: struct {
[; ;pic18f4620.h: 566: unsigned :7;
[; ;pic18f4620.h: 567: unsigned SS2 :1;
[; ;pic18f4620.h: 568: };
[; ;pic18f4620.h: 569: } PORTDbits_t;
[; ;pic18f4620.h: 570: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f4620.h: 675: extern volatile unsigned char PORTE @ 0xF84;
"677
[; ;pic18f4620.h: 677: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4620.h: 680: typedef union {
[; ;pic18f4620.h: 681: struct {
[; ;pic18f4620.h: 682: unsigned RE0 :1;
[; ;pic18f4620.h: 683: unsigned RE1 :1;
[; ;pic18f4620.h: 684: unsigned RE2 :1;
[; ;pic18f4620.h: 685: unsigned RE3 :1;
[; ;pic18f4620.h: 686: };
[; ;pic18f4620.h: 687: struct {
[; ;pic18f4620.h: 688: unsigned RD :1;
[; ;pic18f4620.h: 689: unsigned WR :1;
[; ;pic18f4620.h: 690: unsigned CS :1;
[; ;pic18f4620.h: 691: unsigned MCLR :1;
[; ;pic18f4620.h: 692: };
[; ;pic18f4620.h: 693: struct {
[; ;pic18f4620.h: 694: unsigned NOT_RD :1;
[; ;pic18f4620.h: 695: };
[; ;pic18f4620.h: 696: struct {
[; ;pic18f4620.h: 697: unsigned :1;
[; ;pic18f4620.h: 698: unsigned NOT_WR :1;
[; ;pic18f4620.h: 699: };
[; ;pic18f4620.h: 700: struct {
[; ;pic18f4620.h: 701: unsigned :2;
[; ;pic18f4620.h: 702: unsigned NOT_CS :1;
[; ;pic18f4620.h: 703: };
[; ;pic18f4620.h: 704: struct {
[; ;pic18f4620.h: 705: unsigned :3;
[; ;pic18f4620.h: 706: unsigned NOT_MCLR :1;
[; ;pic18f4620.h: 707: };
[; ;pic18f4620.h: 708: struct {
[; ;pic18f4620.h: 709: unsigned nRD :1;
[; ;pic18f4620.h: 710: unsigned nWR :1;
[; ;pic18f4620.h: 711: unsigned nCS :1;
[; ;pic18f4620.h: 712: unsigned nMCLR :1;
[; ;pic18f4620.h: 713: };
[; ;pic18f4620.h: 714: struct {
[; ;pic18f4620.h: 715: unsigned AN5 :1;
[; ;pic18f4620.h: 716: unsigned AN6 :1;
[; ;pic18f4620.h: 717: unsigned AN7 :1;
[; ;pic18f4620.h: 718: unsigned VPP :1;
[; ;pic18f4620.h: 719: };
[; ;pic18f4620.h: 720: struct {
[; ;pic18f4620.h: 721: unsigned PD2 :1;
[; ;pic18f4620.h: 722: unsigned PC2 :1;
[; ;pic18f4620.h: 723: unsigned CCP10 :1;
[; ;pic18f4620.h: 724: unsigned CCP9E :1;
[; ;pic18f4620.h: 725: };
[; ;pic18f4620.h: 726: struct {
[; ;pic18f4620.h: 727: unsigned RDE :1;
[; ;pic18f4620.h: 728: unsigned WRE :1;
[; ;pic18f4620.h: 729: unsigned PB2 :1;
[; ;pic18f4620.h: 730: unsigned PC3E :1;
[; ;pic18f4620.h: 731: };
[; ;pic18f4620.h: 732: } PORTEbits_t;
[; ;pic18f4620.h: 733: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f4620.h: 878: extern volatile unsigned char LATA @ 0xF89;
"880
[; ;pic18f4620.h: 880: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4620.h: 883: typedef union {
[; ;pic18f4620.h: 884: struct {
[; ;pic18f4620.h: 885: unsigned LATA0 :1;
[; ;pic18f4620.h: 886: unsigned LATA1 :1;
[; ;pic18f4620.h: 887: unsigned LATA2 :1;
[; ;pic18f4620.h: 888: unsigned LATA3 :1;
[; ;pic18f4620.h: 889: unsigned LATA4 :1;
[; ;pic18f4620.h: 890: unsigned LATA5 :1;
[; ;pic18f4620.h: 891: unsigned LATA6 :1;
[; ;pic18f4620.h: 892: unsigned LATA7 :1;
[; ;pic18f4620.h: 893: };
[; ;pic18f4620.h: 894: struct {
[; ;pic18f4620.h: 895: unsigned LA0 :1;
[; ;pic18f4620.h: 896: unsigned LA1 :1;
[; ;pic18f4620.h: 897: unsigned LA2 :1;
[; ;pic18f4620.h: 898: unsigned LA3 :1;
[; ;pic18f4620.h: 899: unsigned LA4 :1;
[; ;pic18f4620.h: 900: unsigned LA5 :1;
[; ;pic18f4620.h: 901: unsigned LA6 :1;
[; ;pic18f4620.h: 902: unsigned LA7 :1;
[; ;pic18f4620.h: 903: };
[; ;pic18f4620.h: 904: } LATAbits_t;
[; ;pic18f4620.h: 905: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f4620.h: 990: extern volatile unsigned char LATB @ 0xF8A;
"992
[; ;pic18f4620.h: 992: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4620.h: 995: typedef union {
[; ;pic18f4620.h: 996: struct {
[; ;pic18f4620.h: 997: unsigned LATB0 :1;
[; ;pic18f4620.h: 998: unsigned LATB1 :1;
[; ;pic18f4620.h: 999: unsigned LATB2 :1;
[; ;pic18f4620.h: 1000: unsigned LATB3 :1;
[; ;pic18f4620.h: 1001: unsigned LATB4 :1;
[; ;pic18f4620.h: 1002: unsigned LATB5 :1;
[; ;pic18f4620.h: 1003: unsigned LATB6 :1;
[; ;pic18f4620.h: 1004: unsigned LATB7 :1;
[; ;pic18f4620.h: 1005: };
[; ;pic18f4620.h: 1006: struct {
[; ;pic18f4620.h: 1007: unsigned LB0 :1;
[; ;pic18f4620.h: 1008: unsigned LB1 :1;
[; ;pic18f4620.h: 1009: unsigned LB2 :1;
[; ;pic18f4620.h: 1010: unsigned LB3 :1;
[; ;pic18f4620.h: 1011: unsigned LB4 :1;
[; ;pic18f4620.h: 1012: unsigned LB5 :1;
[; ;pic18f4620.h: 1013: unsigned LB6 :1;
[; ;pic18f4620.h: 1014: unsigned LB7 :1;
[; ;pic18f4620.h: 1015: };
[; ;pic18f4620.h: 1016: } LATBbits_t;
[; ;pic18f4620.h: 1017: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f4620.h: 1102: extern volatile unsigned char LATC @ 0xF8B;
"1104
[; ;pic18f4620.h: 1104: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4620.h: 1107: typedef union {
[; ;pic18f4620.h: 1108: struct {
[; ;pic18f4620.h: 1109: unsigned LATC0 :1;
[; ;pic18f4620.h: 1110: unsigned LATC1 :1;
[; ;pic18f4620.h: 1111: unsigned LATC2 :1;
[; ;pic18f4620.h: 1112: unsigned LATC3 :1;
[; ;pic18f4620.h: 1113: unsigned LATC4 :1;
[; ;pic18f4620.h: 1114: unsigned LATC5 :1;
[; ;pic18f4620.h: 1115: unsigned LATC6 :1;
[; ;pic18f4620.h: 1116: unsigned LATC7 :1;
[; ;pic18f4620.h: 1117: };
[; ;pic18f4620.h: 1118: struct {
[; ;pic18f4620.h: 1119: unsigned LC0 :1;
[; ;pic18f4620.h: 1120: unsigned LC1 :1;
[; ;pic18f4620.h: 1121: unsigned LC2 :1;
[; ;pic18f4620.h: 1122: unsigned LC3 :1;
[; ;pic18f4620.h: 1123: unsigned LC4 :1;
[; ;pic18f4620.h: 1124: unsigned LC5 :1;
[; ;pic18f4620.h: 1125: unsigned LC6 :1;
[; ;pic18f4620.h: 1126: unsigned LC7 :1;
[; ;pic18f4620.h: 1127: };
[; ;pic18f4620.h: 1128: } LATCbits_t;
[; ;pic18f4620.h: 1129: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f4620.h: 1214: extern volatile unsigned char LATD @ 0xF8C;
"1216
[; ;pic18f4620.h: 1216: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4620.h: 1219: typedef union {
[; ;pic18f4620.h: 1220: struct {
[; ;pic18f4620.h: 1221: unsigned LATD0 :1;
[; ;pic18f4620.h: 1222: unsigned LATD1 :1;
[; ;pic18f4620.h: 1223: unsigned LATD2 :1;
[; ;pic18f4620.h: 1224: unsigned LATD3 :1;
[; ;pic18f4620.h: 1225: unsigned LATD4 :1;
[; ;pic18f4620.h: 1226: unsigned LATD5 :1;
[; ;pic18f4620.h: 1227: unsigned LATD6 :1;
[; ;pic18f4620.h: 1228: unsigned LATD7 :1;
[; ;pic18f4620.h: 1229: };
[; ;pic18f4620.h: 1230: struct {
[; ;pic18f4620.h: 1231: unsigned LD0 :1;
[; ;pic18f4620.h: 1232: unsigned LD1 :1;
[; ;pic18f4620.h: 1233: unsigned LD2 :1;
[; ;pic18f4620.h: 1234: unsigned LD3 :1;
[; ;pic18f4620.h: 1235: unsigned LD4 :1;
[; ;pic18f4620.h: 1236: unsigned LD5 :1;
[; ;pic18f4620.h: 1237: unsigned LD6 :1;
[; ;pic18f4620.h: 1238: unsigned LD7 :1;
[; ;pic18f4620.h: 1239: };
[; ;pic18f4620.h: 1240: } LATDbits_t;
[; ;pic18f4620.h: 1241: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f4620.h: 1326: extern volatile unsigned char LATE @ 0xF8D;
"1328
[; ;pic18f4620.h: 1328: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4620.h: 1331: typedef union {
[; ;pic18f4620.h: 1332: struct {
[; ;pic18f4620.h: 1333: unsigned LATE0 :1;
[; ;pic18f4620.h: 1334: unsigned LATE1 :1;
[; ;pic18f4620.h: 1335: unsigned LATE2 :1;
[; ;pic18f4620.h: 1336: };
[; ;pic18f4620.h: 1337: struct {
[; ;pic18f4620.h: 1338: unsigned LE0 :1;
[; ;pic18f4620.h: 1339: unsigned LE1 :1;
[; ;pic18f4620.h: 1340: unsigned LE2 :1;
[; ;pic18f4620.h: 1341: };
[; ;pic18f4620.h: 1342: } LATEbits_t;
[; ;pic18f4620.h: 1343: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f4620.h: 1378: extern volatile unsigned char TRISA @ 0xF92;
"1380
[; ;pic18f4620.h: 1380: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4620.h: 1383: extern volatile unsigned char DDRA @ 0xF92;
"1385
[; ;pic18f4620.h: 1385: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4620.h: 1388: typedef union {
[; ;pic18f4620.h: 1389: struct {
[; ;pic18f4620.h: 1390: unsigned TRISA0 :1;
[; ;pic18f4620.h: 1391: unsigned TRISA1 :1;
[; ;pic18f4620.h: 1392: unsigned TRISA2 :1;
[; ;pic18f4620.h: 1393: unsigned TRISA3 :1;
[; ;pic18f4620.h: 1394: unsigned TRISA4 :1;
[; ;pic18f4620.h: 1395: unsigned TRISA5 :1;
[; ;pic18f4620.h: 1396: unsigned TRISA6 :1;
[; ;pic18f4620.h: 1397: unsigned TRISA7 :1;
[; ;pic18f4620.h: 1398: };
[; ;pic18f4620.h: 1399: struct {
[; ;pic18f4620.h: 1400: unsigned RA0 :1;
[; ;pic18f4620.h: 1401: unsigned RA1 :1;
[; ;pic18f4620.h: 1402: unsigned RA2 :1;
[; ;pic18f4620.h: 1403: unsigned RA3 :1;
[; ;pic18f4620.h: 1404: unsigned RA4 :1;
[; ;pic18f4620.h: 1405: unsigned RA5 :1;
[; ;pic18f4620.h: 1406: unsigned RA6 :1;
[; ;pic18f4620.h: 1407: unsigned RA7 :1;
[; ;pic18f4620.h: 1408: };
[; ;pic18f4620.h: 1409: } TRISAbits_t;
[; ;pic18f4620.h: 1410: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f4620.h: 1493: typedef union {
[; ;pic18f4620.h: 1494: struct {
[; ;pic18f4620.h: 1495: unsigned TRISA0 :1;
[; ;pic18f4620.h: 1496: unsigned TRISA1 :1;
[; ;pic18f4620.h: 1497: unsigned TRISA2 :1;
[; ;pic18f4620.h: 1498: unsigned TRISA3 :1;
[; ;pic18f4620.h: 1499: unsigned TRISA4 :1;
[; ;pic18f4620.h: 1500: unsigned TRISA5 :1;
[; ;pic18f4620.h: 1501: unsigned TRISA6 :1;
[; ;pic18f4620.h: 1502: unsigned TRISA7 :1;
[; ;pic18f4620.h: 1503: };
[; ;pic18f4620.h: 1504: struct {
[; ;pic18f4620.h: 1505: unsigned RA0 :1;
[; ;pic18f4620.h: 1506: unsigned RA1 :1;
[; ;pic18f4620.h: 1507: unsigned RA2 :1;
[; ;pic18f4620.h: 1508: unsigned RA3 :1;
[; ;pic18f4620.h: 1509: unsigned RA4 :1;
[; ;pic18f4620.h: 1510: unsigned RA5 :1;
[; ;pic18f4620.h: 1511: unsigned RA6 :1;
[; ;pic18f4620.h: 1512: unsigned RA7 :1;
[; ;pic18f4620.h: 1513: };
[; ;pic18f4620.h: 1514: } DDRAbits_t;
[; ;pic18f4620.h: 1515: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f4620.h: 1600: extern volatile unsigned char TRISB @ 0xF93;
"1602
[; ;pic18f4620.h: 1602: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4620.h: 1605: extern volatile unsigned char DDRB @ 0xF93;
"1607
[; ;pic18f4620.h: 1607: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4620.h: 1610: typedef union {
[; ;pic18f4620.h: 1611: struct {
[; ;pic18f4620.h: 1612: unsigned TRISB0 :1;
[; ;pic18f4620.h: 1613: unsigned TRISB1 :1;
[; ;pic18f4620.h: 1614: unsigned TRISB2 :1;
[; ;pic18f4620.h: 1615: unsigned TRISB3 :1;
[; ;pic18f4620.h: 1616: unsigned TRISB4 :1;
[; ;pic18f4620.h: 1617: unsigned TRISB5 :1;
[; ;pic18f4620.h: 1618: unsigned TRISB6 :1;
[; ;pic18f4620.h: 1619: unsigned TRISB7 :1;
[; ;pic18f4620.h: 1620: };
[; ;pic18f4620.h: 1621: struct {
[; ;pic18f4620.h: 1622: unsigned RB0 :1;
[; ;pic18f4620.h: 1623: unsigned RB1 :1;
[; ;pic18f4620.h: 1624: unsigned RB2 :1;
[; ;pic18f4620.h: 1625: unsigned RB3 :1;
[; ;pic18f4620.h: 1626: unsigned RB4 :1;
[; ;pic18f4620.h: 1627: unsigned RB5 :1;
[; ;pic18f4620.h: 1628: unsigned RB6 :1;
[; ;pic18f4620.h: 1629: unsigned RB7 :1;
[; ;pic18f4620.h: 1630: };
[; ;pic18f4620.h: 1631: } TRISBbits_t;
[; ;pic18f4620.h: 1632: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f4620.h: 1715: typedef union {
[; ;pic18f4620.h: 1716: struct {
[; ;pic18f4620.h: 1717: unsigned TRISB0 :1;
[; ;pic18f4620.h: 1718: unsigned TRISB1 :1;
[; ;pic18f4620.h: 1719: unsigned TRISB2 :1;
[; ;pic18f4620.h: 1720: unsigned TRISB3 :1;
[; ;pic18f4620.h: 1721: unsigned TRISB4 :1;
[; ;pic18f4620.h: 1722: unsigned TRISB5 :1;
[; ;pic18f4620.h: 1723: unsigned TRISB6 :1;
[; ;pic18f4620.h: 1724: unsigned TRISB7 :1;
[; ;pic18f4620.h: 1725: };
[; ;pic18f4620.h: 1726: struct {
[; ;pic18f4620.h: 1727: unsigned RB0 :1;
[; ;pic18f4620.h: 1728: unsigned RB1 :1;
[; ;pic18f4620.h: 1729: unsigned RB2 :1;
[; ;pic18f4620.h: 1730: unsigned RB3 :1;
[; ;pic18f4620.h: 1731: unsigned RB4 :1;
[; ;pic18f4620.h: 1732: unsigned RB5 :1;
[; ;pic18f4620.h: 1733: unsigned RB6 :1;
[; ;pic18f4620.h: 1734: unsigned RB7 :1;
[; ;pic18f4620.h: 1735: };
[; ;pic18f4620.h: 1736: } DDRBbits_t;
[; ;pic18f4620.h: 1737: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f4620.h: 1822: extern volatile unsigned char TRISC @ 0xF94;
"1824
[; ;pic18f4620.h: 1824: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4620.h: 1827: extern volatile unsigned char DDRC @ 0xF94;
"1829
[; ;pic18f4620.h: 1829: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4620.h: 1832: typedef union {
[; ;pic18f4620.h: 1833: struct {
[; ;pic18f4620.h: 1834: unsigned TRISC0 :1;
[; ;pic18f4620.h: 1835: unsigned TRISC1 :1;
[; ;pic18f4620.h: 1836: unsigned TRISC2 :1;
[; ;pic18f4620.h: 1837: unsigned TRISC3 :1;
[; ;pic18f4620.h: 1838: unsigned TRISC4 :1;
[; ;pic18f4620.h: 1839: unsigned TRISC5 :1;
[; ;pic18f4620.h: 1840: unsigned TRISC6 :1;
[; ;pic18f4620.h: 1841: unsigned TRISC7 :1;
[; ;pic18f4620.h: 1842: };
[; ;pic18f4620.h: 1843: struct {
[; ;pic18f4620.h: 1844: unsigned RC0 :1;
[; ;pic18f4620.h: 1845: unsigned RC1 :1;
[; ;pic18f4620.h: 1846: unsigned RC2 :1;
[; ;pic18f4620.h: 1847: unsigned RC3 :1;
[; ;pic18f4620.h: 1848: unsigned RC4 :1;
[; ;pic18f4620.h: 1849: unsigned RC5 :1;
[; ;pic18f4620.h: 1850: unsigned RC6 :1;
[; ;pic18f4620.h: 1851: unsigned RC7 :1;
[; ;pic18f4620.h: 1852: };
[; ;pic18f4620.h: 1853: } TRISCbits_t;
[; ;pic18f4620.h: 1854: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f4620.h: 1937: typedef union {
[; ;pic18f4620.h: 1938: struct {
[; ;pic18f4620.h: 1939: unsigned TRISC0 :1;
[; ;pic18f4620.h: 1940: unsigned TRISC1 :1;
[; ;pic18f4620.h: 1941: unsigned TRISC2 :1;
[; ;pic18f4620.h: 1942: unsigned TRISC3 :1;
[; ;pic18f4620.h: 1943: unsigned TRISC4 :1;
[; ;pic18f4620.h: 1944: unsigned TRISC5 :1;
[; ;pic18f4620.h: 1945: unsigned TRISC6 :1;
[; ;pic18f4620.h: 1946: unsigned TRISC7 :1;
[; ;pic18f4620.h: 1947: };
[; ;pic18f4620.h: 1948: struct {
[; ;pic18f4620.h: 1949: unsigned RC0 :1;
[; ;pic18f4620.h: 1950: unsigned RC1 :1;
[; ;pic18f4620.h: 1951: unsigned RC2 :1;
[; ;pic18f4620.h: 1952: unsigned RC3 :1;
[; ;pic18f4620.h: 1953: unsigned RC4 :1;
[; ;pic18f4620.h: 1954: unsigned RC5 :1;
[; ;pic18f4620.h: 1955: unsigned RC6 :1;
[; ;pic18f4620.h: 1956: unsigned RC7 :1;
[; ;pic18f4620.h: 1957: };
[; ;pic18f4620.h: 1958: } DDRCbits_t;
[; ;pic18f4620.h: 1959: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f4620.h: 2044: extern volatile unsigned char TRISD @ 0xF95;
"2046
[; ;pic18f4620.h: 2046: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4620.h: 2049: extern volatile unsigned char DDRD @ 0xF95;
"2051
[; ;pic18f4620.h: 2051: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4620.h: 2054: typedef union {
[; ;pic18f4620.h: 2055: struct {
[; ;pic18f4620.h: 2056: unsigned TRISD0 :1;
[; ;pic18f4620.h: 2057: unsigned TRISD1 :1;
[; ;pic18f4620.h: 2058: unsigned TRISD2 :1;
[; ;pic18f4620.h: 2059: unsigned TRISD3 :1;
[; ;pic18f4620.h: 2060: unsigned TRISD4 :1;
[; ;pic18f4620.h: 2061: unsigned TRISD5 :1;
[; ;pic18f4620.h: 2062: unsigned TRISD6 :1;
[; ;pic18f4620.h: 2063: unsigned TRISD7 :1;
[; ;pic18f4620.h: 2064: };
[; ;pic18f4620.h: 2065: struct {
[; ;pic18f4620.h: 2066: unsigned RD0 :1;
[; ;pic18f4620.h: 2067: unsigned RD1 :1;
[; ;pic18f4620.h: 2068: unsigned RD2 :1;
[; ;pic18f4620.h: 2069: unsigned RD3 :1;
[; ;pic18f4620.h: 2070: unsigned RD4 :1;
[; ;pic18f4620.h: 2071: unsigned RD5 :1;
[; ;pic18f4620.h: 2072: unsigned RD6 :1;
[; ;pic18f4620.h: 2073: unsigned RD7 :1;
[; ;pic18f4620.h: 2074: };
[; ;pic18f4620.h: 2075: } TRISDbits_t;
[; ;pic18f4620.h: 2076: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f4620.h: 2159: typedef union {
[; ;pic18f4620.h: 2160: struct {
[; ;pic18f4620.h: 2161: unsigned TRISD0 :1;
[; ;pic18f4620.h: 2162: unsigned TRISD1 :1;
[; ;pic18f4620.h: 2163: unsigned TRISD2 :1;
[; ;pic18f4620.h: 2164: unsigned TRISD3 :1;
[; ;pic18f4620.h: 2165: unsigned TRISD4 :1;
[; ;pic18f4620.h: 2166: unsigned TRISD5 :1;
[; ;pic18f4620.h: 2167: unsigned TRISD6 :1;
[; ;pic18f4620.h: 2168: unsigned TRISD7 :1;
[; ;pic18f4620.h: 2169: };
[; ;pic18f4620.h: 2170: struct {
[; ;pic18f4620.h: 2171: unsigned RD0 :1;
[; ;pic18f4620.h: 2172: unsigned RD1 :1;
[; ;pic18f4620.h: 2173: unsigned RD2 :1;
[; ;pic18f4620.h: 2174: unsigned RD3 :1;
[; ;pic18f4620.h: 2175: unsigned RD4 :1;
[; ;pic18f4620.h: 2176: unsigned RD5 :1;
[; ;pic18f4620.h: 2177: unsigned RD6 :1;
[; ;pic18f4620.h: 2178: unsigned RD7 :1;
[; ;pic18f4620.h: 2179: };
[; ;pic18f4620.h: 2180: } DDRDbits_t;
[; ;pic18f4620.h: 2181: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f4620.h: 2266: extern volatile unsigned char TRISE @ 0xF96;
"2268
[; ;pic18f4620.h: 2268: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4620.h: 2271: extern volatile unsigned char DDRE @ 0xF96;
"2273
[; ;pic18f4620.h: 2273: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4620.h: 2276: typedef union {
[; ;pic18f4620.h: 2277: struct {
[; ;pic18f4620.h: 2278: unsigned TRISE0 :1;
[; ;pic18f4620.h: 2279: unsigned TRISE1 :1;
[; ;pic18f4620.h: 2280: unsigned TRISE2 :1;
[; ;pic18f4620.h: 2281: unsigned :1;
[; ;pic18f4620.h: 2282: unsigned PSPMODE :1;
[; ;pic18f4620.h: 2283: unsigned IBOV :1;
[; ;pic18f4620.h: 2284: unsigned OBF :1;
[; ;pic18f4620.h: 2285: unsigned IBF :1;
[; ;pic18f4620.h: 2286: };
[; ;pic18f4620.h: 2287: struct {
[; ;pic18f4620.h: 2288: unsigned RE0 :1;
[; ;pic18f4620.h: 2289: unsigned RE1 :1;
[; ;pic18f4620.h: 2290: unsigned RE2 :1;
[; ;pic18f4620.h: 2291: unsigned RE3 :1;
[; ;pic18f4620.h: 2292: };
[; ;pic18f4620.h: 2293: } TRISEbits_t;
[; ;pic18f4620.h: 2294: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f4620.h: 2352: typedef union {
[; ;pic18f4620.h: 2353: struct {
[; ;pic18f4620.h: 2354: unsigned TRISE0 :1;
[; ;pic18f4620.h: 2355: unsigned TRISE1 :1;
[; ;pic18f4620.h: 2356: unsigned TRISE2 :1;
[; ;pic18f4620.h: 2357: unsigned :1;
[; ;pic18f4620.h: 2358: unsigned PSPMODE :1;
[; ;pic18f4620.h: 2359: unsigned IBOV :1;
[; ;pic18f4620.h: 2360: unsigned OBF :1;
[; ;pic18f4620.h: 2361: unsigned IBF :1;
[; ;pic18f4620.h: 2362: };
[; ;pic18f4620.h: 2363: struct {
[; ;pic18f4620.h: 2364: unsigned RE0 :1;
[; ;pic18f4620.h: 2365: unsigned RE1 :1;
[; ;pic18f4620.h: 2366: unsigned RE2 :1;
[; ;pic18f4620.h: 2367: unsigned RE3 :1;
[; ;pic18f4620.h: 2368: };
[; ;pic18f4620.h: 2369: } DDREbits_t;
[; ;pic18f4620.h: 2370: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f4620.h: 2430: extern volatile unsigned char OSCTUNE @ 0xF9B;
"2432
[; ;pic18f4620.h: 2432: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4620.h: 2435: typedef union {
[; ;pic18f4620.h: 2436: struct {
[; ;pic18f4620.h: 2437: unsigned TUN :5;
[; ;pic18f4620.h: 2438: unsigned :1;
[; ;pic18f4620.h: 2439: unsigned PLLEN :1;
[; ;pic18f4620.h: 2440: unsigned INTSRC :1;
[; ;pic18f4620.h: 2441: };
[; ;pic18f4620.h: 2442: struct {
[; ;pic18f4620.h: 2443: unsigned TUN0 :1;
[; ;pic18f4620.h: 2444: unsigned TUN1 :1;
[; ;pic18f4620.h: 2445: unsigned TUN2 :1;
[; ;pic18f4620.h: 2446: unsigned TUN3 :1;
[; ;pic18f4620.h: 2447: unsigned TUN4 :1;
[; ;pic18f4620.h: 2448: };
[; ;pic18f4620.h: 2449: } OSCTUNEbits_t;
[; ;pic18f4620.h: 2450: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f4620.h: 2495: extern volatile unsigned char PIE1 @ 0xF9D;
"2497
[; ;pic18f4620.h: 2497: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4620.h: 2500: typedef union {
[; ;pic18f4620.h: 2501: struct {
[; ;pic18f4620.h: 2502: unsigned TMR1IE :1;
[; ;pic18f4620.h: 2503: unsigned TMR2IE :1;
[; ;pic18f4620.h: 2504: unsigned CCP1IE :1;
[; ;pic18f4620.h: 2505: unsigned SSPIE :1;
[; ;pic18f4620.h: 2506: unsigned TXIE :1;
[; ;pic18f4620.h: 2507: unsigned RCIE :1;
[; ;pic18f4620.h: 2508: unsigned ADIE :1;
[; ;pic18f4620.h: 2509: unsigned PSPIE :1;
[; ;pic18f4620.h: 2510: };
[; ;pic18f4620.h: 2511: struct {
[; ;pic18f4620.h: 2512: unsigned :4;
[; ;pic18f4620.h: 2513: unsigned TX1IE :1;
[; ;pic18f4620.h: 2514: unsigned RC1IE :1;
[; ;pic18f4620.h: 2515: };
[; ;pic18f4620.h: 2516: } PIE1bits_t;
[; ;pic18f4620.h: 2517: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f4620.h: 2572: extern volatile unsigned char PIR1 @ 0xF9E;
"2574
[; ;pic18f4620.h: 2574: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4620.h: 2577: typedef union {
[; ;pic18f4620.h: 2578: struct {
[; ;pic18f4620.h: 2579: unsigned TMR1IF :1;
[; ;pic18f4620.h: 2580: unsigned TMR2IF :1;
[; ;pic18f4620.h: 2581: unsigned CCP1IF :1;
[; ;pic18f4620.h: 2582: unsigned SSPIF :1;
[; ;pic18f4620.h: 2583: unsigned TXIF :1;
[; ;pic18f4620.h: 2584: unsigned RCIF :1;
[; ;pic18f4620.h: 2585: unsigned ADIF :1;
[; ;pic18f4620.h: 2586: unsigned PSPIF :1;
[; ;pic18f4620.h: 2587: };
[; ;pic18f4620.h: 2588: struct {
[; ;pic18f4620.h: 2589: unsigned :4;
[; ;pic18f4620.h: 2590: unsigned TX1IF :1;
[; ;pic18f4620.h: 2591: unsigned RC1IF :1;
[; ;pic18f4620.h: 2592: };
[; ;pic18f4620.h: 2593: } PIR1bits_t;
[; ;pic18f4620.h: 2594: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f4620.h: 2649: extern volatile unsigned char IPR1 @ 0xF9F;
"2651
[; ;pic18f4620.h: 2651: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4620.h: 2654: typedef union {
[; ;pic18f4620.h: 2655: struct {
[; ;pic18f4620.h: 2656: unsigned TMR1IP :1;
[; ;pic18f4620.h: 2657: unsigned TMR2IP :1;
[; ;pic18f4620.h: 2658: unsigned CCP1IP :1;
[; ;pic18f4620.h: 2659: unsigned SSPIP :1;
[; ;pic18f4620.h: 2660: unsigned TXIP :1;
[; ;pic18f4620.h: 2661: unsigned RCIP :1;
[; ;pic18f4620.h: 2662: unsigned ADIP :1;
[; ;pic18f4620.h: 2663: unsigned PSPIP :1;
[; ;pic18f4620.h: 2664: };
[; ;pic18f4620.h: 2665: struct {
[; ;pic18f4620.h: 2666: unsigned :4;
[; ;pic18f4620.h: 2667: unsigned TX1IP :1;
[; ;pic18f4620.h: 2668: unsigned RC1IP :1;
[; ;pic18f4620.h: 2669: };
[; ;pic18f4620.h: 2670: } IPR1bits_t;
[; ;pic18f4620.h: 2671: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f4620.h: 2726: extern volatile unsigned char PIE2 @ 0xFA0;
"2728
[; ;pic18f4620.h: 2728: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4620.h: 2731: typedef union {
[; ;pic18f4620.h: 2732: struct {
[; ;pic18f4620.h: 2733: unsigned CCP2IE :1;
[; ;pic18f4620.h: 2734: unsigned TMR3IE :1;
[; ;pic18f4620.h: 2735: unsigned HLVDIE :1;
[; ;pic18f4620.h: 2736: unsigned BCLIE :1;
[; ;pic18f4620.h: 2737: unsigned EEIE :1;
[; ;pic18f4620.h: 2738: unsigned :1;
[; ;pic18f4620.h: 2739: unsigned CMIE :1;
[; ;pic18f4620.h: 2740: unsigned OSCFIE :1;
[; ;pic18f4620.h: 2741: };
[; ;pic18f4620.h: 2742: struct {
[; ;pic18f4620.h: 2743: unsigned :2;
[; ;pic18f4620.h: 2744: unsigned LVDIE :1;
[; ;pic18f4620.h: 2745: };
[; ;pic18f4620.h: 2746: } PIE2bits_t;
[; ;pic18f4620.h: 2747: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f4620.h: 2792: extern volatile unsigned char PIR2 @ 0xFA1;
"2794
[; ;pic18f4620.h: 2794: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4620.h: 2797: typedef union {
[; ;pic18f4620.h: 2798: struct {
[; ;pic18f4620.h: 2799: unsigned CCP2IF :1;
[; ;pic18f4620.h: 2800: unsigned TMR3IF :1;
[; ;pic18f4620.h: 2801: unsigned HLVDIF :1;
[; ;pic18f4620.h: 2802: unsigned BCLIF :1;
[; ;pic18f4620.h: 2803: unsigned EEIF :1;
[; ;pic18f4620.h: 2804: unsigned :1;
[; ;pic18f4620.h: 2805: unsigned CMIF :1;
[; ;pic18f4620.h: 2806: unsigned OSCFIF :1;
[; ;pic18f4620.h: 2807: };
[; ;pic18f4620.h: 2808: struct {
[; ;pic18f4620.h: 2809: unsigned :2;
[; ;pic18f4620.h: 2810: unsigned LVDIF :1;
[; ;pic18f4620.h: 2811: };
[; ;pic18f4620.h: 2812: } PIR2bits_t;
[; ;pic18f4620.h: 2813: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f4620.h: 2858: extern volatile unsigned char IPR2 @ 0xFA2;
"2860
[; ;pic18f4620.h: 2860: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4620.h: 2863: typedef union {
[; ;pic18f4620.h: 2864: struct {
[; ;pic18f4620.h: 2865: unsigned CCP2IP :1;
[; ;pic18f4620.h: 2866: unsigned TMR3IP :1;
[; ;pic18f4620.h: 2867: unsigned HLVDIP :1;
[; ;pic18f4620.h: 2868: unsigned BCLIP :1;
[; ;pic18f4620.h: 2869: unsigned EEIP :1;
[; ;pic18f4620.h: 2870: unsigned :1;
[; ;pic18f4620.h: 2871: unsigned CMIP :1;
[; ;pic18f4620.h: 2872: unsigned OSCFIP :1;
[; ;pic18f4620.h: 2873: };
[; ;pic18f4620.h: 2874: struct {
[; ;pic18f4620.h: 2875: unsigned :2;
[; ;pic18f4620.h: 2876: unsigned LVDIP :1;
[; ;pic18f4620.h: 2877: };
[; ;pic18f4620.h: 2878: } IPR2bits_t;
[; ;pic18f4620.h: 2879: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f4620.h: 2924: extern volatile unsigned char EECON1 @ 0xFA6;
"2926
[; ;pic18f4620.h: 2926: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4620.h: 2929: typedef union {
[; ;pic18f4620.h: 2930: struct {
[; ;pic18f4620.h: 2931: unsigned RD :1;
[; ;pic18f4620.h: 2932: unsigned WR :1;
[; ;pic18f4620.h: 2933: unsigned WREN :1;
[; ;pic18f4620.h: 2934: unsigned WRERR :1;
[; ;pic18f4620.h: 2935: unsigned FREE :1;
[; ;pic18f4620.h: 2936: unsigned :1;
[; ;pic18f4620.h: 2937: unsigned CFGS :1;
[; ;pic18f4620.h: 2938: unsigned EEPGD :1;
[; ;pic18f4620.h: 2939: };
[; ;pic18f4620.h: 2940: struct {
[; ;pic18f4620.h: 2941: unsigned :6;
[; ;pic18f4620.h: 2942: unsigned EEFS :1;
[; ;pic18f4620.h: 2943: };
[; ;pic18f4620.h: 2944: } EECON1bits_t;
[; ;pic18f4620.h: 2945: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f4620.h: 2990: extern volatile unsigned char EECON2 @ 0xFA7;
"2992
[; ;pic18f4620.h: 2992: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4620.h: 2997: extern volatile unsigned char EEDATA @ 0xFA8;
"2999
[; ;pic18f4620.h: 2999: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4620.h: 3004: extern volatile unsigned char EEADR @ 0xFA9;
"3006
[; ;pic18f4620.h: 3006: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4620.h: 3011: extern volatile unsigned char EEADRH @ 0xFAA;
"3013
[; ;pic18f4620.h: 3013: asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
[; ;pic18f4620.h: 3018: extern volatile unsigned char RCSTA @ 0xFAB;
"3020
[; ;pic18f4620.h: 3020: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4620.h: 3023: extern volatile unsigned char RCSTA1 @ 0xFAB;
"3025
[; ;pic18f4620.h: 3025: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4620.h: 3028: typedef union {
[; ;pic18f4620.h: 3029: struct {
[; ;pic18f4620.h: 3030: unsigned RX9D :1;
[; ;pic18f4620.h: 3031: unsigned OERR :1;
[; ;pic18f4620.h: 3032: unsigned FERR :1;
[; ;pic18f4620.h: 3033: unsigned ADDEN :1;
[; ;pic18f4620.h: 3034: unsigned CREN :1;
[; ;pic18f4620.h: 3035: unsigned SREN :1;
[; ;pic18f4620.h: 3036: unsigned RX9 :1;
[; ;pic18f4620.h: 3037: unsigned SPEN :1;
[; ;pic18f4620.h: 3038: };
[; ;pic18f4620.h: 3039: struct {
[; ;pic18f4620.h: 3040: unsigned :3;
[; ;pic18f4620.h: 3041: unsigned ADEN :1;
[; ;pic18f4620.h: 3042: };
[; ;pic18f4620.h: 3043: struct {
[; ;pic18f4620.h: 3044: unsigned :5;
[; ;pic18f4620.h: 3045: unsigned SRENA :1;
[; ;pic18f4620.h: 3046: };
[; ;pic18f4620.h: 3047: struct {
[; ;pic18f4620.h: 3048: unsigned :6;
[; ;pic18f4620.h: 3049: unsigned RC8_9 :1;
[; ;pic18f4620.h: 3050: };
[; ;pic18f4620.h: 3051: struct {
[; ;pic18f4620.h: 3052: unsigned :6;
[; ;pic18f4620.h: 3053: unsigned RC9 :1;
[; ;pic18f4620.h: 3054: };
[; ;pic18f4620.h: 3055: struct {
[; ;pic18f4620.h: 3056: unsigned RCD8 :1;
[; ;pic18f4620.h: 3057: };
[; ;pic18f4620.h: 3058: } RCSTAbits_t;
[; ;pic18f4620.h: 3059: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f4620.h: 3127: typedef union {
[; ;pic18f4620.h: 3128: struct {
[; ;pic18f4620.h: 3129: unsigned RX9D :1;
[; ;pic18f4620.h: 3130: unsigned OERR :1;
[; ;pic18f4620.h: 3131: unsigned FERR :1;
[; ;pic18f4620.h: 3132: unsigned ADDEN :1;
[; ;pic18f4620.h: 3133: unsigned CREN :1;
[; ;pic18f4620.h: 3134: unsigned SREN :1;
[; ;pic18f4620.h: 3135: unsigned RX9 :1;
[; ;pic18f4620.h: 3136: unsigned SPEN :1;
[; ;pic18f4620.h: 3137: };
[; ;pic18f4620.h: 3138: struct {
[; ;pic18f4620.h: 3139: unsigned :3;
[; ;pic18f4620.h: 3140: unsigned ADEN :1;
[; ;pic18f4620.h: 3141: };
[; ;pic18f4620.h: 3142: struct {
[; ;pic18f4620.h: 3143: unsigned :5;
[; ;pic18f4620.h: 3144: unsigned SRENA :1;
[; ;pic18f4620.h: 3145: };
[; ;pic18f4620.h: 3146: struct {
[; ;pic18f4620.h: 3147: unsigned :6;
[; ;pic18f4620.h: 3148: unsigned RC8_9 :1;
[; ;pic18f4620.h: 3149: };
[; ;pic18f4620.h: 3150: struct {
[; ;pic18f4620.h: 3151: unsigned :6;
[; ;pic18f4620.h: 3152: unsigned RC9 :1;
[; ;pic18f4620.h: 3153: };
[; ;pic18f4620.h: 3154: struct {
[; ;pic18f4620.h: 3155: unsigned RCD8 :1;
[; ;pic18f4620.h: 3156: };
[; ;pic18f4620.h: 3157: } RCSTA1bits_t;
[; ;pic18f4620.h: 3158: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f4620.h: 3228: extern volatile unsigned char TXSTA @ 0xFAC;
"3230
[; ;pic18f4620.h: 3230: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4620.h: 3233: extern volatile unsigned char TXSTA1 @ 0xFAC;
"3235
[; ;pic18f4620.h: 3235: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4620.h: 3238: typedef union {
[; ;pic18f4620.h: 3239: struct {
[; ;pic18f4620.h: 3240: unsigned TX9D :1;
[; ;pic18f4620.h: 3241: unsigned TRMT :1;
[; ;pic18f4620.h: 3242: unsigned BRGH :1;
[; ;pic18f4620.h: 3243: unsigned SENDB :1;
[; ;pic18f4620.h: 3244: unsigned SYNC :1;
[; ;pic18f4620.h: 3245: unsigned TXEN :1;
[; ;pic18f4620.h: 3246: unsigned TX9 :1;
[; ;pic18f4620.h: 3247: unsigned CSRC :1;
[; ;pic18f4620.h: 3248: };
[; ;pic18f4620.h: 3249: struct {
[; ;pic18f4620.h: 3250: unsigned TX9D1 :1;
[; ;pic18f4620.h: 3251: unsigned TRMT1 :1;
[; ;pic18f4620.h: 3252: unsigned BRGH1 :1;
[; ;pic18f4620.h: 3253: unsigned SENDB1 :1;
[; ;pic18f4620.h: 3254: unsigned SYNC1 :1;
[; ;pic18f4620.h: 3255: unsigned TXEN1 :1;
[; ;pic18f4620.h: 3256: unsigned TX91 :1;
[; ;pic18f4620.h: 3257: unsigned CSRC1 :1;
[; ;pic18f4620.h: 3258: };
[; ;pic18f4620.h: 3259: struct {
[; ;pic18f4620.h: 3260: unsigned :6;
[; ;pic18f4620.h: 3261: unsigned TX8_9 :1;
[; ;pic18f4620.h: 3262: };
[; ;pic18f4620.h: 3263: struct {
[; ;pic18f4620.h: 3264: unsigned TXD8 :1;
[; ;pic18f4620.h: 3265: };
[; ;pic18f4620.h: 3266: } TXSTAbits_t;
[; ;pic18f4620.h: 3267: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f4620.h: 3360: typedef union {
[; ;pic18f4620.h: 3361: struct {
[; ;pic18f4620.h: 3362: unsigned TX9D :1;
[; ;pic18f4620.h: 3363: unsigned TRMT :1;
[; ;pic18f4620.h: 3364: unsigned BRGH :1;
[; ;pic18f4620.h: 3365: unsigned SENDB :1;
[; ;pic18f4620.h: 3366: unsigned SYNC :1;
[; ;pic18f4620.h: 3367: unsigned TXEN :1;
[; ;pic18f4620.h: 3368: unsigned TX9 :1;
[; ;pic18f4620.h: 3369: unsigned CSRC :1;
[; ;pic18f4620.h: 3370: };
[; ;pic18f4620.h: 3371: struct {
[; ;pic18f4620.h: 3372: unsigned TX9D1 :1;
[; ;pic18f4620.h: 3373: unsigned TRMT1 :1;
[; ;pic18f4620.h: 3374: unsigned BRGH1 :1;
[; ;pic18f4620.h: 3375: unsigned SENDB1 :1;
[; ;pic18f4620.h: 3376: unsigned SYNC1 :1;
[; ;pic18f4620.h: 3377: unsigned TXEN1 :1;
[; ;pic18f4620.h: 3378: unsigned TX91 :1;
[; ;pic18f4620.h: 3379: unsigned CSRC1 :1;
[; ;pic18f4620.h: 3380: };
[; ;pic18f4620.h: 3381: struct {
[; ;pic18f4620.h: 3382: unsigned :6;
[; ;pic18f4620.h: 3383: unsigned TX8_9 :1;
[; ;pic18f4620.h: 3384: };
[; ;pic18f4620.h: 3385: struct {
[; ;pic18f4620.h: 3386: unsigned TXD8 :1;
[; ;pic18f4620.h: 3387: };
[; ;pic18f4620.h: 3388: } TXSTA1bits_t;
[; ;pic18f4620.h: 3389: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f4620.h: 3484: extern volatile unsigned char TXREG @ 0xFAD;
"3486
[; ;pic18f4620.h: 3486: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4620.h: 3489: extern volatile unsigned char TXREG1 @ 0xFAD;
"3491
[; ;pic18f4620.h: 3491: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4620.h: 3496: extern volatile unsigned char RCREG @ 0xFAE;
"3498
[; ;pic18f4620.h: 3498: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4620.h: 3501: extern volatile unsigned char RCREG1 @ 0xFAE;
"3503
[; ;pic18f4620.h: 3503: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4620.h: 3508: extern volatile unsigned char SPBRG @ 0xFAF;
"3510
[; ;pic18f4620.h: 3510: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4620.h: 3513: extern volatile unsigned char SPBRG1 @ 0xFAF;
"3515
[; ;pic18f4620.h: 3515: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4620.h: 3520: extern volatile unsigned char SPBRGH @ 0xFB0;
"3522
[; ;pic18f4620.h: 3522: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4620.h: 3527: extern volatile unsigned char T3CON @ 0xFB1;
"3529
[; ;pic18f4620.h: 3529: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4620.h: 3532: typedef union {
[; ;pic18f4620.h: 3533: struct {
[; ;pic18f4620.h: 3534: unsigned :2;
[; ;pic18f4620.h: 3535: unsigned NOT_T3SYNC :1;
[; ;pic18f4620.h: 3536: };
[; ;pic18f4620.h: 3537: struct {
[; ;pic18f4620.h: 3538: unsigned TMR3ON :1;
[; ;pic18f4620.h: 3539: unsigned TMR3CS :1;
[; ;pic18f4620.h: 3540: unsigned nT3SYNC :1;
[; ;pic18f4620.h: 3541: unsigned T3CCP1 :1;
[; ;pic18f4620.h: 3542: unsigned T3CKPS :2;
[; ;pic18f4620.h: 3543: unsigned T3CCP2 :1;
[; ;pic18f4620.h: 3544: unsigned RD16 :1;
[; ;pic18f4620.h: 3545: };
[; ;pic18f4620.h: 3546: struct {
[; ;pic18f4620.h: 3547: unsigned :2;
[; ;pic18f4620.h: 3548: unsigned T3SYNC :1;
[; ;pic18f4620.h: 3549: unsigned :1;
[; ;pic18f4620.h: 3550: unsigned T3CKPS0 :1;
[; ;pic18f4620.h: 3551: unsigned T3CKPS1 :1;
[; ;pic18f4620.h: 3552: };
[; ;pic18f4620.h: 3553: struct {
[; ;pic18f4620.h: 3554: unsigned :3;
[; ;pic18f4620.h: 3555: unsigned SOSCEN3 :1;
[; ;pic18f4620.h: 3556: unsigned :3;
[; ;pic18f4620.h: 3557: unsigned RD163 :1;
[; ;pic18f4620.h: 3558: };
[; ;pic18f4620.h: 3559: struct {
[; ;pic18f4620.h: 3560: unsigned :7;
[; ;pic18f4620.h: 3561: unsigned T3RD16 :1;
[; ;pic18f4620.h: 3562: };
[; ;pic18f4620.h: 3563: } T3CONbits_t;
[; ;pic18f4620.h: 3564: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f4620.h: 3639: extern volatile unsigned short TMR3 @ 0xFB2;
"3641
[; ;pic18f4620.h: 3641: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4620.h: 3646: extern volatile unsigned char TMR3L @ 0xFB2;
"3648
[; ;pic18f4620.h: 3648: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4620.h: 3653: extern volatile unsigned char TMR3H @ 0xFB3;
"3655
[; ;pic18f4620.h: 3655: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4620.h: 3660: extern volatile unsigned char CMCON @ 0xFB4;
"3662
[; ;pic18f4620.h: 3662: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4620.h: 3665: typedef union {
[; ;pic18f4620.h: 3666: struct {
[; ;pic18f4620.h: 3667: unsigned CM :3;
[; ;pic18f4620.h: 3668: unsigned CIS :1;
[; ;pic18f4620.h: 3669: unsigned C1INV :1;
[; ;pic18f4620.h: 3670: unsigned C2INV :1;
[; ;pic18f4620.h: 3671: unsigned C1OUT :1;
[; ;pic18f4620.h: 3672: unsigned C2OUT :1;
[; ;pic18f4620.h: 3673: };
[; ;pic18f4620.h: 3674: struct {
[; ;pic18f4620.h: 3675: unsigned CM0 :1;
[; ;pic18f4620.h: 3676: unsigned CM1 :1;
[; ;pic18f4620.h: 3677: unsigned CM2 :1;
[; ;pic18f4620.h: 3678: };
[; ;pic18f4620.h: 3679: struct {
[; ;pic18f4620.h: 3680: unsigned CMEN0 :1;
[; ;pic18f4620.h: 3681: unsigned CMEN1 :1;
[; ;pic18f4620.h: 3682: unsigned CMEN2 :1;
[; ;pic18f4620.h: 3683: };
[; ;pic18f4620.h: 3684: } CMCONbits_t;
[; ;pic18f4620.h: 3685: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f4620.h: 3750: extern volatile unsigned char CVRCON @ 0xFB5;
"3752
[; ;pic18f4620.h: 3752: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4620.h: 3755: typedef union {
[; ;pic18f4620.h: 3756: struct {
[; ;pic18f4620.h: 3757: unsigned CVR :4;
[; ;pic18f4620.h: 3758: unsigned CVRSS :1;
[; ;pic18f4620.h: 3759: unsigned CVRR :1;
[; ;pic18f4620.h: 3760: unsigned CVROE :1;
[; ;pic18f4620.h: 3761: unsigned CVREN :1;
[; ;pic18f4620.h: 3762: };
[; ;pic18f4620.h: 3763: struct {
[; ;pic18f4620.h: 3764: unsigned CVR0 :1;
[; ;pic18f4620.h: 3765: unsigned CVR1 :1;
[; ;pic18f4620.h: 3766: unsigned CVR2 :1;
[; ;pic18f4620.h: 3767: unsigned CVR3 :1;
[; ;pic18f4620.h: 3768: };
[; ;pic18f4620.h: 3769: struct {
[; ;pic18f4620.h: 3770: unsigned :6;
[; ;pic18f4620.h: 3771: unsigned CVROEN :1;
[; ;pic18f4620.h: 3772: };
[; ;pic18f4620.h: 3773: } CVRCONbits_t;
[; ;pic18f4620.h: 3774: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f4620.h: 3829: extern volatile unsigned char ECCP1AS @ 0xFB6;
"3831
[; ;pic18f4620.h: 3831: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4620.h: 3834: typedef union {
[; ;pic18f4620.h: 3835: struct {
[; ;pic18f4620.h: 3836: unsigned PSSBD :2;
[; ;pic18f4620.h: 3837: unsigned PSSAC :2;
[; ;pic18f4620.h: 3838: unsigned ECCPAS :3;
[; ;pic18f4620.h: 3839: unsigned ECCPASE :1;
[; ;pic18f4620.h: 3840: };
[; ;pic18f4620.h: 3841: struct {
[; ;pic18f4620.h: 3842: unsigned PSSBD0 :1;
[; ;pic18f4620.h: 3843: unsigned PSSBD1 :1;
[; ;pic18f4620.h: 3844: unsigned PSSAC0 :1;
[; ;pic18f4620.h: 3845: unsigned PSSAC1 :1;
[; ;pic18f4620.h: 3846: unsigned ECCPAS0 :1;
[; ;pic18f4620.h: 3847: unsigned ECCPAS1 :1;
[; ;pic18f4620.h: 3848: unsigned ECCPAS2 :1;
[; ;pic18f4620.h: 3849: };
[; ;pic18f4620.h: 3850: } ECCP1ASbits_t;
[; ;pic18f4620.h: 3851: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f4620.h: 3911: extern volatile unsigned char PWM1CON @ 0xFB7;
"3913
[; ;pic18f4620.h: 3913: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f4620.h: 3916: typedef union {
[; ;pic18f4620.h: 3917: struct {
[; ;pic18f4620.h: 3918: unsigned PDC :7;
[; ;pic18f4620.h: 3919: unsigned PRSEN :1;
[; ;pic18f4620.h: 3920: };
[; ;pic18f4620.h: 3921: struct {
[; ;pic18f4620.h: 3922: unsigned PDC0 :1;
[; ;pic18f4620.h: 3923: unsigned PDC1 :1;
[; ;pic18f4620.h: 3924: unsigned PDC2 :1;
[; ;pic18f4620.h: 3925: unsigned PDC3 :1;
[; ;pic18f4620.h: 3926: unsigned PDC4 :1;
[; ;pic18f4620.h: 3927: unsigned PDC5 :1;
[; ;pic18f4620.h: 3928: unsigned PDC6 :1;
[; ;pic18f4620.h: 3929: };
[; ;pic18f4620.h: 3930: } PWM1CONbits_t;
[; ;pic18f4620.h: 3931: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f4620.h: 3981: extern volatile unsigned char BAUDCON @ 0xFB8;
"3983
[; ;pic18f4620.h: 3983: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4620.h: 3986: extern volatile unsigned char BAUDCTL @ 0xFB8;
"3988
[; ;pic18f4620.h: 3988: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4620.h: 3991: typedef union {
[; ;pic18f4620.h: 3992: struct {
[; ;pic18f4620.h: 3993: unsigned ABDEN :1;
[; ;pic18f4620.h: 3994: unsigned WUE :1;
[; ;pic18f4620.h: 3995: unsigned :1;
[; ;pic18f4620.h: 3996: unsigned BRG16 :1;
[; ;pic18f4620.h: 3997: unsigned TXCKP :1;
[; ;pic18f4620.h: 3998: unsigned RXDTP :1;
[; ;pic18f4620.h: 3999: unsigned RCIDL :1;
[; ;pic18f4620.h: 4000: unsigned ABDOVF :1;
[; ;pic18f4620.h: 4001: };
[; ;pic18f4620.h: 4002: struct {
[; ;pic18f4620.h: 4003: unsigned :4;
[; ;pic18f4620.h: 4004: unsigned SCKP :1;
[; ;pic18f4620.h: 4005: unsigned RXCKP :1;
[; ;pic18f4620.h: 4006: unsigned RCMT :1;
[; ;pic18f4620.h: 4007: };
[; ;pic18f4620.h: 4008: struct {
[; ;pic18f4620.h: 4009: unsigned :1;
[; ;pic18f4620.h: 4010: unsigned W4E :1;
[; ;pic18f4620.h: 4011: };
[; ;pic18f4620.h: 4012: } BAUDCONbits_t;
[; ;pic18f4620.h: 4013: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f4620.h: 4071: typedef union {
[; ;pic18f4620.h: 4072: struct {
[; ;pic18f4620.h: 4073: unsigned ABDEN :1;
[; ;pic18f4620.h: 4074: unsigned WUE :1;
[; ;pic18f4620.h: 4075: unsigned :1;
[; ;pic18f4620.h: 4076: unsigned BRG16 :1;
[; ;pic18f4620.h: 4077: unsigned TXCKP :1;
[; ;pic18f4620.h: 4078: unsigned RXDTP :1;
[; ;pic18f4620.h: 4079: unsigned RCIDL :1;
[; ;pic18f4620.h: 4080: unsigned ABDOVF :1;
[; ;pic18f4620.h: 4081: };
[; ;pic18f4620.h: 4082: struct {
[; ;pic18f4620.h: 4083: unsigned :4;
[; ;pic18f4620.h: 4084: unsigned SCKP :1;
[; ;pic18f4620.h: 4085: unsigned RXCKP :1;
[; ;pic18f4620.h: 4086: unsigned RCMT :1;
[; ;pic18f4620.h: 4087: };
[; ;pic18f4620.h: 4088: struct {
[; ;pic18f4620.h: 4089: unsigned :1;
[; ;pic18f4620.h: 4090: unsigned W4E :1;
[; ;pic18f4620.h: 4091: };
[; ;pic18f4620.h: 4092: } BAUDCTLbits_t;
[; ;pic18f4620.h: 4093: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f4620.h: 4153: extern volatile unsigned char CCP2CON @ 0xFBA;
"4155
[; ;pic18f4620.h: 4155: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4620.h: 4158: typedef union {
[; ;pic18f4620.h: 4159: struct {
[; ;pic18f4620.h: 4160: unsigned CCP2M :4;
[; ;pic18f4620.h: 4161: unsigned DC2B :2;
[; ;pic18f4620.h: 4162: };
[; ;pic18f4620.h: 4163: struct {
[; ;pic18f4620.h: 4164: unsigned CCP2M0 :1;
[; ;pic18f4620.h: 4165: unsigned CCP2M1 :1;
[; ;pic18f4620.h: 4166: unsigned CCP2M2 :1;
[; ;pic18f4620.h: 4167: unsigned CCP2M3 :1;
[; ;pic18f4620.h: 4168: unsigned CCP2Y :1;
[; ;pic18f4620.h: 4169: unsigned CCP2X :1;
[; ;pic18f4620.h: 4170: };
[; ;pic18f4620.h: 4171: struct {
[; ;pic18f4620.h: 4172: unsigned :4;
[; ;pic18f4620.h: 4173: unsigned DC2B0 :1;
[; ;pic18f4620.h: 4174: unsigned DC2B1 :1;
[; ;pic18f4620.h: 4175: };
[; ;pic18f4620.h: 4176: } CCP2CONbits_t;
[; ;pic18f4620.h: 4177: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f4620.h: 4232: extern volatile unsigned short CCPR2 @ 0xFBB;
"4234
[; ;pic18f4620.h: 4234: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4620.h: 4239: extern volatile unsigned char CCPR2L @ 0xFBB;
"4241
[; ;pic18f4620.h: 4241: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4620.h: 4246: extern volatile unsigned char CCPR2H @ 0xFBC;
"4248
[; ;pic18f4620.h: 4248: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4620.h: 4253: extern volatile unsigned char CCP1CON @ 0xFBD;
"4255
[; ;pic18f4620.h: 4255: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4620.h: 4258: typedef union {
[; ;pic18f4620.h: 4259: struct {
[; ;pic18f4620.h: 4260: unsigned CCP1M :4;
[; ;pic18f4620.h: 4261: unsigned DC1B :2;
[; ;pic18f4620.h: 4262: unsigned P1M :2;
[; ;pic18f4620.h: 4263: };
[; ;pic18f4620.h: 4264: struct {
[; ;pic18f4620.h: 4265: unsigned CCP1M0 :1;
[; ;pic18f4620.h: 4266: unsigned CCP1M1 :1;
[; ;pic18f4620.h: 4267: unsigned CCP1M2 :1;
[; ;pic18f4620.h: 4268: unsigned CCP1M3 :1;
[; ;pic18f4620.h: 4269: unsigned CCP1Y :1;
[; ;pic18f4620.h: 4270: unsigned CCP1X :1;
[; ;pic18f4620.h: 4271: unsigned P1M0 :1;
[; ;pic18f4620.h: 4272: unsigned P1M1 :1;
[; ;pic18f4620.h: 4273: };
[; ;pic18f4620.h: 4274: struct {
[; ;pic18f4620.h: 4275: unsigned :4;
[; ;pic18f4620.h: 4276: unsigned DC1B0 :1;
[; ;pic18f4620.h: 4277: unsigned DC1B1 :1;
[; ;pic18f4620.h: 4278: };
[; ;pic18f4620.h: 4279: } CCP1CONbits_t;
[; ;pic18f4620.h: 4280: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f4620.h: 4350: extern volatile unsigned short CCPR1 @ 0xFBE;
"4352
[; ;pic18f4620.h: 4352: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4620.h: 4357: extern volatile unsigned char CCPR1L @ 0xFBE;
"4359
[; ;pic18f4620.h: 4359: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4620.h: 4364: extern volatile unsigned char CCPR1H @ 0xFBF;
"4366
[; ;pic18f4620.h: 4366: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4620.h: 4371: extern volatile unsigned char ADCON2 @ 0xFC0;
"4373
[; ;pic18f4620.h: 4373: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4620.h: 4376: typedef union {
[; ;pic18f4620.h: 4377: struct {
[; ;pic18f4620.h: 4378: unsigned ADCS :3;
[; ;pic18f4620.h: 4379: unsigned ACQT :3;
[; ;pic18f4620.h: 4380: unsigned :1;
[; ;pic18f4620.h: 4381: unsigned ADFM :1;
[; ;pic18f4620.h: 4382: };
[; ;pic18f4620.h: 4383: struct {
[; ;pic18f4620.h: 4384: unsigned ADCS0 :1;
[; ;pic18f4620.h: 4385: unsigned ADCS1 :1;
[; ;pic18f4620.h: 4386: unsigned ADCS2 :1;
[; ;pic18f4620.h: 4387: unsigned ACQT0 :1;
[; ;pic18f4620.h: 4388: unsigned ACQT1 :1;
[; ;pic18f4620.h: 4389: unsigned ACQT2 :1;
[; ;pic18f4620.h: 4390: };
[; ;pic18f4620.h: 4391: } ADCON2bits_t;
[; ;pic18f4620.h: 4392: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f4620.h: 4442: extern volatile unsigned char ADCON1 @ 0xFC1;
"4444
[; ;pic18f4620.h: 4444: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4620.h: 4447: typedef union {
[; ;pic18f4620.h: 4448: struct {
[; ;pic18f4620.h: 4449: unsigned PCFG :4;
[; ;pic18f4620.h: 4450: unsigned VCFG :2;
[; ;pic18f4620.h: 4451: };
[; ;pic18f4620.h: 4452: struct {
[; ;pic18f4620.h: 4453: unsigned PCFG0 :1;
[; ;pic18f4620.h: 4454: unsigned PCFG1 :1;
[; ;pic18f4620.h: 4455: unsigned PCFG2 :1;
[; ;pic18f4620.h: 4456: unsigned PCFG3 :1;
[; ;pic18f4620.h: 4457: unsigned VCFG0 :1;
[; ;pic18f4620.h: 4458: unsigned VCFG1 :1;
[; ;pic18f4620.h: 4459: };
[; ;pic18f4620.h: 4460: struct {
[; ;pic18f4620.h: 4461: unsigned :3;
[; ;pic18f4620.h: 4462: unsigned CHSN3 :1;
[; ;pic18f4620.h: 4463: unsigned VCFG01 :1;
[; ;pic18f4620.h: 4464: unsigned VCFG11 :1;
[; ;pic18f4620.h: 4465: };
[; ;pic18f4620.h: 4466: } ADCON1bits_t;
[; ;pic18f4620.h: 4467: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f4620.h: 4527: extern volatile unsigned char ADCON0 @ 0xFC2;
"4529
[; ;pic18f4620.h: 4529: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4620.h: 4532: typedef union {
[; ;pic18f4620.h: 4533: struct {
[; ;pic18f4620.h: 4534: unsigned :1;
[; ;pic18f4620.h: 4535: unsigned GO_NOT_DONE :1;
[; ;pic18f4620.h: 4536: };
[; ;pic18f4620.h: 4537: struct {
[; ;pic18f4620.h: 4538: unsigned ADON :1;
[; ;pic18f4620.h: 4539: unsigned GO_nDONE :1;
[; ;pic18f4620.h: 4540: unsigned CHS :4;
[; ;pic18f4620.h: 4541: };
[; ;pic18f4620.h: 4542: struct {
[; ;pic18f4620.h: 4543: unsigned :1;
[; ;pic18f4620.h: 4544: unsigned GO :1;
[; ;pic18f4620.h: 4545: unsigned CHS0 :1;
[; ;pic18f4620.h: 4546: unsigned CHS1 :1;
[; ;pic18f4620.h: 4547: unsigned CHS2 :1;
[; ;pic18f4620.h: 4548: unsigned CHS3 :1;
[; ;pic18f4620.h: 4549: };
[; ;pic18f4620.h: 4550: struct {
[; ;pic18f4620.h: 4551: unsigned :1;
[; ;pic18f4620.h: 4552: unsigned DONE :1;
[; ;pic18f4620.h: 4553: };
[; ;pic18f4620.h: 4554: struct {
[; ;pic18f4620.h: 4555: unsigned :1;
[; ;pic18f4620.h: 4556: unsigned NOT_DONE :1;
[; ;pic18f4620.h: 4557: };
[; ;pic18f4620.h: 4558: struct {
[; ;pic18f4620.h: 4559: unsigned :1;
[; ;pic18f4620.h: 4560: unsigned nDONE :1;
[; ;pic18f4620.h: 4561: };
[; ;pic18f4620.h: 4562: struct {
[; ;pic18f4620.h: 4563: unsigned :1;
[; ;pic18f4620.h: 4564: unsigned GO_DONE :1;
[; ;pic18f4620.h: 4565: };
[; ;pic18f4620.h: 4566: struct {
[; ;pic18f4620.h: 4567: unsigned :1;
[; ;pic18f4620.h: 4568: unsigned GODONE :1;
[; ;pic18f4620.h: 4569: };
[; ;pic18f4620.h: 4570: } ADCON0bits_t;
[; ;pic18f4620.h: 4571: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f4620.h: 4646: extern volatile unsigned short ADRES @ 0xFC3;
"4648
[; ;pic18f4620.h: 4648: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4620.h: 4653: extern volatile unsigned char ADRESL @ 0xFC3;
"4655
[; ;pic18f4620.h: 4655: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4620.h: 4660: extern volatile unsigned char ADRESH @ 0xFC4;
"4662
[; ;pic18f4620.h: 4662: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4620.h: 4667: extern volatile unsigned char SSPCON2 @ 0xFC5;
"4669
[; ;pic18f4620.h: 4669: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4620.h: 4672: typedef union {
[; ;pic18f4620.h: 4673: struct {
[; ;pic18f4620.h: 4674: unsigned SEN :1;
[; ;pic18f4620.h: 4675: unsigned RSEN :1;
[; ;pic18f4620.h: 4676: unsigned PEN :1;
[; ;pic18f4620.h: 4677: unsigned RCEN :1;
[; ;pic18f4620.h: 4678: unsigned ACKEN :1;
[; ;pic18f4620.h: 4679: unsigned ACKDT :1;
[; ;pic18f4620.h: 4680: unsigned ACKSTAT :1;
[; ;pic18f4620.h: 4681: unsigned GCEN :1;
[; ;pic18f4620.h: 4682: };
[; ;pic18f4620.h: 4683: } SSPCON2bits_t;
[; ;pic18f4620.h: 4684: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f4620.h: 4729: extern volatile unsigned char SSPCON1 @ 0xFC6;
"4731
[; ;pic18f4620.h: 4731: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4620.h: 4734: typedef union {
[; ;pic18f4620.h: 4735: struct {
[; ;pic18f4620.h: 4736: unsigned SSPM :4;
[; ;pic18f4620.h: 4737: unsigned CKP :1;
[; ;pic18f4620.h: 4738: unsigned SSPEN :1;
[; ;pic18f4620.h: 4739: unsigned SSPOV :1;
[; ;pic18f4620.h: 4740: unsigned WCOL :1;
[; ;pic18f4620.h: 4741: };
[; ;pic18f4620.h: 4742: struct {
[; ;pic18f4620.h: 4743: unsigned SSPM0 :1;
[; ;pic18f4620.h: 4744: unsigned SSPM1 :1;
[; ;pic18f4620.h: 4745: unsigned SSPM2 :1;
[; ;pic18f4620.h: 4746: unsigned SSPM3 :1;
[; ;pic18f4620.h: 4747: };
[; ;pic18f4620.h: 4748: } SSPCON1bits_t;
[; ;pic18f4620.h: 4749: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f4620.h: 4799: extern volatile unsigned char SSPSTAT @ 0xFC7;
"4801
[; ;pic18f4620.h: 4801: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4620.h: 4804: typedef union {
[; ;pic18f4620.h: 4805: struct {
[; ;pic18f4620.h: 4806: unsigned :2;
[; ;pic18f4620.h: 4807: unsigned R_NOT_W :1;
[; ;pic18f4620.h: 4808: };
[; ;pic18f4620.h: 4809: struct {
[; ;pic18f4620.h: 4810: unsigned :5;
[; ;pic18f4620.h: 4811: unsigned D_NOT_A :1;
[; ;pic18f4620.h: 4812: };
[; ;pic18f4620.h: 4813: struct {
[; ;pic18f4620.h: 4814: unsigned BF :1;
[; ;pic18f4620.h: 4815: unsigned UA :1;
[; ;pic18f4620.h: 4816: unsigned R_nW :1;
[; ;pic18f4620.h: 4817: unsigned S :1;
[; ;pic18f4620.h: 4818: unsigned P :1;
[; ;pic18f4620.h: 4819: unsigned D_nA :1;
[; ;pic18f4620.h: 4820: unsigned CKE :1;
[; ;pic18f4620.h: 4821: unsigned SMP :1;
[; ;pic18f4620.h: 4822: };
[; ;pic18f4620.h: 4823: struct {
[; ;pic18f4620.h: 4824: unsigned :2;
[; ;pic18f4620.h: 4825: unsigned R :1;
[; ;pic18f4620.h: 4826: unsigned :2;
[; ;pic18f4620.h: 4827: unsigned D :1;
[; ;pic18f4620.h: 4828: };
[; ;pic18f4620.h: 4829: struct {
[; ;pic18f4620.h: 4830: unsigned :2;
[; ;pic18f4620.h: 4831: unsigned W :1;
[; ;pic18f4620.h: 4832: unsigned :2;
[; ;pic18f4620.h: 4833: unsigned A :1;
[; ;pic18f4620.h: 4834: };
[; ;pic18f4620.h: 4835: struct {
[; ;pic18f4620.h: 4836: unsigned :2;
[; ;pic18f4620.h: 4837: unsigned nW :1;
[; ;pic18f4620.h: 4838: unsigned :2;
[; ;pic18f4620.h: 4839: unsigned nA :1;
[; ;pic18f4620.h: 4840: };
[; ;pic18f4620.h: 4841: struct {
[; ;pic18f4620.h: 4842: unsigned :2;
[; ;pic18f4620.h: 4843: unsigned R_W :1;
[; ;pic18f4620.h: 4844: unsigned :2;
[; ;pic18f4620.h: 4845: unsigned D_A :1;
[; ;pic18f4620.h: 4846: };
[; ;pic18f4620.h: 4847: struct {
[; ;pic18f4620.h: 4848: unsigned :2;
[; ;pic18f4620.h: 4849: unsigned NOT_WRITE :1;
[; ;pic18f4620.h: 4850: };
[; ;pic18f4620.h: 4851: struct {
[; ;pic18f4620.h: 4852: unsigned :5;
[; ;pic18f4620.h: 4853: unsigned NOT_ADDRESS :1;
[; ;pic18f4620.h: 4854: };
[; ;pic18f4620.h: 4855: struct {
[; ;pic18f4620.h: 4856: unsigned :2;
[; ;pic18f4620.h: 4857: unsigned nWRITE :1;
[; ;pic18f4620.h: 4858: unsigned :2;
[; ;pic18f4620.h: 4859: unsigned nADDRESS :1;
[; ;pic18f4620.h: 4860: };
[; ;pic18f4620.h: 4861: struct {
[; ;pic18f4620.h: 4862: unsigned :2;
[; ;pic18f4620.h: 4863: unsigned RW :1;
[; ;pic18f4620.h: 4864: unsigned START :1;
[; ;pic18f4620.h: 4865: unsigned STOP :1;
[; ;pic18f4620.h: 4866: unsigned DA :1;
[; ;pic18f4620.h: 4867: };
[; ;pic18f4620.h: 4868: struct {
[; ;pic18f4620.h: 4869: unsigned :2;
[; ;pic18f4620.h: 4870: unsigned NOT_W :1;
[; ;pic18f4620.h: 4871: unsigned :2;
[; ;pic18f4620.h: 4872: unsigned NOT_A :1;
[; ;pic18f4620.h: 4873: };
[; ;pic18f4620.h: 4874: } SSPSTATbits_t;
[; ;pic18f4620.h: 4875: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f4620.h: 5020: extern volatile unsigned char SSPADD @ 0xFC8;
"5022
[; ;pic18f4620.h: 5022: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4620.h: 5027: extern volatile unsigned char SSPBUF @ 0xFC9;
"5029
[; ;pic18f4620.h: 5029: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4620.h: 5034: extern volatile unsigned char T2CON @ 0xFCA;
"5036
[; ;pic18f4620.h: 5036: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4620.h: 5039: typedef union {
[; ;pic18f4620.h: 5040: struct {
[; ;pic18f4620.h: 5041: unsigned T2CKPS :2;
[; ;pic18f4620.h: 5042: unsigned TMR2ON :1;
[; ;pic18f4620.h: 5043: unsigned TOUTPS :4;
[; ;pic18f4620.h: 5044: };
[; ;pic18f4620.h: 5045: struct {
[; ;pic18f4620.h: 5046: unsigned T2CKPS0 :1;
[; ;pic18f4620.h: 5047: unsigned T2CKPS1 :1;
[; ;pic18f4620.h: 5048: unsigned :1;
[; ;pic18f4620.h: 5049: unsigned T2OUTPS0 :1;
[; ;pic18f4620.h: 5050: unsigned T2OUTPS1 :1;
[; ;pic18f4620.h: 5051: unsigned T2OUTPS2 :1;
[; ;pic18f4620.h: 5052: unsigned T2OUTPS3 :1;
[; ;pic18f4620.h: 5053: };
[; ;pic18f4620.h: 5054: } T2CONbits_t;
[; ;pic18f4620.h: 5055: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f4620.h: 5105: extern volatile unsigned char PR2 @ 0xFCB;
"5107
[; ;pic18f4620.h: 5107: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4620.h: 5110: extern volatile unsigned char MEMCON @ 0xFCB;
"5112
[; ;pic18f4620.h: 5112: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4620.h: 5115: typedef union {
[; ;pic18f4620.h: 5116: struct {
[; ;pic18f4620.h: 5117: unsigned :7;
[; ;pic18f4620.h: 5118: unsigned EBDIS :1;
[; ;pic18f4620.h: 5119: };
[; ;pic18f4620.h: 5120: struct {
[; ;pic18f4620.h: 5121: unsigned :4;
[; ;pic18f4620.h: 5122: unsigned WAIT0 :1;
[; ;pic18f4620.h: 5123: };
[; ;pic18f4620.h: 5124: struct {
[; ;pic18f4620.h: 5125: unsigned :5;
[; ;pic18f4620.h: 5126: unsigned WAIT1 :1;
[; ;pic18f4620.h: 5127: };
[; ;pic18f4620.h: 5128: struct {
[; ;pic18f4620.h: 5129: unsigned WM0 :1;
[; ;pic18f4620.h: 5130: };
[; ;pic18f4620.h: 5131: struct {
[; ;pic18f4620.h: 5132: unsigned :1;
[; ;pic18f4620.h: 5133: unsigned WM1 :1;
[; ;pic18f4620.h: 5134: };
[; ;pic18f4620.h: 5135: } PR2bits_t;
[; ;pic18f4620.h: 5136: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f4620.h: 5164: typedef union {
[; ;pic18f4620.h: 5165: struct {
[; ;pic18f4620.h: 5166: unsigned :7;
[; ;pic18f4620.h: 5167: unsigned EBDIS :1;
[; ;pic18f4620.h: 5168: };
[; ;pic18f4620.h: 5169: struct {
[; ;pic18f4620.h: 5170: unsigned :4;
[; ;pic18f4620.h: 5171: unsigned WAIT0 :1;
[; ;pic18f4620.h: 5172: };
[; ;pic18f4620.h: 5173: struct {
[; ;pic18f4620.h: 5174: unsigned :5;
[; ;pic18f4620.h: 5175: unsigned WAIT1 :1;
[; ;pic18f4620.h: 5176: };
[; ;pic18f4620.h: 5177: struct {
[; ;pic18f4620.h: 5178: unsigned WM0 :1;
[; ;pic18f4620.h: 5179: };
[; ;pic18f4620.h: 5180: struct {
[; ;pic18f4620.h: 5181: unsigned :1;
[; ;pic18f4620.h: 5182: unsigned WM1 :1;
[; ;pic18f4620.h: 5183: };
[; ;pic18f4620.h: 5184: } MEMCONbits_t;
[; ;pic18f4620.h: 5185: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f4620.h: 5215: extern volatile unsigned char TMR2 @ 0xFCC;
"5217
[; ;pic18f4620.h: 5217: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4620.h: 5222: extern volatile unsigned char T1CON @ 0xFCD;
"5224
[; ;pic18f4620.h: 5224: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4620.h: 5227: typedef union {
[; ;pic18f4620.h: 5228: struct {
[; ;pic18f4620.h: 5229: unsigned :2;
[; ;pic18f4620.h: 5230: unsigned NOT_T1SYNC :1;
[; ;pic18f4620.h: 5231: };
[; ;pic18f4620.h: 5232: struct {
[; ;pic18f4620.h: 5233: unsigned TMR1ON :1;
[; ;pic18f4620.h: 5234: unsigned TMR1CS :1;
[; ;pic18f4620.h: 5235: unsigned nT1SYNC :1;
[; ;pic18f4620.h: 5236: unsigned T1OSCEN :1;
[; ;pic18f4620.h: 5237: unsigned T1CKPS :2;
[; ;pic18f4620.h: 5238: unsigned T1RUN :1;
[; ;pic18f4620.h: 5239: unsigned RD16 :1;
[; ;pic18f4620.h: 5240: };
[; ;pic18f4620.h: 5241: struct {
[; ;pic18f4620.h: 5242: unsigned :2;
[; ;pic18f4620.h: 5243: unsigned T1SYNC :1;
[; ;pic18f4620.h: 5244: unsigned :1;
[; ;pic18f4620.h: 5245: unsigned T1CKPS0 :1;
[; ;pic18f4620.h: 5246: unsigned T1CKPS1 :1;
[; ;pic18f4620.h: 5247: };
[; ;pic18f4620.h: 5248: struct {
[; ;pic18f4620.h: 5249: unsigned :3;
[; ;pic18f4620.h: 5250: unsigned SOSCEN :1;
[; ;pic18f4620.h: 5251: unsigned :3;
[; ;pic18f4620.h: 5252: unsigned T1RD16 :1;
[; ;pic18f4620.h: 5253: };
[; ;pic18f4620.h: 5254: } T1CONbits_t;
[; ;pic18f4620.h: 5255: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f4620.h: 5325: extern volatile unsigned short TMR1 @ 0xFCE;
"5327
[; ;pic18f4620.h: 5327: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4620.h: 5332: extern volatile unsigned char TMR1L @ 0xFCE;
"5334
[; ;pic18f4620.h: 5334: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4620.h: 5339: extern volatile unsigned char TMR1H @ 0xFCF;
"5341
[; ;pic18f4620.h: 5341: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4620.h: 5346: extern volatile unsigned char RCON @ 0xFD0;
"5348
[; ;pic18f4620.h: 5348: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4620.h: 5351: typedef union {
[; ;pic18f4620.h: 5352: struct {
[; ;pic18f4620.h: 5353: unsigned NOT_BOR :1;
[; ;pic18f4620.h: 5354: };
[; ;pic18f4620.h: 5355: struct {
[; ;pic18f4620.h: 5356: unsigned :1;
[; ;pic18f4620.h: 5357: unsigned NOT_POR :1;
[; ;pic18f4620.h: 5358: };
[; ;pic18f4620.h: 5359: struct {
[; ;pic18f4620.h: 5360: unsigned :2;
[; ;pic18f4620.h: 5361: unsigned NOT_PD :1;
[; ;pic18f4620.h: 5362: };
[; ;pic18f4620.h: 5363: struct {
[; ;pic18f4620.h: 5364: unsigned :3;
[; ;pic18f4620.h: 5365: unsigned NOT_TO :1;
[; ;pic18f4620.h: 5366: };
[; ;pic18f4620.h: 5367: struct {
[; ;pic18f4620.h: 5368: unsigned :4;
[; ;pic18f4620.h: 5369: unsigned NOT_RI :1;
[; ;pic18f4620.h: 5370: };
[; ;pic18f4620.h: 5371: struct {
[; ;pic18f4620.h: 5372: unsigned nBOR :1;
[; ;pic18f4620.h: 5373: unsigned nPOR :1;
[; ;pic18f4620.h: 5374: unsigned nPD :1;
[; ;pic18f4620.h: 5375: unsigned nTO :1;
[; ;pic18f4620.h: 5376: unsigned nRI :1;
[; ;pic18f4620.h: 5377: unsigned :1;
[; ;pic18f4620.h: 5378: unsigned SBOREN :1;
[; ;pic18f4620.h: 5379: unsigned IPEN :1;
[; ;pic18f4620.h: 5380: };
[; ;pic18f4620.h: 5381: struct {
[; ;pic18f4620.h: 5382: unsigned BOR :1;
[; ;pic18f4620.h: 5383: unsigned POR :1;
[; ;pic18f4620.h: 5384: unsigned PD :1;
[; ;pic18f4620.h: 5385: unsigned TO :1;
[; ;pic18f4620.h: 5386: unsigned RI :1;
[; ;pic18f4620.h: 5387: };
[; ;pic18f4620.h: 5388: } RCONbits_t;
[; ;pic18f4620.h: 5389: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f4620.h: 5479: extern volatile unsigned char WDTCON @ 0xFD1;
"5481
[; ;pic18f4620.h: 5481: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4620.h: 5484: typedef union {
[; ;pic18f4620.h: 5485: struct {
[; ;pic18f4620.h: 5486: unsigned SWDTEN :1;
[; ;pic18f4620.h: 5487: };
[; ;pic18f4620.h: 5488: struct {
[; ;pic18f4620.h: 5489: unsigned SWDTE :1;
[; ;pic18f4620.h: 5490: };
[; ;pic18f4620.h: 5491: } WDTCONbits_t;
[; ;pic18f4620.h: 5492: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f4620.h: 5507: extern volatile unsigned char HLVDCON @ 0xFD2;
"5509
[; ;pic18f4620.h: 5509: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4620.h: 5512: extern volatile unsigned char LVDCON @ 0xFD2;
"5514
[; ;pic18f4620.h: 5514: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4620.h: 5517: typedef union {
[; ;pic18f4620.h: 5518: struct {
[; ;pic18f4620.h: 5519: unsigned HLVDL :4;
[; ;pic18f4620.h: 5520: unsigned HLVDEN :1;
[; ;pic18f4620.h: 5521: unsigned IVRST :1;
[; ;pic18f4620.h: 5522: unsigned :1;
[; ;pic18f4620.h: 5523: unsigned VDIRMAG :1;
[; ;pic18f4620.h: 5524: };
[; ;pic18f4620.h: 5525: struct {
[; ;pic18f4620.h: 5526: unsigned HLVDL0 :1;
[; ;pic18f4620.h: 5527: unsigned HLVDL1 :1;
[; ;pic18f4620.h: 5528: unsigned HLVDL2 :1;
[; ;pic18f4620.h: 5529: unsigned HLVDL3 :1;
[; ;pic18f4620.h: 5530: };
[; ;pic18f4620.h: 5531: struct {
[; ;pic18f4620.h: 5532: unsigned LVDL0 :1;
[; ;pic18f4620.h: 5533: unsigned LVDL1 :1;
[; ;pic18f4620.h: 5534: unsigned LVDL2 :1;
[; ;pic18f4620.h: 5535: unsigned LVDL3 :1;
[; ;pic18f4620.h: 5536: unsigned LVDEN :1;
[; ;pic18f4620.h: 5537: unsigned IRVST :1;
[; ;pic18f4620.h: 5538: };
[; ;pic18f4620.h: 5539: struct {
[; ;pic18f4620.h: 5540: unsigned LVV0 :1;
[; ;pic18f4620.h: 5541: unsigned LVV1 :1;
[; ;pic18f4620.h: 5542: unsigned LVV2 :1;
[; ;pic18f4620.h: 5543: unsigned LVV3 :1;
[; ;pic18f4620.h: 5544: unsigned :1;
[; ;pic18f4620.h: 5545: unsigned BGST :1;
[; ;pic18f4620.h: 5546: };
[; ;pic18f4620.h: 5547: } HLVDCONbits_t;
[; ;pic18f4620.h: 5548: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f4620.h: 5646: typedef union {
[; ;pic18f4620.h: 5647: struct {
[; ;pic18f4620.h: 5648: unsigned HLVDL :4;
[; ;pic18f4620.h: 5649: unsigned HLVDEN :1;
[; ;pic18f4620.h: 5650: unsigned IVRST :1;
[; ;pic18f4620.h: 5651: unsigned :1;
[; ;pic18f4620.h: 5652: unsigned VDIRMAG :1;
[; ;pic18f4620.h: 5653: };
[; ;pic18f4620.h: 5654: struct {
[; ;pic18f4620.h: 5655: unsigned HLVDL0 :1;
[; ;pic18f4620.h: 5656: unsigned HLVDL1 :1;
[; ;pic18f4620.h: 5657: unsigned HLVDL2 :1;
[; ;pic18f4620.h: 5658: unsigned HLVDL3 :1;
[; ;pic18f4620.h: 5659: };
[; ;pic18f4620.h: 5660: struct {
[; ;pic18f4620.h: 5661: unsigned LVDL0 :1;
[; ;pic18f4620.h: 5662: unsigned LVDL1 :1;
[; ;pic18f4620.h: 5663: unsigned LVDL2 :1;
[; ;pic18f4620.h: 5664: unsigned LVDL3 :1;
[; ;pic18f4620.h: 5665: unsigned LVDEN :1;
[; ;pic18f4620.h: 5666: unsigned IRVST :1;
[; ;pic18f4620.h: 5667: };
[; ;pic18f4620.h: 5668: struct {
[; ;pic18f4620.h: 5669: unsigned LVV0 :1;
[; ;pic18f4620.h: 5670: unsigned LVV1 :1;
[; ;pic18f4620.h: 5671: unsigned LVV2 :1;
[; ;pic18f4620.h: 5672: unsigned LVV3 :1;
[; ;pic18f4620.h: 5673: unsigned :1;
[; ;pic18f4620.h: 5674: unsigned BGST :1;
[; ;pic18f4620.h: 5675: };
[; ;pic18f4620.h: 5676: } LVDCONbits_t;
[; ;pic18f4620.h: 5677: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f4620.h: 5777: extern volatile unsigned char OSCCON @ 0xFD3;
"5779
[; ;pic18f4620.h: 5779: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4620.h: 5782: typedef union {
[; ;pic18f4620.h: 5783: struct {
[; ;pic18f4620.h: 5784: unsigned SCS :2;
[; ;pic18f4620.h: 5785: unsigned IOFS :1;
[; ;pic18f4620.h: 5786: unsigned OSTS :1;
[; ;pic18f4620.h: 5787: unsigned IRCF :3;
[; ;pic18f4620.h: 5788: unsigned IDLEN :1;
[; ;pic18f4620.h: 5789: };
[; ;pic18f4620.h: 5790: struct {
[; ;pic18f4620.h: 5791: unsigned SCS0 :1;
[; ;pic18f4620.h: 5792: unsigned SCS1 :1;
[; ;pic18f4620.h: 5793: unsigned :2;
[; ;pic18f4620.h: 5794: unsigned IRCF0 :1;
[; ;pic18f4620.h: 5795: unsigned IRCF1 :1;
[; ;pic18f4620.h: 5796: unsigned IRCF2 :1;
[; ;pic18f4620.h: 5797: };
[; ;pic18f4620.h: 5798: } OSCCONbits_t;
[; ;pic18f4620.h: 5799: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f4620.h: 5854: extern volatile unsigned char T0CON @ 0xFD5;
"5856
[; ;pic18f4620.h: 5856: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4620.h: 5859: typedef union {
[; ;pic18f4620.h: 5860: struct {
[; ;pic18f4620.h: 5861: unsigned T0PS :3;
[; ;pic18f4620.h: 5862: unsigned PSA :1;
[; ;pic18f4620.h: 5863: unsigned T0SE :1;
[; ;pic18f4620.h: 5864: unsigned T0CS :1;
[; ;pic18f4620.h: 5865: unsigned T08BIT :1;
[; ;pic18f4620.h: 5866: unsigned TMR0ON :1;
[; ;pic18f4620.h: 5867: };
[; ;pic18f4620.h: 5868: struct {
[; ;pic18f4620.h: 5869: unsigned T0PS0 :1;
[; ;pic18f4620.h: 5870: unsigned T0PS1 :1;
[; ;pic18f4620.h: 5871: unsigned T0PS2 :1;
[; ;pic18f4620.h: 5872: unsigned :3;
[; ;pic18f4620.h: 5873: unsigned T016BIT :1;
[; ;pic18f4620.h: 5874: };
[; ;pic18f4620.h: 5875: } T0CONbits_t;
[; ;pic18f4620.h: 5876: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f4620.h: 5931: extern volatile unsigned short TMR0 @ 0xFD6;
"5933
[; ;pic18f4620.h: 5933: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4620.h: 5938: extern volatile unsigned char TMR0L @ 0xFD6;
"5940
[; ;pic18f4620.h: 5940: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4620.h: 5945: extern volatile unsigned char TMR0H @ 0xFD7;
"5947
[; ;pic18f4620.h: 5947: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4620.h: 5952: extern volatile unsigned char STATUS @ 0xFD8;
"5954
[; ;pic18f4620.h: 5954: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4620.h: 5957: typedef union {
[; ;pic18f4620.h: 5958: struct {
[; ;pic18f4620.h: 5959: unsigned C :1;
[; ;pic18f4620.h: 5960: unsigned DC :1;
[; ;pic18f4620.h: 5961: unsigned Z :1;
[; ;pic18f4620.h: 5962: unsigned OV :1;
[; ;pic18f4620.h: 5963: unsigned N :1;
[; ;pic18f4620.h: 5964: };
[; ;pic18f4620.h: 5965: struct {
[; ;pic18f4620.h: 5966: unsigned CARRY :1;
[; ;pic18f4620.h: 5967: unsigned :1;
[; ;pic18f4620.h: 5968: unsigned ZERO :1;
[; ;pic18f4620.h: 5969: unsigned OVERFLOW :1;
[; ;pic18f4620.h: 5970: unsigned NEGATIVE :1;
[; ;pic18f4620.h: 5971: };
[; ;pic18f4620.h: 5972: } STATUSbits_t;
[; ;pic18f4620.h: 5973: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f4620.h: 6023: extern volatile unsigned short FSR2 @ 0xFD9;
"6025
[; ;pic18f4620.h: 6025: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4620.h: 6030: extern volatile unsigned char FSR2L @ 0xFD9;
"6032
[; ;pic18f4620.h: 6032: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4620.h: 6037: extern volatile unsigned char FSR2H @ 0xFDA;
"6039
[; ;pic18f4620.h: 6039: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4620.h: 6044: extern volatile unsigned char PLUSW2 @ 0xFDB;
"6046
[; ;pic18f4620.h: 6046: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4620.h: 6051: extern volatile unsigned char PREINC2 @ 0xFDC;
"6053
[; ;pic18f4620.h: 6053: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4620.h: 6058: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"6060
[; ;pic18f4620.h: 6060: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4620.h: 6065: extern volatile unsigned char POSTINC2 @ 0xFDE;
"6067
[; ;pic18f4620.h: 6067: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4620.h: 6072: extern volatile unsigned char INDF2 @ 0xFDF;
"6074
[; ;pic18f4620.h: 6074: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4620.h: 6079: extern volatile unsigned char BSR @ 0xFE0;
"6081
[; ;pic18f4620.h: 6081: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4620.h: 6086: extern volatile unsigned short FSR1 @ 0xFE1;
"6088
[; ;pic18f4620.h: 6088: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4620.h: 6093: extern volatile unsigned char FSR1L @ 0xFE1;
"6095
[; ;pic18f4620.h: 6095: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4620.h: 6100: extern volatile unsigned char FSR1H @ 0xFE2;
"6102
[; ;pic18f4620.h: 6102: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4620.h: 6107: extern volatile unsigned char PLUSW1 @ 0xFE3;
"6109
[; ;pic18f4620.h: 6109: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4620.h: 6114: extern volatile unsigned char PREINC1 @ 0xFE4;
"6116
[; ;pic18f4620.h: 6116: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4620.h: 6121: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"6123
[; ;pic18f4620.h: 6123: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4620.h: 6128: extern volatile unsigned char POSTINC1 @ 0xFE6;
"6130
[; ;pic18f4620.h: 6130: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4620.h: 6135: extern volatile unsigned char INDF1 @ 0xFE7;
"6137
[; ;pic18f4620.h: 6137: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4620.h: 6142: extern volatile unsigned char WREG @ 0xFE8;
"6144
[; ;pic18f4620.h: 6144: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4620.h: 6154: extern volatile unsigned short FSR0 @ 0xFE9;
"6156
[; ;pic18f4620.h: 6156: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4620.h: 6161: extern volatile unsigned char FSR0L @ 0xFE9;
"6163
[; ;pic18f4620.h: 6163: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4620.h: 6168: extern volatile unsigned char FSR0H @ 0xFEA;
"6170
[; ;pic18f4620.h: 6170: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4620.h: 6175: extern volatile unsigned char PLUSW0 @ 0xFEB;
"6177
[; ;pic18f4620.h: 6177: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4620.h: 6182: extern volatile unsigned char PREINC0 @ 0xFEC;
"6184
[; ;pic18f4620.h: 6184: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4620.h: 6189: extern volatile unsigned char POSTDEC0 @ 0xFED;
"6191
[; ;pic18f4620.h: 6191: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4620.h: 6196: extern volatile unsigned char POSTINC0 @ 0xFEE;
"6198
[; ;pic18f4620.h: 6198: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4620.h: 6203: extern volatile unsigned char INDF0 @ 0xFEF;
"6205
[; ;pic18f4620.h: 6205: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4620.h: 6210: extern volatile unsigned char INTCON3 @ 0xFF0;
"6212
[; ;pic18f4620.h: 6212: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4620.h: 6215: typedef union {
[; ;pic18f4620.h: 6216: struct {
[; ;pic18f4620.h: 6217: unsigned INT1IF :1;
[; ;pic18f4620.h: 6218: unsigned INT2IF :1;
[; ;pic18f4620.h: 6219: unsigned :1;
[; ;pic18f4620.h: 6220: unsigned INT1IE :1;
[; ;pic18f4620.h: 6221: unsigned INT2IE :1;
[; ;pic18f4620.h: 6222: unsigned :1;
[; ;pic18f4620.h: 6223: unsigned INT1IP :1;
[; ;pic18f4620.h: 6224: unsigned INT2IP :1;
[; ;pic18f4620.h: 6225: };
[; ;pic18f4620.h: 6226: struct {
[; ;pic18f4620.h: 6227: unsigned INT1F :1;
[; ;pic18f4620.h: 6228: unsigned INT2F :1;
[; ;pic18f4620.h: 6229: unsigned :1;
[; ;pic18f4620.h: 6230: unsigned INT1E :1;
[; ;pic18f4620.h: 6231: unsigned INT2E :1;
[; ;pic18f4620.h: 6232: unsigned :1;
[; ;pic18f4620.h: 6233: unsigned INT1P :1;
[; ;pic18f4620.h: 6234: unsigned INT2P :1;
[; ;pic18f4620.h: 6235: };
[; ;pic18f4620.h: 6236: } INTCON3bits_t;
[; ;pic18f4620.h: 6237: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f4620.h: 6302: extern volatile unsigned char INTCON2 @ 0xFF1;
"6304
[; ;pic18f4620.h: 6304: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4620.h: 6307: typedef union {
[; ;pic18f4620.h: 6308: struct {
[; ;pic18f4620.h: 6309: unsigned :7;
[; ;pic18f4620.h: 6310: unsigned NOT_RBPU :1;
[; ;pic18f4620.h: 6311: };
[; ;pic18f4620.h: 6312: struct {
[; ;pic18f4620.h: 6313: unsigned RBIP :1;
[; ;pic18f4620.h: 6314: unsigned :1;
[; ;pic18f4620.h: 6315: unsigned TMR0IP :1;
[; ;pic18f4620.h: 6316: unsigned :1;
[; ;pic18f4620.h: 6317: unsigned INTEDG2 :1;
[; ;pic18f4620.h: 6318: unsigned INTEDG1 :1;
[; ;pic18f4620.h: 6319: unsigned INTEDG0 :1;
[; ;pic18f4620.h: 6320: unsigned nRBPU :1;
[; ;pic18f4620.h: 6321: };
[; ;pic18f4620.h: 6322: struct {
[; ;pic18f4620.h: 6323: unsigned :7;
[; ;pic18f4620.h: 6324: unsigned RBPU :1;
[; ;pic18f4620.h: 6325: };
[; ;pic18f4620.h: 6326: } INTCON2bits_t;
[; ;pic18f4620.h: 6327: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f4620.h: 6372: extern volatile unsigned char INTCON @ 0xFF2;
"6374
[; ;pic18f4620.h: 6374: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4620.h: 6377: typedef union {
[; ;pic18f4620.h: 6378: struct {
[; ;pic18f4620.h: 6379: unsigned RBIF :1;
[; ;pic18f4620.h: 6380: unsigned INT0IF :1;
[; ;pic18f4620.h: 6381: unsigned TMR0IF :1;
[; ;pic18f4620.h: 6382: unsigned RBIE :1;
[; ;pic18f4620.h: 6383: unsigned INT0IE :1;
[; ;pic18f4620.h: 6384: unsigned TMR0IE :1;
[; ;pic18f4620.h: 6385: unsigned PEIE_GIEL :1;
[; ;pic18f4620.h: 6386: unsigned GIE_GIEH :1;
[; ;pic18f4620.h: 6387: };
[; ;pic18f4620.h: 6388: struct {
[; ;pic18f4620.h: 6389: unsigned :1;
[; ;pic18f4620.h: 6390: unsigned INT0F :1;
[; ;pic18f4620.h: 6391: unsigned T0IF :1;
[; ;pic18f4620.h: 6392: unsigned :1;
[; ;pic18f4620.h: 6393: unsigned INT0E :1;
[; ;pic18f4620.h: 6394: unsigned T0IE :1;
[; ;pic18f4620.h: 6395: unsigned PEIE :1;
[; ;pic18f4620.h: 6396: unsigned GIE :1;
[; ;pic18f4620.h: 6397: };
[; ;pic18f4620.h: 6398: struct {
[; ;pic18f4620.h: 6399: unsigned :6;
[; ;pic18f4620.h: 6400: unsigned GIEL :1;
[; ;pic18f4620.h: 6401: unsigned GIEH :1;
[; ;pic18f4620.h: 6402: };
[; ;pic18f4620.h: 6403: } INTCONbits_t;
[; ;pic18f4620.h: 6404: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f4620.h: 6489: extern volatile unsigned short PROD @ 0xFF3;
"6491
[; ;pic18f4620.h: 6491: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4620.h: 6496: extern volatile unsigned char PRODL @ 0xFF3;
"6498
[; ;pic18f4620.h: 6498: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4620.h: 6503: extern volatile unsigned char PRODH @ 0xFF4;
"6505
[; ;pic18f4620.h: 6505: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4620.h: 6510: extern volatile unsigned char TABLAT @ 0xFF5;
"6512
[; ;pic18f4620.h: 6512: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4620.h: 6518: extern volatile unsigned short long TBLPTR @ 0xFF6;
"6521
[; ;pic18f4620.h: 6521: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4620.h: 6526: extern volatile unsigned char TBLPTRL @ 0xFF6;
"6528
[; ;pic18f4620.h: 6528: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4620.h: 6533: extern volatile unsigned char TBLPTRH @ 0xFF7;
"6535
[; ;pic18f4620.h: 6535: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4620.h: 6540: extern volatile unsigned char TBLPTRU @ 0xFF8;
"6542
[; ;pic18f4620.h: 6542: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4620.h: 6548: extern volatile unsigned short long PCLAT @ 0xFF9;
"6551
[; ;pic18f4620.h: 6551: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4620.h: 6555: extern volatile unsigned short long PC @ 0xFF9;
"6558
[; ;pic18f4620.h: 6558: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4620.h: 6563: extern volatile unsigned char PCL @ 0xFF9;
"6565
[; ;pic18f4620.h: 6565: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4620.h: 6570: extern volatile unsigned char PCLATH @ 0xFFA;
"6572
[; ;pic18f4620.h: 6572: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4620.h: 6577: extern volatile unsigned char PCLATU @ 0xFFB;
"6579
[; ;pic18f4620.h: 6579: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4620.h: 6584: extern volatile unsigned char STKPTR @ 0xFFC;
"6586
[; ;pic18f4620.h: 6586: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4620.h: 6589: typedef union {
[; ;pic18f4620.h: 6590: struct {
[; ;pic18f4620.h: 6591: unsigned STKPTR :5;
[; ;pic18f4620.h: 6592: unsigned :1;
[; ;pic18f4620.h: 6593: unsigned STKUNF :1;
[; ;pic18f4620.h: 6594: unsigned STKFUL :1;
[; ;pic18f4620.h: 6595: };
[; ;pic18f4620.h: 6596: struct {
[; ;pic18f4620.h: 6597: unsigned STKPTR0 :1;
[; ;pic18f4620.h: 6598: unsigned STKPTR1 :1;
[; ;pic18f4620.h: 6599: unsigned STKPTR2 :1;
[; ;pic18f4620.h: 6600: unsigned STKPTR3 :1;
[; ;pic18f4620.h: 6601: unsigned STKPTR4 :1;
[; ;pic18f4620.h: 6602: unsigned :2;
[; ;pic18f4620.h: 6603: unsigned STKOVF :1;
[; ;pic18f4620.h: 6604: };
[; ;pic18f4620.h: 6605: struct {
[; ;pic18f4620.h: 6606: unsigned SP0 :1;
[; ;pic18f4620.h: 6607: unsigned SP1 :1;
[; ;pic18f4620.h: 6608: unsigned SP2 :1;
[; ;pic18f4620.h: 6609: unsigned SP3 :1;
[; ;pic18f4620.h: 6610: unsigned SP4 :1;
[; ;pic18f4620.h: 6611: };
[; ;pic18f4620.h: 6612: } STKPTRbits_t;
[; ;pic18f4620.h: 6613: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f4620.h: 6689: extern volatile unsigned short long TOS @ 0xFFD;
"6692
[; ;pic18f4620.h: 6692: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4620.h: 6697: extern volatile unsigned char TOSL @ 0xFFD;
"6699
[; ;pic18f4620.h: 6699: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4620.h: 6704: extern volatile unsigned char TOSH @ 0xFFE;
"6706
[; ;pic18f4620.h: 6706: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4620.h: 6711: extern volatile unsigned char TOSU @ 0xFFF;
"6713
[; ;pic18f4620.h: 6713: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4620.h: 6723: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4620.h: 6725: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4620.h: 6727: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4620.h: 6729: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4620.h: 6731: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f4620.h: 6733: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4620.h: 6735: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4620.h: 6737: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4620.h: 6739: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4620.h: 6741: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4620.h: 6743: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4620.h: 6745: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4620.h: 6747: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4620.h: 6749: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4620.h: 6751: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4620.h: 6753: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4620.h: 6755: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4620.h: 6757: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4620.h: 6759: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4620.h: 6761: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4620.h: 6763: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4620.h: 6765: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 6767: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 6769: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 6771: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 6773: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4620.h: 6775: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4620.h: 6777: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f4620.h: 6779: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f4620.h: 6781: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f4620.h: 6783: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4620.h: 6785: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4620.h: 6787: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4620.h: 6789: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4620.h: 6791: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4620.h: 6793: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4620.h: 6795: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f4620.h: 6797: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f4620.h: 6799: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f4620.h: 6801: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f4620.h: 6803: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4620.h: 6805: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4620.h: 6807: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 6809: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4620.h: 6811: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4620.h: 6813: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4620.h: 6815: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4620.h: 6817: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4620.h: 6819: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4620.h: 6821: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4620.h: 6823: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4620.h: 6825: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4620.h: 6827: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4620.h: 6829: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4620.h: 6831: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4620.h: 6833: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f4620.h: 6835: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f4620.h: 6837: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f4620.h: 6839: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f4620.h: 6841: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4620.h: 6843: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4620.h: 6845: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4620.h: 6847: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 6849: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4620.h: 6851: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4620.h: 6853: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4620.h: 6855: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4620.h: 6857: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4620.h: 6859: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4620.h: 6861: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f4620.h: 6863: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4620.h: 6865: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4620.h: 6867: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f4620.h: 6869: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4620.h: 6871: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4620.h: 6873: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4620.h: 6875: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4620.h: 6877: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4620.h: 6879: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4620.h: 6881: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f4620.h: 6883: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f4620.h: 6885: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f4620.h: 6887: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4620.h: 6889: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 6891: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4620.h: 6893: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4620.h: 6895: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f4620.h: 6897: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f4620.h: 6899: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f4620.h: 6901: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f4620.h: 6903: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f4620.h: 6905: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4620.h: 6907: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4620.h: 6909: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f4620.h: 6911: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4620.h: 6913: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 6915: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4620.h: 6917: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4620.h: 6919: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4620.h: 6921: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4620.h: 6923: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4620.h: 6925: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 6927: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4620.h: 6929: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 6931: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 6933: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 6935: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f4620.h: 6937: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f4620.h: 6939: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f4620.h: 6941: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f4620.h: 6943: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f4620.h: 6945: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4620.h: 6947: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4620.h: 6949: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4620.h: 6951: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4620.h: 6953: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4620.h: 6955: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4620.h: 6957: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4620.h: 6959: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f4620.h: 6961: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4620.h: 6963: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4620.h: 6965: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4620.h: 6967: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4620.h: 6969: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 6971: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 6973: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 6975: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 6977: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 6979: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4620.h: 6981: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4620.h: 6983: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4620.h: 6985: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 6987: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4620.h: 6989: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4620.h: 6991: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4620.h: 6993: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4620.h: 6995: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4620.h: 6997: extern volatile __bit IBF @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f4620.h: 6999: extern volatile __bit IBOV @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f4620.h: 7001: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4620.h: 7003: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4620.h: 7005: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4620.h: 7007: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4620.h: 7009: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4620.h: 7011: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4620.h: 7013: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4620.h: 7015: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4620.h: 7017: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4620.h: 7019: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4620.h: 7021: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4620.h: 7023: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4620.h: 7025: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4620.h: 7027: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4620.h: 7029: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4620.h: 7031: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4620.h: 7033: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4620.h: 7035: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4620.h: 7037: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4620.h: 7039: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4620.h: 7041: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4620.h: 7043: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4620.h: 7045: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4620.h: 7047: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4620.h: 7049: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4620.h: 7051: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4620.h: 7053: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4620.h: 7055: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4620.h: 7057: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4620.h: 7059: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4620.h: 7061: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4620.h: 7063: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4620.h: 7065: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4620.h: 7067: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4620.h: 7069: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4620.h: 7071: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4620.h: 7073: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4620.h: 7075: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4620.h: 7077: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4620.h: 7079: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4620.h: 7081: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4620.h: 7083: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4620.h: 7085: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4620.h: 7087: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4620.h: 7089: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4620.h: 7091: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4620.h: 7093: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4620.h: 7095: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4620.h: 7097: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4620.h: 7099: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4620.h: 7101: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4620.h: 7103: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4620.h: 7105: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4620.h: 7107: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4620.h: 7109: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4620.h: 7111: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4620.h: 7113: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4620.h: 7115: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4620.h: 7117: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4620.h: 7119: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4620.h: 7121: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4620.h: 7123: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4620.h: 7125: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4620.h: 7127: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4620.h: 7129: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4620.h: 7131: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4620.h: 7133: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4620.h: 7135: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4620.h: 7137: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4620.h: 7139: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4620.h: 7141: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4620.h: 7143: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4620.h: 7145: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4620.h: 7147: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4620.h: 7149: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4620.h: 7151: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4620.h: 7153: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4620.h: 7155: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4620.h: 7157: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4620.h: 7159: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4620.h: 7161: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4620.h: 7163: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4620.h: 7165: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4620.h: 7167: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4620.h: 7169: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4620.h: 7171: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4620.h: 7173: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4620.h: 7175: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4620.h: 7177: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4620.h: 7179: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4620.h: 7181: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4620.h: 7183: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4620.h: 7185: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4620.h: 7187: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4620.h: 7189: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4620.h: 7191: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4620.h: 7193: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4620.h: 7195: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4620.h: 7197: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4620.h: 7199: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4620.h: 7201: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4620.h: 7203: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4620.h: 7205: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4620.h: 7207: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4620.h: 7209: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4620.h: 7211: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4620.h: 7213: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4620.h: 7215: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4620.h: 7217: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 7219: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4620.h: 7221: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4620.h: 7223: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4620.h: 7225: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4620.h: 7227: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4620.h: 7229: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4620.h: 7231: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4620.h: 7233: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4620.h: 7235: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4620.h: 7237: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 7239: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4620.h: 7241: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 7243: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 7245: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4620.h: 7247: extern volatile __bit NOT_CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 7249: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 7251: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 7253: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4620.h: 7255: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4620.h: 7257: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4620.h: 7259: extern volatile __bit NOT_RD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 7261: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4620.h: 7263: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 7265: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4620.h: 7267: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4620.h: 7269: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4620.h: 7271: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 7273: extern volatile __bit NOT_WR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 7275: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 7277: extern volatile __bit OBF @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f4620.h: 7279: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4620.h: 7281: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4620.h: 7283: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4620.h: 7285: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4620.h: 7287: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4620.h: 7289: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4620.h: 7291: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4620.h: 7293: extern volatile __bit P1B @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4620.h: 7295: extern volatile __bit P1C @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4620.h: 7297: extern volatile __bit P1D @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4620.h: 7299: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f4620.h: 7301: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f4620.h: 7303: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4620.h: 7305: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4620.h: 7307: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 7309: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 7311: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 7313: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4620.h: 7315: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4620.h: 7317: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4620.h: 7319: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4620.h: 7321: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4620.h: 7323: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 7325: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f4620.h: 7327: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f4620.h: 7329: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f4620.h: 7331: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f4620.h: 7333: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f4620.h: 7335: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f4620.h: 7337: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f4620.h: 7339: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4620.h: 7341: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4620.h: 7343: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4620.h: 7345: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4620.h: 7347: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4620.h: 7349: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4620.h: 7351: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f4620.h: 7353: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4620.h: 7355: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f4620.h: 7357: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4620.h: 7359: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4620.h: 7361: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4620.h: 7363: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4620.h: 7365: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4620.h: 7367: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4620.h: 7369: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4620.h: 7371: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4620.h: 7373: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4620.h: 7375: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4620.h: 7377: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4620.h: 7379: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4620.h: 7381: extern volatile __bit PSPMODE @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f4620.h: 7383: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f4620.h: 7385: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f4620.h: 7387: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f4620.h: 7389: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f4620.h: 7391: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4620.h: 7393: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4620.h: 7395: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4620.h: 7397: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4620.h: 7399: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4620.h: 7401: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 7403: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4620.h: 7405: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4620.h: 7407: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4620.h: 7409: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4620.h: 7411: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4620.h: 7413: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4620.h: 7415: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4620.h: 7417: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4620.h: 7419: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4620.h: 7421: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4620.h: 7423: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4620.h: 7425: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4620.h: 7427: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4620.h: 7429: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4620.h: 7431: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4620.h: 7433: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4620.h: 7435: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4620.h: 7437: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4620.h: 7439: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4620.h: 7441: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4620.h: 7443: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4620.h: 7445: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4620.h: 7447: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4620.h: 7449: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4620.h: 7451: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4620.h: 7453: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4620.h: 7455: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4620.h: 7457: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4620.h: 7459: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4620.h: 7461: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4620.h: 7463: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4620.h: 7465: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4620.h: 7467: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4620.h: 7469: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4620.h: 7471: extern volatile __bit __attribute__((__deprecated__)) RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4620.h: 7473: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4620.h: 7475: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4620.h: 7477: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4620.h: 7479: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4620.h: 7481: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4620.h: 7483: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4620.h: 7485: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4620.h: 7487: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4620.h: 7489: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4620.h: 7491: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 7493: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 7495: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 7497: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 7499: extern volatile __bit __attribute__((__deprecated__)) RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 7501: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4620.h: 7503: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4620.h: 7505: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4620.h: 7507: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 7509: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4620.h: 7511: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4620.h: 7513: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4620.h: 7515: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4620.h: 7517: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4620.h: 7519: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 7521: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 7523: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 7525: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4620.h: 7527: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4620.h: 7529: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4620.h: 7531: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4620.h: 7533: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4620.h: 7535: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4620.h: 7537: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4620.h: 7539: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4620.h: 7541: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4620.h: 7543: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f4620.h: 7545: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4620.h: 7547: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4620.h: 7549: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4620.h: 7551: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4620.h: 7553: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4620.h: 7555: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4620.h: 7557: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4620.h: 7559: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4620.h: 7561: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4620.h: 7563: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4620.h: 7565: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4620.h: 7567: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4620.h: 7569: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4620.h: 7571: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 7573: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4620.h: 7575: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f4620.h: 7577: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4620.h: 7579: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4620.h: 7581: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4620.h: 7583: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f4620.h: 7585: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f4620.h: 7587: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f4620.h: 7589: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f4620.h: 7591: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f4620.h: 7593: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4620.h: 7595: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4620.h: 7597: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4620.h: 7599: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4620.h: 7601: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4620.h: 7603: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4620.h: 7605: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4620.h: 7607: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4620.h: 7609: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4620.h: 7611: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4620.h: 7613: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4620.h: 7615: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4620.h: 7617: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4620.h: 7619: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4620.h: 7621: extern volatile __bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4620.h: 7623: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4620.h: 7625: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4620.h: 7627: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4620.h: 7629: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4620.h: 7631: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4620.h: 7633: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4620.h: 7635: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4620.h: 7637: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4620.h: 7639: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4620.h: 7641: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4620.h: 7643: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4620.h: 7645: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4620.h: 7647: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4620.h: 7649: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4620.h: 7651: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4620.h: 7653: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4620.h: 7655: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4620.h: 7657: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4620.h: 7659: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4620.h: 7661: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4620.h: 7663: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4620.h: 7665: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4620.h: 7667: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4620.h: 7669: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4620.h: 7671: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4620.h: 7673: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4620.h: 7675: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4620.h: 7677: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f4620.h: 7679: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f4620.h: 7681: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4620.h: 7683: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4620.h: 7685: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4620.h: 7687: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4620.h: 7689: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4620.h: 7691: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4620.h: 7693: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4620.h: 7695: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4620.h: 7697: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4620.h: 7699: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4620.h: 7701: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4620.h: 7703: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4620.h: 7705: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4620.h: 7707: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4620.h: 7709: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4620.h: 7711: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f4620.h: 7713: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f4620.h: 7715: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f4620.h: 7717: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f4620.h: 7719: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f4620.h: 7721: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4620.h: 7723: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4620.h: 7725: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4620.h: 7727: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4620.h: 7729: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4620.h: 7731: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4620.h: 7733: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4620.h: 7735: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4620.h: 7737: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f4620.h: 7739: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4620.h: 7741: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4620.h: 7743: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4620.h: 7745: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4620.h: 7747: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4620.h: 7749: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4620.h: 7751: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4620.h: 7753: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4620.h: 7755: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4620.h: 7757: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4620.h: 7759: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4620.h: 7761: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f4620.h: 7763: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f4620.h: 7765: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f4620.h: 7767: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4620.h: 7769: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4620.h: 7771: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4620.h: 7773: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4620.h: 7775: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4620.h: 7777: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4620.h: 7779: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4620.h: 7781: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4620.h: 7783: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4620.h: 7785: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4620.h: 7787: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4620.h: 7789: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4620.h: 7791: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4620.h: 7793: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4620.h: 7795: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4620.h: 7797: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4620.h: 7799: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4620.h: 7801: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4620.h: 7803: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4620.h: 7805: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4620.h: 7807: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4620.h: 7809: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4620.h: 7811: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4620.h: 7813: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4620.h: 7815: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4620.h: 7817: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4620.h: 7819: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4620.h: 7821: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4620.h: 7823: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4620.h: 7825: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4620.h: 7827: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4620.h: 7829: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4620.h: 7831: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4620.h: 7833: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4620.h: 7835: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4620.h: 7837: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4620.h: 7839: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4620.h: 7841: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4620.h: 7843: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4620.h: 7845: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4620.h: 7847: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4620.h: 7849: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4620.h: 7851: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4620.h: 7853: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 7855: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4620.h: 7857: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f4620.h: 7859: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f4620.h: 7861: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f4620.h: 7863: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f4620.h: 7865: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f4620.h: 7867: extern volatile __bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4620.h: 7869: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 7871: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4620.h: 7873: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4620.h: 7875: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4620.h: 7877: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4620.h: 7879: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 7881: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 7883: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4620.h: 7885: extern volatile __bit nCS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 7887: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 7889: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 7891: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4620.h: 7893: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4620.h: 7895: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4620.h: 7897: extern volatile __bit nRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 7899: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4620.h: 7901: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 7903: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4620.h: 7905: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4620.h: 7907: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4620.h: 7909: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 7911: extern volatile __bit nWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 7913: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;machineConfig.h: 15: void machineConfig(void);
"4 ../../src/PIC18F4620/machineConfig.c
[v _machineConfig `(v ~T0 @X0 1 ef ]
{
[; ;machineConfig.c: 4: void machineConfig(void) {
[e :U _machineConfig ]
[f ]
[; ;machineConfig.c: 15: LATA = 0x00;
"15
[e = _LATA -> -> 0 `i `uc ]
[; ;machineConfig.c: 16: LATB = 0x00;
"16
[e = _LATB -> -> 0 `i `uc ]
[; ;machineConfig.c: 17: LATC = 0x00;
"17
[e = _LATC -> -> 0 `i `uc ]
[; ;machineConfig.c: 18: LATD = 0x00;
"18
[e = _LATD -> -> 0 `i `uc ]
[; ;machineConfig.c: 19: LATE = 0x00;
"19
[e = _LATE -> -> 0 `i `uc ]
[; ;machineConfig.c: 22: TRISA = 0b00000000;
"22
[e = _TRISA -> -> 0 `i `uc ]
[; ;machineConfig.c: 23: TRISB = 0b11110010;
"23
[e = _TRISB -> -> 242 `i `uc ]
[; ;machineConfig.c: 24: TRISC = 0b10000000;
"24
[e = _TRISC -> -> 128 `i `uc ]
[; ;machineConfig.c: 28: TRISD = 0b00000001;
"28
[e = _TRISD -> -> 1 `i `uc ]
[; ;machineConfig.c: 34: TRISE = 0b00000100;
"34
[e = _TRISE -> -> 4 `i `uc ]
[; ;machineConfig.c: 40: nRBPU = 1;
"40
[e = _nRBPU -> -> 1 `i `b ]
[; ;machineConfig.c: 43: ADCON0 = 0x00;
"43
[e = _ADCON0 -> -> 0 `i `uc ]
[; ;machineConfig.c: 44: ADCON1 = 0b00001111;
"44
[e = _ADCON1 -> -> 15 `i `uc ]
[; ;machineConfig.c: 45: CVRCON = 0x00;
"45
[e = _CVRCON -> -> 0 `i `uc ]
[; ;machineConfig.c: 46: CMCONbits.CIS = 0;
"46
[e = . . _CMCONbits 0 1 -> -> 0 `i `uc ]
[; ;machineConfig.c: 47: ADCON2 = 0b10110001;
"47
[e = _ADCON2 -> -> 177 `i `uc ]
[; ;machineConfig.c: 50: INT1IE = 0;
"50
[e = _INT1IE -> -> 0 `i `b ]
[; ;machineConfig.c: 51: PEIE = 1;
"51
[e = _PEIE -> -> 1 `i `b ]
[; ;machineConfig.c: 52: (INTCONbits.GIE = 0);
"52
[e = . . _INTCONbits 1 7 -> -> 0 `i `uc ]
[; ;machineConfig.c: 53: }
"53
[e :UE 265 ]
}
