--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programs\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 878 paths analyzed, 199 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.176ns.
--------------------------------------------------------------------------------
Slack:                  15.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.112ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X14Y30.A2      net (fanout=3)        0.717   M_ctr_q_0
    SLICE_X14Y30.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y31.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y32.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (1.825ns logic, 2.287ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack:                  15.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X14Y30.B3      net (fanout=3)        0.623   M_ctr_q_1
    SLICE_X14Y30.COUT    Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y31.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y32.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (1.801ns logic, 2.193ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  16.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.857ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.DQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_2
    SLICE_X14Y30.C3      net (fanout=3)        0.609   M_ctr_q_2
    SLICE_X14Y30.COUT    Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_2_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y31.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y32.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (1.678ns logic, 2.179ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  16.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_8 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.847ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_8 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.BQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_8
    SLICE_X14Y32.A2      net (fanout=3)        0.772   M_ctr_q_8
    SLICE_X14Y32.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       M_ctr_q_8_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (1.643ns logic, 2.204ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  16.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_16 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.737ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_16 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.BQ      Tcko                  0.430   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_16
    SLICE_X14Y34.A1      net (fanout=3)        0.989   M_ctr_q_16
    SLICE_X14Y34.BMUX    Topab                 0.519   seg/ctr/Result[18]
                                                       M_ctr_q_16_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.737ns (1.322ns logic, 2.415ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack:                  16.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.667ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.AQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_3
    SLICE_X14Y30.D5      net (fanout=3)        0.454   M_ctr_q_3
    SLICE_X14Y30.COUT    Topcyd                0.290   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_3_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y31.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y32.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.667ns (1.643ns logic, 2.024ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack:                  16.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_9
    SLICE_X14Y32.B4      net (fanout=3)        0.579   M_ctr_q_9
    SLICE_X14Y32.COUT    Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       M_ctr_q_9_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (1.619ns logic, 2.011ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  16.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.615ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.AQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_7
    SLICE_X14Y31.D4      net (fanout=3)        0.496   M_ctr_q_7
    SLICE_X14Y31.COUT    Topcyd                0.290   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       M_ctr_q_7_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y32.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.615ns (1.552ns logic, 2.063ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  16.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.CQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_5
    SLICE_X14Y31.B4      net (fanout=3)        0.322   M_ctr_q_5
    SLICE_X14Y31.COUT    Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       M_ctr_q_5_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y32.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.710ns logic, 1.889ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack:                  16.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_6
    SLICE_X14Y31.C5      net (fanout=3)        0.443   M_ctr_q_6
    SLICE_X14Y31.COUT    Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       M_ctr_q_6_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y32.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.587ns logic, 2.010ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  16.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.516ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.CQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_5
    SLICE_X15Y30.A2      net (fanout=3)        0.745   M_ctr_q_5
    SLICE_X15Y30.A       Tilo                  0.259   seg/ctr/GND_5_o_GND_5_o_equal_2_o_03
                                                       seg/ctr/GND_5_o_GND_5_o_equal_2_o_03
    SLICE_X15Y34.A3      net (fanout=19)       1.054   seg/ctr/GND_5_o_GND_5_o_equal_2_o_03
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (1.062ns logic, 2.454ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  16.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_18 (FF)
  Destination:          seg/ctr/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.516ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_18 to seg/ctr/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.DQ      Tcko                  0.430   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_18
    SLICE_X15Y33.C2      net (fanout=7)        0.961   M_ctr_q_18
    SLICE_X15Y33.C       Tilo                  0.259   M_ctr_q_18
                                                       seg/ctr/GND_5_o_GND_5_o_equal_2_o_01
    SLICE_X17Y30.D1      net (fanout=19)       1.493   seg/ctr/GND_5_o_GND_5_o_equal_2_o_01
    SLICE_X17Y30.CLK     Tas                   0.373   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_2_rstpot
                                                       seg/ctr/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (1.062ns logic, 2.454ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  16.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.514ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_4
    SLICE_X14Y31.A5      net (fanout=3)        0.213   M_ctr_q_4
    SLICE_X14Y31.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       M_ctr_q_4_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y32.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.514ns (1.734ns logic, 1.780ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  16.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_14 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.531ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_14 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.DQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_14
    SLICE_X14Y33.C2      net (fanout=3)        0.697   M_ctr_q_14
    SLICE_X14Y33.COUT    Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       M_ctr_q_14_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.531ns (1.405ns logic, 2.126ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  16.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.511ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.BQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_4
    SLICE_X15Y30.A1      net (fanout=3)        0.740   M_ctr_q_4
    SLICE_X15Y30.A       Tilo                  0.259   seg/ctr/GND_5_o_GND_5_o_equal_2_o_03
                                                       seg/ctr/GND_5_o_GND_5_o_equal_2_o_03
    SLICE_X15Y34.A3      net (fanout=19)       1.054   seg/ctr/GND_5_o_GND_5_o_equal_2_o_03
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (1.062ns logic, 2.449ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  16.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.DQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_6
    SLICE_X17Y30.B2      net (fanout=3)        0.796   M_ctr_q_6
    SLICE_X17Y30.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_5_o_GND_5_o_equal_2_o_02
    SLICE_X15Y34.A5      net (fanout=19)       0.957   seg/ctr/GND_5_o_GND_5_o_equal_2_o_02
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (1.062ns logic, 2.408ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  16.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.687 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X14Y30.A2      net (fanout=3)        0.717   M_ctr_q_0
    SLICE_X14Y30.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y31.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y32.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.CLK     Tas                   0.373   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (1.825ns logic, 1.632ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  16.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_13 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.461ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_13 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.CQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13
    SLICE_X14Y33.B4      net (fanout=3)        0.504   M_ctr_q_13
    SLICE_X14Y33.COUT    Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       M_ctr_q_13_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (1.528ns logic, 1.933ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  16.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_10 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.432ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_10 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.DQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_10
    SLICE_X14Y32.C5      net (fanout=3)        0.504   M_ctr_q_10
    SLICE_X14Y32.COUT    Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       M_ctr_q_10_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.432ns (1.496ns logic, 1.936ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  16.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_10 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.429ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_10 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.DQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_10
    SLICE_X17Y30.B1      net (fanout=3)        0.755   M_ctr_q_10
    SLICE_X17Y30.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_5_o_GND_5_o_equal_2_o_02
    SLICE_X15Y34.A5      net (fanout=19)       0.957   seg/ctr/GND_5_o_GND_5_o_equal_2_o_02
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (1.062ns logic, 2.367ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  16.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_12 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.378ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_12 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.BQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_12
    SLICE_X14Y33.A5      net (fanout=3)        0.397   M_ctr_q_12
    SLICE_X14Y33.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       M_ctr_q_12_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.378ns (1.552ns logic, 1.826ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  16.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.351ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X15Y30.A3      net (fanout=3)        0.580   M_ctr_q_1
    SLICE_X15Y30.A       Tilo                  0.259   seg/ctr/GND_5_o_GND_5_o_equal_2_o_03
                                                       seg/ctr/GND_5_o_GND_5_o_equal_2_o_03
    SLICE_X15Y34.A3      net (fanout=19)       1.054   seg/ctr/GND_5_o_GND_5_o_equal_2_o_03
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (1.062ns logic, 2.289ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  16.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.339ns (Levels of Logic = 6)
  Clock Path Skew:      -0.030ns (0.687 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X14Y30.B3      net (fanout=3)        0.623   M_ctr_q_1
    SLICE_X14Y30.COUT    Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y31.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y32.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y33.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X14Y34.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X14Y34.BMUX    Tcinb                 0.277   seg/ctr/Result[18]
                                                       seg/ctr/Mcount_M_ctr_q_xor<18>
    SLICE_X15Y34.A2      net (fanout=1)        0.771   seg/ctr/Result[17]
    SLICE_X15Y34.CLK     Tas                   0.373   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (1.801ns logic, 1.538ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  16.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.330ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X14Y30.A2      net (fanout=3)        0.717   M_ctr_q_0
    SLICE_X14Y30.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y31.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y32.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X14Y33.BMUX    Tcinb                 0.277   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X15Y32.C2      net (fanout=1)        0.738   seg/ctr/Result[13]
    SLICE_X15Y32.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13_rstpot
                                                       seg/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (1.734ns logic, 1.596ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  16.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_11 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_11 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y32.AQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_11
    SLICE_X17Y30.B6      net (fanout=3)        0.636   M_ctr_q_11
    SLICE_X17Y30.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_5_o_GND_5_o_equal_2_o_02
    SLICE_X15Y34.A5      net (fanout=19)       0.957   seg/ctr/GND_5_o_GND_5_o_equal_2_o_02
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (1.062ns logic, 2.248ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  16.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_16 (FF)
  Destination:          seg/ctr/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_16 to seg/ctr/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.BQ      Tcko                  0.430   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_16
    SLICE_X15Y33.C1      net (fanout=3)        0.723   M_ctr_q_16
    SLICE_X15Y33.C       Tilo                  0.259   M_ctr_q_18
                                                       seg/ctr/GND_5_o_GND_5_o_equal_2_o_01
    SLICE_X17Y30.D1      net (fanout=19)       1.493   seg/ctr/GND_5_o_GND_5_o_equal_2_o_01
    SLICE_X17Y30.CLK     Tas                   0.373   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_2_rstpot
                                                       seg/ctr/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (1.062ns logic, 2.216ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  16.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.272ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y31.AQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_3
    SLICE_X15Y30.A4      net (fanout=3)        0.501   M_ctr_q_3
    SLICE_X15Y30.A       Tilo                  0.259   seg/ctr/GND_5_o_GND_5_o_equal_2_o_03
                                                       seg/ctr/GND_5_o_GND_5_o_equal_2_o_03
    SLICE_X15Y34.A3      net (fanout=19)       1.054   seg/ctr/GND_5_o_GND_5_o_equal_2_o_03
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.272ns (1.062ns logic, 2.210ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  16.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.247ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_9
    SLICE_X17Y30.B3      net (fanout=3)        0.573   M_ctr_q_9
    SLICE_X17Y30.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_5_o_GND_5_o_equal_2_o_02
    SLICE_X15Y34.A5      net (fanout=19)       0.957   seg/ctr/GND_5_o_GND_5_o_equal_2_o_02
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.247ns (1.062ns logic, 2.185ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  16.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.250ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.196 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.AQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X14Y30.A2      net (fanout=3)        0.717   M_ctr_q_0
    SLICE_X14Y30.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X14Y31.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X14Y31.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X14Y32.CIN     net (fanout=1)        0.135   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X14Y32.CMUX    Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X17Y31.D4      net (fanout=1)        0.740   seg/ctr/Result[10]
    SLICE_X17Y31.CLK     Tas                   0.373   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.655ns logic, 1.595ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack:                  16.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_8 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.229ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.688 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_8 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.BQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_8
    SLICE_X17Y30.B4      net (fanout=3)        0.555   M_ctr_q_8
    SLICE_X17Y30.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_5_o_GND_5_o_equal_2_o_02
    SLICE_X15Y34.A5      net (fanout=19)       0.957   seg/ctr/GND_5_o_GND_5_o_equal_2_o_02
    SLICE_X15Y34.A       Tilo                  0.259   seg/ctr/M_ctr_q_17_1
                                                       seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CX      net (fanout=1)        0.655   seg/ctr/M_ctr_q_17_rstpot
    SLICE_X15Y33.CLK     Tdick                 0.114   M_ctr_q_18
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (1.062ns logic, 2.167ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_17/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_21/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_22/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_23/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value/CLK
  Logical resource: ctr/M_ctr_q_24/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_value/CLK
  Logical resource: ctr/M_ctr_q_25/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_last_q/CLK
  Logical resource: edge_detector/M_last_q/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[4]/CLK
  Logical resource: dec_ctr/dctr_gen_0[2].dctr/M_val_q/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X10Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X10Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X10Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[2]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q/CK
  Location pin: SLICE_X7Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[2]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q/CK
  Location pin: SLICE_X7Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X9Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X9Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X11Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X15Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X15Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X15Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X15Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_14/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X15Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_14/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X15Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_14/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X15Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_14/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X15Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.176|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 878 paths, 0 nets, and 274 connections

Design statistics:
   Minimum period:   4.176ns{1}   (Maximum frequency: 239.464MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 11 14:55:32 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4550 MB



