#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 17 10:17:44 2019
# Process ID: 2488
# Current directory: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20020 C:\Users\Julian\Documents\Work\CSE 100\Lab 3\Lab 3\Lab 3.xpr
# Log file: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/vivado.log
# Journal file: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Users/Julian/Documents/UCSC Year THREE/CSE 100/Lab 3/Lab 3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 694.945 ; gain = 86.195
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/carryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m2_1x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m4_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/signChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signChanger
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/signChanger.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sim_1/new/simulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.sim/sim_1/behav/xsim'
"xelab -wto 6033025429b34e91a6337a4c514da6b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulator_behav xil_defaultlib.simulator xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6033025429b34e91a6337a4c514da6b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulator_behav xil_defaultlib.simulator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 8 for port 'b' [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/signChanger.v:46]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'in0' [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/main.v:53]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/main.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.carryAdder
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.signChanger
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.simulator
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulator_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 716.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulator_behav -key {Behavioral:sim_1:Functional:simulator} -tclbatch {simulator.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source simulator.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulator_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 731.605 ; gain = 15.301
run 0.1 us
run 0.1 us
run 1 us
launch_runs impl_1 -to_step write_bitstream
[Thu Oct 17 15:26:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1/runme.log
[Thu Oct 17 15:26:39 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simulator' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulator_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/carryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/lab3_digsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module lab3_digsel
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/lab3_digsel.v:237]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m2_1x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1x8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m4_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/sevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/signChanger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signChanger
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/signChanger.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sim_1/new/simulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulator
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.sim/sim_1/behav/xsim'
"xelab -wto 6033025429b34e91a6337a4c514da6b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulator_behav xil_defaultlib.simulator xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6033025429b34e91a6337a4c514da6b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulator_behav xil_defaultlib.simulator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 8 for port 'b' [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/signChanger.v:46]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'in0' [C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.srcs/sources_1/new/main.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.carryAdder
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.signChanger
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.simulator
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulator_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 852.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 852.105 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 852.105 ; gain = 0.000
run 1 us
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Oct 17 15:29:30 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1/runme.log
[Thu Oct 17 15:29:30 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Oct 17 15:34:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1/runme.log
[Thu Oct 17 15:34:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28393A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2311.520 ; gain = 1129.578
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Oct 17 15:41:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified
2. Failed to delete one or more files in run directory C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1

launch_runs impl_1
[Thu Oct 17 15:42:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1/runme.log
[Thu Oct 17 15:42:08 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Thu Oct 17 15:43:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Thu Oct 17 15:45:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2335.223 ; gain = 0.000
INFO: [Common 17-344] 'open_run' was cancelled
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Oct 17 15:48:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Oct 17 15:56:41 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1/runme.log
[Thu Oct 17 15:56:41 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Oct 17 16:04:26 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1/runme.log
[Thu Oct 17 16:04:26 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Oct 17 16:10:32 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1/runme.log
[Thu Oct 17 16:10:33 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Oct 17 16:15:48 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1/runme.log
[Thu Oct 17 16:15:48 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream
[Thu Oct 17 16:19:12 2019] Launched synth_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/synth_1/runme.log
[Thu Oct 17 16:19:12 2019] Launched impl_1...
Run output will be captured here: C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Julian/Documents/Work/CSE 100/Lab 3/Lab 3/Lab 3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A28393A
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2346.410 ; gain = 5.949
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 18:44:15 2019...
