<?xml version="1.0" encoding="UTF-8"?>
<xd:repository xmlns:xd="http://www.xilinx.com/xd">
  <xd:fcnMap xd:fcnName="mmult_accel" xd:type="hls_adapter" xd:adapterCompRef="mmult_accel_if" xd:clockId="2" xd:componentRef="mmult_accel" xd:initiationInterval="362562" xd:clockPeriod="8.500000" xd:sequential="true" xd:hostMachine="64">
    <xd:ctrlReg xd:name="control" xd:busInterfaceRef="ap_ctrl" xd:portInterfaceType="acc_handshake" xd:type="axis_acc_adapter" xd:offset="0x28" xd:bufferDepth="16" xd:dataWidth="4"/>
    <xd:arg xd:name="in_A" xd:swRootName="in_A" xd:direction="in" xd:busInterfaceRef="in_A_PORTA" xd:hwName="in_A_PORTA" xd:portInterfaceType="bram" xd:arraySize="1024" xd:dataWidth="32" xd:mode="master" xd:index="0" xd:instanceRef="mmult_accel_if" xd:bufferDepth="1024" xd:multibufferDepth="4"/>
    <xd:arg xd:name="in_B" xd:swRootName="in_B" xd:direction="in" xd:busInterfaceRef="in_B_PORTA" xd:hwName="in_B_PORTA" xd:portInterfaceType="bram" xd:arraySize="1024" xd:dataWidth="32" xd:mode="master" xd:index="1" xd:instanceRef="mmult_accel_if" xd:bufferDepth="1024" xd:multibufferDepth="4"/>
    <xd:arg xd:name="out_C" xd:swRootName="out_C" xd:direction="out" xd:busInterfaceRef="out_C_PORTA" xd:hwName="out_C_PORTA" xd:portInterfaceType="bram" xd:arraySize="1024" xd:dataWidth="32" xd:mode="master" xd:index="0" xd:instanceRef="mmult_accel_if" xd:bufferDepth="1024" xd:multibufferDepth="4"/>
    <xd:latencyEstimates xd:best-case="362561" xd:worst-case="362561" xd:average-case="362561"/>
    <xd:resourceEstimates xd:LUT="840" xd:FF="537" xd:BRAM="0" xd:DSP="5"/>
  </xd:fcnMap>
</xd:repository>
