---
type: project

title: Cellular Automata
status: complete
description: A 1D cellular automata implemented on a Basys 3 board for CPE 133 final
startDate: 2020-02-20
endDate: 2020-03-05
tags:
  - verilog
  - fpga
  - hdl
url: null
source:
  - https://github.com/Plenglin/Basys3-1D-Cellular-Automata
---
