Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Dec 09 14:20:41 2020

All signals are completely routed.

WARNING:ParHelpers:361 - There are 11 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   button<0>_IBUF
   button<1>_IBUF
   button<2>_IBUF
   button<3>_IBUF
   button<4>_IBUF
   hq_input<2>_IBUF
   hq_input<3>_IBUF
   hq_input<4>_IBUF
   hq_input<5>_IBUF
   hq_input<6>_IBUF
   hq_input<7>_IBUF


