# Details about the AXI interconnect TARG x issuing functionality modification register

**Source**: Page 118, Chunk 854  
**Category**: Details about the AXI interconnect TARG x issuing functionality modification register  
**Chunk Index**: 854

---

Memory and bus architecture RM0433
AXI interconnect - TARG x issuing functionality modification register
(AXI_TARGx_FN_MOD)
Address offset: 0x1108 + 0x1000 * x, where x = 1, 2 and 7
Reset value: 0x0000 0000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res. Res.
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

---

**AI Reasoning**: The content describes a specific register related to the AXI interconnect, which falls under technical specifications of the microcontroller's memory and bus architecture. Keeping it in 'specifications' ensures it is easily found by those looking for detailed technical information.
