// Seed: 3257065523
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
  wire id_3 = id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    inout supply0 id_2,
    output supply0 id_3,
    output uwire id_4,
    output tri id_5,
    input tri1 id_6
);
  generate
    begin : LABEL_0
      assign id_2 = -1;
      wire id_8;
    end
    assign id_3 = id_6 == id_6;
    wire id_9, id_10;
    assign id_5 = id_0;
  endgenerate
  assign id_5 = 1;
  module_0 modCall_1 (
      id_6,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_11;
endmodule
