<dec f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='202' type='char &amp;'/>
<doc f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='200'>/// PostRAScheduler - This pass performs post register allocation
  /// scheduling.</doc>
<def f='llvm/llvm/lib/CodeGen/PostRASchedulerList.cpp' l='199' type='char &amp;'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='258' u='a' c='_ZL12overridePassPKvN4llvm18IdentifyingPassPtrE'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1146' u='a' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='384' u='a' c='_ZN12_GLOBAL__N_117AArch64PassConfigC1ERN4llvm20AArch64TargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='541' u='a' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='284' u='a' c='_ZN12_GLOBAL__N_115NVPTXPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='382' u='a' c='_ZN12_GLOBAL__N_113PPCPassConfigC1ERN4llvm16PPCTargetMachineERNS1_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='427' u='a' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig15addPostRegAllocEv'/>
