#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2157b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2132160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x214a860 .functor NOT 1, L_0x2180630, C4<0>, C4<0>, C4<0>;
L_0x217fe00 .functor XOR 5, L_0x2180260, L_0x2180390, C4<00000>, C4<00000>;
L_0x2180520 .functor XOR 5, L_0x217fe00, L_0x2180480, C4<00000>, C4<00000>;
v0x217c6d0_0 .net *"_ivl_10", 4 0, L_0x2180480;  1 drivers
v0x217c7d0_0 .net *"_ivl_12", 4 0, L_0x2180520;  1 drivers
v0x217c8b0_0 .net *"_ivl_2", 4 0, L_0x21801c0;  1 drivers
v0x217c970_0 .net *"_ivl_4", 4 0, L_0x2180260;  1 drivers
v0x217ca50_0 .net *"_ivl_6", 4 0, L_0x2180390;  1 drivers
v0x217cb80_0 .net *"_ivl_8", 4 0, L_0x217fe00;  1 drivers
v0x217cc60_0 .var "clk", 0 0;
v0x217cd00_0 .var/2u "stats1", 159 0;
v0x217cdc0_0 .var/2u "strobe", 0 0;
v0x217cf10_0 .net "sum_dut", 4 0, L_0x217fe70;  1 drivers
v0x217cfd0_0 .net "sum_ref", 4 0, L_0x217d6e0;  1 drivers
v0x217d070_0 .net "tb_match", 0 0, L_0x2180630;  1 drivers
v0x217d110_0 .net "tb_mismatch", 0 0, L_0x214a860;  1 drivers
v0x217d1d0_0 .net "x", 3 0, v0x2178c00_0;  1 drivers
v0x217d290_0 .net "y", 3 0, v0x2178cc0_0;  1 drivers
L_0x21801c0 .concat [ 5 0 0 0], L_0x217d6e0;
L_0x2180260 .concat [ 5 0 0 0], L_0x217d6e0;
L_0x2180390 .concat [ 5 0 0 0], L_0x217fe70;
L_0x2180480 .concat [ 5 0 0 0], L_0x217d6e0;
L_0x2180630 .cmp/eeq 5, L_0x21801c0, L_0x2180520;
S_0x2155b20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x2132160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x213c4a0_0 .net *"_ivl_0", 4 0, L_0x217d3d0;  1 drivers
L_0x7fe83c9c2018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2153240_0 .net *"_ivl_3", 0 0, L_0x7fe83c9c2018;  1 drivers
v0x213f7d0_0 .net *"_ivl_4", 4 0, L_0x217d560;  1 drivers
L_0x7fe83c9c2060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x213c7f0_0 .net *"_ivl_7", 0 0, L_0x7fe83c9c2060;  1 drivers
v0x2178590_0 .net "sum", 4 0, L_0x217d6e0;  alias, 1 drivers
v0x21786c0_0 .net "x", 3 0, v0x2178c00_0;  alias, 1 drivers
v0x21787a0_0 .net "y", 3 0, v0x2178cc0_0;  alias, 1 drivers
L_0x217d3d0 .concat [ 4 1 0 0], v0x2178c00_0, L_0x7fe83c9c2018;
L_0x217d560 .concat [ 4 1 0 0], v0x2178cc0_0, L_0x7fe83c9c2060;
L_0x217d6e0 .arith/sum 5, L_0x217d3d0, L_0x217d560;
S_0x2178900 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x2132160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x2178b20_0 .net "clk", 0 0, v0x217cc60_0;  1 drivers
v0x2178c00_0 .var "x", 3 0;
v0x2178cc0_0 .var "y", 3 0;
E_0x2145c30/0 .event negedge, v0x2178b20_0;
E_0x2145c30/1 .event posedge, v0x2178b20_0;
E_0x2145c30 .event/or E_0x2145c30/0, E_0x2145c30/1;
S_0x2178da0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x2132160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x217bf90_0 .net *"_ivl_45", 0 0, L_0x2180050;  1 drivers
v0x217c090_0 .net "carry", 3 0, L_0x217fcd0;  1 drivers
v0x217c170_0 .net "sum", 4 0, L_0x217fe70;  alias, 1 drivers
v0x217c230_0 .net "x", 3 0, v0x2178c00_0;  alias, 1 drivers
v0x217c2f0_0 .net "y", 3 0, v0x2178cc0_0;  alias, 1 drivers
L_0x217dde0 .part v0x2178c00_0, 0, 1;
L_0x217df10 .part v0x2178cc0_0, 0, 1;
L_0x217e640 .part v0x2178c00_0, 1, 1;
L_0x217e770 .part v0x2178cc0_0, 1, 1;
L_0x217e8d0 .part L_0x217fcd0, 0, 1;
L_0x217ef70 .part v0x2178c00_0, 2, 1;
L_0x217f0e0 .part v0x2178cc0_0, 2, 1;
L_0x217f210 .part L_0x217fcd0, 1, 1;
L_0x217f8f0 .part v0x2178c00_0, 3, 1;
L_0x217fa20 .part v0x2178cc0_0, 3, 1;
L_0x217fc30 .part L_0x217fcd0, 2, 1;
L_0x217fcd0 .concat8 [ 1 1 1 1], L_0x217dcd0, L_0x217e530, L_0x217ee60, L_0x217f7e0;
LS_0x217fe70_0_0 .concat8 [ 1 1 1 1], L_0x217d820, L_0x217e140, L_0x217ea70, L_0x217f400;
LS_0x217fe70_0_4 .concat8 [ 1 0 0 0], L_0x2180050;
L_0x217fe70 .concat8 [ 4 1 0 0], LS_0x217fe70_0_0, LS_0x217fe70_0_4;
L_0x2180050 .part L_0x217fcd0, 3, 1;
S_0x2178f80 .scope module, "fa0" "full_adder" 4 9, 4 44 0, S_0x2178da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2159530 .functor XOR 1, L_0x217dde0, L_0x217df10, C4<0>, C4<0>;
L_0x7fe83c9c20a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x217d820 .functor XOR 1, L_0x2159530, L_0x7fe83c9c20a8, C4<0>, C4<0>;
L_0x217d8e0 .functor AND 1, L_0x217dde0, L_0x217df10, C4<1>, C4<1>;
L_0x217da20 .functor AND 1, L_0x217dde0, L_0x7fe83c9c20a8, C4<1>, C4<1>;
L_0x217db10 .functor OR 1, L_0x217d8e0, L_0x217da20, C4<0>, C4<0>;
L_0x217dc20 .functor AND 1, L_0x217df10, L_0x7fe83c9c20a8, C4<1>, C4<1>;
L_0x217dcd0 .functor OR 1, L_0x217db10, L_0x217dc20, C4<0>, C4<0>;
v0x2179210_0 .net *"_ivl_0", 0 0, L_0x2159530;  1 drivers
v0x2179310_0 .net *"_ivl_10", 0 0, L_0x217dc20;  1 drivers
v0x21793f0_0 .net *"_ivl_4", 0 0, L_0x217d8e0;  1 drivers
v0x21794e0_0 .net *"_ivl_6", 0 0, L_0x217da20;  1 drivers
v0x21795c0_0 .net *"_ivl_8", 0 0, L_0x217db10;  1 drivers
v0x21796f0_0 .net "a", 0 0, L_0x217dde0;  1 drivers
v0x21797b0_0 .net "b", 0 0, L_0x217df10;  1 drivers
v0x2179870_0 .net "cin", 0 0, L_0x7fe83c9c20a8;  1 drivers
v0x2179930_0 .net "cout", 0 0, L_0x217dcd0;  1 drivers
v0x21799f0_0 .net "s", 0 0, L_0x217d820;  1 drivers
S_0x2179b50 .scope module, "fa1" "full_adder" 4 17, 4 44 0, S_0x2178da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x217e0d0 .functor XOR 1, L_0x217e640, L_0x217e770, C4<0>, C4<0>;
L_0x217e140 .functor XOR 1, L_0x217e0d0, L_0x217e8d0, C4<0>, C4<0>;
L_0x217e1e0 .functor AND 1, L_0x217e640, L_0x217e770, C4<1>, C4<1>;
L_0x217e280 .functor AND 1, L_0x217e640, L_0x217e8d0, C4<1>, C4<1>;
L_0x217e370 .functor OR 1, L_0x217e1e0, L_0x217e280, C4<0>, C4<0>;
L_0x217e480 .functor AND 1, L_0x217e770, L_0x217e8d0, C4<1>, C4<1>;
L_0x217e530 .functor OR 1, L_0x217e370, L_0x217e480, C4<0>, C4<0>;
v0x2179db0_0 .net *"_ivl_0", 0 0, L_0x217e0d0;  1 drivers
v0x2179e90_0 .net *"_ivl_10", 0 0, L_0x217e480;  1 drivers
v0x2179f70_0 .net *"_ivl_4", 0 0, L_0x217e1e0;  1 drivers
v0x217a060_0 .net *"_ivl_6", 0 0, L_0x217e280;  1 drivers
v0x217a140_0 .net *"_ivl_8", 0 0, L_0x217e370;  1 drivers
v0x217a270_0 .net "a", 0 0, L_0x217e640;  1 drivers
v0x217a330_0 .net "b", 0 0, L_0x217e770;  1 drivers
v0x217a3f0_0 .net "cin", 0 0, L_0x217e8d0;  1 drivers
v0x217a4b0_0 .net "cout", 0 0, L_0x217e530;  1 drivers
v0x217a600_0 .net "s", 0 0, L_0x217e140;  1 drivers
S_0x217a760 .scope module, "fa2" "full_adder" 4 25, 4 44 0, S_0x2178da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x217ea00 .functor XOR 1, L_0x217ef70, L_0x217f0e0, C4<0>, C4<0>;
L_0x217ea70 .functor XOR 1, L_0x217ea00, L_0x217f210, C4<0>, C4<0>;
L_0x217eb10 .functor AND 1, L_0x217ef70, L_0x217f0e0, C4<1>, C4<1>;
L_0x217ebb0 .functor AND 1, L_0x217ef70, L_0x217f210, C4<1>, C4<1>;
L_0x217eca0 .functor OR 1, L_0x217eb10, L_0x217ebb0, C4<0>, C4<0>;
L_0x217edb0 .functor AND 1, L_0x217f0e0, L_0x217f210, C4<1>, C4<1>;
L_0x217ee60 .functor OR 1, L_0x217eca0, L_0x217edb0, C4<0>, C4<0>;
v0x217a9d0_0 .net *"_ivl_0", 0 0, L_0x217ea00;  1 drivers
v0x217aab0_0 .net *"_ivl_10", 0 0, L_0x217edb0;  1 drivers
v0x217ab90_0 .net *"_ivl_4", 0 0, L_0x217eb10;  1 drivers
v0x217ac80_0 .net *"_ivl_6", 0 0, L_0x217ebb0;  1 drivers
v0x217ad60_0 .net *"_ivl_8", 0 0, L_0x217eca0;  1 drivers
v0x217ae90_0 .net "a", 0 0, L_0x217ef70;  1 drivers
v0x217af50_0 .net "b", 0 0, L_0x217f0e0;  1 drivers
v0x217b010_0 .net "cin", 0 0, L_0x217f210;  1 drivers
v0x217b0d0_0 .net "cout", 0 0, L_0x217ee60;  1 drivers
v0x217b220_0 .net "s", 0 0, L_0x217ea70;  1 drivers
S_0x217b380 .scope module, "fa3" "full_adder" 4 33, 4 44 0, S_0x2178da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x217f390 .functor XOR 1, L_0x217f8f0, L_0x217fa20, C4<0>, C4<0>;
L_0x217f400 .functor XOR 1, L_0x217f390, L_0x217fc30, C4<0>, C4<0>;
L_0x217f470 .functor AND 1, L_0x217f8f0, L_0x217fa20, C4<1>, C4<1>;
L_0x217f530 .functor AND 1, L_0x217f8f0, L_0x217fc30, C4<1>, C4<1>;
L_0x217f620 .functor OR 1, L_0x217f470, L_0x217f530, C4<0>, C4<0>;
L_0x217f730 .functor AND 1, L_0x217fa20, L_0x217fc30, C4<1>, C4<1>;
L_0x217f7e0 .functor OR 1, L_0x217f620, L_0x217f730, C4<0>, C4<0>;
v0x217b5c0_0 .net *"_ivl_0", 0 0, L_0x217f390;  1 drivers
v0x217b6c0_0 .net *"_ivl_10", 0 0, L_0x217f730;  1 drivers
v0x217b7a0_0 .net *"_ivl_4", 0 0, L_0x217f470;  1 drivers
v0x217b890_0 .net *"_ivl_6", 0 0, L_0x217f530;  1 drivers
v0x217b970_0 .net *"_ivl_8", 0 0, L_0x217f620;  1 drivers
v0x217baa0_0 .net "a", 0 0, L_0x217f8f0;  1 drivers
v0x217bb60_0 .net "b", 0 0, L_0x217fa20;  1 drivers
v0x217bc20_0 .net "cin", 0 0, L_0x217fc30;  1 drivers
v0x217bce0_0 .net "cout", 0 0, L_0x217f7e0;  1 drivers
v0x217be30_0 .net "s", 0 0, L_0x217f400;  1 drivers
S_0x217c4d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x2132160;
 .timescale -12 -12;
E_0x21460e0 .event anyedge, v0x217cdc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x217cdc0_0;
    %nor/r;
    %assign/vec4 v0x217cdc0_0, 0;
    %wait E_0x21460e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2178900;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2145c30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x2178cc0_0, 0;
    %assign/vec4 v0x2178c00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2132160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217cc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x217cdc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2132160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x217cc60_0;
    %inv;
    %store/vec4 v0x217cc60_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2132160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2178b20_0, v0x217d110_0, v0x217d1d0_0, v0x217d290_0, v0x217cfd0_0, v0x217cf10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2132160;
T_5 ;
    %load/vec4 v0x217cd00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x217cd00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x217cd00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x217cd00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x217cd00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x217cd00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x217cd00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2132160;
T_6 ;
    %wait E_0x2145c30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x217cd00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217cd00_0, 4, 32;
    %load/vec4 v0x217d070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x217cd00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217cd00_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x217cd00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217cd00_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x217cfd0_0;
    %load/vec4 v0x217cfd0_0;
    %load/vec4 v0x217cf10_0;
    %xor;
    %load/vec4 v0x217cfd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x217cd00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217cd00_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x217cd00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x217cd00_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/m2014_q4j/iter0/response2/top_module.sv";
