<?xml version='1.0' encoding='UTF-8'?>
<!--  
# Copyright (c) 2015 University of Cambridge
# All rights reserved.
#
# This software was developed by
# Stanford University and the University of Cambridge Computer Laboratory under National Science Foundation under Grant No. CNS-0855268,
# the University of Cambridge Computer Laboratory under EPSRC INTERNET Project EP/H040536/1 and
# by the University of Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-11-C-0249 ("MRC2"), 
# as part of the DARPA MRC research programme.
#
# @NETFPGA_LICENSE_HEADER_START@
#
# Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
# license agreements. See the NOTICE file distributed with this work for
# additional information regarding copyright ownership. NetFPGA licenses this
# file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
# "License"); you may not use this file except in compliance with the
# License. You may obtain a copy of the License at:
#
# http://www.netfpga-cic.org
#
# Unless required by applicable law or agreed to in writing, Work distributed
# under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied. See the License for the
# specific language governing permissions and limitations under the License.
#
# @NETFPGA_LICENSE_HEADER_END@
-->
<Project NoOfControllers="1" >
    <ModuleName>nf_sume_qdrC</ModuleName>
    <dci_inouts_inputs>1</dci_inouts_inputs>
    <dci_inputs>1</dci_inputs>
    <Debug_En>ON</Debug_En>
    <DataDepth_En>1024</DataDepth_En>
    <LowPower_En>ON</LowPower_En>
    <XADC_En>Enabled</XADC_En>
    <TargetFPGA>xc7vx690t-ffg1761/-3</TargetFPGA>
    <Version>4.0</Version>
    <SystemClock>Differential</SystemClock>
    <ReferenceClock>Use System Clock</ReferenceClock>
    <SysResetPolarity>ACTIVE HIGH</SysResetPolarity>
    <BankSelectionFlag>FALSE</BankSelectionFlag>
    <InternalVref>0</InternalVref>
    <dci_hr_inouts_inputs>50 Ohms</dci_hr_inouts_inputs>
    <dci_cascade>0</dci_cascade>
    <Controller number="0" >
        <MemoryDevice>QDRIIPLUS_SRAM/Components-BL4/CY7C25652KV18-500BZC</MemoryDevice>
        <TimePeriod>2000</TimePeriod>
        <VccAuxIO>1.8V</VccAuxIO>
        <PHYRatio></PHYRatio>
        <InputClkFreq>200</InputClkFreq>
        <DataWidth>36</DataWidth>
        <DeepMemory>0</DeepMemory>
        <CustomPart>FALSE</CustomPart>
        <NewPartName></NewPartName>
        <RowAddress>19</RowAddress>
        <ColAddress></ColAddress>
        <BankAddress></BankAddress>
        <FixedLatencyMode>0</FixedLatencyMode>
        <PhyLatency>0</PhyLatency>
        <PinSelection>
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AN11" SLEW="" name="qdriip_bw_n[0]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AM11" SLEW="" name="qdriip_bw_n[1]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AT12" SLEW="" name="qdriip_bw_n[2]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AW12" SLEW="" name="qdriip_bw_n[3]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AU23" SLEW="" name="qdriip_cq_n[0]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AT22" SLEW="" name="qdriip_cq_p[0]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AJ12" SLEW="" name="qdriip_d[0]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AP11" SLEW="" name="qdriip_d[10]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AN13" SLEW="" name="qdriip_d[11]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AP13" SLEW="" name="qdriip_d[12]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AN14" SLEW="" name="qdriip_d[13]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AR14" SLEW="" name="qdriip_d[14]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AT14" SLEW="" name="qdriip_d[15]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AM13" SLEW="" name="qdriip_d[16]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AN15" SLEW="" name="qdriip_d[17]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AR15" SLEW="" name="qdriip_d[18]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AV15" SLEW="" name="qdriip_d[19]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AK12" SLEW="" name="qdriip_d[1]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AT15" SLEW="" name="qdriip_d[20]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AV14" SLEW="" name="qdriip_d[21]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AW13" SLEW="" name="qdriip_d[22]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AV13" SLEW="" name="qdriip_d[23]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AU12" SLEW="" name="qdriip_d[24]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AR12" SLEW="" name="qdriip_d[25]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AP12" SLEW="" name="qdriip_d[26]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="BA15" SLEW="" name="qdriip_d[27]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AW15" SLEW="" name="qdriip_d[28]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="BB14" SLEW="" name="qdriip_d[29]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AJ13" SLEW="" name="qdriip_d[2]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="BA14" SLEW="" name="qdriip_d[30]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="BB13" SLEW="" name="qdriip_d[31]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AY14" SLEW="" name="qdriip_d[32]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AY13" SLEW="" name="qdriip_d[33]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="BA12" SLEW="" name="qdriip_d[34]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AY12" SLEW="" name="qdriip_d[35]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AK13" SLEW="" name="qdriip_d[3]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AK14" SLEW="" name="qdriip_d[4]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AJ15" SLEW="" name="qdriip_d[5]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AL15" SLEW="" name="qdriip_d[6]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AL16" SLEW="" name="qdriip_d[7]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AJ16" SLEW="" name="qdriip_d[8]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AM12" SLEW="" name="qdriip_d[9]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AJ20" SLEW="" name="qdriip_dll_off_n" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="DIFF_HSTL_II" PADName="AL14" SLEW="" name="qdriip_k_n[0]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="DIFF_HSTL_II" PADName="AK15" SLEW="" name="qdriip_k_p[0]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AJ23" SLEW="" name="qdriip_q[0]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AN24" SLEW="" name="qdriip_q[10]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AP23" SLEW="" name="qdriip_q[11]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AU22" SLEW="" name="qdriip_q[12]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AN23" SLEW="" name="qdriip_q[13]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AP22" SLEW="" name="qdriip_q[14]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AM23" SLEW="" name="qdriip_q[15]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AP21" SLEW="" name="qdriip_q[16]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AN21" SLEW="" name="qdriip_q[17]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AT21" SLEW="" name="qdriip_q[18]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AR24" SLEW="" name="qdriip_q[19]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AK23" SLEW="" name="qdriip_q[1]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AU21" SLEW="" name="qdriip_q[20]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AW21" SLEW="" name="qdriip_q[21]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AV21" SLEW="" name="qdriip_q[22]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AT24" SLEW="" name="qdriip_q[23]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AV23" SLEW="" name="qdriip_q[24]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AU24" SLEW="" name="qdriip_q[25]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AV24" SLEW="" name="qdriip_q[26]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="BB21" SLEW="" name="qdriip_q[27]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="BA21" SLEW="" name="qdriip_q[28]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="BA22" SLEW="" name="qdriip_q[29]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AJ22" SLEW="" name="qdriip_q[2]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="BB22" SLEW="" name="qdriip_q[30]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AY23" SLEW="" name="qdriip_q[31]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AY24" SLEW="" name="qdriip_q[32]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="BB24" SLEW="" name="qdriip_q[33]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="BA24" SLEW="" name="qdriip_q[34]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="BA25" SLEW="" name="qdriip_q[35]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AK22" SLEW="" name="qdriip_q[3]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AJ21" SLEW="" name="qdriip_q[4]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AK20" SLEW="" name="qdriip_q[5]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AM21" SLEW="" name="qdriip_q[6]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AL21" SLEW="" name="qdriip_q[7]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AL20" SLEW="" name="qdriip_q[8]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I_DCI" PADName="AM24" SLEW="" name="qdriip_q[9]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AK18" SLEW="" name="qdriip_r_n" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AM16" SLEW="" name="qdriip_sa[0]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AR17" SLEW="" name="qdriip_sa[10]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AR18" SLEW="" name="qdriip_sa[11]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AR19" SLEW="" name="qdriip_sa[12]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AM17" SLEW="" name="qdriip_sa[13]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AN18" SLEW="" name="qdriip_sa[14]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AP18" SLEW="" name="qdriip_sa[15]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AN19" SLEW="" name="qdriip_sa[16]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AP20" SLEW="" name="qdriip_sa[17]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AM19" SLEW="" name="qdriip_sa[18]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AL19" SLEW="" name="qdriip_sa[1]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AL17" SLEW="" name="qdriip_sa[2]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AJ18" SLEW="" name="qdriip_sa[3]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AK17" SLEW="" name="qdriip_sa[4]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AV18" SLEW="" name="qdriip_sa[5]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AT17" SLEW="" name="qdriip_sa[6]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AU17" SLEW="" name="qdriip_sa[7]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AU18" SLEW="" name="qdriip_sa[8]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AP17" SLEW="" name="qdriip_sa[9]" IN_TERM="" />
            <Pin VCCAUX_IO="NORMAL" IOSTANDARD="HSTL_I" PADName="AN16" SLEW="" name="qdriip_w_n" IN_TERM="" />
        </PinSelection>
        <System_Clock>
            <Pin PADName="AU14/AU13(CC_P/N)" Bank="31" name="sys_clk_p/n" />
        </System_Clock>
        <System_Control>
            <Pin PADName="No connect" Bank="Select Bank" name="sys_rst" />
            <Pin PADName="No connect" Bank="Select Bank" name="init_calib_complete" />
            <Pin PADName="No connect" Bank="Select Bank" name="tg_compare_error" />
        </System_Control>
        <TimingParameters>
            <Parameters/>
        </TimingParameters>
        <PortInterface>NATIVE</PortInterface>
    </Controller>

</Project>
