{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 01:20:40 2015 " "Info: Processing started: Sun Mar 22 01:20:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6part1 -c lab6part1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6part1 -c lab6part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6part1.v 5 5 " "Info (12021): Found 5 design units, including 5 entities, in source file lab6part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6part1 " "Info (12023): Found entity 1: lab6part1" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 l6 " "Info (12023): Found entity 2: l6" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 upcount " "Info (12023): Found entity 3: upcount" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 dec3to8 " "Info (12023): Found entity 4: dec3to8" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 regn " "Info (12023): Found entity 5: regn" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6part1.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab6part1.v(13): instance has no name" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6part1 " "Info (12127): Elaborating entity \"lab6part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16\] lab6part1.v(4) " "Warning (10034): Output port \"LEDR\[16\]\" at lab6part1.v(4) has no driver" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "l6 l6:comb_21 " "Info (12128): Elaborating entity \"l6\" for hierarchy \"l6:comb_21\"" {  } { { "lab6part1.v" "comb_21" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Resetn lab6part1.v(52) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(52): variable \"Resetn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Dout lab6part1.v(57) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(57): variable \"Dout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN lab6part1.v(58) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(58): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rout lab6part1.v(59) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(59): variable \"Rout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gin lab6part1.v(61) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(61): variable \"Gin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addsub lab6part1.v(63) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(63): variable \"addsub\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA lab6part1.v(64) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(64): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 lab6part1.v(64) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(64): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 lab6part1.v(66) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(66): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA lab6part1.v(66) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(66): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 lab6part1.v(69) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(69): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rout lab6part1.v(71) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(71): variable \"Rout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gin lab6part1.v(73) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(73): variable \"Gin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addsub lab6part1.v(75) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(75): variable \"addsub\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA lab6part1.v(76) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(76): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 lab6part1.v(76) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(76): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 lab6part1.v(78) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(78): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RA lab6part1.v(78) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(78): variable \"RA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 lab6part1.v(81) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(81): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Gout lab6part1.v(83) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(83): variable \"Gout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RG lab6part1.v(84) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(84): variable \"RG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN lab6part1.v(88) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(88): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "GBus lab6part1.v(50) " "Warning (10240): Verilog HDL Always Construct warning at lab6part1.v(50): inferring latch(es) for variable \"GBus\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Run lab6part1.v(110) " "Warning (10235): Verilog HDL Always Construct warning at lab6part1.v(110): variable \"Run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab6part1.v(112) " "Warning (10270): Verilog HDL Case Statement warning at lab6part1.v(112): incomplete case statement has no default case item" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 112 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab6part1.v(226) " "Warning (10270): Verilog HDL Case Statement warning at lab6part1.v(226): incomplete case statement has no default case item" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 226 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab6part1.v(282) " "Warning (10270): Verilog HDL Case Statement warning at lab6part1.v(282): incomplete case statement has no default case item" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 282 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done lab6part1.v(91) " "Warning (10240): Verilog HDL Always Construct warning at lab6part1.v(91): inferring latch(es) for variable \"Done\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin lab6part1.v(91) " "Warning (10240): Verilog HDL Always Construct warning at lab6part1.v(91): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rout lab6part1.v(91) " "Warning (10240): Verilog HDL Always Construct warning at lab6part1.v(91): inferring latch(es) for variable \"Rout\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ain lab6part1.v(91) " "Warning (10240): Verilog HDL Always Construct warning at lab6part1.v(91): inferring latch(es) for variable \"Ain\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gin lab6part1.v(91) " "Warning (10240): Verilog HDL Always Construct warning at lab6part1.v(91): inferring latch(es) for variable \"Gin\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Dout lab6part1.v(91) " "Warning (10240): Verilog HDL Always Construct warning at lab6part1.v(91): inferring latch(es) for variable \"Dout\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Gout lab6part1.v(91) " "Warning (10240): Verilog HDL Always Construct warning at lab6part1.v(91): inferring latch(es) for variable \"Gout\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addsub lab6part1.v(91) " "Warning (10240): Verilog HDL Always Construct warning at lab6part1.v(91): inferring latch(es) for variable \"addsub\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin lab6part1.v(91) " "Warning (10240): Verilog HDL Always Construct warning at lab6part1.v(91): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[0\] lab6part1.v(91) " "Info (10041): Inferred latch for \"Rin\[0\]\" at lab6part1.v(91)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[1\] lab6part1.v(91) " "Info (10041): Inferred latch for \"Rin\[1\]\" at lab6part1.v(91)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addsub lab6part1.v(91) " "Info (10041): Inferred latch for \"addsub\" at lab6part1.v(91)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gout lab6part1.v(91) " "Info (10041): Inferred latch for \"Gout\" at lab6part1.v(91)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout lab6part1.v(91) " "Info (10041): Inferred latch for \"Dout\" at lab6part1.v(91)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gin lab6part1.v(91) " "Info (10041): Inferred latch for \"Gin\" at lab6part1.v(91)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ain lab6part1.v(91) " "Info (10041): Inferred latch for \"Ain\" at lab6part1.v(91)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[0\] lab6part1.v(91) " "Info (10041): Inferred latch for \"Rout\[0\]\" at lab6part1.v(91)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout\[1\] lab6part1.v(91) " "Info (10041): Inferred latch for \"Rout\[1\]\" at lab6part1.v(91)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin lab6part1.v(91) " "Info (10041): Inferred latch for \"IRin\" at lab6part1.v(91)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done lab6part1.v(91) " "Info (10041): Inferred latch for \"Done\" at lab6part1.v(91)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[0\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[0\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[1\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[1\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[2\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[2\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[3\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[3\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[4\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[4\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[5\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[5\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[6\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[6\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[7\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[7\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[8\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[8\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[9\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[9\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[10\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[10\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[11\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[11\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[12\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[12\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[13\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[13\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[14\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[14\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GBus\[15\] lab6part1.v(59) " "Info (10041): Inferred latch for \"GBus\[15\]\" at lab6part1.v(59)" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount l6:comb_21\|upcount:Tstep " "Info (12128): Elaborating entity \"upcount\" for hierarchy \"l6:comb_21\|upcount:Tstep\"" {  } { { "lab6part1.v" "Tstep" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 l6:comb_21\|dec3to8:decX " "Info (12128): Elaborating entity \"dec3to8\" for hierarchy \"l6:comb_21\|dec3to8:decX\"" {  } { { "lab6part1.v" "decX" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn l6:comb_21\|regn:reg_IR " "Info (12128): Elaborating entity \"regn\" for hierarchy \"l6:comb_21\|regn:reg_IR\"" {  } { { "lab6part1.v" "reg_IR" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|Rout\[0\] " "Warning (13012): Latch l6:comb_21\|Rout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|regn:reg_IR\|Q\[8\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|regn:reg_IR\|Q\[8\]" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|Dout " "Warning (13012): Latch l6:comb_21\|Dout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|regn:reg_IR\|Q\[14\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|regn:reg_IR\|Q\[14\]" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|Gout " "Warning (13012): Latch l6:comb_21\|Gout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|upcount:Tstep\|Q\[0\]" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 350 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|Rout\[1\] " "Warning (13012): Latch l6:comb_21\|Rout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|regn:reg_IR\|Q\[8\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|regn:reg_IR\|Q\[8\]" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|Done " "Warning (13012): Latch l6:comb_21\|Done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|upcount:Tstep\|Q\[0\]" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 350 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|Rin\[0\] " "Warning (13012): Latch l6:comb_21\|Rin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|regn:reg_IR\|Q\[11\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|regn:reg_IR\|Q\[11\]" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|Rin\[1\] " "Warning (13012): Latch l6:comb_21\|Rin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|regn:reg_IR\|Q\[11\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|regn:reg_IR\|Q\[11\]" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 91 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[0\] " "Warning (13012): Latch l6:comb_21\|GBus\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|Gin " "Warning (13012): Latch l6:comb_21\|Gin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|upcount:Tstep\|Q\[0\]" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 350 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[1\] " "Warning (13012): Latch l6:comb_21\|GBus\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[2\] " "Warning (13012): Latch l6:comb_21\|GBus\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[3\] " "Warning (13012): Latch l6:comb_21\|GBus\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[4\] " "Warning (13012): Latch l6:comb_21\|GBus\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[5\] " "Warning (13012): Latch l6:comb_21\|GBus\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[6\] " "Warning (13012): Latch l6:comb_21\|GBus\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[7\] " "Warning (13012): Latch l6:comb_21\|GBus\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[8\] " "Warning (13012): Latch l6:comb_21\|GBus\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[9\] " "Warning (13012): Latch l6:comb_21\|GBus\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[10\] " "Warning (13012): Latch l6:comb_21\|GBus\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[11\] " "Warning (13012): Latch l6:comb_21\|GBus\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[12\] " "Warning (13012): Latch l6:comb_21\|GBus\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[13\] " "Warning (13012): Latch l6:comb_21\|GBus\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[14\] " "Warning (13012): Latch l6:comb_21\|GBus\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|GBus\[15\] " "Warning (13012): Latch l6:comb_21\|GBus\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|Gin " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|Gin" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|IRin " "Warning (13012): Latch l6:comb_21\|IRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|upcount:Tstep\|Q\[0\]" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 350 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|addsub " "Warning (13012): Latch l6:comb_21\|addsub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|upcount:Tstep\|Q\[0\]" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 350 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 41 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l6:comb_21\|Ain " "Warning (13012): Latch l6:comb_21\|Ain has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA l6:comb_21\|regn:reg_IR\|Q\[14\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal l6:comb_21\|regn:reg_IR\|Q\[14\]" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Warning (13410): Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[10\] GND " "Warning (13410): Pin \"LEDG\[10\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[11\] GND " "Warning (13410): Pin \"LEDG\[11\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[12\] GND " "Warning (13410): Pin \"LEDG\[12\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[13\] GND " "Warning (13410): Pin \"LEDG\[13\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[14\] GND " "Warning (13410): Pin \"LEDG\[14\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[15\] GND " "Warning (13410): Pin \"LEDG\[15\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[16\] GND " "Warning (13410): Pin \"LEDG\[16\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[17\] GND " "Warning (13410): Pin \"LEDG\[17\]\" is stuck at GND" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning (21074): Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "lab6part1.v" "" { Text "C:/Users/bay/Documents/lab6part1/lab6part1.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Info (21057): Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info (21058): Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Info (21059): Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Info (21061): Implemented 214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 114 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 114 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Info: Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 22 01:20:46 2015 " "Info: Processing ended: Sun Mar 22 01:20:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
