create_project simulation .
add_files -scan_for_includes {../hwpe-stream/rtl/basic/hwpe_stream_split.sv ../hwpe-stream/rtl/hwpe_stream_interfaces.sv ../hwpe-stream/rtl/fifo/hwpe_stream_fifo_earlystall_sidech.sv ../hwpe-stream/rtl/streamer/hwpe_stream_sink.sv ../hwpe-stream/rtl/fifo/hwpe_stream_fifo_ctrl.sv ../hwpe-stream/rtl/streamer/hwpe_stream_addressgen.sv ../hwpe-stream/rtl/basic/hwpe_stream_demux_static.sv ../hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_mux_static.sv ../hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm.sv ../hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo_store.sv ../hwpe-stream/rtl/basic/hwpe_stream_fence.sv ../hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_mux.sv ../hwpe-stream/rtl/fifo/hwpe_stream_fifo_sidech.sv ../hwpe-stream/tb/tb_hwpe_stream_sink_realign.sv ../hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_reorder.sv ../hwpe-stream/tb/tb_dummy_memory.sv ../hwpe-stream/rtl/streamer/hwpe_stream_strbgen.sv ../hwpe-stream/rtl/basic/hwpe_stream_merge.sv ../hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo_load.sv ../hwpe-stream/rtl/basic/hwpe_stream_mux_static.sv ../hwpe-stream/rtl/fifo/hwpe_stream_fifo_earlystall.sv ../hwpe-stream/rtl/basic/hwpe_stream_buffer.sv ../hwpe-stream/tb/tb_hwpe_stream_receiver.sv ../hwpe-stream/rtl/streamer/hwpe_stream_sink_realign.sv ../hwpe-stream/rtl/streamer/hwpe_stream_source_realign.sv ../hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_reorder_static.sv ../hwpe-stream/tb/tb_hwpe_stream_source_realign_decoupled.sv ../hwpe-stream/rtl/fifo/hwpe_stream_fifo_scm_test_wrap.sv ../hwpe-stream/rtl/streamer/hwpe_stream_source.sv ../hwpe-stream/rtl/tcdm/hwpe_stream_tcdm_fifo_load_sidech.sv ../hwpe-stream/tb/tb_hwpe_stream_reservoir.sv ../hwpe-stream/rtl/hwpe_stream_package.sv ../hwpe-stream/tb/tb_hwpe_stream_source_realign.sv ../tb/hwpe_test_tb.sv ../rtl/hwpe_test.sv ../hwpe-stream/rtl/fifo/hwpe_stream_fifo.sv}
update_compile_order -fileset sources_1
set_property top hwpe_test_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
