Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr  5 02:08:09 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.897        0.000                      0                 1547        0.080        0.000                      0                 1547       54.305        0.000                       0                   570  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.897        0.000                      0                 1543        0.080        0.000                      0                 1543       54.305        0.000                       0                   570  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.418        0.000                      0                    4        0.735        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.422ns  (logic 59.866ns (59.027%)  route 41.556ns (40.973%))
  Logic Levels:           318  (CARRY4=286 LUT2=2 LUT3=22 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 115.999 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.546     5.130    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         1.224     6.810    sm/D_states_q[4]
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.962 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           1.141     8.103    sm/ram_reg_i_158_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.326     8.429 r  sm/ram_reg_i_136/O
                         net (fo=32, routed)          1.362     9.790    L_reg/M_sm_ra2[1]
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.914 r  L_reg/ram_reg_i_105/O
                         net (fo=6, routed)           0.884    10.798    sm/M_sm_rd2[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=121, routed)         1.106    12.029    sm/M_alum_b[0]
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.153 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.153    alum/S[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.685 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.685    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.799    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.913    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.027    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.141 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.141    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.255    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.369    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.483    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.754 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.229    14.983    alum/temp_out0[31]
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.356 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.906 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.906    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.020 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.020    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.134 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.134    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.248 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.248    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.362 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.362    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.476 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.476    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.590 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.590    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.704 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.861 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.976    17.838    alum/temp_out0[30]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.167 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.167    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.700 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.700    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.817 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.767    20.443    alum/temp_out0[29]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    20.775 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.775    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.325 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.325    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.439 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.439    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.553 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.553    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.667 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.667    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.781 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.781    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.895 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.895    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.009 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.009    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.123 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.289 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.183    23.472    alum/temp_out0[28]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.801 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    23.801    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.333 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.333    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.447 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.447    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.561 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.561    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.675 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.675    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.789 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.789    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.903 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.017 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.026    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.183 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.363    26.546    alum/temp_out0[27]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    26.875 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.425    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.539    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.653    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.767    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.881    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.995 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.995    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.109 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.109    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.223 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.380 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.907    29.287    alum/temp_out0[26]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.329    29.616 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.616    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.166 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.166    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.280 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.280    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.394 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.394    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.508 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.622 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.622    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.736 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.736    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.850 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.850    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.964 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.964    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.121 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.128    32.249    alum/temp_out0[25]
    SLICE_X52Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.049 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.049    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.283 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.283    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.400 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.400    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.517 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.634 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.634    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.751 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.751    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.868 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.868    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.025 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.606    34.631    alum/temp_out0[24]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    35.434 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.434    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.551 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.668 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.668    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.785 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.902 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.902    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.019 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.019    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.136    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.253 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.253    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    37.405    alum/temp_out0[23]
    SLICE_X51Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    38.193 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.193    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.307 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.307    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.421 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.535 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.649 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.649    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.763 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.763    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.877 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.877    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.991 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.991    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.148 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.490    40.638    alum/temp_out0[22]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.329    40.967 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.967    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.631 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.745 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.472 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.218    43.690    alum/temp_out0[21]
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.019 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.019    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.569 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.569    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.683 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.683    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.797 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.911 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.911    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.025 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.025    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.139 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.139    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.253 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.253    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.410 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.027    46.437    alum/temp_out0[20]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.766    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.299 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.299    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.416 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.416    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.533 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.533    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.650 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.650    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.767 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.767    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.884 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.884    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.001 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.001    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.118 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.118    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.275 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.263    49.538    alum/temp_out0[19]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    49.870 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.870    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.420 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.420    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.534 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.534    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.648 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.762 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.762    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.876 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.876    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.990 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.990    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.104 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.218 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.218    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.375 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.879    52.255    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.040 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.040    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.154 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.154    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.268 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.268    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.382 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.382    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.496 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.496    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.610 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.610    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.724 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.724    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.838 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.019    55.013    alum/temp_out0[17]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.813 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.813    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.047 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.047    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.164 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.281 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.789 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    57.960    alum/temp_out0[16]
    SLICE_X50Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.763 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.763    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.348 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.348    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.465 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.465    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.582 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.739 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.941    60.680    alum/temp_out0[15]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.012 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.012    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.562 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.676 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.676    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.790 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.790    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.904 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.904    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.018 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.246    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.360 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.360    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.517 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    63.441    alum/temp_out0[14]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.770    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.320 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.320    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.434 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.434    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.548 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.548    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.662 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.662    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.776 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.776    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.890 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.890    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.004 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.004    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.118 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.275 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.987    66.263    alum/temp_out0[13]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.592 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.142 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.712 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.712    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.826 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.826    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.940 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.097 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.862    68.958    alum/temp_out0[12]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.287 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.820 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.054 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.054    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.171 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.288 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.288    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.405 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.405    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.522 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.522    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.639 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.639    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.796 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.886    71.682    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.014 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.014    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.564 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.678 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.678    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.792 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.792    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.906 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.906    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.020 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.020    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.134 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.134    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.248 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.248    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.362 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.362    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.519 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.864    74.383    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.712 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.712    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.262 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.262    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.376 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.376    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.604 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.604    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.718 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.718    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.832 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.217 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.161    77.378    alum/temp_out0[9]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.178 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.178    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.295 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.295    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.529 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.529    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.646 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.763 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.763    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.880 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.880    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.997 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.997    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.154 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.926    80.080    alum/temp_out0[8]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    80.412 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.412    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.962 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.962    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.076 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.076    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.190 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.190    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.304 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.304    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.418 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.917 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.976    82.894    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.223 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.756 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.756    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.873 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.873    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.990 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.990    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.107 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.107    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.224 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.224    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.340 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.340    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.457 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.457    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.574 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.574    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.731 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.011    85.742    alum/temp_out0[6]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.530 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.530    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.644 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.644    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.872 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.872    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.986 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.100 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.100    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.214 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.214    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.328 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.485 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.082    88.568    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.353 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.353    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.467 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.467    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.581 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.581    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.695 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.695    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.809 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.809    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.923 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.923    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.037 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.037    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.151 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.151    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.308 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    91.386    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.715 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.715    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.265 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.265    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.379 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.493 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.493    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.607 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.607    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.721 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.721    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.835 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.835    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.949 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.949    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.063 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.220 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    94.163    alum/temp_out0[3]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.492 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.882    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    97.211 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.211    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.761 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.331    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.445    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.559    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.716 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.133    99.850    alum/temp_out0[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.179 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.580 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.580    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.694 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.694    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.808 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.808    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.922 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.922    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.036 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.036    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.150 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.150    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.264 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.264    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.378 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.378    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.535 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.450   101.985    sm/temp_out0[0]
    SLICE_X44Y17         LUT5 (Prop_lut5_I4_O)        0.329   102.314 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   102.779    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y17         LUT4 (Prop_lut4_I1_O)        0.124   102.903 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.814   103.717    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124   103.841 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.793   104.634    sm/M_alum_out[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.150   104.784 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.770   105.554    sm/brams/override_address[0]
    SLICE_X48Y16         LUT4 (Prop_lut4_I2_O)        0.352   105.906 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.646   106.552    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y6          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.484   115.999    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.259    
                         clock uncertainty           -0.035   116.224    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.450    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.450    
                         arrival time                        -106.552    
  -------------------------------------------------------------------
                         slack                                  8.897    

Slack (MET) :             9.059ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.478ns  (logic 59.840ns (58.969%)  route 41.638ns (41.031%))
  Logic Levels:           318  (CARRY4=286 LUT2=2 LUT3=22 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.546     5.130    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         1.224     6.810    sm/D_states_q[4]
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.962 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           1.141     8.103    sm/ram_reg_i_158_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.326     8.429 r  sm/ram_reg_i_136/O
                         net (fo=32, routed)          1.362     9.790    L_reg/M_sm_ra2[1]
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.914 r  L_reg/ram_reg_i_105/O
                         net (fo=6, routed)           0.884    10.798    sm/M_sm_rd2[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=121, routed)         1.106    12.029    sm/M_alum_b[0]
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.153 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.153    alum/S[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.685 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.685    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.799    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.913    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.027    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.141 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.141    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.255    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.369    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.483    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.754 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.229    14.983    alum/temp_out0[31]
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.356 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.906 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.906    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.020 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.020    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.134 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.134    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.248 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.248    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.362 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.362    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.476 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.476    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.590 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.590    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.704 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.861 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.976    17.838    alum/temp_out0[30]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.167 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.167    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.700 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.700    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.817 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.767    20.443    alum/temp_out0[29]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    20.775 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.775    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.325 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.325    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.439 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.439    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.553 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.553    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.667 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.667    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.781 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.781    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.895 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.895    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.009 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.009    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.123 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.289 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.183    23.472    alum/temp_out0[28]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.801 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    23.801    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.333 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.333    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.447 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.447    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.561 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.561    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.675 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.675    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.789 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.789    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.903 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.017 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.026    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.183 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.363    26.546    alum/temp_out0[27]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    26.875 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.425    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.539    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.653    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.767    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.881    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.995 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.995    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.109 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.109    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.223 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.380 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.907    29.287    alum/temp_out0[26]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.329    29.616 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.616    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.166 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.166    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.280 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.280    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.394 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.394    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.508 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.622 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.622    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.736 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.736    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.850 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.850    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.964 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.964    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.121 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.128    32.249    alum/temp_out0[25]
    SLICE_X52Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.049 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.049    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.283 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.283    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.400 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.400    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.517 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.634 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.634    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.751 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.751    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.868 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.868    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.025 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.606    34.631    alum/temp_out0[24]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    35.434 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.434    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.551 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.668 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.668    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.785 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.902 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.902    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.019 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.019    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.136    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.253 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.253    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    37.405    alum/temp_out0[23]
    SLICE_X51Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    38.193 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.193    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.307 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.307    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.421 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.535 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.649 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.649    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.763 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.763    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.877 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.877    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.991 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.991    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.148 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.490    40.638    alum/temp_out0[22]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.329    40.967 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.967    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.631 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.745 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.472 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.218    43.690    alum/temp_out0[21]
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.019 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.019    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.569 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.569    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.683 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.683    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.797 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.911 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.911    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.025 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.025    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.139 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.139    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.253 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.253    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.410 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.027    46.437    alum/temp_out0[20]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.766    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.299 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.299    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.416 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.416    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.533 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.533    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.650 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.650    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.767 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.767    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.884 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.884    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.001 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.001    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.118 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.118    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.275 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.263    49.538    alum/temp_out0[19]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    49.870 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.870    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.420 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.420    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.534 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.534    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.648 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.762 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.762    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.876 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.876    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.990 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.990    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.104 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.218 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.218    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.375 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.879    52.255    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.040 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.040    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.154 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.154    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.268 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.268    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.382 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.382    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.496 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.496    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.610 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.610    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.724 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.724    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.838 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.019    55.013    alum/temp_out0[17]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.813 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.813    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.047 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.047    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.164 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.281 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.789 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    57.960    alum/temp_out0[16]
    SLICE_X50Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.763 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.763    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.348 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.348    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.465 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.465    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.582 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.739 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.941    60.680    alum/temp_out0[15]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.012 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.012    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.562 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.676 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.676    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.790 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.790    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.904 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.904    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.018 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.246    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.360 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.360    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.517 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    63.441    alum/temp_out0[14]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.770    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.320 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.320    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.434 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.434    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.548 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.548    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.662 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.662    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.776 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.776    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.890 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.890    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.004 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.004    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.118 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.275 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.987    66.263    alum/temp_out0[13]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.592 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.142 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.712 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.712    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.826 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.826    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.940 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.097 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.862    68.958    alum/temp_out0[12]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.287 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.820 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.054 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.054    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.171 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.288 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.288    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.405 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.405    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.522 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.522    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.639 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.639    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.796 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.886    71.682    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.014 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.014    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.564 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.678 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.678    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.792 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.792    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.906 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.906    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.020 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.020    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.134 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.134    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.248 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.248    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.362 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.362    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.519 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.864    74.383    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.712 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.712    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.262 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.262    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.376 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.376    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.604 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.604    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.718 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.718    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.832 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.217 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.161    77.378    alum/temp_out0[9]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.178 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.178    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.295 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.295    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.529 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.529    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.646 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.763 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.763    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.880 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.880    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.997 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.997    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.154 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.926    80.080    alum/temp_out0[8]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    80.412 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.412    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.962 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.962    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.076 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.076    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.190 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.190    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.304 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.304    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.418 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.917 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.976    82.894    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.223 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.756 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.756    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.873 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.873    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.990 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.990    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.107 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.107    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.224 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.224    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.340 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.340    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.457 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.457    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.574 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.574    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.731 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.011    85.742    alum/temp_out0[6]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.530 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.530    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.644 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.644    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.872 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.872    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.986 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.100 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.100    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.214 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.214    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.328 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.485 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.082    88.568    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.353 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.353    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.467 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.467    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.581 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.581    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.695 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.695    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.809 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.809    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.923 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.923    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.037 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.037    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.151 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.151    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.308 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    91.386    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.715 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.715    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.265 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.265    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.379 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.493 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.493    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.607 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.607    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.721 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.721    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.835 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.835    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.949 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.949    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.063 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.220 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    94.163    alum/temp_out0[3]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.492 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.882    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    97.211 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.211    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.761 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.331    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.445    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.559    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.716 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.133    99.850    alum/temp_out0[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.179 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.580 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.580    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.694 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.694    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.808 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.808    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.922 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.922    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.036 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.036    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.150 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.150    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.264 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.264    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.378 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.378    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.535 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.450   101.985    sm/temp_out0[0]
    SLICE_X44Y17         LUT5 (Prop_lut5_I4_O)        0.329   102.314 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   102.779    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y17         LUT4 (Prop_lut4_I1_O)        0.124   102.903 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.814   103.717    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124   103.841 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          0.793   104.634    sm/M_alum_out[0]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.150   104.784 r  sm/ram_reg_i_44/O
                         net (fo=2, routed)           0.906   105.690    sm/brams/override_address[0]
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.326   106.016 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.592   106.608    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.667    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.667    
                         arrival time                        -106.608    
  -------------------------------------------------------------------
                         slack                                  9.059    

Slack (MET) :             9.138ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.838ns  (logic 59.736ns (58.658%)  route 42.102ns (41.342%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.546     5.130    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         1.224     6.810    sm/D_states_q[4]
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.962 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           1.141     8.103    sm/ram_reg_i_158_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.326     8.429 r  sm/ram_reg_i_136/O
                         net (fo=32, routed)          1.362     9.790    L_reg/M_sm_ra2[1]
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.914 r  L_reg/ram_reg_i_105/O
                         net (fo=6, routed)           0.884    10.798    sm/M_sm_rd2[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=121, routed)         1.106    12.029    sm/M_alum_b[0]
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.153 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.153    alum/S[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.685 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.685    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.799    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.913    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.027    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.141 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.141    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.255    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.369    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.483    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.754 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.229    14.983    alum/temp_out0[31]
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.356 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.906 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.906    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.020 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.020    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.134 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.134    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.248 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.248    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.362 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.362    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.476 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.476    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.590 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.590    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.704 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.861 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.976    17.838    alum/temp_out0[30]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.167 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.167    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.700 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.700    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.817 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.767    20.443    alum/temp_out0[29]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    20.775 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.775    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.325 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.325    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.439 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.439    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.553 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.553    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.667 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.667    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.781 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.781    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.895 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.895    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.009 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.009    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.123 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.289 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.183    23.472    alum/temp_out0[28]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.801 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    23.801    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.333 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.333    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.447 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.447    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.561 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.561    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.675 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.675    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.789 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.789    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.903 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.017 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.026    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.183 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.363    26.546    alum/temp_out0[27]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    26.875 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.425    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.539    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.653    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.767    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.881    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.995 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.995    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.109 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.109    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.223 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.380 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.907    29.287    alum/temp_out0[26]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.329    29.616 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.616    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.166 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.166    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.280 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.280    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.394 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.394    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.508 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.622 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.622    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.736 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.736    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.850 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.850    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.964 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.964    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.121 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.128    32.249    alum/temp_out0[25]
    SLICE_X52Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.049 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.049    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.283 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.283    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.400 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.400    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.517 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.634 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.634    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.751 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.751    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.868 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.868    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.025 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.606    34.631    alum/temp_out0[24]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    35.434 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.434    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.551 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.668 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.668    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.785 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.902 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.902    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.019 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.019    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.136    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.253 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.253    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    37.405    alum/temp_out0[23]
    SLICE_X51Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    38.193 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.193    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.307 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.307    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.421 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.535 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.649 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.649    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.763 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.763    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.877 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.877    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.991 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.991    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.148 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.490    40.638    alum/temp_out0[22]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.329    40.967 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.967    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.631 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.745 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.472 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.218    43.690    alum/temp_out0[21]
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.019 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.019    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.569 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.569    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.683 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.683    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.797 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.911 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.911    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.025 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.025    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.139 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.139    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.253 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.253    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.410 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.027    46.437    alum/temp_out0[20]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.766    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.299 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.299    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.416 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.416    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.533 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.533    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.650 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.650    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.767 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.767    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.884 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.884    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.001 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.001    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.118 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.118    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.275 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.263    49.538    alum/temp_out0[19]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    49.870 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.870    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.420 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.420    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.534 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.534    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.648 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.762 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.762    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.876 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.876    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.990 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.990    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.104 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.218 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.218    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.375 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.879    52.255    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.040 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.040    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.154 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.154    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.268 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.268    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.382 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.382    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.496 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.496    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.610 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.610    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.724 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.724    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.838 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.019    55.013    alum/temp_out0[17]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.813 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.813    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.047 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.047    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.164 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.281 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.789 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    57.960    alum/temp_out0[16]
    SLICE_X50Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.763 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.763    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.348 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.348    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.465 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.465    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.582 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.739 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.941    60.680    alum/temp_out0[15]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.012 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.012    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.562 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.676 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.676    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.790 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.790    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.904 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.904    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.018 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.246    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.360 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.360    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.517 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    63.441    alum/temp_out0[14]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.770    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.320 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.320    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.434 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.434    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.548 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.548    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.662 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.662    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.776 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.776    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.890 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.890    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.004 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.004    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.118 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.275 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.987    66.263    alum/temp_out0[13]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.592 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.142 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.712 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.712    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.826 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.826    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.940 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.097 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.862    68.958    alum/temp_out0[12]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.287 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.820 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.054 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.054    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.171 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.288 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.288    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.405 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.405    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.522 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.522    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.639 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.639    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.796 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.886    71.682    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.014 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.014    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.564 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.678 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.678    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.792 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.792    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.906 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.906    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.020 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.020    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.134 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.134    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.248 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.248    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.362 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.362    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.519 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.864    74.383    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.712 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.712    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.262 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.262    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.376 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.376    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.604 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.604    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.718 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.718    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.832 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.217 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.161    77.378    alum/temp_out0[9]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.178 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.178    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.295 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.295    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.529 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.529    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.646 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.763 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.763    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.880 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.880    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.997 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.997    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.154 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.926    80.080    alum/temp_out0[8]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    80.412 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.412    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.962 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.962    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.076 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.076    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.190 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.190    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.304 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.304    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.418 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.917 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.976    82.894    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.223 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.756 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.756    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.873 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.873    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.990 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.990    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.107 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.107    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.224 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.224    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.340 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.340    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.457 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.457    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.574 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.574    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.731 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.011    85.742    alum/temp_out0[6]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.530 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.530    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.644 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.644    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.872 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.872    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.986 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.100 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.100    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.214 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.214    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.328 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.485 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.082    88.568    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.353 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.353    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.467 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.467    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.581 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.581    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.695 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.695    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.809 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.809    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.923 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.923    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.037 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.037    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.151 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.151    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.308 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    91.386    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.715 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.715    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.265 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.265    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.379 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.493 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.493    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.607 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.607    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.721 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.721    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.835 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.835    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.949 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.949    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.063 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.220 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    94.163    alum/temp_out0[3]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.492 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.882    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    97.211 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.211    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.761 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.331    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.445    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.559    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.716 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.133    99.850    alum/temp_out0[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.179 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.580 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.580    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.694 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.694    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.808 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.808    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.922 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.922    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.036 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.036    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.150 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.150    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.264 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.264    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.378 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.378    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.535 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.450   101.985    sm/temp_out0[0]
    SLICE_X44Y17         LUT5 (Prop_lut5_I4_O)        0.329   102.314 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   102.779    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y17         LUT4 (Prop_lut4_I1_O)        0.124   102.903 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.814   103.717    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124   103.841 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.082   104.924    sm/M_alum_out[0]
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124   105.048 f  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.606   105.654    sm/D_states_q[1]_i_16_n_0
    SLICE_X38Y21         LUT3 (Prop_lut3_I2_O)        0.124   105.778 r  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.595   106.373    sm/D_states_q[1]_i_4_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124   106.497 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.471   106.968    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X39Y21         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.433   115.949    sm/clk
    SLICE_X39Y21         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.208    
                         clock uncertainty           -0.035   116.173    
    SLICE_X39Y21         FDRE (Setup_fdre_C_D)       -0.067   116.106    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.106    
                         arrival time                        -106.968    
  -------------------------------------------------------------------
                         slack                                  9.138    

Slack (MET) :             9.177ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.832ns  (logic 59.972ns (58.893%)  route 41.860ns (41.107%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=22 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.546     5.130    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         1.224     6.810    sm/D_states_q[4]
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.962 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           1.141     8.103    sm/ram_reg_i_158_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.326     8.429 r  sm/ram_reg_i_136/O
                         net (fo=32, routed)          1.362     9.790    L_reg/M_sm_ra2[1]
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.914 r  L_reg/ram_reg_i_105/O
                         net (fo=6, routed)           0.884    10.798    sm/M_sm_rd2[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=121, routed)         1.106    12.029    sm/M_alum_b[0]
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.153 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.153    alum/S[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.685 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.685    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.799    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.913    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.027    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.141 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.141    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.255    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.369    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.483    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.754 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.229    14.983    alum/temp_out0[31]
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.356 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.906 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.906    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.020 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.020    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.134 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.134    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.248 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.248    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.362 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.362    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.476 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.476    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.590 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.590    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.704 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.861 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.976    17.838    alum/temp_out0[30]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.167 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.167    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.700 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.700    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.817 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.767    20.443    alum/temp_out0[29]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    20.775 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.775    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.325 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.325    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.439 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.439    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.553 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.553    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.667 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.667    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.781 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.781    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.895 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.895    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.009 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.009    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.123 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.289 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.183    23.472    alum/temp_out0[28]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.801 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    23.801    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.333 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.333    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.447 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.447    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.561 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.561    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.675 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.675    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.789 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.789    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.903 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.017 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.026    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.183 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.363    26.546    alum/temp_out0[27]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    26.875 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.425    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.539    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.653    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.767    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.881    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.995 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.995    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.109 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.109    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.223 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.380 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.907    29.287    alum/temp_out0[26]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.329    29.616 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.616    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.166 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.166    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.280 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.280    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.394 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.394    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.508 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.622 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.622    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.736 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.736    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.850 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.850    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.964 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.964    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.121 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.128    32.249    alum/temp_out0[25]
    SLICE_X52Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.049 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.049    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.283 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.283    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.400 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.400    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.517 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.634 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.634    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.751 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.751    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.868 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.868    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.025 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.606    34.631    alum/temp_out0[24]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    35.434 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.434    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.551 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.668 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.668    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.785 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.902 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.902    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.019 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.019    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.136    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.253 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.253    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    37.405    alum/temp_out0[23]
    SLICE_X51Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    38.193 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.193    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.307 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.307    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.421 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.535 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.649 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.649    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.763 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.763    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.877 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.877    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.991 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.991    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.148 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.490    40.638    alum/temp_out0[22]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.329    40.967 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.967    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.631 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.745 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.472 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.218    43.690    alum/temp_out0[21]
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.019 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.019    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.569 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.569    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.683 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.683    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.797 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.911 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.911    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.025 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.025    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.139 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.139    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.253 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.253    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.410 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.027    46.437    alum/temp_out0[20]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.766    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.299 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.299    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.416 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.416    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.533 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.533    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.650 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.650    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.767 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.767    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.884 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.884    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.001 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.001    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.118 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.118    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.275 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.263    49.538    alum/temp_out0[19]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    49.870 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.870    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.420 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.420    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.534 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.534    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.648 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.762 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.762    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.876 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.876    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.990 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.990    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.104 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.218 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.218    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.375 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.879    52.255    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.040 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.040    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.154 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.154    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.268 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.268    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.382 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.382    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.496 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.496    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.610 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.610    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.724 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.724    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.838 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.019    55.013    alum/temp_out0[17]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.813 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.813    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.047 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.047    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.164 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.281 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.789 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    57.960    alum/temp_out0[16]
    SLICE_X50Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.763 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.763    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.348 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.348    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.465 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.465    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.582 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.739 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.941    60.680    alum/temp_out0[15]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.012 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.012    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.562 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.676 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.676    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.790 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.790    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.904 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.904    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.018 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.246    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.360 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.360    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.517 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    63.441    alum/temp_out0[14]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.770    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.320 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.320    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.434 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.434    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.548 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.548    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.662 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.662    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.776 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.776    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.890 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.890    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.004 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.004    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.118 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.275 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.987    66.263    alum/temp_out0[13]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.592 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.142 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.712 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.712    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.826 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.826    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.940 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.097 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.862    68.958    alum/temp_out0[12]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.287 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.820 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.054 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.054    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.171 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.288 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.288    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.405 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.405    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.522 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.522    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.639 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.639    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.796 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.886    71.682    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.014 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.014    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.564 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.678 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.678    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.792 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.792    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.906 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.906    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.020 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.020    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.134 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.134    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.248 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.248    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.362 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.362    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.519 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.864    74.383    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.712 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.712    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.262 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.262    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.376 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.376    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.604 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.604    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.718 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.718    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.832 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.217 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.161    77.378    alum/temp_out0[9]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.178 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.178    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.295 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.295    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.529 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.529    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.646 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.763 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.763    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.880 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.880    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.997 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.997    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.154 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.926    80.080    alum/temp_out0[8]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    80.412 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.412    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.962 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.962    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.076 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.076    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.190 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.190    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.304 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.304    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.418 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.917 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.976    82.894    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.223 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.756 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.756    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.873 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.873    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.990 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.990    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.107 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.107    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.224 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.224    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.340 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.340    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.457 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.457    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.574 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.574    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.731 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.011    85.742    alum/temp_out0[6]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.530 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.530    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.644 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.644    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.872 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.872    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.986 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.100 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.100    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.214 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.214    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.328 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.485 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.082    88.568    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.353 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.353    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.467 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.467    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.581 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.581    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.695 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.695    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.809 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.809    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.923 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.923    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.037 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.037    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.151 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.151    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.308 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    91.386    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.715 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.715    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.265 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.265    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.379 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.493 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.493    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.607 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.607    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.721 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.721    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.835 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.835    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.949 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.949    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.063 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.220 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    94.163    alum/temp_out0[3]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.492 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.882    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    97.211 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.211    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.761 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.331    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.445    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.559    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.716 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.133    99.850    alum/temp_out0[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.179 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.580 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.580    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.694 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.694    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.808 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.808    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.922 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.922    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.036 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.036    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.150 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.150    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.264 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.264    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.378 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.378    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.535 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.450   101.985    sm/temp_out0[0]
    SLICE_X44Y17         LUT5 (Prop_lut5_I4_O)        0.329   102.314 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   102.779    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y17         LUT4 (Prop_lut4_I1_O)        0.124   102.903 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.814   103.717    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124   103.841 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.152   104.994    sm/M_alum_out[0]
    SLICE_X41Y24         LUT5 (Prop_lut5_I2_O)        0.152   105.146 f  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.280   105.426    sm/D_states_q[4]_i_13_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.332   105.758 f  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.609   106.367    sm/D_states_q[4]_i_5_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124   106.491 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.471   106.962    sm/D_states_d__0[4]
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430   115.946    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.295   116.241    
                         clock uncertainty           -0.035   116.206    
    SLICE_X43Y24         FDSE (Setup_fdse_C_D)       -0.067   116.139    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.139    
                         arrival time                        -106.962    
  -------------------------------------------------------------------
                         slack                                  9.177    

Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.806ns  (logic 59.972ns (58.908%)  route 41.834ns (41.092%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=22 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.546     5.130    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         1.224     6.810    sm/D_states_q[4]
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.962 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           1.141     8.103    sm/ram_reg_i_158_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.326     8.429 r  sm/ram_reg_i_136/O
                         net (fo=32, routed)          1.362     9.790    L_reg/M_sm_ra2[1]
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.914 r  L_reg/ram_reg_i_105/O
                         net (fo=6, routed)           0.884    10.798    sm/M_sm_rd2[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=121, routed)         1.106    12.029    sm/M_alum_b[0]
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.153 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.153    alum/S[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.685 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.685    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.799    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.913    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.027    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.141 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.141    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.255    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.369    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.483    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.754 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.229    14.983    alum/temp_out0[31]
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.356 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.906 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.906    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.020 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.020    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.134 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.134    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.248 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.248    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.362 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.362    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.476 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.476    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.590 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.590    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.704 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.861 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.976    17.838    alum/temp_out0[30]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.167 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.167    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.700 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.700    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.817 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.767    20.443    alum/temp_out0[29]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    20.775 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.775    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.325 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.325    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.439 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.439    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.553 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.553    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.667 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.667    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.781 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.781    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.895 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.895    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.009 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.009    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.123 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.289 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.183    23.472    alum/temp_out0[28]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.801 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    23.801    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.333 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.333    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.447 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.447    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.561 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.561    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.675 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.675    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.789 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.789    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.903 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.017 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.026    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.183 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.363    26.546    alum/temp_out0[27]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    26.875 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.425    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.539    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.653    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.767    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.881    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.995 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.995    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.109 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.109    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.223 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.380 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.907    29.287    alum/temp_out0[26]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.329    29.616 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.616    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.166 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.166    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.280 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.280    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.394 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.394    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.508 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.622 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.622    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.736 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.736    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.850 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.850    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.964 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.964    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.121 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.128    32.249    alum/temp_out0[25]
    SLICE_X52Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.049 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.049    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.283 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.283    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.400 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.400    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.517 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.634 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.634    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.751 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.751    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.868 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.868    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.025 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.606    34.631    alum/temp_out0[24]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    35.434 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.434    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.551 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.668 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.668    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.785 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.902 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.902    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.019 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.019    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.136    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.253 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.253    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    37.405    alum/temp_out0[23]
    SLICE_X51Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    38.193 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.193    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.307 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.307    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.421 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.535 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.649 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.649    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.763 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.763    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.877 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.877    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.991 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.991    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.148 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.490    40.638    alum/temp_out0[22]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.329    40.967 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.967    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.631 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.745 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.472 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.218    43.690    alum/temp_out0[21]
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.019 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.019    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.569 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.569    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.683 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.683    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.797 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.911 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.911    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.025 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.025    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.139 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.139    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.253 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.253    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.410 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.027    46.437    alum/temp_out0[20]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.766    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.299 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.299    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.416 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.416    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.533 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.533    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.650 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.650    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.767 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.767    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.884 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.884    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.001 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.001    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.118 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.118    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.275 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.263    49.538    alum/temp_out0[19]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    49.870 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.870    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.420 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.420    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.534 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.534    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.648 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.762 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.762    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.876 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.876    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.990 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.990    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.104 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.218 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.218    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.375 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.879    52.255    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.040 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.040    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.154 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.154    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.268 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.268    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.382 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.382    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.496 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.496    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.610 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.610    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.724 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.724    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.838 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.019    55.013    alum/temp_out0[17]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.813 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.813    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.047 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.047    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.164 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.281 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.789 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    57.960    alum/temp_out0[16]
    SLICE_X50Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.763 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.763    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.348 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.348    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.465 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.465    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.582 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.739 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.941    60.680    alum/temp_out0[15]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.012 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.012    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.562 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.676 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.676    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.790 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.790    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.904 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.904    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.018 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.246    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.360 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.360    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.517 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    63.441    alum/temp_out0[14]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.770    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.320 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.320    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.434 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.434    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.548 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.548    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.662 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.662    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.776 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.776    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.890 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.890    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.004 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.004    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.118 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.275 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.987    66.263    alum/temp_out0[13]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.592 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.142 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.712 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.712    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.826 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.826    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.940 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.097 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.862    68.958    alum/temp_out0[12]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.287 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.820 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.054 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.054    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.171 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.288 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.288    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.405 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.405    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.522 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.522    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.639 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.639    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.796 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.886    71.682    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.014 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.014    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.564 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.678 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.678    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.792 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.792    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.906 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.906    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.020 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.020    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.134 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.134    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.248 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.248    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.362 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.362    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.519 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.864    74.383    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.712 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.712    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.262 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.262    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.376 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.376    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.604 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.604    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.718 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.718    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.832 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.217 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.161    77.378    alum/temp_out0[9]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.178 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.178    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.295 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.295    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.529 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.529    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.646 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.763 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.763    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.880 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.880    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.997 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.997    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.154 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.926    80.080    alum/temp_out0[8]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    80.412 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.412    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.962 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.962    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.076 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.076    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.190 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.190    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.304 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.304    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.418 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.917 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.976    82.894    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.223 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.756 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.756    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.873 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.873    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.990 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.990    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.107 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.107    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.224 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.224    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.340 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.340    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.457 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.457    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.574 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.574    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.731 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.011    85.742    alum/temp_out0[6]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.530 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.530    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.644 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.644    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.872 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.872    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.986 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.100 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.100    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.214 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.214    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.328 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.485 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.082    88.568    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.353 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.353    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.467 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.467    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.581 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.581    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.695 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.695    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.809 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.809    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.923 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.923    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.037 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.037    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.151 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.151    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.308 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    91.386    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.715 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.715    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.265 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.265    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.379 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.493 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.493    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.607 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.607    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.721 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.721    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.835 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.835    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.949 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.949    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.063 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.220 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    94.163    alum/temp_out0[3]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.492 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.882    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    97.211 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.211    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.761 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.331    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.445    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.559    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.716 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.133    99.850    alum/temp_out0[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.179 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.580 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.580    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.694 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.694    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.808 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.808    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.922 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.922    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.036 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.036    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.150 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.150    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.264 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.264    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.378 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.378    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.535 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.450   101.985    sm/temp_out0[0]
    SLICE_X44Y17         LUT5 (Prop_lut5_I4_O)        0.329   102.314 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   102.779    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y17         LUT4 (Prop_lut4_I1_O)        0.124   102.903 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.814   103.717    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124   103.841 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.152   104.994    sm/M_alum_out[0]
    SLICE_X41Y24         LUT5 (Prop_lut5_I2_O)        0.152   105.146 r  sm/D_states_q[4]_i_13/O
                         net (fo=2, routed)           0.520   105.666    sm/D_states_q[4]_i_13_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I2_O)        0.332   105.998 r  sm/D_states_q[3]_i_3/O
                         net (fo=1, routed)           0.430   106.428    sm/D_states_q[3]_i_3_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I2_O)        0.124   106.552 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.385   106.937    sm/D_states_d__0[3]
    SLICE_X40Y24         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430   115.946    sm/clk
    SLICE_X40Y24         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.273   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X40Y24         FDSE (Setup_fdse_C_D)       -0.067   116.117    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.117    
                         arrival time                        -106.937    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.218ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.743ns  (logic 59.736ns (58.712%)  route 42.007ns (41.287%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.546     5.130    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         1.224     6.810    sm/D_states_q[4]
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.962 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           1.141     8.103    sm/ram_reg_i_158_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.326     8.429 r  sm/ram_reg_i_136/O
                         net (fo=32, routed)          1.362     9.790    L_reg/M_sm_ra2[1]
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.914 r  L_reg/ram_reg_i_105/O
                         net (fo=6, routed)           0.884    10.798    sm/M_sm_rd2[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=121, routed)         1.106    12.029    sm/M_alum_b[0]
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.153 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.153    alum/S[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.685 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.685    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.799    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.913    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.027    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.141 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.141    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.255    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.369    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.483    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.754 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.229    14.983    alum/temp_out0[31]
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.356 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.906 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.906    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.020 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.020    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.134 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.134    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.248 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.248    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.362 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.362    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.476 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.476    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.590 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.590    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.704 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.861 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.976    17.838    alum/temp_out0[30]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.167 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.167    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.700 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.700    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.817 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.767    20.443    alum/temp_out0[29]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    20.775 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.775    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.325 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.325    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.439 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.439    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.553 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.553    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.667 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.667    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.781 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.781    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.895 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.895    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.009 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.009    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.123 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.289 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.183    23.472    alum/temp_out0[28]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.801 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    23.801    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.333 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.333    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.447 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.447    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.561 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.561    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.675 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.675    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.789 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.789    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.903 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.017 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.026    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.183 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.363    26.546    alum/temp_out0[27]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    26.875 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.425    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.539    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.653    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.767    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.881    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.995 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.995    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.109 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.109    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.223 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.380 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.907    29.287    alum/temp_out0[26]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.329    29.616 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.616    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.166 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.166    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.280 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.280    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.394 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.394    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.508 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.622 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.622    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.736 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.736    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.850 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.850    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.964 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.964    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.121 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.128    32.249    alum/temp_out0[25]
    SLICE_X52Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.049 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.049    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.283 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.283    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.400 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.400    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.517 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.634 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.634    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.751 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.751    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.868 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.868    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.025 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.606    34.631    alum/temp_out0[24]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    35.434 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.434    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.551 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.668 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.668    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.785 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.902 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.902    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.019 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.019    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.136    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.253 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.253    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    37.405    alum/temp_out0[23]
    SLICE_X51Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    38.193 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.193    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.307 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.307    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.421 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.535 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.649 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.649    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.763 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.763    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.877 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.877    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.991 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.991    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.148 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.490    40.638    alum/temp_out0[22]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.329    40.967 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.967    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.631 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.745 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.472 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.218    43.690    alum/temp_out0[21]
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.019 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.019    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.569 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.569    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.683 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.683    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.797 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.911 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.911    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.025 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.025    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.139 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.139    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.253 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.253    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.410 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.027    46.437    alum/temp_out0[20]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.766    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.299 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.299    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.416 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.416    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.533 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.533    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.650 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.650    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.767 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.767    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.884 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.884    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.001 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.001    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.118 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.118    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.275 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.263    49.538    alum/temp_out0[19]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    49.870 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.870    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.420 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.420    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.534 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.534    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.648 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.762 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.762    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.876 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.876    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.990 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.990    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.104 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.218 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.218    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.375 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.879    52.255    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.040 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.040    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.154 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.154    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.268 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.268    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.382 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.382    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.496 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.496    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.610 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.610    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.724 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.724    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.838 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.019    55.013    alum/temp_out0[17]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.813 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.813    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.047 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.047    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.164 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.281 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.789 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    57.960    alum/temp_out0[16]
    SLICE_X50Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.763 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.763    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.348 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.348    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.465 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.465    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.582 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.739 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.941    60.680    alum/temp_out0[15]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.012 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.012    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.562 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.676 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.676    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.790 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.790    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.904 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.904    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.018 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.246    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.360 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.360    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.517 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    63.441    alum/temp_out0[14]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.770    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.320 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.320    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.434 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.434    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.548 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.548    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.662 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.662    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.776 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.776    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.890 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.890    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.004 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.004    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.118 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.275 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.987    66.263    alum/temp_out0[13]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.592 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.142 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.712 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.712    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.826 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.826    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.940 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.097 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.862    68.958    alum/temp_out0[12]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.287 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.820 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.054 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.054    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.171 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.288 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.288    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.405 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.405    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.522 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.522    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.639 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.639    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.796 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.886    71.682    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.014 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.014    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.564 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.678 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.678    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.792 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.792    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.906 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.906    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.020 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.020    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.134 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.134    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.248 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.248    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.362 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.362    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.519 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.864    74.383    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.712 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.712    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.262 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.262    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.376 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.376    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.604 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.604    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.718 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.718    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.832 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.217 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.161    77.378    alum/temp_out0[9]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.178 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.178    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.295 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.295    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.529 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.529    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.646 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.763 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.763    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.880 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.880    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.997 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.997    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.154 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.926    80.080    alum/temp_out0[8]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    80.412 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.412    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.962 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.962    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.076 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.076    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.190 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.190    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.304 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.304    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.418 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.917 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.976    82.894    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.223 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.756 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.756    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.873 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.873    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.990 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.990    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.107 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.107    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.224 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.224    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.340 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.340    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.457 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.457    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.574 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.574    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.731 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.011    85.742    alum/temp_out0[6]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.530 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.530    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.644 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.644    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.872 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.872    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.986 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.100 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.100    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.214 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.214    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.328 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.485 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.082    88.568    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.353 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.353    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.467 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.467    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.581 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.581    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.695 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.695    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.809 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.809    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.923 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.923    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.037 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.037    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.151 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.151    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.308 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    91.386    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.715 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.715    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.265 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.265    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.379 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.493 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.493    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.607 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.607    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.721 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.721    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.835 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.835    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.949 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.949    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.063 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.220 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    94.163    alum/temp_out0[3]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.492 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.882    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    97.211 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.211    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.761 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.331    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.445    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.559    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.716 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.133    99.850    alum/temp_out0[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.179 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.580 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.580    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.694 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.694    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.808 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.808    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.922 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.922    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.036 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.036    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.150 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.150    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.264 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.264    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.378 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.378    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.535 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.450   101.985    sm/temp_out0[0]
    SLICE_X44Y17         LUT5 (Prop_lut5_I4_O)        0.329   102.314 f  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   102.779    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y17         LUT4 (Prop_lut4_I1_O)        0.124   102.903 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.814   103.717    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124   103.841 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.082   104.924    sm/M_alum_out[0]
    SLICE_X38Y21         LUT6 (Prop_lut6_I4_O)        0.124   105.048 f  sm/D_states_q[1]_i_16/O
                         net (fo=1, routed)           0.606   105.654    sm/D_states_q[1]_i_16_n_0
    SLICE_X38Y21         LUT3 (Prop_lut3_I2_O)        0.124   105.778 r  sm/D_states_q[1]_i_4/O
                         net (fo=3, routed)           0.592   106.370    sm/D_states_q[1]_i_4_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I2_O)        0.124   106.494 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   106.873    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X39Y21         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.433   115.949    sm/clk
    SLICE_X39Y21         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.259   116.208    
                         clock uncertainty           -0.035   116.173    
    SLICE_X39Y21         FDRE (Setup_fdre_C_D)       -0.081   116.092    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.092    
                         arrival time                        -106.874    
  -------------------------------------------------------------------
                         slack                                  9.218    

Slack (MET) :             9.386ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.683ns  (logic 59.964ns (58.971%)  route 41.719ns (41.029%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.546     5.130    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         1.224     6.810    sm/D_states_q[4]
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.962 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           1.141     8.103    sm/ram_reg_i_158_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.326     8.429 r  sm/ram_reg_i_136/O
                         net (fo=32, routed)          1.362     9.790    L_reg/M_sm_ra2[1]
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.914 r  L_reg/ram_reg_i_105/O
                         net (fo=6, routed)           0.884    10.798    sm/M_sm_rd2[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=121, routed)         1.106    12.029    sm/M_alum_b[0]
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.153 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.153    alum/S[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.685 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.685    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.799    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.913    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.027    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.141 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.141    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.255    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.369    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.483    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.754 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.229    14.983    alum/temp_out0[31]
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.356 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.906 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.906    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.020 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.020    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.134 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.134    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.248 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.248    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.362 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.362    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.476 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.476    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.590 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.590    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.704 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.861 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.976    17.838    alum/temp_out0[30]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.167 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.167    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.700 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.700    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.817 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.767    20.443    alum/temp_out0[29]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    20.775 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.775    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.325 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.325    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.439 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.439    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.553 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.553    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.667 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.667    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.781 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.781    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.895 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.895    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.009 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.009    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.123 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.289 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.183    23.472    alum/temp_out0[28]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.801 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    23.801    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.333 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.333    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.447 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.447    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.561 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.561    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.675 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.675    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.789 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.789    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.903 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.017 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.026    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.183 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.363    26.546    alum/temp_out0[27]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    26.875 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.425    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.539    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.653    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.767    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.881    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.995 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.995    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.109 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.109    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.223 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.380 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.907    29.287    alum/temp_out0[26]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.329    29.616 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.616    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.166 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.166    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.280 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.280    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.394 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.394    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.508 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.622 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.622    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.736 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.736    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.850 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.850    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.964 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.964    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.121 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.128    32.249    alum/temp_out0[25]
    SLICE_X52Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.049 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.049    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.283 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.283    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.400 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.400    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.517 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.634 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.634    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.751 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.751    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.868 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.868    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.025 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.606    34.631    alum/temp_out0[24]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    35.434 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.434    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.551 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.668 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.668    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.785 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.902 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.902    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.019 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.019    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.136    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.253 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.253    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    37.405    alum/temp_out0[23]
    SLICE_X51Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    38.193 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.193    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.307 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.307    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.421 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.535 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.649 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.649    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.763 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.763    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.877 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.877    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.991 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.991    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.148 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.490    40.638    alum/temp_out0[22]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.329    40.967 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.967    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.631 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.745 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.472 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.218    43.690    alum/temp_out0[21]
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.019 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.019    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.569 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.569    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.683 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.683    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.797 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.911 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.911    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.025 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.025    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.139 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.139    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.253 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.253    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.410 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.027    46.437    alum/temp_out0[20]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.766    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.299 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.299    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.416 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.416    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.533 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.533    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.650 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.650    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.767 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.767    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.884 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.884    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.001 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.001    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.118 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.118    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.275 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.263    49.538    alum/temp_out0[19]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    49.870 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.870    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.420 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.420    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.534 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.534    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.648 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.762 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.762    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.876 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.876    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.990 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.990    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.104 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.218 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.218    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.375 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.879    52.255    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.040 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.040    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.154 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.154    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.268 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.268    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.382 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.382    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.496 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.496    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.610 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.610    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.724 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.724    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.838 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.019    55.013    alum/temp_out0[17]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.813 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.813    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.047 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.047    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.164 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.281 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.789 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    57.960    alum/temp_out0[16]
    SLICE_X50Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.763 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.763    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.348 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.348    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.465 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.465    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.582 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.739 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.941    60.680    alum/temp_out0[15]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.012 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.012    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.562 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.676 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.676    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.790 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.790    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.904 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.904    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.018 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.246    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.360 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.360    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.517 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    63.441    alum/temp_out0[14]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.770    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.320 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.320    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.434 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.434    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.548 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.548    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.662 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.662    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.776 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.776    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.890 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.890    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.004 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.004    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.118 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.275 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.987    66.263    alum/temp_out0[13]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.592 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.142 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.712 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.712    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.826 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.826    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.940 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.097 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.862    68.958    alum/temp_out0[12]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.287 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.820 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.054 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.054    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.171 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.288 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.288    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.405 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.405    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.522 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.522    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.639 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.639    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.796 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.886    71.682    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.014 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.014    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.564 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.678 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.678    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.792 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.792    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.906 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.906    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.020 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.020    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.134 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.134    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.248 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.248    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.362 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.362    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.519 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.864    74.383    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.712 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.712    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.262 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.262    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.376 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.376    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.604 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.604    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.718 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.718    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.832 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.217 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.161    77.378    alum/temp_out0[9]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.178 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.178    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.295 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.295    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.529 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.529    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.646 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.763 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.763    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.880 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.880    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.997 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.997    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.154 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.926    80.080    alum/temp_out0[8]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    80.412 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.412    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.962 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.962    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.076 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.076    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.190 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.190    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.304 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.304    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.418 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.917 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.976    82.894    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.223 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.756 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.756    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.873 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.873    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.990 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.990    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.107 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.107    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.224 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.224    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.340 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.340    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.457 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.457    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.574 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.574    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.731 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.011    85.742    alum/temp_out0[6]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.530 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.530    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.644 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.644    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.872 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.872    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.986 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.100 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.100    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.214 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.214    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.328 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.485 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.082    88.568    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.353 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.353    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.467 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.467    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.581 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.581    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.695 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.695    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.809 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.809    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.923 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.923    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.037 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.037    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.151 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.151    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.308 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    91.386    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.715 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.715    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.265 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.265    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.379 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.493 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.493    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.607 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.607    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.721 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.721    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.835 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.835    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.949 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.949    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.063 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.220 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    94.163    alum/temp_out0[3]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.492 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.882    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    97.211 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.211    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.761 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.331    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.445    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.559    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.716 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.133    99.850    alum/temp_out0[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.179 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.580 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.580    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.694 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.694    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.808 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.808    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.922 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.922    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.036 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.036    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.150 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.150    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.264 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.264    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.378 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.378    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.535 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.450   101.985    sm/temp_out0[0]
    SLICE_X44Y17         LUT5 (Prop_lut5_I4_O)        0.329   102.314 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   102.779    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y17         LUT4 (Prop_lut4_I1_O)        0.124   102.903 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.814   103.717    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124   103.841 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.208   105.050    sm/M_alum_out[0]
    SLICE_X37Y21         LUT3 (Prop_lut3_I1_O)        0.150   105.200 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.688   105.887    sm/D_states_q[2]_i_19_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.326   106.213 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.476   106.690    sm/D_states_q[2]_i_6_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.814 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   106.814    sm/D_states_d__0[2]
    SLICE_X37Y22         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.431   115.947    sm/clk
    SLICE_X37Y22         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.206    
                         clock uncertainty           -0.035   116.171    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.029   116.200    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.200    
                         arrival time                        -106.814    
  -------------------------------------------------------------------
                         slack                                  9.386    

Slack (MET) :             9.391ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.680ns  (logic 59.964ns (58.973%)  route 41.716ns (41.027%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.546     5.130    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         1.224     6.810    sm/D_states_q[4]
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.962 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           1.141     8.103    sm/ram_reg_i_158_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.326     8.429 r  sm/ram_reg_i_136/O
                         net (fo=32, routed)          1.362     9.790    L_reg/M_sm_ra2[1]
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.914 r  L_reg/ram_reg_i_105/O
                         net (fo=6, routed)           0.884    10.798    sm/M_sm_rd2[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=121, routed)         1.106    12.029    sm/M_alum_b[0]
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.153 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.153    alum/S[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.685 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.685    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.799    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.913    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.027    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.141 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.141    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.255    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.369    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.483    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.754 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.229    14.983    alum/temp_out0[31]
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.356 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.906 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.906    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.020 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.020    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.134 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.134    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.248 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.248    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.362 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.362    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.476 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.476    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.590 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.590    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.704 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.861 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.976    17.838    alum/temp_out0[30]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.167 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.167    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.700 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.700    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.817 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.767    20.443    alum/temp_out0[29]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    20.775 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.775    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.325 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.325    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.439 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.439    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.553 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.553    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.667 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.667    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.781 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.781    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.895 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.895    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.009 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.009    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.123 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.289 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.183    23.472    alum/temp_out0[28]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.801 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    23.801    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.333 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.333    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.447 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.447    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.561 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.561    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.675 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.675    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.789 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.789    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.903 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.017 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.026    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.183 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.363    26.546    alum/temp_out0[27]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    26.875 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.425    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.539    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.653    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.767    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.881    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.995 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.995    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.109 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.109    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.223 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.380 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.907    29.287    alum/temp_out0[26]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.329    29.616 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.616    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.166 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.166    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.280 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.280    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.394 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.394    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.508 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.622 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.622    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.736 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.736    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.850 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.850    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.964 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.964    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.121 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.128    32.249    alum/temp_out0[25]
    SLICE_X52Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.049 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.049    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.283 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.283    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.400 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.400    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.517 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.634 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.634    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.751 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.751    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.868 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.868    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.025 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.606    34.631    alum/temp_out0[24]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    35.434 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.434    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.551 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.668 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.668    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.785 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.902 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.902    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.019 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.019    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.136    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.253 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.253    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    37.405    alum/temp_out0[23]
    SLICE_X51Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    38.193 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.193    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.307 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.307    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.421 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.535 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.649 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.649    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.763 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.763    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.877 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.877    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.991 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.991    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.148 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.490    40.638    alum/temp_out0[22]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.329    40.967 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.967    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.631 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.745 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.472 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.218    43.690    alum/temp_out0[21]
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.019 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.019    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.569 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.569    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.683 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.683    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.797 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.911 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.911    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.025 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.025    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.139 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.139    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.253 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.253    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.410 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.027    46.437    alum/temp_out0[20]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.766    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.299 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.299    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.416 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.416    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.533 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.533    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.650 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.650    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.767 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.767    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.884 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.884    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.001 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.001    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.118 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.118    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.275 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.263    49.538    alum/temp_out0[19]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    49.870 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.870    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.420 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.420    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.534 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.534    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.648 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.762 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.762    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.876 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.876    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.990 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.990    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.104 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.218 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.218    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.375 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.879    52.255    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.040 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.040    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.154 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.154    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.268 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.268    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.382 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.382    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.496 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.496    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.610 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.610    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.724 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.724    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.838 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.019    55.013    alum/temp_out0[17]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.813 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.813    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.047 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.047    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.164 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.281 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.789 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    57.960    alum/temp_out0[16]
    SLICE_X50Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.763 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.763    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.348 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.348    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.465 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.465    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.582 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.739 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.941    60.680    alum/temp_out0[15]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.012 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.012    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.562 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.676 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.676    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.790 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.790    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.904 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.904    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.018 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.246    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.360 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.360    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.517 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    63.441    alum/temp_out0[14]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.770    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.320 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.320    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.434 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.434    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.548 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.548    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.662 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.662    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.776 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.776    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.890 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.890    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.004 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.004    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.118 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.275 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.987    66.263    alum/temp_out0[13]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.592 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.142 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.712 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.712    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.826 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.826    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.940 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.097 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.862    68.958    alum/temp_out0[12]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.287 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.820 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.054 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.054    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.171 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.288 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.288    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.405 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.405    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.522 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.522    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.639 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.639    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.796 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.886    71.682    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.014 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.014    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.564 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.678 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.678    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.792 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.792    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.906 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.906    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.020 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.020    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.134 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.134    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.248 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.248    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.362 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.362    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.519 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.864    74.383    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.712 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.712    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.262 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.262    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.376 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.376    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.604 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.604    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.718 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.718    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.832 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.217 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.161    77.378    alum/temp_out0[9]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.178 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.178    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.295 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.295    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.529 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.529    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.646 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.763 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.763    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.880 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.880    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.997 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.997    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.154 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.926    80.080    alum/temp_out0[8]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    80.412 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.412    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.962 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.962    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.076 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.076    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.190 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.190    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.304 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.304    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.418 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.917 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.976    82.894    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.223 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.756 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.756    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.873 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.873    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.990 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.990    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.107 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.107    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.224 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.224    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.340 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.340    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.457 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.457    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.574 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.574    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.731 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.011    85.742    alum/temp_out0[6]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.530 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.530    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.644 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.644    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.872 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.872    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.986 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.100 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.100    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.214 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.214    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.328 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.485 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.082    88.568    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.353 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.353    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.467 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.467    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.581 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.581    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.695 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.695    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.809 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.809    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.923 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.923    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.037 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.037    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.151 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.151    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.308 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    91.386    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.715 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.715    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.265 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.265    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.379 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.493 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.493    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.607 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.607    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.721 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.721    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.835 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.835    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.949 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.949    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.063 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.220 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    94.163    alum/temp_out0[3]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.492 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.882    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    97.211 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.211    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.761 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.331    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.445    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.559    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.716 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.133    99.850    alum/temp_out0[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.179 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.580 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.580    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.694 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.694    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.808 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.808    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.922 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.922    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.036 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.036    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.150 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.150    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.264 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.264    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.378 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.378    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.535 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.450   101.985    sm/temp_out0[0]
    SLICE_X44Y17         LUT5 (Prop_lut5_I4_O)        0.329   102.314 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   102.779    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y17         LUT4 (Prop_lut4_I1_O)        0.124   102.903 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.814   103.717    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124   103.841 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.208   105.050    sm/M_alum_out[0]
    SLICE_X37Y21         LUT3 (Prop_lut3_I1_O)        0.150   105.200 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.688   105.887    sm/D_states_q[2]_i_19_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.326   106.213 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.473   106.687    sm/D_states_q[2]_i_6_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.811 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   106.811    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.431   115.947    sm/clk
    SLICE_X37Y22         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.206    
                         clock uncertainty           -0.035   116.171    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.031   116.202    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.202    
                         arrival time                        -106.811    
  -------------------------------------------------------------------
                         slack                                  9.391    

Slack (MET) :             9.439ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.632ns  (logic 59.964ns (59.001%)  route 41.668ns (40.999%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.546     5.130    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         1.224     6.810    sm/D_states_q[4]
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.962 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           1.141     8.103    sm/ram_reg_i_158_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.326     8.429 r  sm/ram_reg_i_136/O
                         net (fo=32, routed)          1.362     9.790    L_reg/M_sm_ra2[1]
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.914 r  L_reg/ram_reg_i_105/O
                         net (fo=6, routed)           0.884    10.798    sm/M_sm_rd2[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=121, routed)         1.106    12.029    sm/M_alum_b[0]
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.153 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.153    alum/S[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.685 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.685    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.799    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.913    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.027    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.141 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.141    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.255    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.369    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.483    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.754 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.229    14.983    alum/temp_out0[31]
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.356 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.906 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.906    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.020 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.020    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.134 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.134    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.248 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.248    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.362 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.362    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.476 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.476    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.590 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.590    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.704 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.861 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.976    17.838    alum/temp_out0[30]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.167 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.167    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.700 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.700    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.817 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.767    20.443    alum/temp_out0[29]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    20.775 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.775    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.325 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.325    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.439 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.439    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.553 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.553    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.667 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.667    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.781 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.781    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.895 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.895    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.009 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.009    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.123 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.289 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.183    23.472    alum/temp_out0[28]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.801 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    23.801    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.333 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.333    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.447 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.447    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.561 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.561    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.675 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.675    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.789 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.789    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.903 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.017 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.026    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.183 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.363    26.546    alum/temp_out0[27]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    26.875 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.425    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.539    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.653    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.767    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.881    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.995 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.995    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.109 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.109    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.223 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.380 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.907    29.287    alum/temp_out0[26]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.329    29.616 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.616    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.166 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.166    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.280 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.280    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.394 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.394    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.508 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.622 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.622    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.736 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.736    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.850 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.850    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.964 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.964    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.121 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.128    32.249    alum/temp_out0[25]
    SLICE_X52Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.049 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.049    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.283 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.283    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.400 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.400    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.517 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.634 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.634    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.751 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.751    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.868 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.868    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.025 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.606    34.631    alum/temp_out0[24]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    35.434 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.434    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.551 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.668 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.668    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.785 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.902 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.902    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.019 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.019    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.136    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.253 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.253    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    37.405    alum/temp_out0[23]
    SLICE_X51Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    38.193 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.193    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.307 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.307    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.421 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.535 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.649 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.649    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.763 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.763    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.877 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.877    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.991 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.991    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.148 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.490    40.638    alum/temp_out0[22]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.329    40.967 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.967    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.631 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.745 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.472 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.218    43.690    alum/temp_out0[21]
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.019 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.019    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.569 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.569    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.683 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.683    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.797 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.911 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.911    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.025 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.025    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.139 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.139    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.253 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.253    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.410 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.027    46.437    alum/temp_out0[20]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.766    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.299 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.299    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.416 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.416    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.533 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.533    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.650 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.650    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.767 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.767    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.884 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.884    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.001 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.001    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.118 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.118    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.275 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.263    49.538    alum/temp_out0[19]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    49.870 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.870    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.420 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.420    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.534 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.534    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.648 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.762 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.762    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.876 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.876    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.990 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.990    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.104 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.218 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.218    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.375 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.879    52.255    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.040 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.040    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.154 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.154    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.268 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.268    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.382 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.382    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.496 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.496    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.610 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.610    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.724 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.724    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.838 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.019    55.013    alum/temp_out0[17]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.813 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.813    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.047 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.047    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.164 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.281 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.789 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    57.960    alum/temp_out0[16]
    SLICE_X50Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.763 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.763    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.348 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.348    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.465 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.465    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.582 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.739 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.941    60.680    alum/temp_out0[15]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.012 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.012    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.562 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.676 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.676    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.790 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.790    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.904 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.904    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.018 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.246    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.360 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.360    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.517 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    63.441    alum/temp_out0[14]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.770    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.320 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.320    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.434 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.434    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.548 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.548    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.662 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.662    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.776 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.776    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.890 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.890    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.004 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.004    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.118 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.275 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.987    66.263    alum/temp_out0[13]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.592 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.142 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.712 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.712    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.826 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.826    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.940 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.097 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.862    68.958    alum/temp_out0[12]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.287 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.820 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.054 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.054    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.171 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.288 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.288    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.405 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.405    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.522 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.522    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.639 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.639    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.796 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.886    71.682    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.014 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.014    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.564 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.678 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.678    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.792 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.792    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.906 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.906    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.020 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.020    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.134 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.134    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.248 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.248    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.362 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.362    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.519 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.864    74.383    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.712 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.712    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.262 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.262    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.376 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.376    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.604 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.604    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.718 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.718    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.832 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.217 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.161    77.378    alum/temp_out0[9]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.178 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.178    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.295 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.295    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.529 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.529    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.646 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.763 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.763    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.880 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.880    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.997 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.997    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.154 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.926    80.080    alum/temp_out0[8]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    80.412 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.412    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.962 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.962    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.076 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.076    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.190 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.190    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.304 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.304    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.418 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.917 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.976    82.894    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.223 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.756 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.756    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.873 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.873    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.990 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.990    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.107 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.107    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.224 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.224    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.340 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.340    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.457 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.457    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.574 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.574    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.731 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.011    85.742    alum/temp_out0[6]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.530 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.530    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.644 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.644    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.872 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.872    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.986 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.100 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.100    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.214 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.214    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.328 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.485 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.082    88.568    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.353 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.353    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.467 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.467    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.581 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.581    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.695 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.695    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.809 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.809    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.923 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.923    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.037 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.037    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.151 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.151    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.308 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    91.386    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.715 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.715    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.265 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.265    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.379 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.493 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.493    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.607 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.607    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.721 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.721    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.835 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.835    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.949 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.949    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.063 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.220 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    94.163    alum/temp_out0[3]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.492 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.882    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    97.211 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.211    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.761 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.331    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.445    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.559    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.716 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.133    99.850    alum/temp_out0[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.179 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.580 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.580    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.694 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.694    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.808 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.808    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.922 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.922    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.036 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.036    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.150 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.150    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.264 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.264    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.378 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.378    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.535 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.450   101.985    sm/temp_out0[0]
    SLICE_X44Y17         LUT5 (Prop_lut5_I4_O)        0.329   102.314 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   102.779    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y17         LUT4 (Prop_lut4_I1_O)        0.124   102.903 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.814   103.717    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124   103.841 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.208   105.050    sm/M_alum_out[0]
    SLICE_X37Y21         LUT3 (Prop_lut3_I1_O)        0.150   105.200 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.688   105.887    sm/D_states_q[2]_i_19_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.326   106.213 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.425   106.639    sm/D_states_q[2]_i_6_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.763 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   106.763    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.431   115.947    sm/clk
    SLICE_X37Y22         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.259   116.206    
                         clock uncertainty           -0.035   116.171    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.031   116.202    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.202    
                         arrival time                        -106.763    
  -------------------------------------------------------------------
                         slack                                  9.439    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.631ns  (logic 59.964ns (59.001%)  route 41.667ns (40.998%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.546     5.130    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         1.224     6.810    sm/D_states_q[4]
    SLICE_X37Y23         LUT2 (Prop_lut2_I1_O)        0.152     6.962 f  sm/ram_reg_i_158/O
                         net (fo=1, routed)           1.141     8.103    sm/ram_reg_i_158_n_0
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.326     8.429 r  sm/ram_reg_i_136/O
                         net (fo=32, routed)          1.362     9.790    L_reg/M_sm_ra2[1]
    SLICE_X50Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.914 r  L_reg/ram_reg_i_105/O
                         net (fo=6, routed)           0.884    10.798    sm/M_sm_rd2[0]
    SLICE_X54Y17         LUT5 (Prop_lut5_I4_O)        0.124    10.922 r  sm/D_registers_q[7][31]_i_133/O
                         net (fo=121, routed)         1.106    12.029    sm/M_alum_b[0]
    SLICE_X61Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.153 r  sm/D_registers_q[7][31]_i_216/O
                         net (fo=1, routed)           0.000    12.153    alum/S[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.685 r  alum/D_registers_q_reg[7][31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    12.685    alum/D_registers_q_reg[7][31]_i_207_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  alum/D_registers_q_reg[7][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    12.799    alum/D_registers_q_reg[7][31]_i_202_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.913 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    12.913    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.027 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.027    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.141 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.141    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.255    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  alum/D_registers_q_reg[7][31]_i_167/CO[3]
                         net (fo=1, routed)           0.000    13.369    alum/D_registers_q_reg[7][31]_i_167_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  alum/D_registers_q_reg[7][31]_i_142/CO[3]
                         net (fo=1, routed)           0.000    13.483    alum/D_registers_q_reg[7][31]_i_142_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.754 r  alum/D_registers_q_reg[7][31]_i_90/CO[0]
                         net (fo=37, routed)          1.229    14.983    alum/temp_out0[31]
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.356 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.356    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.906 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    15.906    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.020 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.020    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.134 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.134    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.248 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.248    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.362 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.362    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.476 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    16.476    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.590 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.590    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.704 r  alum/D_registers_q_reg[7][30]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.704    alum/D_registers_q_reg[7][30]_i_12_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.861 r  alum/D_registers_q_reg[7][30]_i_6/CO[1]
                         net (fo=36, routed)          0.976    17.838    alum/temp_out0[30]
    SLICE_X60Y11         LUT3 (Prop_lut3_I0_O)        0.329    18.167 r  alum/D_registers_q[7][29]_i_69/O
                         net (fo=1, routed)           0.000    18.167    alum/D_registers_q[7][29]_i_69_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.700 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.700    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.817 r  alum/D_registers_q_reg[7][29]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.817    alum/D_registers_q_reg[7][29]_i_57_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.934 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.934    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.051 r  alum/D_registers_q_reg[7][29]_i_47/CO[3]
                         net (fo=1, routed)           0.000    19.051    alum/D_registers_q_reg[7][29]_i_47_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.168 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.168    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.285 r  alum/D_registers_q_reg[7][29]_i_37/CO[3]
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q_reg[7][29]_i_37_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.402 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    19.402    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.519 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.519    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.676 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.767    20.443    alum/temp_out0[29]
    SLICE_X58Y17         LUT3 (Prop_lut3_I0_O)        0.332    20.775 r  alum/D_registers_q[7][28]_i_93/O
                         net (fo=1, routed)           0.000    20.775    alum/D_registers_q[7][28]_i_93_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.325 r  alum/D_registers_q_reg[7][28]_i_86/CO[3]
                         net (fo=1, routed)           0.000    21.325    alum/D_registers_q_reg[7][28]_i_86_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.439 r  alum/D_registers_q_reg[7][28]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.439    alum/D_registers_q_reg[7][28]_i_81_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.553 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    21.553    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.667 r  alum/D_registers_q_reg[7][28]_i_68/CO[3]
                         net (fo=1, routed)           0.000    21.667    alum/D_registers_q_reg[7][28]_i_68_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.781 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    21.781    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.895 r  alum/D_registers_q_reg[7][28]_i_53/CO[3]
                         net (fo=1, routed)           0.000    21.895    alum/D_registers_q_reg[7][28]_i_53_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.009 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.009    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.123 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    22.132    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.289 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.183    23.472    alum/temp_out0[28]
    SLICE_X57Y18         LUT3 (Prop_lut3_I0_O)        0.329    23.801 r  alum/D_registers_q[7][27]_i_51/O
                         net (fo=1, routed)           0.000    23.801    alum/D_registers_q[7][27]_i_51_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.333 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.333    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.447 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.447    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.561 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.561    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.675 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.675    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.789 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.789    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.903 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.903    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.017 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.009    25.026    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.183 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.363    26.546    alum/temp_out0[27]
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.329    26.875 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.875    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.425 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.425    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.539 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.539    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.653 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.653    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.767    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.881    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.995 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.995    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.109 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.109    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.223 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.223    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.380 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.907    29.287    alum/temp_out0[26]
    SLICE_X55Y8          LUT3 (Prop_lut3_I0_O)        0.329    29.616 r  alum/D_registers_q[7][25]_i_70/O
                         net (fo=1, routed)           0.000    29.616    alum/D_registers_q[7][25]_i_70_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.166 r  alum/D_registers_q_reg[7][25]_i_63/CO[3]
                         net (fo=1, routed)           0.000    30.166    alum/D_registers_q_reg[7][25]_i_63_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.280 r  alum/D_registers_q_reg[7][25]_i_58/CO[3]
                         net (fo=1, routed)           0.000    30.280    alum/D_registers_q_reg[7][25]_i_58_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.394 r  alum/D_registers_q_reg[7][25]_i_53/CO[3]
                         net (fo=1, routed)           0.000    30.394    alum/D_registers_q_reg[7][25]_i_53_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.508 r  alum/D_registers_q_reg[7][25]_i_48/CO[3]
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q_reg[7][25]_i_48_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.622 r  alum/D_registers_q_reg[7][25]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.622    alum/D_registers_q_reg[7][25]_i_43_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.736 r  alum/D_registers_q_reg[7][25]_i_38/CO[3]
                         net (fo=1, routed)           0.000    30.736    alum/D_registers_q_reg[7][25]_i_38_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.850 r  alum/D_registers_q_reg[7][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000    30.850    alum/D_registers_q_reg[7][25]_i_33_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.964 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    30.964    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.121 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.128    32.249    alum/temp_out0[25]
    SLICE_X52Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.049 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.049    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.166 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.166    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.283 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.283    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.400 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.400    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.517 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    33.517    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.634 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.634    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.751 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    33.751    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.868 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    33.868    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.025 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.606    34.631    alum/temp_out0[24]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    35.434 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    35.434    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.551 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    35.551    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.668 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    35.668    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.785 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    35.785    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.902 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    35.902    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.019 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.019    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.136 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    36.136    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.253 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    36.253    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.410 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.995    37.405    alum/temp_out0[23]
    SLICE_X51Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    38.193 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.193    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.307 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.307    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.421 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.421    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.535 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.535    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.649 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.649    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.763 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.763    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.877 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.877    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.991 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.991    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.148 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.490    40.638    alum/temp_out0[22]
    SLICE_X59Y9          LUT3 (Prop_lut3_I0_O)        0.329    40.967 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.967    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.517 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.517    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.631 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.745 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.745    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.859 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    41.859    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.973 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.973    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.087 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.087    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.201 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.201    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.315 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.315    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.472 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.218    43.690    alum/temp_out0[21]
    SLICE_X58Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.019 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    44.019    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.569 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.569    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.683 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    44.683    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.797 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    44.797    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.911 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.911    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.025 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.025    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.139 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.139    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.253 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.253    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.410 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.027    46.437    alum/temp_out0[20]
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.329    46.766 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.766    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.299 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.299    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.416 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.416    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.533 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.533    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.650 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.650    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.767 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    47.767    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.884 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.884    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.001 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.001    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.118 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.118    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.275 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.263    49.538    alum/temp_out0[19]
    SLICE_X51Y3          LUT3 (Prop_lut3_I0_O)        0.332    49.870 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.870    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.420 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.420    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.534 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.534    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.648 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.648    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.762 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.762    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.876 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.876    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.990 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.990    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.104 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.104    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.218 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.218    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.375 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.879    52.255    alum/temp_out0[18]
    SLICE_X53Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    53.040 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.040    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.154 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.154    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.268 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.268    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.382 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.382    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.496 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.496    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.610 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.610    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.724 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.724    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.838 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.838    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.995 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.019    55.013    alum/temp_out0[17]
    SLICE_X54Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    55.813 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.813    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.930 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.930    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.047 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.047    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.164 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.164    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.281 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.281    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.398 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.398    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.515 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.515    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.632 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.632    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.789 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.171    57.960    alum/temp_out0[16]
    SLICE_X50Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    58.763 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.763    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.880 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.880    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.997 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.997    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.114 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.114    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.231 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.231    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.348 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.348    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.465 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.465    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.582 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.582    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.739 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.941    60.680    alum/temp_out0[15]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.012 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.012    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.562 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.562    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.676 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.676    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.790 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.790    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.904 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.904    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.018 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.018    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.132 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.132    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.246 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.246    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.360 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.360    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.517 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.924    63.441    alum/temp_out0[14]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    63.770 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.770    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.320 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.320    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.434 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.434    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.548 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.548    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.662 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.662    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.776 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.776    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.890 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.890    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.004 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.004    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.118 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.118    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.275 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.987    66.263    alum/temp_out0[13]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    66.592 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.592    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.142 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.142    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.256 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.256    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.370 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.370    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.484 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.484    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.598 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.598    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.712 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.712    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.826 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.826    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.940 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.940    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.097 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.862    68.958    alum/temp_out0[12]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.287 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.287    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.820 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.820    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.937 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    69.937    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.054 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.054    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.171 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.171    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.288 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.288    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.405 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.405    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.522 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.522    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.639 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.639    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.796 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.886    71.682    alum/temp_out0[11]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    72.014 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.014    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.564 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.564    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.678 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.678    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.792 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.792    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.906 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    72.906    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.020 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.020    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.134 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.134    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.248 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.248    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.362 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.362    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.519 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.864    74.383    alum/temp_out0[10]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    74.712 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    74.712    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.262 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.262    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.376 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.376    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.490 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.490    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.604 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.604    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.718 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.718    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.832 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.832    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.946 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.946    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.060 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.060    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.217 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.161    77.378    alum/temp_out0[9]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.178 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.178    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.295 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.295    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.412 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.412    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.529 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.529    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.646 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.646    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.763 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.763    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.880 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.880    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.997 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    78.997    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.154 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.926    80.080    alum/temp_out0[8]
    SLICE_X41Y7          LUT3 (Prop_lut3_I0_O)        0.332    80.412 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.412    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.962 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.962    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.076 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.076    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.190 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.190    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.304 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.304    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.418 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.917 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.976    82.894    alum/temp_out0[7]
    SLICE_X38Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.223 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.223    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.756 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.756    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.873 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.873    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.990 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.990    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.107 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.107    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.224 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.224    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.340 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.340    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.457 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.457    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.574 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.574    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.731 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.011    85.742    alum/temp_out0[6]
    SLICE_X37Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    86.530 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.530    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.644 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.644    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.872 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.872    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.986 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    86.986    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.100 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.100    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.214 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.214    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.328 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.328    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.485 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.082    88.568    alum/temp_out0[5]
    SLICE_X35Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.353 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.353    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.467 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.467    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.581 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.581    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.695 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.695    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.809 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.809    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.923 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    89.923    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.037 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.037    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.151 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.151    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.308 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.078    91.386    alum/temp_out0[4]
    SLICE_X36Y7          LUT3 (Prop_lut3_I0_O)        0.329    91.715 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.715    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.265 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.265    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.379 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.379    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.493 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.493    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.607 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.607    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.721 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.721    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.835 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.835    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.949 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    92.949    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.063 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.063    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.220 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.943    94.163    alum/temp_out0[3]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.329    94.492 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    94.492    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    95.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    95.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    95.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.886    96.882    alum/temp_out0[2]
    SLICE_X40Y7          LUT3 (Prop_lut3_I0_O)        0.329    97.211 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    97.211    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.761 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    97.761    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.875 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    97.875    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.989 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.989    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.103 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.103    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.217 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    98.217    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.331 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    98.331    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.445 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    98.445    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.559 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.559    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.716 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.133    99.850    alum/temp_out0[1]
    SLICE_X43Y7          LUT3 (Prop_lut3_I0_O)        0.329   100.179 r  alum/D_registers_q[7][0]_i_80/O
                         net (fo=1, routed)           0.000   100.179    alum/D_registers_q[7][0]_i_80_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   100.580 r  alum/D_registers_q_reg[7][0]_i_75/CO[3]
                         net (fo=1, routed)           0.000   100.580    alum/D_registers_q_reg[7][0]_i_75_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.694 r  alum/D_registers_q_reg[7][0]_i_70/CO[3]
                         net (fo=1, routed)           0.000   100.694    alum/D_registers_q_reg[7][0]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.808 r  alum/D_registers_q_reg[7][0]_i_65/CO[3]
                         net (fo=1, routed)           0.000   100.808    alum/D_registers_q_reg[7][0]_i_65_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.922 r  alum/D_registers_q_reg[7][0]_i_60/CO[3]
                         net (fo=1, routed)           0.000   100.922    alum/D_registers_q_reg[7][0]_i_60_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.036 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   101.036    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.150 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.150    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.264 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.264    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.378 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   101.378    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.535 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.450   101.985    sm/temp_out0[0]
    SLICE_X44Y17         LUT5 (Prop_lut5_I4_O)        0.329   102.314 r  sm/D_registers_q[7][0]_i_10/O
                         net (fo=1, routed)           0.465   102.779    sm/D_registers_q[7][0]_i_10_n_0
    SLICE_X44Y17         LUT4 (Prop_lut4_I1_O)        0.124   102.903 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=2, routed)           0.814   103.717    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124   103.841 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=20, routed)          1.208   105.050    sm/M_alum_out[0]
    SLICE_X37Y21         LUT3 (Prop_lut3_I1_O)        0.150   105.200 r  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.688   105.887    sm/D_states_q[2]_i_19_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I3_O)        0.326   106.213 r  sm/D_states_q[2]_i_6/O
                         net (fo=4, routed)           0.424   106.637    sm/D_states_q[2]_i_6_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.761 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000   106.761    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X37Y22         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.431   115.947    sm/clk
    SLICE_X37Y22         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259   116.206    
                         clock uncertainty           -0.035   116.171    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)        0.032   116.203    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.203    
                         arrival time                        -106.762    
  -------------------------------------------------------------------
                         slack                                  9.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.901%)  route 0.263ns (65.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.553     1.497    sr2/clk
    SLICE_X40Y28         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.263     1.901    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.901%)  route 0.263ns (65.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.553     1.497    sr2/clk
    SLICE_X40Y28         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.263     1.901    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.901%)  route 0.263ns (65.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.553     1.497    sr2/clk
    SLICE_X40Y28         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.263     1.901    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.901%)  route 0.263ns (65.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.553     1.497    sr2/clk
    SLICE_X40Y28         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.263     1.901    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.821     2.011    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X42Y28         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.511    
    SLICE_X42Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.821    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.557     1.501    forLoop_idx_0_809162294[3].cond_butt_dirs/sync/clk
    SLICE_X47Y31         FDRE                                         r  forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.698    forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X47Y31         FDRE                                         r  forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.825     2.015    forLoop_idx_0_809162294[3].cond_butt_dirs/sync/clk
    SLICE_X47Y31         FDRE                                         r  forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.075     1.576    forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.378%)  route 0.308ns (68.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.555     1.499    sr3/clk
    SLICE_X39Y30         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.308     1.948    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.822     2.012    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X38Y30         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.378%)  route 0.308ns (68.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.555     1.499    sr3/clk
    SLICE_X39Y30         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.308     1.948    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.822     2.012    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X38Y30         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.378%)  route 0.308ns (68.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.555     1.499    sr3/clk
    SLICE_X39Y30         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.308     1.948    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.822     2.012    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X38Y30         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.378%)  route 0.308ns (68.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.555     1.499    sr3/clk
    SLICE_X39Y30         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.308     1.948    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.822     2.012    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y30         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X38Y30         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.558     1.502    forLoop_idx_0_809162294[1].cond_butt_dirs/sync/clk
    SLICE_X48Y30         FDRE                                         r  forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.700    forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X48Y30         FDRE                                         r  forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.826     2.016    forLoop_idx_0_809162294[1].cond_butt_dirs/sync/clk
    SLICE_X48Y30         FDRE                                         r  forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X48Y30         FDRE (Hold_fdre_C_D)         0.071     1.573    forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y6    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y26   D_buff1_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X58Y26   D_buff1_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y3    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y7    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y10   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X64Y9    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y10   L_reg/D_registers_q_reg[0][13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y28   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y28   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y28   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y28   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y28   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y28   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y28   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y28   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y28   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y28   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y28   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y28   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y28   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y28   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y28   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y28   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y28   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y28   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y28   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y28   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.735ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.418ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.932ns (21.811%)  route 3.341ns (78.189%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.551     5.135    sm/clk
    SLICE_X39Y21         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         1.892     7.483    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.150     7.633 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.797     8.431    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.326     8.757 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.652     9.408    fifo_reset_cond/AS[0]
    SLICE_X36Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430   115.946    fifo_reset_cond/clk
    SLICE_X36Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.274   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y23         FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                106.418    

Slack (MET) :             106.418ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.932ns (21.811%)  route 3.341ns (78.189%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.551     5.135    sm/clk
    SLICE_X39Y21         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         1.892     7.483    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.150     7.633 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.797     8.431    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.326     8.757 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.652     9.408    fifo_reset_cond/AS[0]
    SLICE_X36Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430   115.946    fifo_reset_cond/clk
    SLICE_X36Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.274   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y23         FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                106.418    

Slack (MET) :             106.418ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.932ns (21.811%)  route 3.341ns (78.189%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.551     5.135    sm/clk
    SLICE_X39Y21         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         1.892     7.483    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.150     7.633 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.797     8.431    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.326     8.757 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.652     9.408    fifo_reset_cond/AS[0]
    SLICE_X36Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430   115.946    fifo_reset_cond/clk
    SLICE_X36Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.274   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y23         FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                106.418    

Slack (MET) :             106.418ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.932ns (21.811%)  route 3.341ns (78.189%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.551     5.135    sm/clk
    SLICE_X39Y21         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=115, routed)         1.892     7.483    sm/D_states_q_reg[1]_rep__0_0
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.150     7.633 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.797     8.431    sm/D_stage_q[3]_i_2_n_0
    SLICE_X41Y24         LUT6 (Prop_lut6_I4_O)        0.326     8.757 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.652     9.408    fifo_reset_cond/AS[0]
    SLICE_X36Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.430   115.946    fifo_reset_cond/clk
    SLICE_X36Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.274   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X36Y23         FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                106.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.550     1.494    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.141     1.635 f  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         0.231     1.866    sm/D_states_q[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.911 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.256     2.167    fifo_reset_cond/AS[0]
    SLICE_X36Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.817     2.007    fifo_reset_cond/clk
    SLICE_X36Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X36Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.432    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.550     1.494    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.141     1.635 f  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         0.231     1.866    sm/D_states_q[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.911 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.256     2.167    fifo_reset_cond/AS[0]
    SLICE_X36Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.817     2.007    fifo_reset_cond/clk
    SLICE_X36Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X36Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.432    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.550     1.494    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.141     1.635 f  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         0.231     1.866    sm/D_states_q[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.911 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.256     2.167    fifo_reset_cond/AS[0]
    SLICE_X36Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.817     2.007    fifo_reset_cond/clk
    SLICE_X36Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X36Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.432    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.186ns (27.628%)  route 0.487ns (72.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.550     1.494    sm/clk
    SLICE_X43Y24         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.141     1.635 f  sm/D_states_q_reg[4]/Q
                         net (fo=235, routed)         0.231     1.866    sm/D_states_q[4]
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.911 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.256     2.167    fifo_reset_cond/AS[0]
    SLICE_X36Y23         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.817     2.007    fifo_reset_cond/clk
    SLICE_X36Y23         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X36Y23         FDPE (Remov_fdpe_C_PRE)     -0.095     1.432    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.735    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.634ns  (logic 11.923ns (30.860%)  route 26.711ns (69.140%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.547     8.224    L_reg/M_sm_timer[12]
    SLICE_X47Y2          LUT2 (Prop_lut2_I0_O)        0.152     8.376 r  L_reg/L_550c8250_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.825     9.201    L_reg/L_550c8250_remainder0_carry_i_23__1_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I0_O)        0.326     9.527 f  L_reg/L_550c8250_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.810    10.337    L_reg/L_550c8250_remainder0_carry_i_18__1_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I1_O)        0.152    10.489 f  L_reg/L_550c8250_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    11.172    L_reg/L_550c8250_remainder0_carry_i_20__1_n_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.360    11.532 r  L_reg/L_550c8250_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    12.349    L_reg/L_550c8250_remainder0_carry_i_10__1_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.675 r  L_reg/L_550c8250_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.675    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.315 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_carry/O[3]
                         net (fo=1, routed)           0.724    14.039    L_reg/L_550c8250_remainder0_3[3]
    SLICE_X44Y2          LUT4 (Prop_lut4_I1_O)        0.306    14.345 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.642    15.987    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.124    16.111 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    16.544    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X39Y4          LUT5 (Prop_lut5_I3_O)        0.150    16.694 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.014    17.708    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I4_O)        0.352    18.060 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.941    19.001    L_reg/i__carry_i_19__3_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.354    19.355 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.993    20.348    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.674 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    21.145    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.652 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.652    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.766    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.005 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.040    23.045    L_reg/L_550c8250_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X41Y3          LUT5 (Prop_lut5_I1_O)        0.302    23.347 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    23.983    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.107 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    25.393    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.517 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.736    26.253    L_reg/i__carry_i_13__3_0
    SLICE_X41Y0          LUT5 (Prop_lut5_I0_O)        0.118    26.371 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.809    27.180    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I0_O)        0.326    27.506 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.844    28.350    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.154    28.504 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.004    29.508    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.327    29.835 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.835    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.385 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.385    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.499 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.499    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.812 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    31.437    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.306    31.743 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    32.035    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.159 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.672    32.831    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.955 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.578    33.533    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.657 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.161    34.818    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I1_O)        0.146    34.964 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.128    40.092    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    43.854 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    43.854    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.618ns  (logic 11.939ns (30.915%)  route 26.679ns (69.085%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.547     8.224    L_reg/M_sm_timer[12]
    SLICE_X47Y2          LUT2 (Prop_lut2_I0_O)        0.152     8.376 r  L_reg/L_550c8250_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.825     9.201    L_reg/L_550c8250_remainder0_carry_i_23__1_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I0_O)        0.326     9.527 f  L_reg/L_550c8250_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.810    10.337    L_reg/L_550c8250_remainder0_carry_i_18__1_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I1_O)        0.152    10.489 f  L_reg/L_550c8250_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    11.172    L_reg/L_550c8250_remainder0_carry_i_20__1_n_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.360    11.532 r  L_reg/L_550c8250_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    12.349    L_reg/L_550c8250_remainder0_carry_i_10__1_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.675 r  L_reg/L_550c8250_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.675    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.315 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_carry/O[3]
                         net (fo=1, routed)           0.724    14.039    L_reg/L_550c8250_remainder0_3[3]
    SLICE_X44Y2          LUT4 (Prop_lut4_I1_O)        0.306    14.345 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.642    15.987    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.124    16.111 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    16.544    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X39Y4          LUT5 (Prop_lut5_I3_O)        0.150    16.694 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.014    17.708    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I4_O)        0.352    18.060 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.941    19.001    L_reg/i__carry_i_19__3_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.354    19.355 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.993    20.348    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.674 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    21.145    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.652 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.652    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.766    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.005 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.040    23.045    L_reg/L_550c8250_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X41Y3          LUT5 (Prop_lut5_I1_O)        0.302    23.347 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    23.983    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.107 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    25.393    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.517 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.736    26.253    L_reg/i__carry_i_13__3_0
    SLICE_X41Y0          LUT5 (Prop_lut5_I0_O)        0.118    26.371 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.809    27.180    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I0_O)        0.326    27.506 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.844    28.350    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.154    28.504 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.004    29.508    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.327    29.835 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.835    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.385 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.385    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.499 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.499    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.812 f  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    31.437    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.306    31.743 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    32.035    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.159 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.672    32.831    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.955 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.578    33.533    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.657 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.153    34.810    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I0_O)        0.152    34.962 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.104    40.066    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    43.839 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.839    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.307ns  (logic 11.693ns (30.525%)  route 26.614ns (69.475%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.547     8.224    L_reg/M_sm_timer[12]
    SLICE_X47Y2          LUT2 (Prop_lut2_I0_O)        0.152     8.376 r  L_reg/L_550c8250_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.825     9.201    L_reg/L_550c8250_remainder0_carry_i_23__1_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I0_O)        0.326     9.527 f  L_reg/L_550c8250_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.810    10.337    L_reg/L_550c8250_remainder0_carry_i_18__1_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I1_O)        0.152    10.489 f  L_reg/L_550c8250_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    11.172    L_reg/L_550c8250_remainder0_carry_i_20__1_n_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.360    11.532 r  L_reg/L_550c8250_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    12.349    L_reg/L_550c8250_remainder0_carry_i_10__1_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.675 r  L_reg/L_550c8250_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.675    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.315 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_carry/O[3]
                         net (fo=1, routed)           0.724    14.039    L_reg/L_550c8250_remainder0_3[3]
    SLICE_X44Y2          LUT4 (Prop_lut4_I1_O)        0.306    14.345 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.642    15.987    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.124    16.111 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    16.544    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X39Y4          LUT5 (Prop_lut5_I3_O)        0.150    16.694 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.014    17.708    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I4_O)        0.352    18.060 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.941    19.001    L_reg/i__carry_i_19__3_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.354    19.355 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.993    20.348    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.674 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    21.145    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.652 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.652    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.766    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.005 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.040    23.045    L_reg/L_550c8250_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X41Y3          LUT5 (Prop_lut5_I1_O)        0.302    23.347 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    23.983    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.107 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    25.393    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.517 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.736    26.253    L_reg/i__carry_i_13__3_0
    SLICE_X41Y0          LUT5 (Prop_lut5_I0_O)        0.118    26.371 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.809    27.180    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I0_O)        0.326    27.506 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.844    28.350    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.154    28.504 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.004    29.508    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.327    29.835 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.835    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.385 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.385    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.499 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.499    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.812 f  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    31.437    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.306    31.743 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    32.035    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.159 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.648    32.807    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.931 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.609    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I3_O)        0.124    33.733 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.156    34.889    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I2_O)        0.124    35.013 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.959    39.972    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    43.528 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.528    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.978ns  (logic 11.682ns (30.760%)  route 26.296ns (69.240%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.547     8.224    L_reg/M_sm_timer[12]
    SLICE_X47Y2          LUT2 (Prop_lut2_I0_O)        0.152     8.376 r  L_reg/L_550c8250_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.825     9.201    L_reg/L_550c8250_remainder0_carry_i_23__1_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I0_O)        0.326     9.527 f  L_reg/L_550c8250_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.810    10.337    L_reg/L_550c8250_remainder0_carry_i_18__1_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I1_O)        0.152    10.489 f  L_reg/L_550c8250_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    11.172    L_reg/L_550c8250_remainder0_carry_i_20__1_n_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.360    11.532 r  L_reg/L_550c8250_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    12.349    L_reg/L_550c8250_remainder0_carry_i_10__1_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.675 r  L_reg/L_550c8250_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.675    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.315 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_carry/O[3]
                         net (fo=1, routed)           0.724    14.039    L_reg/L_550c8250_remainder0_3[3]
    SLICE_X44Y2          LUT4 (Prop_lut4_I1_O)        0.306    14.345 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.642    15.987    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.124    16.111 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    16.544    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X39Y4          LUT5 (Prop_lut5_I3_O)        0.150    16.694 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.014    17.708    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I4_O)        0.352    18.060 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.941    19.001    L_reg/i__carry_i_19__3_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.354    19.355 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.993    20.348    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.674 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    21.145    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.652 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.652    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.766    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.005 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.040    23.045    L_reg/L_550c8250_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X41Y3          LUT5 (Prop_lut5_I1_O)        0.302    23.347 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    23.983    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.107 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    25.393    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.517 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.736    26.253    L_reg/i__carry_i_13__3_0
    SLICE_X41Y0          LUT5 (Prop_lut5_I0_O)        0.118    26.371 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.809    27.180    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I0_O)        0.326    27.506 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.844    28.350    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.154    28.504 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.004    29.508    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.327    29.835 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.835    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.385 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.385    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.499 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.499    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.812 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    31.437    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.306    31.743 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    32.035    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.159 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.672    32.831    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.955 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.578    33.533    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.657 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.153    34.810    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I1_O)        0.124    34.934 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.720    39.654    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    43.198 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.198    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.730ns  (logic 11.691ns (30.987%)  route 26.039ns (69.013%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.547     8.224    L_reg/M_sm_timer[12]
    SLICE_X47Y2          LUT2 (Prop_lut2_I0_O)        0.152     8.376 r  L_reg/L_550c8250_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.825     9.201    L_reg/L_550c8250_remainder0_carry_i_23__1_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I0_O)        0.326     9.527 f  L_reg/L_550c8250_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.810    10.337    L_reg/L_550c8250_remainder0_carry_i_18__1_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I1_O)        0.152    10.489 f  L_reg/L_550c8250_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    11.172    L_reg/L_550c8250_remainder0_carry_i_20__1_n_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.360    11.532 r  L_reg/L_550c8250_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    12.349    L_reg/L_550c8250_remainder0_carry_i_10__1_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.675 r  L_reg/L_550c8250_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.675    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.315 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_carry/O[3]
                         net (fo=1, routed)           0.724    14.039    L_reg/L_550c8250_remainder0_3[3]
    SLICE_X44Y2          LUT4 (Prop_lut4_I1_O)        0.306    14.345 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.642    15.987    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.124    16.111 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    16.544    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X39Y4          LUT5 (Prop_lut5_I3_O)        0.150    16.694 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.014    17.708    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I4_O)        0.352    18.060 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.941    19.001    L_reg/i__carry_i_19__3_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.354    19.355 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.993    20.348    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.674 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    21.145    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.652 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.652    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.766    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.005 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.040    23.045    L_reg/L_550c8250_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X41Y3          LUT5 (Prop_lut5_I1_O)        0.302    23.347 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    23.983    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.107 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    25.393    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.517 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.736    26.253    L_reg/i__carry_i_13__3_0
    SLICE_X41Y0          LUT5 (Prop_lut5_I0_O)        0.118    26.371 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.809    27.180    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I0_O)        0.326    27.506 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.844    28.350    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.154    28.504 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.004    29.508    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.327    29.835 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.835    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.385 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.385    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.499 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.499    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.812 f  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    31.437    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.306    31.743 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    32.035    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.159 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.554    32.713    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.837 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.662    33.499    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.623 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.990    34.613    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X47Y2          LUT3 (Prop_lut3_I2_O)        0.124    34.737 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.660    39.397    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.950 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.950    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.667ns  (logic 11.689ns (31.032%)  route 25.978ns (68.968%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.547     8.224    L_reg/M_sm_timer[12]
    SLICE_X47Y2          LUT2 (Prop_lut2_I0_O)        0.152     8.376 r  L_reg/L_550c8250_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.825     9.201    L_reg/L_550c8250_remainder0_carry_i_23__1_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I0_O)        0.326     9.527 f  L_reg/L_550c8250_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.810    10.337    L_reg/L_550c8250_remainder0_carry_i_18__1_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I1_O)        0.152    10.489 f  L_reg/L_550c8250_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    11.172    L_reg/L_550c8250_remainder0_carry_i_20__1_n_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.360    11.532 r  L_reg/L_550c8250_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    12.349    L_reg/L_550c8250_remainder0_carry_i_10__1_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.675 r  L_reg/L_550c8250_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.675    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.315 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_carry/O[3]
                         net (fo=1, routed)           0.724    14.039    L_reg/L_550c8250_remainder0_3[3]
    SLICE_X44Y2          LUT4 (Prop_lut4_I1_O)        0.306    14.345 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.642    15.987    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.124    16.111 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    16.544    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X39Y4          LUT5 (Prop_lut5_I3_O)        0.150    16.694 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.014    17.708    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I4_O)        0.352    18.060 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.941    19.001    L_reg/i__carry_i_19__3_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.354    19.355 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.993    20.348    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.674 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    21.145    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.652 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.652    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.766    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.005 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.040    23.045    L_reg/L_550c8250_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X41Y3          LUT5 (Prop_lut5_I1_O)        0.302    23.347 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    23.983    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.107 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    25.393    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.517 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.736    26.253    L_reg/i__carry_i_13__3_0
    SLICE_X41Y0          LUT5 (Prop_lut5_I0_O)        0.118    26.371 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.809    27.180    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I0_O)        0.326    27.506 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.844    28.350    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.154    28.504 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.004    29.508    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.327    29.835 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.835    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.385 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.385    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.499 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.499    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.812 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    31.437    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.306    31.743 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    32.035    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.159 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.672    32.831    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I2_O)        0.124    32.955 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.578    33.533    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.657 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.161    34.818    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I0_O)        0.124    34.942 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.395    39.337    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.887 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.887    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.459ns  (logic 11.921ns (31.825%)  route 25.538ns (68.175%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.456     5.676 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          2.547     8.224    L_reg/M_sm_timer[12]
    SLICE_X47Y2          LUT2 (Prop_lut2_I0_O)        0.152     8.376 r  L_reg/L_550c8250_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.825     9.201    L_reg/L_550c8250_remainder0_carry_i_23__1_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I0_O)        0.326     9.527 f  L_reg/L_550c8250_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.810    10.337    L_reg/L_550c8250_remainder0_carry_i_18__1_n_0
    SLICE_X44Y1          LUT3 (Prop_lut3_I1_O)        0.152    10.489 f  L_reg/L_550c8250_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    11.172    L_reg/L_550c8250_remainder0_carry_i_20__1_n_0
    SLICE_X44Y1          LUT5 (Prop_lut5_I4_O)        0.360    11.532 r  L_reg/L_550c8250_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.817    12.349    L_reg/L_550c8250_remainder0_carry_i_10__1_n_0
    SLICE_X43Y1          LUT4 (Prop_lut4_I1_O)        0.326    12.675 r  L_reg/L_550c8250_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.675    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.315 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_carry/O[3]
                         net (fo=1, routed)           0.724    14.039    L_reg/L_550c8250_remainder0_3[3]
    SLICE_X44Y2          LUT4 (Prop_lut4_I1_O)        0.306    14.345 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.642    15.987    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.124    16.111 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.433    16.544    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X39Y4          LUT5 (Prop_lut5_I3_O)        0.150    16.694 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.014    17.708    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I4_O)        0.352    18.060 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.941    19.001    L_reg/i__carry_i_19__3_n_0
    SLICE_X37Y2          LUT3 (Prop_lut3_I0_O)        0.354    19.355 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.993    20.348    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.326    20.674 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    21.145    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.652 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.652    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.766 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.766    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.005 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.040    23.045    L_reg/L_550c8250_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X41Y3          LUT5 (Prop_lut5_I1_O)        0.302    23.347 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.636    23.983    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X41Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.107 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.286    25.393    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y0          LUT2 (Prop_lut2_I0_O)        0.124    25.517 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.736    26.253    L_reg/i__carry_i_13__3_0
    SLICE_X41Y0          LUT5 (Prop_lut5_I0_O)        0.118    26.371 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.809    27.180    L_reg/i__carry_i_23__3_n_0
    SLICE_X39Y0          LUT6 (Prop_lut6_I0_O)        0.326    27.506 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.844    28.350    L_reg/i__carry_i_13__3_n_0
    SLICE_X41Y0          LUT3 (Prop_lut3_I1_O)        0.154    28.504 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.004    29.508    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.327    29.835 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.835    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.385 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.385    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.499 r  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.499    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.812 f  timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    31.437    timerseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.306    31.743 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    32.035    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.159 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.648    32.807    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y0          LUT3 (Prop_lut3_I1_O)        0.124    32.931 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.678    33.609    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y0          LUT6 (Prop_lut6_I3_O)        0.124    33.733 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.156    34.889    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y2          LUT4 (Prop_lut4_I2_O)        0.153    35.042 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.883    38.925    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    42.680 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.680    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.677ns  (logic 11.748ns (32.927%)  route 23.930ns (67.073%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.209     6.820    L_reg/M_sm_pbc[8]
    SLICE_X59Y7          LUT2 (Prop_lut2_I0_O)        0.152     6.972 r  L_reg/L_550c8250_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.933     7.905    L_reg/L_550c8250_remainder0_carry_i_26__0_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I4_O)        0.326     8.231 f  L_reg/L_550c8250_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.039     9.270    L_reg/L_550c8250_remainder0_carry_i_13__0_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I1_O)        0.152     9.422 f  L_reg/L_550c8250_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.949    10.371    L_reg/L_550c8250_remainder0_carry_i_19__0_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.372    10.743 r  L_reg/L_550c8250_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.841    11.584    L_reg/L_550c8250_remainder0_carry_i_10__0_n_0
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.328    11.912 r  L_reg/L_550c8250_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.912    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.462 r  bseg_driver/decimal_renderer/L_550c8250_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.462    bseg_driver/decimal_renderer/L_550c8250_remainder0_carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.775 r  bseg_driver/decimal_renderer/L_550c8250_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.131    13.906    L_reg/L_550c8250_remainder0_1[7]
    SLICE_X63Y6          LUT5 (Prop_lut5_I2_O)        0.306    14.212 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.280    15.492    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X65Y5          LUT5 (Prop_lut5_I4_O)        0.152    15.644 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.175    16.819    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.354    17.173 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.951    18.124    L_reg/i__carry_i_19__1_n_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.478 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.028    19.506    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.832 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.467    20.299    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X62Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.806 r  bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.806    bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.920 r  bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.920    bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.159 f  bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.842    22.001    L_reg/L_550c8250_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X63Y4          LUT5 (Prop_lut5_I1_O)        0.302    22.303 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.736    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.124    22.860 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.785    23.645    L_reg/i__carry_i_14__0_0
    SLICE_X65Y2          LUT3 (Prop_lut3_I0_O)        0.118    23.763 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.813    24.576    L_reg/i__carry_i_25__1_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.326    24.902 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.400    26.302    L_reg/i__carry_i_14__0_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.426 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.812    27.238    L_reg/i__carry_i_13__1_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.388 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.800    28.187    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.513 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.513    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.091 f  bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.644    29.735    L_reg/bseg_OBUF[10]_inst_i_10_0[2]
    SLICE_X59Y3          LUT3 (Prop_lut3_I2_O)        0.327    30.062 f  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           1.182    31.244    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I2_O)        0.326    31.570 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.046    32.616    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124    32.740 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.315    34.055    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I2_O)        0.152    34.207 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.856    37.063    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.833 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.833    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.672ns  (logic 11.680ns (32.744%)  route 23.991ns (67.256%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.209     6.820    L_reg/M_sm_pbc[8]
    SLICE_X59Y7          LUT2 (Prop_lut2_I0_O)        0.152     6.972 r  L_reg/L_550c8250_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.933     7.905    L_reg/L_550c8250_remainder0_carry_i_26__0_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I4_O)        0.326     8.231 f  L_reg/L_550c8250_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.039     9.270    L_reg/L_550c8250_remainder0_carry_i_13__0_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I1_O)        0.152     9.422 f  L_reg/L_550c8250_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.949    10.371    L_reg/L_550c8250_remainder0_carry_i_19__0_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.372    10.743 r  L_reg/L_550c8250_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.841    11.584    L_reg/L_550c8250_remainder0_carry_i_10__0_n_0
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.328    11.912 r  L_reg/L_550c8250_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.912    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.462 r  bseg_driver/decimal_renderer/L_550c8250_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.462    bseg_driver/decimal_renderer/L_550c8250_remainder0_carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.775 r  bseg_driver/decimal_renderer/L_550c8250_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.131    13.906    L_reg/L_550c8250_remainder0_1[7]
    SLICE_X63Y6          LUT5 (Prop_lut5_I2_O)        0.306    14.212 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.280    15.492    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X65Y5          LUT5 (Prop_lut5_I4_O)        0.152    15.644 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.175    16.819    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.354    17.173 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.951    18.124    L_reg/i__carry_i_19__1_n_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.478 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.028    19.506    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.832 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.467    20.299    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X62Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.806 r  bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.806    bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.920 r  bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.920    bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.159 f  bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.842    22.001    L_reg/L_550c8250_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X63Y4          LUT5 (Prop_lut5_I1_O)        0.302    22.303 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.736    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.124    22.860 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.785    23.645    L_reg/i__carry_i_14__0_0
    SLICE_X65Y2          LUT3 (Prop_lut3_I0_O)        0.118    23.763 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.813    24.576    L_reg/i__carry_i_25__1_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.326    24.902 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.400    26.302    L_reg/i__carry_i_14__0_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.426 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.812    27.238    L_reg/i__carry_i_13__1_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.388 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.800    28.187    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.513 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.513    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.091 r  bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.644    29.735    L_reg/bseg_OBUF[10]_inst_i_10_0[2]
    SLICE_X59Y3          LUT3 (Prop_lut3_I2_O)        0.327    30.062 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           1.182    31.244    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I2_O)        0.326    31.570 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.035    32.605    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I4_O)        0.124    32.729 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.131    33.860    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I1_O)        0.153    34.013 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.112    37.126    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.827 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.827    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.643ns  (logic 11.464ns (32.163%)  route 24.179ns (67.837%))
  Logic Levels:           28  (CARRY4=6 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.209     6.820    L_reg/M_sm_pbc[8]
    SLICE_X59Y7          LUT2 (Prop_lut2_I0_O)        0.152     6.972 r  L_reg/L_550c8250_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.933     7.905    L_reg/L_550c8250_remainder0_carry_i_26__0_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I4_O)        0.326     8.231 f  L_reg/L_550c8250_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.039     9.270    L_reg/L_550c8250_remainder0_carry_i_13__0_n_0
    SLICE_X60Y7          LUT3 (Prop_lut3_I1_O)        0.152     9.422 f  L_reg/L_550c8250_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.949    10.371    L_reg/L_550c8250_remainder0_carry_i_19__0_n_0
    SLICE_X60Y6          LUT5 (Prop_lut5_I3_O)        0.372    10.743 r  L_reg/L_550c8250_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.841    11.584    L_reg/L_550c8250_remainder0_carry_i_10__0_n_0
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.328    11.912 r  L_reg/L_550c8250_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.912    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.462 r  bseg_driver/decimal_renderer/L_550c8250_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.462    bseg_driver/decimal_renderer/L_550c8250_remainder0_carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.775 r  bseg_driver/decimal_renderer/L_550c8250_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.131    13.906    L_reg/L_550c8250_remainder0_1[7]
    SLICE_X63Y6          LUT5 (Prop_lut5_I2_O)        0.306    14.212 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           1.280    15.492    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X65Y5          LUT5 (Prop_lut5_I4_O)        0.152    15.644 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.175    16.819    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.354    17.173 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.951    18.124    L_reg/i__carry_i_19__1_n_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.478 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.028    19.506    L_reg/i__carry_i_11__1_n_0
    SLICE_X62Y2          LUT2 (Prop_lut2_I1_O)        0.326    19.832 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.467    20.299    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X62Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.806 r  bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.806    bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.920 r  bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.920    bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.159 f  bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.842    22.001    L_reg/L_550c8250_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X63Y4          LUT5 (Prop_lut5_I1_O)        0.302    22.303 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.736    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.124    22.860 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.785    23.645    L_reg/i__carry_i_14__0_0
    SLICE_X65Y2          LUT3 (Prop_lut3_I0_O)        0.118    23.763 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.813    24.576    L_reg/i__carry_i_25__1_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I0_O)        0.326    24.902 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           1.400    26.302    L_reg/i__carry_i_14__0_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.426 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.812    27.238    L_reg/i__carry_i_13__1_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I1_O)        0.150    27.388 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.800    28.187    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.326    28.513 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.513    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.091 f  bseg_driver/decimal_renderer/L_550c8250_remainder0_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.644    29.735    L_reg/bseg_OBUF[10]_inst_i_10_0[2]
    SLICE_X59Y3          LUT3 (Prop_lut3_I2_O)        0.327    30.062 f  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           1.182    31.244    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I2_O)        0.326    31.570 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.046    32.616    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I3_O)        0.124    32.740 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.315    34.055    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I0_O)        0.124    34.179 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.105    37.285    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.799 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.799    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.350ns (62.812%)  route 0.799ns (37.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.581     1.525    display/clk
    SLICE_X58Y24         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.799     2.465    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.673 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.673    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.360ns (62.259%)  route 0.825ns (37.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.581     1.525    display/clk
    SLICE_X61Y24         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=8, routed)           0.825     2.490    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.219     3.710 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.710    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.383ns (62.215%)  route 0.840ns (37.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.581     1.525    display/clk
    SLICE_X59Y25         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.840     2.506    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.747 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.747    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.386ns (60.600%)  route 0.901ns (39.400%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.583     1.527    display/clk
    SLICE_X63Y23         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=10, routed)          0.901     2.569    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.813 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.813    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.369ns (58.415%)  route 0.974ns (41.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.583     1.527    display/clk
    SLICE_X63Y23         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=14, routed)          0.974     2.642    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.870 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.870    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.445ns (59.537%)  route 0.982ns (40.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.557     1.501    butt_cond/clk
    SLICE_X33Y63         FDRE                                         r  butt_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  butt_cond/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.723    butt_cond/D_ctr_q_reg[6]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  butt_cond/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.827    butt_cond/led_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.714    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.928 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.433ns  (logic 1.432ns (58.863%)  route 1.001ns (41.137%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.703 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.369     2.071    aseg_driver/ctr/S[1]
    SLICE_X65Y13         LUT2 (Prop_lut2_I0_O)        0.045     2.116 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.632     2.748    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.971 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.971    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.424ns (58.125%)  route 1.026ns (41.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.583     1.527    display/clk
    SLICE_X63Y23         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=12, routed)          1.026     2.681    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.296     3.977 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.977    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.502ns  (logic 1.433ns (57.279%)  route 1.069ns (42.721%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.594     1.538    bseg_driver/ctr/clk
    SLICE_X61Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.428     2.107    bseg_driver/ctr/S[0]
    SLICE_X65Y9          LUT2 (Prop_lut2_I0_O)        0.045     2.152 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.641     2.793    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     4.040 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.040    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.431ns (55.543%)  route 1.145ns (44.457%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.594     1.538    bseg_driver/ctr/clk
    SLICE_X61Y4          FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.426     2.105    bseg_driver/ctr/S[0]
    SLICE_X65Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.150 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.719     2.869    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     4.114 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.114    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.011ns  (logic 1.643ns (32.787%)  route 3.368ns (67.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.378     3.897    reset_cond/butt_reset_IBUF
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.021 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.990     5.011    reset_cond/M_reset_cond_in
    SLICE_X46Y11         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445     4.850    reset_cond/clk
    SLICE_X46Y11         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.939ns  (logic 1.643ns (33.265%)  route 3.296ns (66.735%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.378     3.897    reset_cond/butt_reset_IBUF
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.021 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.918     4.939    reset_cond/M_reset_cond_in
    SLICE_X36Y7          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.444     4.849    reset_cond/clk
    SLICE_X36Y7          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.831ns  (logic 1.643ns (34.008%)  route 3.188ns (65.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.378     3.897    reset_cond/butt_reset_IBUF
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.021 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.810     4.831    reset_cond/M_reset_cond_in
    SLICE_X39Y3          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445     4.850    reset_cond/clk
    SLICE_X39Y3          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.831ns  (logic 1.643ns (34.008%)  route 3.188ns (65.992%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.378     3.897    reset_cond/butt_reset_IBUF
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.124     4.021 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.810     4.831    reset_cond/M_reset_cond_in
    SLICE_X39Y3          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.445     4.850    reset_cond/clk
    SLICE_X39Y3          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.496ns  (logic 1.653ns (36.770%)  route 2.843ns (63.230%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.843     4.372    forLoop_idx_0_809162294[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X47Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.496 r  forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.496    forLoop_idx_0_809162294[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X47Y31         FDRE                                         r  forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.438     4.843    forLoop_idx_0_809162294[3].cond_butt_dirs/sync/clk
    SLICE_X47Y31         FDRE                                         r  forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_809162294[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.459ns  (logic 1.630ns (36.560%)  route 2.829ns (63.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.829     4.335    forLoop_idx_0_809162294[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.459 r  forLoop_idx_0_809162294[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.459    forLoop_idx_0_809162294[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X50Y28         FDRE                                         r  forLoop_idx_0_809162294[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.440     4.845    forLoop_idx_0_809162294[0].cond_butt_dirs/sync/clk
    SLICE_X50Y28         FDRE                                         r  forLoop_idx_0_809162294[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.448ns  (logic 1.624ns (36.519%)  route 2.823ns (63.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.823     4.324    forLoop_idx_0_809162294[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X48Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.448 r  forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.448    forLoop_idx_0_809162294[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X48Y30         FDRE                                         r  forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.440     4.845    forLoop_idx_0_809162294[1].cond_butt_dirs/sync/clk
    SLICE_X48Y30         FDRE                                         r  forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_790514349[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.374ns  (logic 1.640ns (37.493%)  route 2.734ns (62.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.734     4.250    forLoop_idx_0_790514349[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X48Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.374 r  forLoop_idx_0_790514349[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.374    forLoop_idx_0_790514349[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X48Y30         FDRE                                         r  forLoop_idx_0_790514349[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.440     4.845    forLoop_idx_0_790514349[0].cond_butt_sel_desel/sync/clk
    SLICE_X48Y30         FDRE                                         r  forLoop_idx_0_790514349[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.194ns  (logic 1.641ns (39.140%)  route 2.552ns (60.860%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.552     4.070    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.124     4.194 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.194    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.446     4.851    cond_butt_next_play/sync/clk
    SLICE_X28Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_809162294[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.133ns  (logic 1.658ns (40.125%)  route 2.475ns (59.875%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.475     4.009    forLoop_idx_0_809162294[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.133 r  forLoop_idx_0_809162294[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.133    forLoop_idx_0_809162294[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X38Y32         FDRE                                         r  forLoop_idx_0_809162294[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         1.437     4.842    forLoop_idx_0_809162294[2].cond_butt_dirs/sync/clk
    SLICE_X38Y32         FDRE                                         r  forLoop_idx_0_809162294[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_790514349[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.327ns (24.913%)  route 0.986ns (75.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.986     1.268    forLoop_idx_0_790514349[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.313 r  forLoop_idx_0_790514349[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.313    forLoop_idx_0_790514349[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X32Y27         FDRE                                         r  forLoop_idx_0_790514349[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.819     2.009    forLoop_idx_0_790514349[1].cond_butt_sel_desel/sync/clk
    SLICE_X32Y27         FDRE                                         r  forLoop_idx_0_790514349[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.824     2.014    butt_cond/sync/clk
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_809162294[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.347ns (23.821%)  route 1.109ns (76.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.109     1.410    forLoop_idx_0_809162294[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X38Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.455 r  forLoop_idx_0_809162294[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.455    forLoop_idx_0_809162294[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X38Y32         FDRE                                         r  forLoop_idx_0_809162294[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.824     2.014    forLoop_idx_0_809162294[2].cond_butt_dirs/sync/clk
    SLICE_X38Y32         FDRE                                         r  forLoop_idx_0_809162294[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.459ns  (logic 0.330ns (22.608%)  route 1.129ns (77.392%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.414    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.459 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.459    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    cond_butt_next_play/sync/clk
    SLICE_X28Y8          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_790514349[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.329ns (20.745%)  route 1.255ns (79.255%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.255     1.539    forLoop_idx_0_790514349[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X48Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.584 r  forLoop_idx_0_790514349[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.584    forLoop_idx_0_790514349[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X48Y30         FDRE                                         r  forLoop_idx_0_790514349[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.826     2.016    forLoop_idx_0_790514349[0].cond_butt_sel_desel/sync/clk
    SLICE_X48Y30         FDRE                                         r  forLoop_idx_0_790514349[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.585ns  (logic 0.341ns (21.540%)  route 1.244ns (78.460%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.244     1.540    forLoop_idx_0_809162294[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X47Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.585 r  forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.585    forLoop_idx_0_809162294[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X47Y31         FDRE                                         r  forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.825     2.015    forLoop_idx_0_809162294[3].cond_butt_dirs/sync/clk
    SLICE_X47Y31         FDRE                                         r  forLoop_idx_0_809162294[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.595ns  (logic 0.313ns (19.611%)  route 1.282ns (80.389%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.282     1.550    forLoop_idx_0_809162294[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X48Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.595 r  forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.595    forLoop_idx_0_809162294[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X48Y30         FDRE                                         r  forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.826     2.016    forLoop_idx_0_809162294[1].cond_butt_dirs/sync/clk
    SLICE_X48Y30         FDRE                                         r  forLoop_idx_0_809162294[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_809162294[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.319ns (19.832%)  route 1.289ns (80.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.289     1.563    forLoop_idx_0_809162294[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.608 r  forLoop_idx_0_809162294[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.608    forLoop_idx_0_809162294[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X50Y28         FDRE                                         r  forLoop_idx_0_809162294[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.825     2.015    forLoop_idx_0_809162294[0].cond_butt_dirs/sync/clk
    SLICE_X50Y28         FDRE                                         r  forLoop_idx_0_809162294[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.683ns  (logic 0.331ns (19.683%)  route 1.352ns (80.317%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.042     1.329    reset_cond/butt_reset_IBUF
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.374 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.310     1.683    reset_cond/M_reset_cond_in
    SLICE_X39Y3          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    reset_cond/clk
    SLICE_X39Y3          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.683ns  (logic 0.331ns (19.683%)  route 1.352ns (80.317%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.042     1.329    reset_cond/butt_reset_IBUF
    SLICE_X28Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.374 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.310     1.683    reset_cond/M_reset_cond_in
    SLICE_X39Y3          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=569, routed)         0.832     2.022    reset_cond/clk
    SLICE_X39Y3          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





