{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542878030510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542878030510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 22 16:13:50 2018 " "Processing started: Thu Nov 22 16:13:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542878030510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542878030510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau4 -c cau4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau4 -c cau4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542878030510 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542878031560 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cau4.v(19) " "Verilog HDL information at cau4.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1542878031658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau4.v 3 3 " "Found 3 design units, including 3 entities, in source file cau4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau4 " "Found entity 1: cau4" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542878031659 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu " "Found entity 2: alu" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542878031659 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder " "Found entity 3: decoder" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542878031659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542878031659 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau4.v(7) " "Verilog HDL Instantiation warning at cau4.v(7): instance has no name" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1542878031660 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau4.v(8) " "Verilog HDL Instantiation warning at cau4.v(8): instance has no name" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1542878031661 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau4.v(9) " "Verilog HDL Instantiation warning at cau4.v(9): instance has no name" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1542878031661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau4 " "Elaborating entity \"cau4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542878031705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:comb_19 " "Elaborating entity \"alu\" for hierarchy \"alu:comb_19\"" {  } { { "cau4.v" "comb_19" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542878031733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cau4.v(29) " "Verilog HDL assignment warning at cau4.v(29): truncated value with size 32 to match size of target (8)" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542878031735 "|cau4|alu:comb_19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cau4.v(31) " "Verilog HDL assignment warning at cau4.v(31): truncated value with size 32 to match size of target (8)" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542878031736 "|cau4|alu:comb_19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cau4.v(33) " "Verilog HDL assignment warning at cau4.v(33): truncated value with size 32 to match size of target (8)" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542878031736 "|cau4|alu:comb_19"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cau4.v(34) " "Verilog HDL assignment warning at cau4.v(34): truncated value with size 32 to match size of target (8)" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1542878031736 "|cau4|alu:comb_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:comb_20 " "Elaborating entity \"decoder\" for hierarchy \"decoder:comb_20\"" {  } { { "cau4.v" "comb_20" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542878031756 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1542878032240 "|cau4|HEX1[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1542878032240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/output_files/cau4.map.smsg " "Generated suppressed messages file E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/output_files/cau4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1542878032346 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542878032546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542878032546 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai08/cau4/cau4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542878032786 "|cau4|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1542878032786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542878032786 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542878032786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542878032786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542878032786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542878032840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 22 16:13:52 2018 " "Processing ended: Thu Nov 22 16:13:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542878032840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542878032840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542878032840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542878032840 ""}
