 
        -delay max
        -nets

 * Some/all delay information is back-annotated.


  Startpoint: u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded_reg_12_
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch
            (gating element for clock FCLK)
  Path Group: FCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_1/u_iop_gpio/reg_inttype_padded[12] (net)     4    0.020        0.000      2.725 f
  u_ahb_gpio_1/u_iop_gpio/N304 (net)            1        0.010               0.000      3.846 f
  u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_last_datain_reg_0/EN (net)    0.010    0.000     3.846 f
  data arrival time                                                                     3.846

  clock FCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.595     20.605
  data required time                                                                   20.605
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.605
  data arrival time                                                                    -3.846
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.760


  Startpoint: u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded_reg_0_
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/latch
            (gating element for clock FCLK)
  Path Group: FCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_0/u_iop_gpio/reg_inttype_padded[0] (net)     4    0.019         0.000      2.719 f
  u_ahb_gpio_0/u_iop_gpio/N295 (net)            1        0.008               0.000      3.814 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_last_datain_reg_0/EN (net)    0.008    0.000     3.814 f
  data arrival time                                                                     3.814

  clock FCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.580     20.620
  data required time                                                                   20.620
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.620
  data arrival time                                                                    -3.814
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.806


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/net14230 (net)     2    0.019     0.000     15.080 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dqcl85_reg/EN (net)    0.043    0.000   16.846 f
  data arrival time                                                                    16.847

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.659     20.541
  data required time                                                                   20.541
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.541
  data arrival time                                                                   -16.847
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           3.694


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/net14230 (net)     2    0.019     0.000     15.080 f
  u_cortexm0integration/u_cortexm0/u_logic/net14267 (net)     1    0.004     0.000     16.185 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Pe4l85_reg_0/EN (net)    0.004    0.000   16.185 f
  data arrival time                                                                    16.185

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.493     20.707
  data required time                                                                   20.707
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.707
  data arrival time                                                                   -16.185
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           4.522


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (net)     4    0.048    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (net)       0.048               0.000     10.108 f
  u_cortexm0integration/HADDR[27] (net)                  0.048               0.000     10.108 f
  n528 (net)                                             0.048               0.000     10.108 f
  u_addr_decode/haddr[27] (net)                          0.048               0.000     10.108 f
  u_addr_decode/apbsys_hsel (net)               3        0.053               0.000     12.300 r
  apbsys_hsel (net)                                      0.053               0.000     12.300 r
  u_apb_subsystem/HSEL (net)                             0.053               0.000     12.300 r
  u_apb_subsystem/u_ahb_to_apb/HSEL (net)                0.053               0.000     12.300 r
  u_apb_subsystem/u_ahb_to_apb/apb_select (net)     3    0.018               0.000     13.149 r
  u_apb_subsystem/u_ahb_to_apb/clk_gate_wr_reg_reg_0/EN (net)    0.018       0.000     13.149 r
  data arrival time                                                                    13.150

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.516     20.684
  data required time                                                                   20.684
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.684
  data arrival time                                                                   -13.150
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           7.535


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
  Endpoint: u_system_rom_table/clk_gate_haddr_reg_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[13] (net)     6    0.069    0.000   10.242 f
  u_cortexm0integration/u_cortexm0/HADDR[13] (net)       0.069               0.000     10.242 f
  u_cortexm0integration/HADDR[13] (net)                  0.069               0.000     10.242 f
  n542 (net)                                             0.069               0.000     10.242 f
  u_addr_decode/haddr[13] (net)                          0.069               0.000     10.242 f
  u_addr_decode/sysrom_hsel (net)               3        0.057               0.000     12.220 r
  sysrom_hsel (net)                                      0.057               0.000     12.220 r
  u_system_rom_table/HSEL (net)                          0.057               0.000     12.220 r
  u_system_rom_table/clk_gate_haddr_reg_reg_1/EN (net)    0.006              0.000     12.522 r
  data arrival time                                                                    12.522

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.396     20.804
  data required time                                                                   20.804
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.804
  data arrival time                                                                   -12.522
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           8.282


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (net)     4    0.048    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (net)       0.048               0.000     10.108 f
  u_cortexm0integration/HADDR[27] (net)                  0.048               0.000     10.108 f
  n528 (net)                                             0.048               0.000     10.108 f
  u_addr_decode/haddr[27] (net)                          0.048               0.000     10.108 f
  u_addr_decode/sysctrl_hsel (net)              2        0.047               0.000     12.145 r
  sysctrl_hsel (net)                                     0.047               0.000     12.145 r
  u_cmsdk_mcu_sysctrl/HSEL (net)                         0.047               0.000     12.145 r
  u_cmsdk_mcu_sysctrl/clk_gate_reg_addr_reg_1/EN (net)    0.009              0.000     12.501 r
  data arrival time                                                                    12.501

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.404     20.796
  data required time                                                                   20.796
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.796
  data arrival time                                                                   -12.501
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           8.294


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.053     0.000      7.908 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ml6l85_reg/EN (net)    0.025    0.000    9.519 r
  data arrival time                                                                     9.520

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.536     20.664
  data required time                                                                   20.664
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.664
  data arrival time                                                                    -9.520
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          11.145


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dunl85_reg_0/EN (net)    0.071    0.000    8.862 r
  data arrival time                                                                     8.862

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.607     20.593
  data required time                                                                   20.593
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.593
  data arrival time                                                                    -8.862
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          11.731


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ca7m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Ca7m85_reg/EN (net)    0.046    0.000    8.678 r
  data arrival time                                                                     8.679

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.595     20.605
  data required time                                                                   20.605
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.605
  data arrival time                                                                    -8.679
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          11.926


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_T68l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_T68l85_reg/EN (net)    0.011    0.000    8.664 r
  data arrival time                                                                     8.665

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.478     20.722
  data required time                                                                   20.722
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.722
  data arrival time                                                                    -8.665
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.058


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ryrl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Ryrl85_reg/EN (net)    0.010    0.000    8.643 r
  data arrival time                                                                     8.644

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.468     20.732
  data required time                                                                   20.732
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.732
  data arrival time                                                                    -8.644
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.088


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rb7m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.009       0.000      2.713 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Rb7m85_reg/EN (net)    0.005    0.000    8.603 r
  data arrival time                                                                     8.603

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.434     20.766
  data required time                                                                   20.766
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.766
  data arrival time                                                                    -8.603
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.164


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J07m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.009       0.000      2.713 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_J07m85_reg/EN (net)    0.004    0.000    8.588 r
  data arrival time                                                                     8.588

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.428     20.772
  data required time                                                                   20.772
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.772
  data arrival time                                                                    -8.588
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.183


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/Swe775 (net)     1    0.014       0.000      8.442 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Q95l85_reg_0/EN (net)    0.014    0.000    8.442 r
  data arrival time                                                                     8.442

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.535     20.665
  data required time                                                                   20.665
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.665
  data arrival time                                                                    -8.442
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.223


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N87m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_N87m85_reg/EN (net)    0.011    0.000    8.430 f
  data arrival time                                                                     8.430

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.463     20.737
  data required time                                                                   20.737
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.737
  data arrival time                                                                    -8.430
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.307


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_I88l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_I88l85_reg/EN (net)    0.009    0.000    8.355 r
  data arrival time                                                                     8.355

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.477     20.723
  data required time                                                                   20.723
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.723
  data arrival time                                                                    -8.355
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.367


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Sxhl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Sxhl85_reg/EN (net)    0.011    0.000    8.349 r
  data arrival time                                                                     8.349

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.476     20.724
  data required time                                                                   20.724
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.724
  data arrival time                                                                    -8.349
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.375


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Qugl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Qugl85_reg/EN (net)    0.016    0.000    8.323 r
  data arrival time                                                                     8.323

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.448     20.752
  data required time                                                                   20.752
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.752
  data arrival time                                                                    -8.323
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.429


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ps5l85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  u_cortexm0integration/HREADY (net)                     0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (net)          0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)    0.092           0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Ps5l85_reg/EN (net)    0.024    0.000    8.251 r
  data arrival time                                                                     8.252

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.506     20.694
  data required time                                                                   20.694
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.694
  data arrival time                                                                    -8.252
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.442


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mdgl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  u_cortexm0integration/HREADY (net)                     0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (net)          0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)    0.092           0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Mdgl85_reg/EN (net)    0.018    0.000    8.193 r
  data arrival time                                                                     8.194

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.524     20.676
  data required time                                                                   20.676
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.676
  data arrival time                                                                    -8.194
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.483


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_H0ql85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_H0ql85_reg/EN (net)    0.004    0.000    8.255 r
  data arrival time                                                                     8.255

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.447     20.753
  data required time                                                                   20.753
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.753
  data arrival time                                                                    -8.255
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.498


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Afgl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  u_cortexm0integration/HREADY (net)                     0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (net)          0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)    0.092           0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Afgl85_reg/EN (net)    0.017    0.000    8.171 r
  data arrival time                                                                     8.172

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.520     20.680
  data required time                                                                   20.680
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.680
  data arrival time                                                                    -8.172
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.508


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_J3rl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_J3rl85_reg/EN (net)    0.008    0.000    8.218 r
  data arrival time                                                                     8.218

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.463     20.737
  data required time                                                                   20.737
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.737
  data arrival time                                                                    -8.218
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.519


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Fxol85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Fxol85_reg/EN (net)    0.007    0.000    8.172 r
  data arrival time                                                                     8.172

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.455     20.745
  data required time                                                                   20.745
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.745
  data arrival time                                                                    -8.172
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.573


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_N3nl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_N3nl85_reg/EN (net)    0.005    0.000    8.157 r
  data arrival time                                                                     8.157

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.444     20.756
  data required time                                                                   20.756
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.756
  data arrival time                                                                    -8.157
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.599


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Va6l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Znll85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/X5p675 (net)     1    0.010       0.000      2.661 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_0_clk_gate_Znll85_reg/EN (net)    0.004    0.000    8.146 r
  data arrival time                                                                     8.146

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.441     20.759
  data required time                                                                   20.759
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.759
  data arrival time                                                                    -8.146
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.613


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_X98l85_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  u_cortexm0integration/HREADY (net)                     0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (net)          0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)    0.092           0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_X98l85_reg_1/EN (net)    0.010    0.000    7.992 r
  data arrival time                                                                     7.992

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.492     20.708
  data required time                                                                   20.708
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.708
  data arrival time                                                                    -7.992
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.716


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Bktl85_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  u_cortexm0integration/HREADY (net)                     0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (net)          0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)    0.092           0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_clk_gate_Bktl85_reg_1/EN (net)    0.032    0.000    7.389 r
  data arrival time                                                                     7.390

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.466     20.734
  data required time                                                                   20.734
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.734
  data arrival time                                                                    -7.390
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.344


  Startpoint: u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (net)     6       0.036               0.000      2.830 f
  u_ahb_gpio_1/IOADDR[8] (net)                           0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (net)                0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_5/EN (net)    0.007    0.000    7.267 r
  data arrival time                                                                     7.267

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.513     20.687
  data required time                                                                   20.687
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.687
  data arrival time                                                                    -7.267
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.419


  Startpoint: u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (net)     6       0.036               0.000      2.830 f
  u_ahb_gpio_1/IOADDR[8] (net)                           0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (net)                0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_6/EN (net)    0.004    0.000    7.271 r
  data arrival time                                                                     7.271

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.505     20.695
  data required time                                                                   20.695
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.695
  data arrival time                                                                    -7.271
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.425


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Xedl85_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  u_cortexm0integration/HREADY (net)                     0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/HREADY (net)          0.092               0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/hready_i (net)    0.092           0.000      5.522 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Xedl85_reg_0/EN (net)    0.006    0.000    7.241 r
  data arrival time                                                                     7.241

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.409     20.791
  data required time                                                                   20.791
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.791
  data arrival time                                                                    -7.241
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.550


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qxfl85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y17m85_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Y17m85_reg_1/EN (net)    0.018    0.000    7.091 f
  data arrival time                                                                     7.092

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.520     20.680
  data required time                                                                   20.680
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.680
  data arrival time                                                                    -7.092
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.588


  Startpoint: u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (net)     6       0.036               0.000      2.830 f
  u_ahb_gpio_1/IOADDR[8] (net)                           0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (net)                0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_inttype_padded_reg_1/EN (net)    0.013    0.000    6.566 r
  data arrival time                                                                     6.566

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.529     20.671
  data required time                                                                   20.671
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.671
  data arrival time                                                                    -6.566
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.105


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
  Endpoint: clk_gate_reg_byte_strobe_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  n907 (net)                                    8        0.054               0.000      5.996 r
  clk_gate_reg_byte_strobe_reg/EN (net)                  0.054               0.000      5.996 r
  data arrival time                                                                     5.996

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                0.800     20.800
  clock uncertainty                                                         -0.200     20.600
  clock gating setup time                                                   -0.447     20.153
  data required time                                                                   20.153
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.153
  data arrival time                                                                    -5.996
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.157


  Startpoint: u_ahb_gpio_1/u_ahb_to_gpio/IOADDR_reg_8_
  Endpoint: u_ahb_gpio_1/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_1/u_ahb_to_gpio/IOADDR[8] (net)     6       0.036               0.000      2.830 f
  u_ahb_gpio_1/IOADDR[8] (net)                           0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/IOADDR[8] (net)                0.036               0.000      2.830 f
  u_ahb_gpio_1/u_iop_gpio/clk_gate_ml_clk_gate_reg_inten_padded_reg_1/EN (net)    0.004    0.000    6.452 r
  data arrival time                                                                     6.452

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.514     20.686
  data required time                                                                   20.686
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.686
  data arrival time                                                                    -6.452
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.234


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/u_ahb_to_apb/clk_gate_rwdata_reg_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/u_ahb_to_apb/N80 (net)        1        0.005               0.000      6.344 r
  u_apb_subsystem/u_ahb_to_apb/clk_gate_rwdata_reg_reg_0/EN (net)    0.005    0.000     6.344 r
  data arrival time                                                                     6.344

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.434     20.766
  data required time                                                                   20.766
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.766
  data arrival time                                                                    -6.344
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.422


  Startpoint: u_ahb_slave_mux_sys_bus/reg_hsel_reg_4_
  Endpoint: clk_gate_reg_byte_strobe_reg_0/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_slave_mux_sys_bus/reg_hsel[4] (net)    23        0.093               0.000      3.190 f
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000      5.522 r
  n592 (net)                                             0.092               0.000      5.522 r
  n907 (net)                                    8        0.054               0.000      5.996 r
  clk_gate_reg_byte_strobe_reg_0/EN (net)                0.054               0.000      5.996 r
  data arrival time                                                                     5.996

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  clock gating setup time                                                   -0.447     21.353
  data required time                                                                   21.353
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.353
  data arrival time                                                                    -5.996
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.357


  Startpoint: u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inttype_padded_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11] (net)     4      0.019               0.000      2.722 f
  u_ahb_gpio_0/IOADDR[11] (net)                          0.019               0.000      2.722 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[11] (net)               0.019               0.000      2.722 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_inttype_padded_reg_1/EN (net)    0.005    0.000    5.171 r
  data arrival time                                                                     5.171

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.498     20.702
  data required time                                                                   20.702
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.702
  data arrival time                                                                    -5.171
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.531


  Startpoint: u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_11_
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_inten_padded_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[11] (net)     4      0.019               0.000      2.722 f
  u_ahb_gpio_0/IOADDR[11] (net)                          0.019               0.000      2.722 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[11] (net)               0.019               0.000      2.722 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_inten_padded_reg_1/EN (net)    0.003    0.000    5.109 r
  data arrival time                                                                     5.109

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.491     20.709
  data required time                                                                   20.709
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.709
  data arrival time                                                                    -5.109
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.600


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Zcvl85_reg_1/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ycr675 (net)     6    0.027       0.000      2.772 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Zcvl85_reg_1/EN (net)    0.133    0.000    4.908 r
  data arrival time                                                                     4.910

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.644     20.556
  data required time                                                                   20.556
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.556
  data arrival time                                                                    -4.910
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.646


  Startpoint: u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_6/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6] (net)     4       0.027               0.000      2.774 f
  u_ahb_gpio_0/IOADDR[6] (net)                           0.027               0.000      2.774 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[6] (net)                0.027               0.000      2.774 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_6/EN (net)    0.005    0.000    4.968 f
  data arrival time                                                                     4.968

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.523     20.677
  data required time                                                                   20.677
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.677
  data arrival time                                                                    -4.968
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.709


  Startpoint: u_ahb_gpio_0/u_ahb_to_gpio/IOADDR_reg_6_
  Endpoint: u_ahb_gpio_0/u_iop_gpio/clk_gate_reg_dout_padded_reg_5/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_ahb_gpio_0/u_ahb_to_gpio/IOADDR[6] (net)     4       0.027               0.000      2.774 f
  u_ahb_gpio_0/IOADDR[6] (net)                           0.027               0.000      2.774 f
  u_ahb_gpio_0/u_iop_gpio/IOADDR[6] (net)                0.027               0.000      2.774 f
  u_ahb_gpio_0/u_iop_gpio/clk_gate_ml_clk_gate_reg_dout_padded_reg_5/EN (net)    0.004    0.000    4.961 f
  data arrival time                                                                     4.961

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.506     20.694
  data required time                                                                   20.694
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.694
  data arrival time                                                                    -4.961
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.733


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Izwl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ycr675 (net)     6    0.027       0.000      2.772 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Izwl85_reg/EN (net)    0.011    0.000    4.884 r
  data arrival time                                                                     4.884

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.487     20.713
  data required time                                                                   20.713
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.713
  data arrival time                                                                    -4.884
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.829


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_E9wl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ker675 (net)     8    0.041       0.000      2.881 r
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_E9wl85_reg/EN (net)    0.010    0.000    4.885 r
  data arrival time                                                                     4.885

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.482     20.718
  data required time                                                                   20.718
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.718
  data arrival time                                                                    -4.885
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.833


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rn0m85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ker675 (net)     8    0.040       0.000      2.856 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Rn0m85_reg/EN (net)    0.010    0.000    4.821 r
  data arrival time                                                                     4.821

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.440     20.760
  data required time                                                                   20.760
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.760
  data arrival time                                                                    -4.821
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.939


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Ocxl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ker675 (net)     8    0.040       0.000      2.856 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Ocxl85_reg/EN (net)    0.019    0.000    4.703 r
  data arrival time                                                                     4.703

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.517     20.683
  data required time                                                                   20.683
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.683
  data arrival time                                                                    -4.703
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.980


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/L2dl85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Dmwl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ycr675 (net)     6    0.027       0.000      2.772 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Dmwl85_reg/EN (net)    0.008    0.000    4.654 r
  data arrival time                                                                     4.654

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.467     20.733
  data required time                                                                   20.733
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.733
  data arrival time                                                                    -4.654
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.079


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Zgul85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Upxl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mbr675 (net)     4    0.013       0.000      2.517 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Upxl85_reg/EN (net)    0.011    0.000    4.572 r
  data arrival time                                                                     4.572

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.487     20.713
  data required time                                                                   20.713
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.713
  data arrival time                                                                    -4.572
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.141


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Zgul85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Tuzl85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mbr675 (net)     4    0.013       0.000      2.517 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_Tuzl85_reg/EN (net)    0.011    0.000    4.547 r
  data arrival time                                                                     4.548

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.492     20.708
  data required time                                                                   20.708
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.708
  data arrival time                                                                    -4.548
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.160


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Ih3l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_F9ul85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Ker675 (net)     8    0.040       0.000      2.856 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_2_clk_gate_F9ul85_reg/EN (net)    0.007    0.000    4.551 r
  data arrival time                                                                     4.551

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.461     20.739
  data required time                                                                   20.739
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.739
  data arrival time                                                                    -4.551
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.187


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Zgul85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/clk_gate_Mgel85_reg/latch
            (gating element for clock HCLK)
  Path Group: HCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mbr675 (net)     4    0.013       0.000      2.517 f
  u_cortexm0integration/u_cortexm0/u_logic/clk_gate_ml_1_clk_gate_Mgel85_reg/EN (net)    0.011    0.000    4.509 r
  data arrival time                                                                     4.509

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.487     20.713
  data required time                                                                   20.713
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.713
  data arrival time                                                                    -4.509
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.204


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Q7tl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  data arrival time                                                                    19.726

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.726
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.255


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/O4tl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  data arrival time                                                                    19.726

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.726
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Qnsl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  data arrival time                                                                    19.726

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.726
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Yzsl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  data arrival time                                                                    19.726

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.726
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Sqsl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  data arrival time                                                                    19.726

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.726
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Epsl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  data arrival time                                                                    19.725

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.725
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/M1tl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  data arrival time                                                                    19.725

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.725
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Gssl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  data arrival time                                                                    19.725

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.725
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/A3tl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  data arrival time                                                                    19.725

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.725
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.256


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Kysl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  data arrival time                                                                    19.725

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.725
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.257


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Utsl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  data arrival time                                                                    19.725

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.725
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.257


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Satl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  data arrival time                                                                    19.725

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.725
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.257


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/E9tl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  data arrival time                                                                    19.724

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.257


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ivsl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/M0f775 (net)    14    0.083       0.000     19.722 f
  data arrival time                                                                    19.724

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.982
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.982
  data arrival time                                                                   -19.724
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.258


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/C6tl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  data arrival time                                                                    19.873

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.142
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.142
  data arrival time                                                                   -19.873
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.269


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hqbl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.420

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.420
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.311


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Y3hl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.419

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.419
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.311


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/A7il85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.419

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.419
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.311


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Wrbl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.419

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.419
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.312


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ltbl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.418

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.418
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.312


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/P9ql85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.418

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.418
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.312


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/N9sl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.417

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.417
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.313


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Rcrl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.416

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.416
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.314


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Pk6m85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.413

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.413
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.318


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hxll85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.412

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.412
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.319


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/J0nl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.411

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.411
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.319


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/N6pl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.411

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.411
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.319


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/L3ol85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.410

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.410
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.320


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Lh6m85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.410

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.410
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.320


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Wf6m85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.410

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.410
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.321


  Startpoint: sram_hrdata[29]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Aj6m85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[29] (net)                         1        0.007               0.000     14.031 f
  n632 (net)                                    1        0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA1[29] (net)              0.021               0.000     14.246 f
  u_ahb_slave_mux_sys_bus/HRDATA[29] (net)      2        0.026               0.000     15.345 f
  cm0_hrdata[29] (net)                                   0.026               0.000     15.345 f
  u_cortexm0integration/HRDATA[29] (net)                 0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/HRDATA[29] (net)      0.026               0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[29] (net)    0.026       0.000     15.345 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     19.406 f
  data arrival time                                                                    19.409

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -19.409
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.321


  Startpoint: sram_hreadyout
  Endpoint: HREADY (output port clocked by VCLK)
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                       8.000     10.000 r
  sram_hreadyout (net)                          1        0.004               0.000     10.021 r
  n629 (net)                                    1        0.022               0.000     10.238 r
  u_ahb_slave_mux_sys_bus/HREADYOUT1 (net)               0.022               0.000     10.238 r
  u_ahb_slave_mux_sys_bus/HREADYOUT (net)       9        0.092               0.000     11.557 r
  n592 (net)                                             0.092               0.000     11.557 r
  n907 (net)                                    8        0.054               0.000     12.030 r
  HREADY (net)                                  1        0.150               0.000     12.660 r
  data arrival time                                                                    12.660

  max_delay                                                                 18.250     18.250
  clock network delay (ideal)                                                2.000     20.250
  clock uncertainty                                                         -0.200     20.050
  output external delay                                                     -6.000     14.050
  data required time                                                                   14.050
  ----------------------------------------------------------------------------------------------
  data required time                                                                   14.050
  data arrival time                                                                   -12.660
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.390


  Startpoint: sram_hrdata[1]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Wwsl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[1] (net)                          1        0.006               0.000     14.024 f
  n660 (net)                                    1        0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA1[1] (net)               0.011               0.000     14.235 f
  u_ahb_slave_mux_sys_bus/HRDATA[1] (net)       3        0.032               0.000     15.186 f
  cm0_hrdata[1] (net)                                    0.032               0.000     15.186 f
  u_cortexm0integration/HRDATA[1] (net)                  0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/HRDATA[1] (net)       0.032               0.000     15.186 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[1] (net)    0.032        0.000     15.186 f
  data arrival time                                                                    19.721

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.120
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.120
  data arrival time                                                                   -19.721
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.399


  Startpoint: flash_hrdata[8]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ykkl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  data arrival time                                                                    19.333

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.333
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.422


  Startpoint: flash_hrdata[8]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Umgl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  data arrival time                                                                    19.333

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.333
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.422


  Startpoint: flash_hrdata[8]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hmnl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  data arrival time                                                                    19.332

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.332
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.423


  Startpoint: flash_hrdata[8]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Lspl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  data arrival time                                                                    19.332

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.332
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.423


  Startpoint: flash_hrdata[8]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Dgll85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  data arrival time                                                                    19.331

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.331
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Wphl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  data arrival time                                                                    19.331

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.331
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Xl8l85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  data arrival time                                                                    19.331

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.331
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ln8l85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  data arrival time                                                                    19.331

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.331
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Fjml85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  data arrival time                                                                    19.331

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.331
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Tpjl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  data arrival time                                                                    19.331

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.331
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Jk8l85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  data arrival time                                                                    19.331

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.331
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Jpol85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  data arrival time                                                                    19.330

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.330
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.424


  Startpoint: flash_hrdata[8]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Zo8l85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  data arrival time                                                                    19.329

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.329
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.426


  Startpoint: flash_hrdata[8]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Nvql85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  flash_hrdata[8] (net)                         1        0.006               0.000     14.024 f
  n618 (net)                                    1        0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA0[8] (net)               0.010               0.000     14.234 f
  u_ahb_slave_mux_sys_bus/HRDATA[8] (net)       3        0.027               0.000     15.375 f
  cm0_hrdata[8] (net)                                    0.027               0.000     15.375 f
  u_cortexm0integration/HRDATA[8] (net)                  0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/HRDATA[8] (net)       0.027               0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[8] (net)    0.027        0.000     15.375 f
  u_cortexm0integration/u_cortexm0/u_logic/G41775 (net)    14    0.107       0.000     19.326 f
  data arrival time                                                                    19.329

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.755
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.755
  data arrival time                                                                   -19.329
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.426


  Startpoint: sram_hrdata[15]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Dunl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[15] (net)                         1        0.006               0.000     14.025 f
  n646 (net)                                    1        0.015               0.000     14.243 f
  u_ahb_slave_mux_sys_bus/HRDATA1[15] (net)              0.015               0.000     14.243 f
  u_ahb_slave_mux_sys_bus/HRDATA[15] (net)      3        0.035               0.000     15.112 f
  cm0_hrdata[15] (net)                                   0.035               0.000     15.112 f
  u_cortexm0integration/HRDATA[15] (net)                 0.035               0.000     15.112 f
  u_cortexm0integration/u_cortexm0/HRDATA[15] (net)      0.035               0.000     15.112 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[15] (net)    0.035       0.000     15.112 f
  u_cortexm0integration/u_cortexm0/u_logic/Qjc775 (net)    16    0.146       0.000     19.115 f
  data arrival time                                                                    19.728

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.181
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.181
  data arrival time                                                                   -19.728
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.453


  Startpoint: sram_hrdata[0]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Uskl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[0] (net)                          1        0.006               0.000     14.025 f
  n661 (net)                                    1        0.012               0.000     14.237 f
  u_ahb_slave_mux_sys_bus/HRDATA1[0] (net)               0.012               0.000     14.237 f
  u_ahb_slave_mux_sys_bus/HRDATA[0] (net)       3        0.037               0.000     15.231 f
  cm0_hrdata[0] (net)                                    0.037               0.000     15.231 f
  u_cortexm0integration/HRDATA[0] (net)                  0.037               0.000     15.231 f
  u_cortexm0integration/u_cortexm0/HRDATA[0] (net)       0.037               0.000     15.231 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[0] (net)    0.037        0.000     15.231 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16    0.137       0.000     18.975 f
  data arrival time                                                                    19.712

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.173
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.173
  data arrival time                                                                   -19.712
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.460


  Startpoint: sram_hrdata[0]
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Svnl85_reg
  Path Group: Inputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock VCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  input external delay                                                      12.000     14.000 f
  sram_hrdata[0] (net)                          1        0.006               0.000     14.025 f
  n661 (net)                                    1        0.012               0.000     14.237 f
  u_ahb_slave_mux_sys_bus/HRDATA1[0] (net)               0.012               0.000     14.237 f
  u_ahb_slave_mux_sys_bus/HRDATA[0] (net)       3        0.037               0.000     15.231 f
  cm0_hrdata[0] (net)                                    0.037               0.000     15.231 f
  u_cortexm0integration/HRDATA[0] (net)                  0.037               0.000     15.231 f
  u_cortexm0integration/u_cortexm0/HRDATA[0] (net)       0.037               0.000     15.231 f
  u_cortexm0integration/u_cortexm0/u_logic/hrdata_i[0] (net)    0.037        0.000     15.231 f
  u_cortexm0integration/u_cortexm0/u_logic/Dnc775 (net)    16    0.137       0.000     18.975 f
  data arrival time                                                                    19.698

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.176
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.176
  data arrival time                                                                   -19.698
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.479


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: sram_hsel (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (net)     4    0.048    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (net)       0.048               0.000     10.108 f
  u_cortexm0integration/HADDR[27] (net)                  0.048               0.000     10.108 f
  n528 (net)                                             0.048               0.000     10.108 f
  u_addr_decode/haddr[27] (net)                          0.048               0.000     10.108 f
  u_addr_decode/sram_hsel (net)                 2        0.043               0.000     11.549 r
  n628 (net)                                             0.043               0.000     11.549 r
  sram_hsel (net)                               1        0.161               0.000     11.763 r
  data arrival time                                                                    11.769

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.769
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.031


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: flash_hsel (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (net)     4    0.048    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (net)       0.048               0.000     10.108 f
  u_cortexm0integration/HADDR[27] (net)                  0.048               0.000     10.108 f
  n528 (net)                                             0.048               0.000     10.108 f
  u_addr_decode/haddr[27] (net)                          0.048               0.000     10.108 f
  u_addr_decode/flash_hsel (net)                2        0.042               0.000     11.549 r
  n593 (net)                                             0.042               0.000     11.549 r
  flash_hsel (net)                              1        0.161               0.000     11.760 r
  data arrival time                                                                    11.767

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.767
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.033


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HTRANS[1] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[28] (net)     6    0.067    0.000   10.382 f
  u_cortexm0integration/u_cortexm0/u_logic/htrans_o[1] (net)     7    0.087    0.000   11.459 f
  u_cortexm0integration/u_cortexm0/HTRANS[1] (net)       0.087               0.000     11.459 f
  u_cortexm0integration/HTRANS[1] (net)                  0.087               0.000     11.459 f
  n556 (net)                                             0.087               0.000     11.459 f
  HTRANS[1] (net)                               1        0.153               0.000     11.725 f
  data arrival time                                                                    11.727

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.727
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.073


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/W15l85_reg
  Endpoint: HADDR[31] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[0] (net)     5    0.030    0.000      2.543 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[31] (net)     6    0.087    0.000   10.525 r
  u_cortexm0integration/u_cortexm0/HADDR[31] (net)       0.087               0.000     10.525 r
  u_cortexm0integration/HADDR[31] (net)                  0.087               0.000     10.525 r
  n524 (net)                                             0.087               0.000     10.525 r
  HADDR[31] (net)                               1        0.150               0.000     11.630 r
  data arrival time                                                                    11.630

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.630
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.170


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[16] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[16] (net)     9    0.085    0.000   10.363 r
  u_cortexm0integration/u_cortexm0/HADDR[16] (net)       0.085               0.000     10.363 r
  u_cortexm0integration/HADDR[16] (net)                  0.085               0.000     10.363 r
  n539 (net)                                             0.085               0.000     10.363 r
  HADDR[16] (net)                               1        0.150               0.000     11.527 r
  data arrival time                                                                    11.528

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.528
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.272


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
  Endpoint: HADDR[13] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[13] (net)     6    0.069    0.000   10.361 r
  u_cortexm0integration/u_cortexm0/HADDR[13] (net)       0.069               0.000     10.361 r
  u_cortexm0integration/HADDR[13] (net)                  0.069               0.000     10.361 r
  n542 (net)                                             0.069               0.000     10.361 r
  HADDR[13] (net)                               1        0.150               0.000     11.507 r
  data arrival time                                                                    11.507

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.507
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.293


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: APBACTIVE (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (net)     4    0.048    0.000   10.108 f
  u_cortexm0integration/u_cortexm0/HADDR[27] (net)       0.048               0.000     10.108 f
  u_cortexm0integration/HADDR[27] (net)                  0.048               0.000     10.108 f
  n528 (net)                                             0.048               0.000     10.108 f
  u_addr_decode/haddr[27] (net)                          0.048               0.000     10.108 f
  u_addr_decode/apbsys_hsel (net)               3        0.053               0.000     12.300 r
  apbsys_hsel (net)                                      0.053               0.000     12.300 r
  u_apb_subsystem/HSEL (net)                             0.053               0.000     12.300 r
  u_apb_subsystem/u_ahb_to_apb/HSEL (net)                0.053               0.000     12.300 r
  u_apb_subsystem/u_ahb_to_apb/APBACTIVE (net)     1     0.026               0.000     12.987 r
  u_apb_subsystem/APBACTIVE (net)                        0.026               0.000     12.987 r
  n663 (net)                                             0.026               0.000     12.987 r
  APBACTIVE (net)                               1        0.150               0.000     13.491 r
  data arrival time                                                                    13.491

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                     -8.000     13.800
  data required time                                                                   13.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   13.800
  data arrival time                                                                   -13.491
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.309


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[29] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[29] (net)     8    0.097    0.000   10.332 r
  u_cortexm0integration/u_cortexm0/HADDR[29] (net)       0.097               0.000     10.332 r
  u_cortexm0integration/HADDR[29] (net)                  0.097               0.000     10.332 r
  n526 (net)                                             0.097               0.000     10.332 r
  HADDR[29] (net)                               1        0.150               0.000     11.445 r
  data arrival time                                                                    11.445

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.445
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.355


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[15] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[15] (net)     6    0.071    0.000   10.293 r
  u_cortexm0integration/u_cortexm0/HADDR[15] (net)       0.071               0.000     10.293 r
  u_cortexm0integration/HADDR[15] (net)                  0.071               0.000     10.293 r
  n540 (net)                                             0.071               0.000     10.293 r
  HADDR[15] (net)                               1        0.150               0.000     11.441 r
  data arrival time                                                                    11.441

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.441
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.359


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[30] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[30] (net)     7    0.084    0.000   10.306 r
  u_cortexm0integration/u_cortexm0/HADDR[30] (net)       0.084               0.000     10.306 r
  u_cortexm0integration/HADDR[30] (net)                  0.084               0.000     10.306 r
  n525 (net)                                             0.084               0.000     10.306 r
  HADDR[30] (net)                               1        0.150               0.000     11.408 r
  data arrival time                                                                    11.408

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.408
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.392


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg
  Endpoint: HADDR[1] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.054     0.000      7.951 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[1] (net)     7    0.070    0.000    10.175 r
  u_cortexm0integration/u_cortexm0/HADDR[1] (net)        0.070               0.000     10.175 r
  u_cortexm0integration/HADDR[1] (net)                   0.070               0.000     10.175 r
  n554 (net)                                             0.070               0.000     10.175 r
  HADDR[1] (net)                                1        0.150               0.000     11.389 r
  data arrival time                                                                    11.389

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.389
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.411


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
  Endpoint: HADDR[8] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[8] (net)    10    0.102    0.000    10.182 r
  u_cortexm0integration/u_cortexm0/HADDR[8] (net)        0.102               0.000     10.182 r
  u_cortexm0integration/HADDR[8] (net)                   0.102               0.000     10.182 r
  n547 (net)                                             0.102               0.000     10.182 r
  HADDR[8] (net)                                1        0.150               0.000     11.365 r
  data arrival time                                                                    11.365

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.365
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.435


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
  Endpoint: HADDR[12] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[12] (net)     8    0.079    0.000   10.153 r
  u_cortexm0integration/u_cortexm0/HADDR[12] (net)       0.079               0.000     10.153 r
  u_cortexm0integration/HADDR[12] (net)                  0.079               0.000     10.153 r
  n543 (net)                                             0.079               0.000     10.153 r
  HADDR[12] (net)                               1        0.150               0.000     11.310 r
  data arrival time                                                                    11.311

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.311
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.489


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
  Endpoint: HADDR[9] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[9] (net)    10    0.104    0.000    10.126 r
  u_cortexm0integration/u_cortexm0/HADDR[9] (net)        0.104               0.000     10.126 r
  u_cortexm0integration/HADDR[9] (net)                   0.104               0.000     10.126 r
  n546 (net)                                             0.104               0.000     10.126 r
  HADDR[9] (net)                                1        0.150               0.000     11.310 r
  data arrival time                                                                    11.310

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.310
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.490


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
  Endpoint: HADDR[10] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[10] (net)    10    0.102    0.000   10.127 r
  u_cortexm0integration/u_cortexm0/HADDR[10] (net)       0.102               0.000     10.127 r
  u_cortexm0integration/HADDR[10] (net)                  0.102               0.000     10.127 r
  n545 (net)                                             0.102               0.000     10.127 r
  HADDR[10] (net)                               1        0.150               0.000     11.308 r
  data arrival time                                                                    11.308

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.308
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.492


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[14] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[14] (net)     6    0.072    0.000   10.134 r
  u_cortexm0integration/u_cortexm0/HADDR[14] (net)       0.072               0.000     10.134 r
  u_cortexm0integration/HADDR[14] (net)                  0.072               0.000     10.134 r
  n541 (net)                                             0.072               0.000     10.134 r
  HADDR[14] (net)                               1        0.150               0.000     11.282 r
  data arrival time                                                                    11.283

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.283
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.517


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[28] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[28] (net)     6    0.068    0.000   10.380 r
  u_cortexm0integration/u_cortexm0/HADDR[28] (net)       0.068               0.000     10.380 r
  u_cortexm0integration/HADDR[28] (net)                  0.068               0.000     10.380 r
  n527 (net)                                             0.068               0.000     10.380 r
  HADDR[28] (net)                               1        0.150               0.000     11.209 r
  data arrival time                                                                    11.210

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.210
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.590


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
  Endpoint: HADDR[11] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[11] (net)    10    0.107    0.000   10.424 r
  u_cortexm0integration/u_cortexm0/HADDR[11] (net)       0.107               0.000     10.424 r
  u_cortexm0integration/HADDR[11] (net)                  0.107               0.000     10.424 r
  n544 (net)                                             0.107               0.000     10.424 r
  HADDR[11] (net)                               1        0.150               0.000     11.183 r
  data arrival time                                                                    11.184

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.184
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.616


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[27] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[27] (net)     4    0.051    0.000   10.098 r
  u_cortexm0integration/u_cortexm0/HADDR[27] (net)       0.051               0.000     10.098 r
  u_cortexm0integration/HADDR[27] (net)                  0.051               0.000     10.098 r
  n528 (net)                                             0.051               0.000     10.098 r
  HADDR[27] (net)                               1        0.150               0.000     11.174 r
  data arrival time                                                                    11.174

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.174
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.626


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg
  Endpoint: HSIZE[0] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.054     0.000      7.951 r
  u_cortexm0integration/u_cortexm0/u_logic/hsize_o[0] (net)     6    0.063    0.000     9.946 r
  u_cortexm0integration/u_cortexm0/HSIZE[0] (net)        0.063               0.000      9.946 r
  u_cortexm0integration/HSIZE[0] (net)                   0.063               0.000      9.946 r
  n558 (net)                                             0.063               0.000      9.946 r
  HSIZE[0] (net)                                1        0.150               0.000     11.131 r
  data arrival time                                                                    11.131

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.131
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.669


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[20] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[20] (net)     4    0.051    0.000    9.989 r
  u_cortexm0integration/u_cortexm0/HADDR[20] (net)       0.051               0.000      9.989 r
  u_cortexm0integration/HADDR[20] (net)                  0.051               0.000      9.989 r
  n535 (net)                                             0.051               0.000      9.989 r
  HADDR[20] (net)                               1        0.150               0.000     11.103 r
  data arrival time                                                                    11.103

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.103
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.697


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[26] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[26] (net)     4    0.044    0.000   10.013 r
  u_cortexm0integration/u_cortexm0/HADDR[26] (net)       0.044               0.000     10.013 r
  u_cortexm0integration/HADDR[26] (net)                  0.044               0.000     10.013 r
  n529 (net)                                             0.044               0.000     10.013 r
  HADDR[26] (net)                               1        0.150               0.000     11.082 r
  data arrival time                                                                    11.082

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.082
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.718


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
  Endpoint: HADDR[6] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[6] (net)     9    0.098    0.000     9.891 r
  u_cortexm0integration/u_cortexm0/HADDR[6] (net)        0.098               0.000      9.891 r
  u_cortexm0integration/HADDR[6] (net)                   0.098               0.000      9.891 r
  n549 (net)                                             0.098               0.000      9.891 r
  HADDR[6] (net)                                1        0.150               0.000     11.069 r
  data arrival time                                                                    11.070

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.070
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.730


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[24] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[24] (net)     4    0.049    0.000    9.989 r
  u_cortexm0integration/u_cortexm0/HADDR[24] (net)       0.049               0.000      9.989 r
  u_cortexm0integration/HADDR[24] (net)                  0.049               0.000      9.989 r
  n531 (net)                                             0.049               0.000      9.989 r
  HADDR[24] (net)                               1        0.150               0.000     11.063 r
  data arrival time                                                                    11.063

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.063
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.737


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
  Endpoint: HADDR[7] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[7] (net)     8    0.096    0.000     9.886 r
  u_cortexm0integration/u_cortexm0/HADDR[7] (net)        0.096               0.000      9.886 r
  u_cortexm0integration/HADDR[7] (net)                   0.096               0.000      9.886 r
  n548 (net)                                             0.096               0.000      9.886 r
  HADDR[7] (net)                                1        0.150               0.000     11.061 r
  data arrival time                                                                    11.062

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.062
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.738


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[23] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[23] (net)     4    0.047    0.000    9.987 r
  u_cortexm0integration/u_cortexm0/HADDR[23] (net)       0.047               0.000      9.987 r
  u_cortexm0integration/HADDR[23] (net)                  0.047               0.000      9.987 r
  n532 (net)                                             0.047               0.000      9.987 r
  HADDR[23] (net)                               1        0.150               0.000     11.059 r
  data arrival time                                                                    11.059

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.059
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.741


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[25] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[25] (net)     4    0.044    0.000    9.964 r
  u_cortexm0integration/u_cortexm0/HADDR[25] (net)       0.044               0.000      9.964 r
  u_cortexm0integration/HADDR[25] (net)                  0.044               0.000      9.964 r
  n530 (net)                                             0.044               0.000      9.964 r
  HADDR[25] (net)                               1        0.150               0.000     11.035 r
  data arrival time                                                                    11.036

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -11.036
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.764


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[22] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[22] (net)     4    0.049    0.000    9.887 r
  u_cortexm0integration/u_cortexm0/HADDR[22] (net)       0.049               0.000      9.887 r
  u_cortexm0integration/HADDR[22] (net)                  0.049               0.000      9.887 r
  n533 (net)                                             0.049               0.000      9.887 r
  HADDR[22] (net)                               1        0.150               0.000     10.963 r
  data arrival time                                                                    10.963

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.963
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.837


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg
  Endpoint: HADDR[0] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.054     0.000      7.951 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[0] (net)     6    0.061    0.000     9.777 r
  u_cortexm0integration/u_cortexm0/HADDR[0] (net)        0.061               0.000      9.777 r
  u_cortexm0integration/HADDR[0] (net)                   0.061               0.000      9.777 r
  n555 (net)                                             0.061               0.000      9.777 r
  HADDR[0] (net)                                1        0.150               0.000     10.932 r
  data arrival time                                                                    10.932

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.932
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.868


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Vy3l85_reg
  Endpoint: HADDR[5] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/O4p675 (net)    28    0.119       0.000      2.914 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[5] (net)    10    0.106    0.000     9.742 r
  u_cortexm0integration/u_cortexm0/HADDR[5] (net)        0.106               0.000      9.742 r
  u_cortexm0integration/HADDR[5] (net)                   0.106               0.000      9.742 r
  n550 (net)                                             0.106               0.000      9.742 r
  HADDR[5] (net)                                1        0.150               0.000     10.928 r
  data arrival time                                                                    10.928

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.928
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.872


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[19] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[19] (net)     4    0.044    0.000    9.835 r
  u_cortexm0integration/u_cortexm0/HADDR[19] (net)       0.044               0.000      9.835 r
  u_cortexm0integration/HADDR[19] (net)                  0.044               0.000      9.835 r
  n536 (net)                                             0.044               0.000      9.835 r
  HADDR[19] (net)                               1        0.150               0.000     10.917 r
  data arrival time                                                                    10.917

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.917
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.883


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[17] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[17] (net)     4    0.045    0.000    9.845 r
  u_cortexm0integration/u_cortexm0/HADDR[17] (net)       0.045               0.000      9.845 r
  u_cortexm0integration/HADDR[17] (net)                  0.045               0.000      9.845 r
  n538 (net)                                             0.045               0.000      9.845 r
  HADDR[17] (net)                               1        0.150               0.000     10.915 r
  data arrival time                                                                    10.915

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.915
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.885


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[18] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[18] (net)     4    0.046    0.000    9.777 r
  u_cortexm0integration/u_cortexm0/HADDR[18] (net)       0.046               0.000      9.777 r
  u_cortexm0integration/HADDR[18] (net)                  0.046               0.000      9.777 r
  n537 (net)                                             0.046               0.000      9.777 r
  HADDR[18] (net)                               1        0.151               0.000     10.850 r
  data arrival time                                                                    10.850

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.850
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.950


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Afgl85_reg
  Endpoint: HADDR[21] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Iw1l85[2] (net)     6    0.033    0.000      2.554 r
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[21] (net)     4    0.045    0.000    9.756 r
  u_cortexm0integration/u_cortexm0/HADDR[21] (net)       0.045               0.000      9.756 r
  u_cortexm0integration/HADDR[21] (net)                  0.045               0.000      9.756 r
  n534 (net)                                             0.045               0.000      9.756 r
  HADDR[21] (net)                               1        0.150               0.000     10.828 r
  data arrival time                                                                    10.828

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.828
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.972


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/E7gl85_reg
  Endpoint: HADDR[3] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/A5j675 (net)     5    0.039       0.000      2.870 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[3] (net)    11    0.115    0.000     9.528 r
  u_cortexm0integration/u_cortexm0/HADDR[3] (net)        0.115               0.000      9.528 r
  u_cortexm0integration/HADDR[3] (net)                   0.115               0.000      9.528 r
  n552 (net)                                             0.115               0.000      9.528 r
  HADDR[3] (net)                                1        0.150               0.000     10.720 r
  data arrival time                                                                    10.720

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.720
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.080


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/A4bl85_reg
  Endpoint: HSIZE[1] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.053     0.000      7.908 f
  u_cortexm0integration/u_cortexm0/u_logic/hsize_o[1] (net)     6    0.079    0.000     9.449 r
  u_cortexm0integration/u_cortexm0/HSIZE[1] (net)        0.079               0.000      9.449 r
  u_cortexm0integration/HSIZE[1] (net)                   0.079               0.000      9.449 r
  n557 (net)                                             0.079               0.000      9.449 r
  HSIZE[1] (net)                                1        0.150               0.000     10.679 r
  data arrival time                                                                    10.679

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.679
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.121


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/E7gl85_reg
  Endpoint: HADDR[2] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/A5j675 (net)     5    0.039       0.000      2.870 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[2] (net)     9    0.100    0.000     9.472 r
  u_cortexm0integration/u_cortexm0/HADDR[2] (net)        0.100               0.000      9.472 r
  u_cortexm0integration/HADDR[2] (net)                   0.100               0.000      9.472 r
  n553 (net)                                             0.100               0.000      9.472 r
  HADDR[2] (net)                                1        0.150               0.000     10.650 r
  data arrival time                                                                    10.650

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.650
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.150


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/E7gl85_reg
  Endpoint: HADDR[4] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/A5j675 (net)     5    0.039       0.000      2.870 f
  u_cortexm0integration/u_cortexm0/u_logic/haddr_o[4] (net)     8    0.097    0.000     9.426 r
  u_cortexm0integration/u_cortexm0/HADDR[4] (net)        0.097               0.000      9.426 r
  u_cortexm0integration/HADDR[4] (net)                   0.097               0.000      9.426 r
  n551 (net)                                             0.097               0.000      9.426 r
  HADDR[4] (net)                                1        0.150               0.000     10.602 r
  data arrival time                                                                    10.602

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                   -10.602
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.198


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
  Endpoint: HWDATA[9] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[9] (net)     2    0.037    0.000    7.173 r
  u_cortexm0integration/u_cortexm0/HWDATA[9] (net)       0.037               0.000      7.173 r
  u_cortexm0integration/HWDATA[9] (net)                  0.037               0.000      7.173 r
  n582 (net)                                             0.037               0.000      7.173 r
  n897 (net)                                   19        0.196               0.000      8.540 r
  HWDATA[9] (net)                               1        0.150               0.000      9.788 r
  data arrival time                                                                     9.788

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.788
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.012


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
  Endpoint: HWDATA[13] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[13] (net)     2    0.037    0.000    7.175 r
  u_cortexm0integration/u_cortexm0/HWDATA[13] (net)      0.037               0.000      7.175 r
  u_cortexm0integration/HWDATA[13] (net)                 0.037               0.000      7.175 r
  n578 (net)                                             0.037               0.000      7.175 r
  n893 (net)                                   17        0.185               0.000      8.481 r
  HWDATA[13] (net)                              1        0.150               0.000      9.723 r
  data arrival time                                                                     9.723

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.723
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.077


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
  Endpoint: HWDATA[16] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.047       0.000      2.654 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[16] (net)    20    0.243    0.000    8.252 r
  u_cortexm0integration/u_cortexm0/HWDATA[16] (net)      0.243               0.000      8.252 r
  u_cortexm0integration/HWDATA[16] (net)                 0.243               0.000      8.252 r
  n575 (net)                                             0.243               0.000      8.252 r
  HWDATA[16] (net)                              1        0.150               0.000      9.494 r
  data arrival time                                                                     9.494

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.494
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.306


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
  Endpoint: HWDATA[10] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[10] (net)     2    0.037    0.000    6.822 r
  u_cortexm0integration/u_cortexm0/HWDATA[10] (net)      0.037               0.000      6.822 r
  u_cortexm0integration/HWDATA[10] (net)                 0.037               0.000      6.822 r
  n581 (net)                                             0.037               0.000      6.822 r
  n896 (net)                                   19        0.192               0.000      8.241 r
  HWDATA[10] (net)                              1        0.150               0.000      9.484 r
  data arrival time                                                                     9.484

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.484
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.316


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
  Endpoint: HWDATA[14] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[14] (net)     2    0.040    0.000    6.860 r
  u_cortexm0integration/u_cortexm0/HWDATA[14] (net)      0.040               0.000      6.860 r
  u_cortexm0integration/HWDATA[14] (net)                 0.040               0.000      6.860 r
  n822 (net)                                             0.040               0.000      6.860 r
  n892 (net)                                   22        0.178               0.000      8.212 r
  HWDATA[14] (net)                              1        0.150               0.000      9.447 r
  data arrival time                                                                     9.447

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.447
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.353


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
  Endpoint: HWDATA[12] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[12] (net)     2    0.038    0.000    7.180 r
  u_cortexm0integration/u_cortexm0/HWDATA[12] (net)      0.038               0.000      7.180 r
  u_cortexm0integration/HWDATA[12] (net)                 0.038               0.000      7.180 r
  n579 (net)                                             0.038               0.000      7.180 r
  n894 (net)                                   14        0.138               0.000      8.231 r
  HWDATA[12] (net)                              1        0.150               0.000      9.441 r
  data arrival time                                                                     9.441

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.441
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.359


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
  Endpoint: HWDATA[8] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[8] (net)     2    0.038    0.000    6.672 r
  u_cortexm0integration/u_cortexm0/HWDATA[8] (net)       0.038               0.000      6.672 r
  u_cortexm0integration/HWDATA[8] (net)                  0.038               0.000      6.672 r
  n583 (net)                                             0.038               0.000      6.672 r
  n898 (net)                                   20        0.195               0.000      8.076 r
  HWDATA[8] (net)                               1        0.150               0.000      9.323 r
  data arrival time                                                                     9.323

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.323
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.477


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
  Endpoint: HWDATA[17] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.047       0.000      2.654 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[17] (net)    22    0.258    0.000    8.069 r
  u_cortexm0integration/u_cortexm0/HWDATA[17] (net)      0.258               0.000      8.069 r
  u_cortexm0integration/HWDATA[17] (net)                 0.258               0.000      8.069 r
  n574 (net)                                             0.258               0.000      8.069 r
  HWDATA[17] (net)                              1        0.150               0.000      9.289 r
  data arrival time                                                                     9.289

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.289
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.511


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/X98l85_reg
  Endpoint: LOCKUP (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/lockup_o (net)     5    0.054     0.000      7.951 r
  u_cortexm0integration/u_cortexm0/LOCKUP (net)          0.054               0.000      7.951 r
  u_cortexm0integration/LOCKUP (net)                     0.054               0.000      7.951 r
  n667 (net)                                             0.054               0.000      7.951 r
  LOCKUP (net)                                  1        0.150               0.000      9.149 r
  data arrival time                                                                     9.149

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.149
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.651


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
  Endpoint: HWDATA[15] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[15] (net)     2    0.013    0.000    6.502 r
  u_cortexm0integration/u_cortexm0/HWDATA[15] (net)      0.013               0.000      6.502 r
  u_cortexm0integration/HWDATA[15] (net)                 0.013               0.000      6.502 r
  n829 (net)                                             0.013               0.000      6.502 r
  n891 (net)                                   26        0.293               0.000      7.876 r
  HWDATA[15] (net)                              1        0.150               0.000      9.140 r
  data arrival time                                                                     9.140

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.140
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.660


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
  Endpoint: HWDATA[11] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.045       0.000      2.570 f
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[11] (net)     2    0.028    0.000    6.705 r
  u_cortexm0integration/u_cortexm0/HWDATA[11] (net)      0.028               0.000      6.705 r
  u_cortexm0integration/HWDATA[11] (net)                 0.028               0.000      6.705 r
  n580 (net)                                             0.028               0.000      6.705 r
  n895 (net)                                   13        0.140               0.000      7.816 r
  HWDATA[11] (net)                              1        0.150               0.000      9.027 r
  data arrival time                                                                     9.027

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.027
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.773


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/V76l85_reg
  Endpoint: HWDATA[31] (output port clocked by VCLK)
  Path Group: Outputs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/F3p675 (net)    11    0.047       0.000      2.654 r
  u_cortexm0integration/u_cortexm0/u_logic/hwdata_o[31] (net)    24    0.212    0.000    7.802 r
  u_cortexm0integration/u_cortexm0/HWDATA[31] (net)      0.212               0.000      7.802 r
  u_cortexm0integration/HWDATA[31] (net)                 0.212               0.000      7.802 r
  n560 (net)                                             0.212               0.000      7.802 r
  HWDATA[31] (net)                              1        0.150               0.000      9.010 r
  data arrival time                                                                     9.010

  clock VCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  output external delay                                                    -10.000     11.800
  data required time                                                                   11.800
  ----------------------------------------------------------------------------------------------
  data required time                                                                   11.800
  data arrival time                                                                    -9.010
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.790


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/N206 (net)     1    0.059      0.000      8.843 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_shift_buf_reg_0/EN (net)    0.059    0.000    8.843 r
  data arrival time                                                                     8.848

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.597     20.603
  data required time                                                                   20.603
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.603
  data arrival time                                                                    -8.848
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          11.755


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3      0.027               0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)    0.027          0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/N199 (net)     1    0.010    0.000      9.011 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_curr_val_reg_0/EN (net)    0.010    0.000    9.011 r
  data arrival time                                                                     9.011

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.415     20.785
  data required time                                                                   20.785
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.785
  data arrival time                                                                    -9.011
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          11.773


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (net)     2      0.008               0.000      5.875 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (net)    0.013          0.000      6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/N199 (net)     1    0.007    0.000      7.649 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_curr_val_reg_0/EN (net)    0.007    0.000    7.649 r
  data arrival time                                                                     7.649

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.414     20.786
  data required time                                                                   20.786
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.786
  data arrival time                                                                    -7.649
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.138


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/N206 (net)     1    0.005      0.000      7.113 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_shift_buf_reg_0/EN (net)    0.005    0.000    7.113 r
  data arrival time                                                                     7.113

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.466     20.734
  data required time                                                                   20.734
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.734
  data arrival time                                                                    -7.113
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.621


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/N206 (net)     1    0.006      0.000      6.945 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_shift_buf_reg_0/EN (net)    0.006    0.000    6.945 r
  data arrival time                                                                     6.945

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.475     20.725
  data required time                                                                   20.725
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.725
  data arrival time                                                                    -6.945
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.780


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3      0.027               0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)    0.027          0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/ext_in_enable (net)     1    0.006    0.000    6.772 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_ext_in_sync1_reg/EN (net)    0.006    0.000    6.772 r
  data arrival time                                                                     6.772

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.418     20.782
  data required time                                                                   20.782
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.782
  data arrival time                                                                    -6.772
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.009


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_inc (net)     6    0.028    0.000    4.573 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (net)    0.011    0.000    6.473 r
  data arrival time                                                                     6.473

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.481     20.719
  data required time                                                                   20.719
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.719
  data arrival time                                                                    -6.473
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.246


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (net)     2      0.008               0.000      5.875 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (net)    0.013          0.000      6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/ext_in_enable (net)     1    0.006    0.000    6.454 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_ext_in_sync1_reg/EN (net)    0.006    0.000    6.454 r
  data arrival time                                                                     6.454

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.398     20.802
  data required time                                                                   20.802
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.802
  data arrival time                                                                    -6.454
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.349


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_inc (net)     6    0.022    0.000    4.430 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (net)    0.011    0.000    6.160 r
  data arrival time                                                                     6.160

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.470     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                    -6.160
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.570


  Startpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t (net)     2    0.008    0.000    2.642 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/EN (net)    0.010    0.000    5.625 r
  data arrival time                                                                     5.625

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.519     20.681
  data required time                                                                   20.681
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.681
  data arrival time                                                                    -5.625
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.056


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_state_inc (net)     6    0.023    0.000    4.247 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1_clk_gate_reg_rx_buf_reg_1/EN (net)    0.010    0.000    5.681 r
  data arrival time                                                                     5.681

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.448     20.752
  data required time                                                                   20.752
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.752
  data arrival time                                                                    -5.681
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.072


  Startpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t (net)     2    0.009    0.000    2.650 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1_clk_gate_carry_reg_reg_1/EN (net)    0.005    0.000    5.451 r
  data arrival time                                                                     5.451

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.476     20.724
  data required time                                                                   20.724
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.724
  data arrival time                                                                    -5.451
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.274


  Startpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg
  Endpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1_clk_gate_reg_count_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w (net)     2    0.021    0.000    2.737 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1_clk_gate_reg_count_reg_1/EN (net)    0.044    0.000    4.866 r
  data arrival time                                                                     4.869

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.495     20.705
  data required time                                                                   20.705
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.705
  data arrival time                                                                    -4.869
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.836


  Startpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t_reg
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/load_req_tog_t (net)     2    0.009    0.000    2.650 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/N139 (net)     2    0.010    0.000    4.913 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_prescale_cnt_reg_1/EN (net)    0.010    0.000    4.913 r
  data arrival time                                                                     4.913

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.441     20.759
  data required time                                                                   20.759
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.759
  data arrival time                                                                    -4.913
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.846


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/rx_state_inc (net)     6    0.028    0.000    4.573 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_rx_shift_buf_reg_1/EN (net)    0.028    0.000    4.573 r
  data arrival time                                                                     4.573

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.543     20.657
  data required time                                                                   20.657
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.657
  data arrival time                                                                    -4.573
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.084


  Startpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t_reg
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/load_req_tog_t (net)     2    0.008    0.000    2.642 f
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/N139 (net)     2    0.022    0.000    4.643 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_prescale_cnt_reg_1/EN (net)    0.022    0.000    4.643 r
  data arrival time                                                                     4.643

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.470     20.730
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                    -4.643
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.086


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/rx_state_inc (net)     6    0.022    0.000    4.430 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_rx_shift_buf_reg_1/EN (net)    0.022    0.000    4.430 r
  data arrival time                                                                     4.430

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.526     20.674
  data required time                                                                   20.674
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.674
  data arrival time                                                                    -4.430
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.244


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/rx_state_inc (net)     6    0.023    0.000    4.247 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_rx_shift_buf_reg_1/EN (net)    0.023    0.000    4.247 r
  data arrival time                                                                     4.247

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.528     20.672
  data required time                                                                   20.672
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.672
  data arrival time                                                                    -4.247
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.425


  Startpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w_reg
  Endpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/load_req_tog_w (net)     2    0.021    0.000    2.737 f
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_reg_carry_reg_1/EN (net)    0.043    0.000    3.972 r
  data arrival time                                                                     3.973

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.609     20.591
  data required time                                                                   20.591
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.591
  data arrival time                                                                    -3.973
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.619


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_cntr_f_reg_3/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLKG (rise edge)                                                    0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_ctrl[1] (net)     6    0.076    0.000    3.082 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/N138 (net)     1    0.005      0.000      3.760 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_cntr_f_reg_3/EN (net)    0.005    0.000    3.760 f
  data arrival time                                                                     3.760

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.496     20.704
  data required time                                                                   20.704
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.704
  data arrival time                                                                    -3.760
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.943


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_cntr_f_reg_3/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLKG (rise edge)                                                    0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_ctrl[1] (net)     6    0.062    0.000    2.997 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/N138 (net)     1    0.004      0.000      3.661 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_cntr_f_reg_3/EN (net)    0.004    0.000    3.661 f
  data arrival time                                                                     3.661

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.490     20.710
  data required time                                                                   20.710
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.710
  data arrival time                                                                    -3.661
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.049


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_cntr_f_reg_3/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLKG (rise edge)                                                    0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_ctrl[1] (net)     6    0.050    0.000    2.919 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/N138 (net)     1    0.005      0.000      3.527 f
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_cntr_f_reg_3/EN (net)    0.005    0.000    3.527 f
  data arrival time                                                                     3.527

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.488     20.712
  data required time                                                                   20.712
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.712
  data arrival time                                                                    -3.527
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.185


  Startpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/reg_baud_tick_reg
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_tick_cnt_reg_4/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_tx_tick_cnt_reg_4/EN (net)    0.074    0.000    3.073 f
  data arrival time                                                                     3.075

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.655     20.545
  data required time                                                                   20.545
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.545
  data arrival time                                                                    -3.075
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.471


  Startpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/reg_baud_tick_reg
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_tick_cnt_reg_4/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_tx_tick_cnt_reg_4/EN (net)    0.072    0.000    3.056 f
  data arrival time                                                                     3.057

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.648     20.552
  data required time                                                                   20.552
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.552
  data arrival time                                                                    -3.057
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.495


  Startpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/reg_baud_tick_reg
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_tick_cnt_reg_4/latch
            (gating element for clock PCLK)
  Path Group: PCLK

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock PCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_tx_tick_cnt_reg_4/EN (net)    0.048    0.000    2.909 f
  data arrival time                                                                     2.909

  clock PCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.591     20.609
  data required time                                                                   20.609
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.609
  data arrival time                                                                    -2.909
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          17.700


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/PSEL4 (net)    23      0.102               0.000      6.756 r
  u_apb_subsystem/uart0_psel (net)                       0.102               0.000      6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PSEL (net)    0.102            0.000      6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_tx_buf_reg_1/EN (net)    0.047    0.000    8.345 r
  data arrival time                                                                     8.347

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.525     20.675
  data required time                                                                   20.675
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.675
  data arrival time                                                                    -8.347
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.328


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (net)    23      0.111               0.000      6.916 r
  u_apb_subsystem/uart2_psel (net)                       0.111               0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (net)    0.111            0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_tx_buf_reg_1/EN (net)    0.014    0.000    8.394 r
  data arrival time                                                                     8.394

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.444     20.756
  data required time                                                                   20.756
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.756
  data arrival time                                                                    -8.394
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.362


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (net)    23      0.112               0.000      6.838 r
  u_apb_subsystem/uart1_psel (net)                       0.112               0.000      6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (net)    0.112            0.000      6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_tx_buf_reg_1/EN (net)    0.013    0.000    8.244 r
  data arrival time                                                                     8.244

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.438     20.762
  data required time                                                                   20.762
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.762
  data arrival time                                                                    -8.244
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.517


  Startpoint: u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_3_
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/PADDR[5] (net)    26      0.188               0.000      3.220 f
  u_apb_subsystem/n[28] (net)                            0.188               0.000      3.220 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PADDR_5_ (net)    0.188        0.000      3.220 f
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_baud_div_reg_1/EN (net)    0.008    0.000    8.034 r
  data arrival time                                                                     8.034

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.471     20.729
  data required time                                                                   20.729
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.729
  data arrival time                                                                    -8.034
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.695


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (net)    23      0.111               0.000      6.916 r
  u_apb_subsystem/uart2_psel (net)                       0.111               0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (net)    0.111            0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_baud_div_reg_1/EN (net)    0.010    0.000    7.960 r
  data arrival time                                                                     7.960

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.483     20.717
  data required time                                                                   20.717
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.717
  data arrival time                                                                    -7.960
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.757


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (net)    23      0.111               0.000      6.916 r
  u_apb_subsystem/uart2_psel (net)                       0.111               0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (net)    0.111            0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_reg_ctrl_reg_1/EN (net)    0.005    0.000    7.867 r
  data arrival time                                                                     7.867

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.455     20.745
  data required time                                                                   20.745
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.745
  data arrival time                                                                    -7.867
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.878


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (net)    23      0.112               0.000      6.838 r
  u_apb_subsystem/uart1_psel (net)                       0.112               0.000      6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (net)    0.112            0.000      6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_reg_ctrl_reg_1/EN (net)    0.006    0.000    7.813 r
  data arrival time                                                                     7.813

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.460     20.740
  data required time                                                                   20.740
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.740
  data arrival time                                                                    -7.813
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.927


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3      0.031               0.000      6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.031    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N29 (net)     3    0.016    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (net)    0.016    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_period_reg_1/EN (net)    0.004    0.000    7.799 r
  data arrival time                                                                     7.799

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.439     20.761
  data required time                                                                   20.761
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.761
  data arrival time                                                                    -7.799
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.962


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3      0.031               0.000      6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.031    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N29 (net)     3    0.016    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (net)    0.016    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_ctrl_75_reg/EN (net)    0.004    0.000    7.794 r
  data arrival time                                                                     7.794

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.441     20.759
  data required time                                                                   20.759
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.759
  data arrival time                                                                    -7.794
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.966


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3      0.031               0.000      6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.031    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N29 (net)     3    0.016    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/frc_sel (net)    0.016    0.000    6.877 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_2/clk_gate_load_val_reg_1/EN (net)    0.010    0.000    7.811 r
  data arrival time                                                                     7.812

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.407     20.793
  data required time                                                                   20.793
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.793
  data arrival time                                                                    -7.812
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          12.981


  Startpoint: u_apb_subsystem/u_ahb_to_apb/addr_reg_reg_3_
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/PADDR[5] (net)    26      0.188               0.000      3.220 f
  u_apb_subsystem/n[28] (net)                            0.188               0.000      3.220 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PADDR_5_ (net)    0.188        0.000      3.220 f
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_baud_div_reg_1/EN (net)    0.010    0.000    7.705 r
  data arrival time                                                                     7.705

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.476     20.724
  data required time                                                                   20.724
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.724
  data arrival time                                                                    -7.705
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.019


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_ctrl_75_reg/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3      0.031               0.000      6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.031    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N28 (net)     3    0.014    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (net)    0.014    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_ctrl_75_reg/EN (net)    0.005    0.000    7.730 r
  data arrival time                                                                     7.730

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.444     20.756
  data required time                                                                   20.756
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.756
  data arrival time                                                                    -7.730
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.026


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_period_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3      0.031               0.000      6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.031    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N28 (net)     3    0.014    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (net)    0.014    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_period_reg_1/EN (net)    0.004    0.000    7.711 r
  data arrival time                                                                     7.711

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.434     20.766
  data required time                                                                   20.766
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.766
  data arrival time                                                                    -7.711
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.055


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_val_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL2 (net)     3      0.031               0.000      6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/PSEL (net)    0.031    0.000    6.124 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/N28 (net)     3    0.014    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/frc_sel (net)    0.014    0.000    6.840 r
  u_apb_subsystem/gen_apb_dualtimers_2_u_apb_dualtimers_2/u_apb_timer_frc_1/clk_gate_load_val_reg_1/EN (net)    0.007    0.000    7.716 r
  data arrival time                                                                     7.716

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.401     20.799
  data required time                                                                   20.799
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.799
  data arrival time                                                                    -7.716
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.083


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/PSEL4 (net)    23      0.102               0.000      6.756 r
  u_apb_subsystem/uart0_psel (net)                       0.102               0.000      6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PSEL (net)    0.102            0.000      6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_reg_ctrl_reg_1/EN (net)    0.004    0.000    7.551 r
  data arrival time                                                                     7.551

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.440     20.760
  data required time                                                                   20.760
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.760
  data arrival time                                                                    -7.551
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.210


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_reload_val_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3      0.027               0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)    0.027          0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_reload_val_reg_1/EN (net)    0.004    0.000    7.381 r
  data arrival time                                                                     7.381

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.437     20.763
  data required time                                                                   20.763
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.763
  data arrival time                                                                    -7.381
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.383


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3      0.027               0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)    0.027          0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_reg_ctrl_reg_1/EN (net)    0.004    0.000    7.372 r
  data arrival time                                                                     7.372

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.394     20.806
  data required time                                                                   20.806
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.806
  data arrival time                                                                    -7.372
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.434


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL6 (net)    23      0.111               0.000      6.916 r
  u_apb_subsystem/uart2_psel (net)                       0.111               0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/PSEL (net)    0.111            0.000      6.916 r
  u_apb_subsystem/gen_apb_uart_2_u_apb_uart_2/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.111    0.000    6.916 r
  data arrival time                                                                     6.918

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.639     20.561
  data required time                                                                   20.561
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.561
  data arrival time                                                                    -6.918
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.642


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/PSEL5 (net)    23      0.112               0.000      6.838 r
  u_apb_subsystem/uart1_psel (net)                       0.112               0.000      6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/PSEL (net)    0.112            0.000      6.838 r
  u_apb_subsystem/gen_apb_uart_1_u_apb_uart_1/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.112    0.000    6.838 r
  data arrival time                                                                     6.840

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.641     20.559
  data required time                                                                   20.559
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.559
  data arrival time                                                                    -6.840
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.719


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PENABLE (net)    0.194    0.000    5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_7/EN (net)    0.006    0.000    6.958 r
  data arrival time                                                                     6.958

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.459     20.741
  data required time                                                                   20.741
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.741
  data arrival time                                                                    -6.958
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.783


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/PSEL4 (net)    23      0.102               0.000      6.756 r
  u_apb_subsystem/uart0_psel (net)                       0.102               0.000      6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/PSEL (net)    0.102            0.000      6.756 r
  u_apb_subsystem/gen_apb_uart_0_u_apb_uart_0/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.102    0.000    6.756 r
  data arrival time                                                                     6.757

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.626     20.574
  data required time                                                                   20.574
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.574
  data arrival time                                                                    -6.757
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.817


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_6/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PENABLE (net)    0.194    0.000    5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_6/EN (net)    0.004    0.000    6.910 r
  data arrival time                                                                     6.910

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.442     20.758
  data required time                                                                   20.758
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.758
  data arrival time                                                                    -6.910
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.848


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_4/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PENABLE (net)    0.194    0.000    5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_4/EN (net)    0.004    0.000    6.905 r
  data arrival time                                                                     6.905

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.440     20.760
  data required time                                                                   20.760
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.760
  data arrival time                                                                    -6.905
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.855


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_5/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/PENABLE (net)    0.194    0.000    5.871 r
  u_apb_subsystem/gen_apb_test_slave_u_apb_test_slave/clk_gate_reg_data0_reg_5/EN (net)    0.003    0.000    6.900 r
  data arrival time                                                                     6.900

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.439     20.761
  data required time                                                                   20.761
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.761
  data arrival time                                                                    -6.900
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          13.861


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_wdog_load_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/PENABLE (net)    0.194     0.000      5.871 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/PENABLE (net)    0.194    0.000    5.871 r
  u_apb_subsystem/gen_apb_watchdog_u_apb_watchdog/u_apb_watchdog_frc/clk_gate_wdog_load_reg_1/EN (net)    0.013    0.000    6.694 f
  data arrival time                                                                     6.694

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.466     20.734
  data required time                                                                   20.734
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.734
  data arrival time                                                                    -6.694
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.040


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/PSEL1 (net)     3      0.027               0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/PSEL (net)    0.027          0.000      6.126 r
  u_apb_subsystem/gen_apb_timer_1_u_apb_timer_1/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.008    0.000    6.468 r
  data arrival time                                                                     6.468

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.399     20.801
  data required time                                                                   20.801
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.801
  data arrival time                                                                    -6.468
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.333


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_ctrl_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PENABLE (net)    0.194       0.000      5.871 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_ctrl_reg_1/EN (net)    0.003    0.000    6.258 f
  data arrival time                                                                     6.258

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.541     20.659
  data required time                                                                   20.659
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.659
  data arrival time                                                                    -6.258
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.401


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_reload_val_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PENABLE (net)    0.194       0.000      5.871 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_reg_reload_val_reg_1/EN (net)    0.003    0.000    6.177 f
  data arrival time                                                                     6.177

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.537     20.663
  data required time                                                                   20.663
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.663
  data arrival time                                                                    -6.177
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.486


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/clk_gate_wdog_itop_reg/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/u_ahb_to_apb/PENABLE (net)    22       0.194               0.000      5.871 r
  u_apb_subsystem/clk_gate_wdog_itop_reg/EN (net)        0.003               0.000      6.143 f
  data arrival time                                                                     6.143

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.534     20.666
  data required time                                                                   20.666
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.666
  data arrival time                                                                    -6.143
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.523


  Startpoint: u_apb_subsystem/u_ahb_to_apb/state_reg_reg_1_
  Endpoint: u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_read_mux_byte0_reg_reg_1/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/state_reg[1] (net)     8    0.034             0.000      2.824 r
  u_apb_subsystem/u_ahb_to_apb/PSEL (net)       6        0.070               0.000      4.321 r
  u_apb_subsystem/i_psel (net)                           0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/PSEL (net)             0.070               0.000      4.321 r
  u_apb_subsystem/u_apb_slave_mux/OUT0 (net)     6       0.071               0.000      5.417 f
  u_apb_subsystem/u_apb_slave_mux/PSEL0 (net)     2      0.008               0.000      5.875 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/PSEL (net)    0.013          0.000      6.206 r
  u_apb_subsystem/gen_apb_timer_0_u_apb_timer_0/clk_gate_read_mux_byte0_reg_reg_1/EN (net)    0.013    0.000    6.206 r
  data arrival time                                                                     6.206

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                1.400     21.400
  clock uncertainty                                                         -0.200     21.200
  clock gating setup time                                                   -0.412     20.788
  data required time                                                                   20.788
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.788
  data arrival time                                                                    -6.206
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          14.582


  Startpoint: u_apb_subsystem/u_ahb_to_apb/wr_reg_reg
  Endpoint: u_apb_subsystem/clk_gate_ml_0/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/PWRITE (net)     2        0.005               0.000      2.587 r
  u_apb_subsystem/clk_gate_ml_0/EN (net)                 0.018               0.000      4.368 f
  data arrival time                                                                     4.368

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                0.800     20.800
  clock uncertainty                                                         -0.200     20.600
  clock gating setup time                                                   -0.594     20.006
  data required time                                                                   20.006
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.006
  data arrival time                                                                    -4.368
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          15.638


  Startpoint: u_apb_subsystem/u_ahb_to_apb/wr_reg_reg
  Endpoint: u_apb_subsystem/clk_gate_ml/latch
            (gating element for clock PCLKG)
  Path Group: PCLKG

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_apb_subsystem/u_ahb_to_apb/PWRITE (net)     2        0.005               0.000      2.587 r
  u_apb_subsystem/clk_gate_ml/EN (net)                   0.194               0.000      3.842 r
  data arrival time                                                                     3.846

  clock PCLKG (rise edge)                                                   20.000     20.000
  clock network delay (ideal)                                                0.800     20.800
  clock uncertainty                                                         -0.200     20.600
  clock gating setup time                                                   -0.654     19.946
  data required time                                                                   19.946
  ----------------------------------------------------------------------------------------------
  data required time                                                                   19.946
  data arrival time                                                                    -3.846
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                          16.100


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Oo3l85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  data arrival time                                                                    20.905

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.242
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.242
  data arrival time                                                                   -20.905
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.337


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Kx3l85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/net14224 (net)     1    0.008     0.000     20.910 f
  data arrival time                                                                    20.910

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.325
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.325
  data arrival time                                                                   -20.910
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           0.414


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Fn3l85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  data arrival time                                                                    19.427

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.179
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.179
  data arrival time                                                                   -19.427
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.752


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Z44l85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.122

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.122
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.759


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Q95l85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.122

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.122
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.759


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Oggl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.122

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.122
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.759


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Fmpl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.122

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.122
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.759


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Qjhl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.120

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.120
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.761


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Bgnl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.120

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.120
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.761


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/O64l85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.119

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.119
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.763


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/K35l85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.118

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.118
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.763


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Zcml85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.118

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.118
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.763


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hpql85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.117

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.117
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.764


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Djol85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.116

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.116
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.765


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/X9ll85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.116

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.116
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.765


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Njjl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.115

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.115
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.766


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Sekl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.115

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.115
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.767


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Yhjl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.115

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.115
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.767


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Vpil85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/J21775 (net)    16    0.143       0.000     19.109 f
  data arrival time                                                                    19.113

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.881
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.881
  data arrival time                                                                   -19.113
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           1.768


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hqbl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.517

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.517
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.213


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Y3hl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.517

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.517
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.213


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/A7il85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.517

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.517
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.214


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Wrbl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.517

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.517
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.214


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ltbl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.516

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.516
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.215


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/P9ql85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.516

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.516
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.215


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/N9sl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.515

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.515
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.216


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Rcrl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.514

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.514
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.217


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Pk6m85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.510

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.510
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.220


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hxll85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.509

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.509
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.221


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/J0nl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.509

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.509
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.221


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/N6pl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.509

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.509
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.222


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/L3ol85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.508

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.508
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.223


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Lh6m85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.508

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.508
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.223


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Wf6m85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.507

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.507
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.223


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Aj6m85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Had775 (net)    16    0.150       0.000     18.503 f
  data arrival time                                                                    18.507

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   20.730
  ----------------------------------------------------------------------------------------------
  data required time                                                                   20.730
  data arrival time                                                                   -18.507
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.223


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Hr3l85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  data arrival time                                                                    18.972

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.314
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.314
  data arrival time                                                                   -18.972
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.342


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Xvkl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Kuc775 (net)    15    0.083       0.000     18.290 f
  data arrival time                                                                    18.961

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.380
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.380
  data arrival time                                                                   -18.961
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.418


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Dunl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Qjc775 (net)    16    0.146       0.000     18.145 f
  data arrival time                                                                    18.758

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.181
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.181
  data arrival time                                                                   -18.758
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.423


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Brml85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Qjc775 (net)    16    0.146       0.000     18.145 f
  data arrival time                                                                    18.891

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.342
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.342
  data arrival time                                                                   -18.891
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.451


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Yp3l85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  data arrival time                                                                    18.621

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.117
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.117
  data arrival time                                                                   -18.621
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.495


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Gd7m85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Qjc775 (net)    16    0.146       0.000     18.145 f
  data arrival time                                                                    18.833

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.358
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.358
  data arrival time                                                                   -18.833
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.525


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Qpkl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Tac775 (net)    16    0.150       0.000     17.929 f
  data arrival time                                                                    18.569

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.179
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.179
  data arrival time                                                                   -18.569
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.611


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Gi7l85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16    0.148       0.000     18.363 f
  data arrival time                                                                    18.377

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.024
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.024
  data arrival time                                                                   -18.377
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.648


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Iogl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16    0.148       0.000     18.363 f
  data arrival time                                                                    18.376

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.024
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.024
  data arrival time                                                                   -18.376
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.648


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Ztpl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16    0.148       0.000     18.363 f
  data arrival time                                                                    18.376

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.024
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.024
  data arrival time                                                                   -18.376
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.648


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/Qo7l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Whkl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/Mb2l85[59] (net)     3    0.023    0.000     2.744 f
  u_cortexm0integration/u_cortexm0/u_logic/Z31775 (net)    15    0.091       0.000     18.044 f
  data arrival time                                                                    18.710

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.358
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.358
  data arrival time                                                                   -18.710
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.648


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Krhl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16    0.148       0.000     18.363 f
  data arrival time                                                                    18.376

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.024
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.024
  data arrival time                                                                   -18.376
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.649


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Rg7l85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16    0.148       0.000     18.363 f
  data arrival time                                                                    18.376

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.024
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.024
  data arrival time                                                                   -18.376
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.649


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Cf7l85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16    0.148       0.000     18.363 f
  data arrival time                                                                    18.375

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.024
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.024
  data arrival time                                                                   -18.375
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.650


  Startpoint: u_cortexm0integration/u_cortexm0/u_logic/I96l85_reg
  Endpoint: u_cortexm0integration/u_cortexm0/u_logic/Vnnl85_reg
  Path Group: Regs_to_Regs

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock HCLK (rise edge)                                                     0.000      0.000
  clock network delay (ideal)                                                2.000      2.000
  u_cortexm0integration/u_cortexm0/u_logic/P1c775 (net)    16    0.148       0.000     18.363 f
  data arrival time                                                                    18.374

  clock HCLK (rise edge)                                                    20.000     20.000
  clock network delay (ideal)                                                2.000     22.000
  clock uncertainty                                                         -0.200     21.800
  data required time                                                                   21.024
  ----------------------------------------------------------------------------------------------
  data required time                                                                   21.024
  data arrival time                                                                   -18.374
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                           2.650


