// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module edgedetect_edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        filter,
        normal_factor_8_out,
        normal_factor_8_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [511:0] m_axi_gmem_WDATA;
output  [63:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [511:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] filter;
output  [11:0] normal_factor_8_out;
output   normal_factor_8_out_ap_vld;

reg ap_idle;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;
reg normal_factor_8_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_idle_pp0;
reg    ap_block_state73_pp0_stage0_iter72;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln127_fu_140_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_AR;
wire    ap_block_pp0_stage0;
reg    gmem_blk_n_R;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln127_reg_360;
reg   [0:0] icmp_ln127_reg_360_pp0_iter1_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter2_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter3_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter4_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter5_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter6_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter7_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter8_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter9_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter10_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter11_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter12_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter13_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter14_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter15_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter16_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter17_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter18_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter19_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter20_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter21_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter22_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter23_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter24_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter25_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter26_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter27_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter28_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter29_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter30_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter31_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter32_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter33_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter34_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter35_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter36_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter37_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter38_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter39_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter40_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter41_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter42_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter43_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter44_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter45_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter46_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter47_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter48_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter49_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter50_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter51_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter52_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter53_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter54_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter55_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter56_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter57_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter58_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter59_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter60_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter61_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter62_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter63_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter64_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter65_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter66_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter67_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter68_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter69_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter70_reg;
reg   [0:0] icmp_ln127_reg_360_pp0_iter71_reg;
reg   [57:0] trunc_ln131_2_reg_364;
wire   [5:0] trunc_ln131_fu_234_p1;
reg   [5:0] trunc_ln131_reg_369;
reg   [5:0] trunc_ln131_reg_369_pp0_iter1_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter2_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter3_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter4_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter5_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter6_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter7_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter8_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter9_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter10_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter11_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter12_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter13_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter14_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter15_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter16_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter17_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter18_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter19_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter20_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter21_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter22_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter23_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter24_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter25_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter26_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter27_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter28_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter29_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter30_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter31_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter32_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter33_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter34_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter35_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter36_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter37_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter38_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter39_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter40_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter41_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter42_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter43_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter44_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter45_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter46_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter47_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter48_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter49_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter50_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter51_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter52_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter53_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter54_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter55_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter56_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter57_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter58_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter59_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter60_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter61_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter62_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter63_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter64_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter65_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter66_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter67_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter68_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter69_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter70_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter71_reg;
reg   [5:0] trunc_ln131_reg_369_pp0_iter72_reg;
reg   [511:0] gmem_addr_36_read_reg_380;
wire  signed [63:0] sext_ln131_fu_259_p1;
reg   [11:0] normal_factor_fu_76;
wire   [11:0] normal_factor_4_fu_316_p2;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_loop_exit_ready_pp0_iter59_reg;
reg    ap_loop_exit_ready_pp0_iter60_reg;
reg    ap_loop_exit_ready_pp0_iter61_reg;
reg    ap_loop_exit_ready_pp0_iter62_reg;
reg    ap_loop_exit_ready_pp0_iter63_reg;
reg    ap_loop_exit_ready_pp0_iter64_reg;
reg    ap_loop_exit_ready_pp0_iter65_reg;
reg    ap_loop_exit_ready_pp0_iter66_reg;
reg    ap_loop_exit_ready_pp0_iter67_reg;
reg    ap_loop_exit_ready_pp0_iter68_reg;
reg    ap_loop_exit_ready_pp0_iter69_reg;
reg    ap_loop_exit_ready_pp0_iter70_reg;
reg    ap_loop_exit_ready_pp0_iter71_reg;
reg    ap_loop_exit_ready_pp0_iter72_reg;
reg   [1:0] c_fu_80;
wire   [1:0] add_ln129_fu_238_p2;
reg   [1:0] ap_sig_allocacmp_c_load;
reg   [1:0] r_fu_84;
wire   [1:0] select_ln127_fu_178_p3;
reg   [1:0] ap_sig_allocacmp_r_load;
reg   [3:0] indvar_flatten418_fu_88;
wire   [3:0] add_ln127_fu_146_p2;
reg   [3:0] ap_sig_allocacmp_indvar_flatten418_load;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln129_fu_158_p2;
wire   [1:0] add_ln127_1_fu_172_p2;
wire   [3:0] p_shl_fu_190_p3;
wire   [3:0] zext_ln127_fu_186_p1;
wire   [3:0] empty_fu_198_p2;
wire   [1:0] select_ln117_fu_164_p3;
wire   [63:0] zext_ln129_1_fu_208_p1;
wire   [63:0] add_ln131_fu_212_p2;
wire   [63:0] zext_ln129_fu_204_p1;
wire   [63:0] add_ln131_1_fu_218_p2;
wire   [8:0] shl_ln5_fu_272_p3;
wire   [511:0] zext_ln131_fu_279_p1;
wire   [511:0] lshr_ln131_fu_283_p2;
wire   [7:0] trunc_ln131_1_fu_288_p1;
wire   [0:0] abscond6_fu_298_p2;
wire   [7:0] neg5_fu_292_p2;
wire   [7:0] abs7_fu_304_p3;
wire   [11:0] zext_ln131_1_fu_312_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 normal_factor_fu_76 = 12'd0;
#0 c_fu_80 = 2'd0;
#0 r_fu_84 = 2'd0;
#0 indvar_flatten418_fu_88 = 4'd0;
#0 ap_done_reg = 1'b0;
end

edgedetect_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter72_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln127_fu_140_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            c_fu_80 <= add_ln129_fu_238_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            c_fu_80 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln127_fu_140_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten418_fu_88 <= add_ln127_fu_146_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten418_fu_88 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            normal_factor_fu_76 <= 12'd0;
        end else if ((ap_enable_reg_pp0_iter73 == 1'b1)) begin
            normal_factor_fu_76 <= normal_factor_4_fu_316_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln127_fu_140_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            r_fu_84 <= select_ln127_fu_178_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            r_fu_84 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
        ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
        ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
        ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
        ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
        ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
        ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
        ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
        ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
        ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
        ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
        ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        gmem_addr_36_read_reg_380 <= m_axi_gmem_RDATA;
        icmp_ln127_reg_360_pp0_iter10_reg <= icmp_ln127_reg_360_pp0_iter9_reg;
        icmp_ln127_reg_360_pp0_iter11_reg <= icmp_ln127_reg_360_pp0_iter10_reg;
        icmp_ln127_reg_360_pp0_iter12_reg <= icmp_ln127_reg_360_pp0_iter11_reg;
        icmp_ln127_reg_360_pp0_iter13_reg <= icmp_ln127_reg_360_pp0_iter12_reg;
        icmp_ln127_reg_360_pp0_iter14_reg <= icmp_ln127_reg_360_pp0_iter13_reg;
        icmp_ln127_reg_360_pp0_iter15_reg <= icmp_ln127_reg_360_pp0_iter14_reg;
        icmp_ln127_reg_360_pp0_iter16_reg <= icmp_ln127_reg_360_pp0_iter15_reg;
        icmp_ln127_reg_360_pp0_iter17_reg <= icmp_ln127_reg_360_pp0_iter16_reg;
        icmp_ln127_reg_360_pp0_iter18_reg <= icmp_ln127_reg_360_pp0_iter17_reg;
        icmp_ln127_reg_360_pp0_iter19_reg <= icmp_ln127_reg_360_pp0_iter18_reg;
        icmp_ln127_reg_360_pp0_iter20_reg <= icmp_ln127_reg_360_pp0_iter19_reg;
        icmp_ln127_reg_360_pp0_iter21_reg <= icmp_ln127_reg_360_pp0_iter20_reg;
        icmp_ln127_reg_360_pp0_iter22_reg <= icmp_ln127_reg_360_pp0_iter21_reg;
        icmp_ln127_reg_360_pp0_iter23_reg <= icmp_ln127_reg_360_pp0_iter22_reg;
        icmp_ln127_reg_360_pp0_iter24_reg <= icmp_ln127_reg_360_pp0_iter23_reg;
        icmp_ln127_reg_360_pp0_iter25_reg <= icmp_ln127_reg_360_pp0_iter24_reg;
        icmp_ln127_reg_360_pp0_iter26_reg <= icmp_ln127_reg_360_pp0_iter25_reg;
        icmp_ln127_reg_360_pp0_iter27_reg <= icmp_ln127_reg_360_pp0_iter26_reg;
        icmp_ln127_reg_360_pp0_iter28_reg <= icmp_ln127_reg_360_pp0_iter27_reg;
        icmp_ln127_reg_360_pp0_iter29_reg <= icmp_ln127_reg_360_pp0_iter28_reg;
        icmp_ln127_reg_360_pp0_iter2_reg <= icmp_ln127_reg_360_pp0_iter1_reg;
        icmp_ln127_reg_360_pp0_iter30_reg <= icmp_ln127_reg_360_pp0_iter29_reg;
        icmp_ln127_reg_360_pp0_iter31_reg <= icmp_ln127_reg_360_pp0_iter30_reg;
        icmp_ln127_reg_360_pp0_iter32_reg <= icmp_ln127_reg_360_pp0_iter31_reg;
        icmp_ln127_reg_360_pp0_iter33_reg <= icmp_ln127_reg_360_pp0_iter32_reg;
        icmp_ln127_reg_360_pp0_iter34_reg <= icmp_ln127_reg_360_pp0_iter33_reg;
        icmp_ln127_reg_360_pp0_iter35_reg <= icmp_ln127_reg_360_pp0_iter34_reg;
        icmp_ln127_reg_360_pp0_iter36_reg <= icmp_ln127_reg_360_pp0_iter35_reg;
        icmp_ln127_reg_360_pp0_iter37_reg <= icmp_ln127_reg_360_pp0_iter36_reg;
        icmp_ln127_reg_360_pp0_iter38_reg <= icmp_ln127_reg_360_pp0_iter37_reg;
        icmp_ln127_reg_360_pp0_iter39_reg <= icmp_ln127_reg_360_pp0_iter38_reg;
        icmp_ln127_reg_360_pp0_iter3_reg <= icmp_ln127_reg_360_pp0_iter2_reg;
        icmp_ln127_reg_360_pp0_iter40_reg <= icmp_ln127_reg_360_pp0_iter39_reg;
        icmp_ln127_reg_360_pp0_iter41_reg <= icmp_ln127_reg_360_pp0_iter40_reg;
        icmp_ln127_reg_360_pp0_iter42_reg <= icmp_ln127_reg_360_pp0_iter41_reg;
        icmp_ln127_reg_360_pp0_iter43_reg <= icmp_ln127_reg_360_pp0_iter42_reg;
        icmp_ln127_reg_360_pp0_iter44_reg <= icmp_ln127_reg_360_pp0_iter43_reg;
        icmp_ln127_reg_360_pp0_iter45_reg <= icmp_ln127_reg_360_pp0_iter44_reg;
        icmp_ln127_reg_360_pp0_iter46_reg <= icmp_ln127_reg_360_pp0_iter45_reg;
        icmp_ln127_reg_360_pp0_iter47_reg <= icmp_ln127_reg_360_pp0_iter46_reg;
        icmp_ln127_reg_360_pp0_iter48_reg <= icmp_ln127_reg_360_pp0_iter47_reg;
        icmp_ln127_reg_360_pp0_iter49_reg <= icmp_ln127_reg_360_pp0_iter48_reg;
        icmp_ln127_reg_360_pp0_iter4_reg <= icmp_ln127_reg_360_pp0_iter3_reg;
        icmp_ln127_reg_360_pp0_iter50_reg <= icmp_ln127_reg_360_pp0_iter49_reg;
        icmp_ln127_reg_360_pp0_iter51_reg <= icmp_ln127_reg_360_pp0_iter50_reg;
        icmp_ln127_reg_360_pp0_iter52_reg <= icmp_ln127_reg_360_pp0_iter51_reg;
        icmp_ln127_reg_360_pp0_iter53_reg <= icmp_ln127_reg_360_pp0_iter52_reg;
        icmp_ln127_reg_360_pp0_iter54_reg <= icmp_ln127_reg_360_pp0_iter53_reg;
        icmp_ln127_reg_360_pp0_iter55_reg <= icmp_ln127_reg_360_pp0_iter54_reg;
        icmp_ln127_reg_360_pp0_iter56_reg <= icmp_ln127_reg_360_pp0_iter55_reg;
        icmp_ln127_reg_360_pp0_iter57_reg <= icmp_ln127_reg_360_pp0_iter56_reg;
        icmp_ln127_reg_360_pp0_iter58_reg <= icmp_ln127_reg_360_pp0_iter57_reg;
        icmp_ln127_reg_360_pp0_iter59_reg <= icmp_ln127_reg_360_pp0_iter58_reg;
        icmp_ln127_reg_360_pp0_iter5_reg <= icmp_ln127_reg_360_pp0_iter4_reg;
        icmp_ln127_reg_360_pp0_iter60_reg <= icmp_ln127_reg_360_pp0_iter59_reg;
        icmp_ln127_reg_360_pp0_iter61_reg <= icmp_ln127_reg_360_pp0_iter60_reg;
        icmp_ln127_reg_360_pp0_iter62_reg <= icmp_ln127_reg_360_pp0_iter61_reg;
        icmp_ln127_reg_360_pp0_iter63_reg <= icmp_ln127_reg_360_pp0_iter62_reg;
        icmp_ln127_reg_360_pp0_iter64_reg <= icmp_ln127_reg_360_pp0_iter63_reg;
        icmp_ln127_reg_360_pp0_iter65_reg <= icmp_ln127_reg_360_pp0_iter64_reg;
        icmp_ln127_reg_360_pp0_iter66_reg <= icmp_ln127_reg_360_pp0_iter65_reg;
        icmp_ln127_reg_360_pp0_iter67_reg <= icmp_ln127_reg_360_pp0_iter66_reg;
        icmp_ln127_reg_360_pp0_iter68_reg <= icmp_ln127_reg_360_pp0_iter67_reg;
        icmp_ln127_reg_360_pp0_iter69_reg <= icmp_ln127_reg_360_pp0_iter68_reg;
        icmp_ln127_reg_360_pp0_iter6_reg <= icmp_ln127_reg_360_pp0_iter5_reg;
        icmp_ln127_reg_360_pp0_iter70_reg <= icmp_ln127_reg_360_pp0_iter69_reg;
        icmp_ln127_reg_360_pp0_iter71_reg <= icmp_ln127_reg_360_pp0_iter70_reg;
        icmp_ln127_reg_360_pp0_iter7_reg <= icmp_ln127_reg_360_pp0_iter6_reg;
        icmp_ln127_reg_360_pp0_iter8_reg <= icmp_ln127_reg_360_pp0_iter7_reg;
        icmp_ln127_reg_360_pp0_iter9_reg <= icmp_ln127_reg_360_pp0_iter8_reg;
        trunc_ln131_reg_369_pp0_iter10_reg <= trunc_ln131_reg_369_pp0_iter9_reg;
        trunc_ln131_reg_369_pp0_iter11_reg <= trunc_ln131_reg_369_pp0_iter10_reg;
        trunc_ln131_reg_369_pp0_iter12_reg <= trunc_ln131_reg_369_pp0_iter11_reg;
        trunc_ln131_reg_369_pp0_iter13_reg <= trunc_ln131_reg_369_pp0_iter12_reg;
        trunc_ln131_reg_369_pp0_iter14_reg <= trunc_ln131_reg_369_pp0_iter13_reg;
        trunc_ln131_reg_369_pp0_iter15_reg <= trunc_ln131_reg_369_pp0_iter14_reg;
        trunc_ln131_reg_369_pp0_iter16_reg <= trunc_ln131_reg_369_pp0_iter15_reg;
        trunc_ln131_reg_369_pp0_iter17_reg <= trunc_ln131_reg_369_pp0_iter16_reg;
        trunc_ln131_reg_369_pp0_iter18_reg <= trunc_ln131_reg_369_pp0_iter17_reg;
        trunc_ln131_reg_369_pp0_iter19_reg <= trunc_ln131_reg_369_pp0_iter18_reg;
        trunc_ln131_reg_369_pp0_iter20_reg <= trunc_ln131_reg_369_pp0_iter19_reg;
        trunc_ln131_reg_369_pp0_iter21_reg <= trunc_ln131_reg_369_pp0_iter20_reg;
        trunc_ln131_reg_369_pp0_iter22_reg <= trunc_ln131_reg_369_pp0_iter21_reg;
        trunc_ln131_reg_369_pp0_iter23_reg <= trunc_ln131_reg_369_pp0_iter22_reg;
        trunc_ln131_reg_369_pp0_iter24_reg <= trunc_ln131_reg_369_pp0_iter23_reg;
        trunc_ln131_reg_369_pp0_iter25_reg <= trunc_ln131_reg_369_pp0_iter24_reg;
        trunc_ln131_reg_369_pp0_iter26_reg <= trunc_ln131_reg_369_pp0_iter25_reg;
        trunc_ln131_reg_369_pp0_iter27_reg <= trunc_ln131_reg_369_pp0_iter26_reg;
        trunc_ln131_reg_369_pp0_iter28_reg <= trunc_ln131_reg_369_pp0_iter27_reg;
        trunc_ln131_reg_369_pp0_iter29_reg <= trunc_ln131_reg_369_pp0_iter28_reg;
        trunc_ln131_reg_369_pp0_iter2_reg <= trunc_ln131_reg_369_pp0_iter1_reg;
        trunc_ln131_reg_369_pp0_iter30_reg <= trunc_ln131_reg_369_pp0_iter29_reg;
        trunc_ln131_reg_369_pp0_iter31_reg <= trunc_ln131_reg_369_pp0_iter30_reg;
        trunc_ln131_reg_369_pp0_iter32_reg <= trunc_ln131_reg_369_pp0_iter31_reg;
        trunc_ln131_reg_369_pp0_iter33_reg <= trunc_ln131_reg_369_pp0_iter32_reg;
        trunc_ln131_reg_369_pp0_iter34_reg <= trunc_ln131_reg_369_pp0_iter33_reg;
        trunc_ln131_reg_369_pp0_iter35_reg <= trunc_ln131_reg_369_pp0_iter34_reg;
        trunc_ln131_reg_369_pp0_iter36_reg <= trunc_ln131_reg_369_pp0_iter35_reg;
        trunc_ln131_reg_369_pp0_iter37_reg <= trunc_ln131_reg_369_pp0_iter36_reg;
        trunc_ln131_reg_369_pp0_iter38_reg <= trunc_ln131_reg_369_pp0_iter37_reg;
        trunc_ln131_reg_369_pp0_iter39_reg <= trunc_ln131_reg_369_pp0_iter38_reg;
        trunc_ln131_reg_369_pp0_iter3_reg <= trunc_ln131_reg_369_pp0_iter2_reg;
        trunc_ln131_reg_369_pp0_iter40_reg <= trunc_ln131_reg_369_pp0_iter39_reg;
        trunc_ln131_reg_369_pp0_iter41_reg <= trunc_ln131_reg_369_pp0_iter40_reg;
        trunc_ln131_reg_369_pp0_iter42_reg <= trunc_ln131_reg_369_pp0_iter41_reg;
        trunc_ln131_reg_369_pp0_iter43_reg <= trunc_ln131_reg_369_pp0_iter42_reg;
        trunc_ln131_reg_369_pp0_iter44_reg <= trunc_ln131_reg_369_pp0_iter43_reg;
        trunc_ln131_reg_369_pp0_iter45_reg <= trunc_ln131_reg_369_pp0_iter44_reg;
        trunc_ln131_reg_369_pp0_iter46_reg <= trunc_ln131_reg_369_pp0_iter45_reg;
        trunc_ln131_reg_369_pp0_iter47_reg <= trunc_ln131_reg_369_pp0_iter46_reg;
        trunc_ln131_reg_369_pp0_iter48_reg <= trunc_ln131_reg_369_pp0_iter47_reg;
        trunc_ln131_reg_369_pp0_iter49_reg <= trunc_ln131_reg_369_pp0_iter48_reg;
        trunc_ln131_reg_369_pp0_iter4_reg <= trunc_ln131_reg_369_pp0_iter3_reg;
        trunc_ln131_reg_369_pp0_iter50_reg <= trunc_ln131_reg_369_pp0_iter49_reg;
        trunc_ln131_reg_369_pp0_iter51_reg <= trunc_ln131_reg_369_pp0_iter50_reg;
        trunc_ln131_reg_369_pp0_iter52_reg <= trunc_ln131_reg_369_pp0_iter51_reg;
        trunc_ln131_reg_369_pp0_iter53_reg <= trunc_ln131_reg_369_pp0_iter52_reg;
        trunc_ln131_reg_369_pp0_iter54_reg <= trunc_ln131_reg_369_pp0_iter53_reg;
        trunc_ln131_reg_369_pp0_iter55_reg <= trunc_ln131_reg_369_pp0_iter54_reg;
        trunc_ln131_reg_369_pp0_iter56_reg <= trunc_ln131_reg_369_pp0_iter55_reg;
        trunc_ln131_reg_369_pp0_iter57_reg <= trunc_ln131_reg_369_pp0_iter56_reg;
        trunc_ln131_reg_369_pp0_iter58_reg <= trunc_ln131_reg_369_pp0_iter57_reg;
        trunc_ln131_reg_369_pp0_iter59_reg <= trunc_ln131_reg_369_pp0_iter58_reg;
        trunc_ln131_reg_369_pp0_iter5_reg <= trunc_ln131_reg_369_pp0_iter4_reg;
        trunc_ln131_reg_369_pp0_iter60_reg <= trunc_ln131_reg_369_pp0_iter59_reg;
        trunc_ln131_reg_369_pp0_iter61_reg <= trunc_ln131_reg_369_pp0_iter60_reg;
        trunc_ln131_reg_369_pp0_iter62_reg <= trunc_ln131_reg_369_pp0_iter61_reg;
        trunc_ln131_reg_369_pp0_iter63_reg <= trunc_ln131_reg_369_pp0_iter62_reg;
        trunc_ln131_reg_369_pp0_iter64_reg <= trunc_ln131_reg_369_pp0_iter63_reg;
        trunc_ln131_reg_369_pp0_iter65_reg <= trunc_ln131_reg_369_pp0_iter64_reg;
        trunc_ln131_reg_369_pp0_iter66_reg <= trunc_ln131_reg_369_pp0_iter65_reg;
        trunc_ln131_reg_369_pp0_iter67_reg <= trunc_ln131_reg_369_pp0_iter66_reg;
        trunc_ln131_reg_369_pp0_iter68_reg <= trunc_ln131_reg_369_pp0_iter67_reg;
        trunc_ln131_reg_369_pp0_iter69_reg <= trunc_ln131_reg_369_pp0_iter68_reg;
        trunc_ln131_reg_369_pp0_iter6_reg <= trunc_ln131_reg_369_pp0_iter5_reg;
        trunc_ln131_reg_369_pp0_iter70_reg <= trunc_ln131_reg_369_pp0_iter69_reg;
        trunc_ln131_reg_369_pp0_iter71_reg <= trunc_ln131_reg_369_pp0_iter70_reg;
        trunc_ln131_reg_369_pp0_iter72_reg <= trunc_ln131_reg_369_pp0_iter71_reg;
        trunc_ln131_reg_369_pp0_iter7_reg <= trunc_ln131_reg_369_pp0_iter6_reg;
        trunc_ln131_reg_369_pp0_iter8_reg <= trunc_ln131_reg_369_pp0_iter7_reg;
        trunc_ln131_reg_369_pp0_iter9_reg <= trunc_ln131_reg_369_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln127_reg_360 <= icmp_ln127_fu_140_p2;
        icmp_ln127_reg_360_pp0_iter1_reg <= icmp_ln127_reg_360;
        trunc_ln131_2_reg_364 <= {{add_ln131_1_fu_218_p2[63:6]}};
        trunc_ln131_reg_369 <= trunc_ln131_fu_234_p1;
        trunc_ln131_reg_369_pp0_iter1_reg <= trunc_ln131_reg_369;
    end
end

always @ (*) begin
    if (((icmp_ln127_fu_140_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter72_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) 
    & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 
    == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_c_load = 2'd0;
    end else begin
        ap_sig_allocacmp_c_load = c_fu_80;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten418_load = 4'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten418_load = indvar_flatten418_fu_88;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_r_load = 2'd0;
    end else begin
        ap_sig_allocacmp_r_load = r_fu_84;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter72_reg == 1'b1) & (icmp_ln127_reg_360_pp0_iter71_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        normal_factor_8_out_ap_vld = 1'b1;
    end else begin
        normal_factor_8_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abs7_fu_304_p3 = ((abscond6_fu_298_p2[0:0] == 1'b1) ? trunc_ln131_1_fu_288_p1 : neg5_fu_292_p2);

assign abscond6_fu_298_p2 = ((trunc_ln131_1_fu_288_p1 != 8'd0) ? 1'b1 : 1'b0);

assign add_ln127_1_fu_172_p2 = (ap_sig_allocacmp_r_load + 2'd1);

assign add_ln127_fu_146_p2 = (ap_sig_allocacmp_indvar_flatten418_load + 4'd1);

assign add_ln129_fu_238_p2 = (select_ln117_fu_164_p3 + 2'd1);

assign add_ln131_1_fu_218_p2 = (add_ln131_fu_212_p2 + zext_ln129_fu_204_p1);

assign add_ln131_fu_212_p2 = (zext_ln129_1_fu_208_p1 + filter);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter72 == 1'b1) & (1'b1 == ap_block_state73_pp0_stage0_iter72));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter72 == 1'b1) & (1'b1 == ap_block_state73_pp0_stage0_iter72)) | ((m_axi_gmem_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter72 == 1'b1) & (1'b1 == ap_block_state73_pp0_stage0_iter72)) | ((m_axi_gmem_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state73_pp0_stage0_iter72 = (m_axi_gmem_RVALID == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign empty_fu_198_p2 = (p_shl_fu_190_p3 - zext_ln127_fu_186_p1);

assign icmp_ln127_fu_140_p2 = ((ap_sig_allocacmp_indvar_flatten418_load == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_158_p2 = ((ap_sig_allocacmp_c_load == 2'd3) ? 1'b1 : 1'b0);

assign lshr_ln131_fu_283_p2 = gmem_addr_36_read_reg_380 >> zext_ln131_fu_279_p1;

assign m_axi_gmem_ARADDR = sext_ln131_fu_259_p1;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 64'd1;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 512'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 64'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign neg5_fu_292_p2 = (8'd0 - trunc_ln131_1_fu_288_p1);

assign normal_factor_4_fu_316_p2 = (zext_ln131_1_fu_312_p1 + normal_factor_fu_76);

assign normal_factor_8_out = normal_factor_fu_76;

assign p_shl_fu_190_p3 = {{select_ln127_fu_178_p3}, {2'd0}};

assign select_ln117_fu_164_p3 = ((icmp_ln129_fu_158_p2[0:0] == 1'b1) ? 2'd0 : ap_sig_allocacmp_c_load);

assign select_ln127_fu_178_p3 = ((icmp_ln129_fu_158_p2[0:0] == 1'b1) ? add_ln127_1_fu_172_p2 : ap_sig_allocacmp_r_load);

assign sext_ln131_fu_259_p1 = $signed(trunc_ln131_2_reg_364);

assign shl_ln5_fu_272_p3 = {{trunc_ln131_reg_369_pp0_iter72_reg}, {3'd0}};

assign trunc_ln131_1_fu_288_p1 = lshr_ln131_fu_283_p2[7:0];

assign trunc_ln131_fu_234_p1 = add_ln131_1_fu_218_p2[5:0];

assign zext_ln127_fu_186_p1 = select_ln127_fu_178_p3;

assign zext_ln129_1_fu_208_p1 = select_ln117_fu_164_p3;

assign zext_ln129_fu_204_p1 = empty_fu_198_p2;

assign zext_ln131_1_fu_312_p1 = abs7_fu_304_p3;

assign zext_ln131_fu_279_p1 = shl_ln5_fu_272_p3;

endmodule //edgedetect_edgedetect_Pipeline_VITIS_LOOP_127_1_VITIS_LOOP_129_2
