-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\Min_cost_function_and_vopt_FCS_MPC_6Phase_PMSM\hdlsrc\min_cost_function_and_vopt_FCS_MPC_6Phase_PMSM\min_cost_function_and_vopt_FCS_MPC_6Phase_dut.vhd
-- Created: 2022-08-29 13:17:35
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: min_cost_function_and_vopt_FCS_MPC_6Phase_dut
-- Source Path: min_cost_function_and_vopt_FCS_MPC_6Phase/min_cost_function_and_vopt_FCS_MPC_6Phase_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY min_cost_function_and_vopt_FCS_MPC_6Phase_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        J_in                              :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        d_phase_voltage_per_switchimng_state :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        q_phase_voltage_per_switchimng_state :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        x_phase_voltage_per_switchimng_state :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        y_phase_voltage_per_switchimng_state :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        Index_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
        use_AXI                           :   IN    std_logic;  -- ufix1
        J_in_AXI                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        Index_in_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
        d_phase_voltage_per_switchimng_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        q_phase_voltage_per_switchimng_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        x_phase_voltage_per_switchimng_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        y_phase_voltage_per_switchimng_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        valid_in_AXI                      :   IN    std_logic;  -- ufix1
        valid_in                          :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        Index_out                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
        last_applied_optimal_voltage_ud   :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        last_applied_optimal_voltage_uq   :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        last_applied_optimal_voltage_ux   :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        last_applied_optimal_voltage_uy   :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        last_applied_optimal_voltage_uy_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        last_applied_optimal_voltage_ux_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        last_applied_optimal_voltage_uq_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        last_applied_optimal_voltage_ud_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        Index_out_AXI                     :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
        done                              :   OUT   std_logic;  -- ufix1
        done_complete                     :   OUT   std_logic;  -- ufix1
        done_complete_AXI                 :   OUT   std_logic  -- ufix1
        );
END min_cost_function_and_vopt_FCS_MPC_6Phase_dut;


ARCHITECTURE rtl OF min_cost_function_and_vopt_FCS_MPC_6Phase_dut IS

  -- Component Declarations
  COMPONENT min_cost_function_and_vopt_FCS_MPC_6Phase_src_HDL_DUT1
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          J_in                            :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          d_phase_voltage_per_switchimng_state :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          q_phase_voltage_per_switchimng_state :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          x_phase_voltage_per_switchimng_state :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          y_phase_voltage_per_switchimng_state :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          Index_in                        :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
          use_AXI                         :   IN    std_logic;  -- ufix1
          J_in_AXI                        :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index_in_AXI                    :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
          d_phase_voltage_per_switchimng_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          q_phase_voltage_per_switchimng_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          x_phase_voltage_per_switchimng_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          y_phase_voltage_per_switchimng_state_AXI :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          valid_in_AXI                    :   IN    std_logic;  -- ufix1
          valid_in                        :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          Index_out                       :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
          last_applied_optimal_voltage_ud :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          last_applied_optimal_voltage_uq :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          last_applied_optimal_voltage_ux :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          last_applied_optimal_voltage_uy :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          last_applied_optimal_voltage_uy_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          last_applied_optimal_voltage_ux_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          last_applied_optimal_voltage_uq_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          last_applied_optimal_voltage_ud_AXI :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          Index_out_AXI                   :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
          done                            :   OUT   std_logic;  -- ufix1
          done_complete                   :   OUT   std_logic;  -- ufix1
          done_complete_AXI               :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : min_cost_function_and_vopt_FCS_MPC_6Phase_src_HDL_DUT1
    USE ENTITY work.min_cost_function_and_vopt_FCS_MPC_6Phase_src_HDL_DUT1(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL use_AXI_sig                      : std_logic;  -- ufix1
  SIGNAL valid_in_AXI_sig                 : std_logic;  -- ufix1
  SIGNAL valid_in_sig                     : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL Index_out_sig                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL last_applied_optimal_voltage_ud_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL last_applied_optimal_voltage_uq_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL last_applied_optimal_voltage_ux_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL last_applied_optimal_voltage_uy_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL last_applied_optimal_voltage_uy_AXI_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL last_applied_optimal_voltage_ux_AXI_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL last_applied_optimal_voltage_uq_AXI_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL last_applied_optimal_voltage_ud_AXI_sig : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL Index_out_AXI_sig                : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL done_sig                         : std_logic;  -- ufix1
  SIGNAL done_complete_sig                : std_logic;  -- ufix1
  SIGNAL done_complete_AXI_sig            : std_logic;  -- ufix1

BEGIN
  u_min_cost_function_and_vopt_FCS_MPC_6Phase_src_HDL_DUT1 : min_cost_function_and_vopt_FCS_MPC_6Phase_src_HDL_DUT1
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              J_in => J_in,  -- sfix20_En11
              d_phase_voltage_per_switchimng_state => d_phase_voltage_per_switchimng_state,  -- sfix24_En11
              q_phase_voltage_per_switchimng_state => q_phase_voltage_per_switchimng_state,  -- sfix24_En11
              x_phase_voltage_per_switchimng_state => x_phase_voltage_per_switchimng_state,  -- sfix24_En11
              y_phase_voltage_per_switchimng_state => y_phase_voltage_per_switchimng_state,  -- sfix24_En11
              Index_in => Index_in,  -- sfix32
              use_AXI => use_AXI_sig,  -- ufix1
              J_in_AXI => J_in_AXI,  -- sfix20_En11
              Index_in_AXI => Index_in_AXI,  -- sfix32
              d_phase_voltage_per_switchimng_state_AXI => d_phase_voltage_per_switchimng_state_AXI,  -- sfix24_En11
              q_phase_voltage_per_switchimng_state_AXI => q_phase_voltage_per_switchimng_state_AXI,  -- sfix24_En11
              x_phase_voltage_per_switchimng_state_AXI => x_phase_voltage_per_switchimng_state_AXI,  -- sfix24_En11
              y_phase_voltage_per_switchimng_state_AXI => y_phase_voltage_per_switchimng_state_AXI,  -- sfix24_En11
              valid_in_AXI => valid_in_AXI_sig,  -- ufix1
              valid_in => valid_in_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              Index_out => Index_out_sig,  -- sfix32
              last_applied_optimal_voltage_ud => last_applied_optimal_voltage_ud_sig,  -- sfix24_En11
              last_applied_optimal_voltage_uq => last_applied_optimal_voltage_uq_sig,  -- sfix24_En11
              last_applied_optimal_voltage_ux => last_applied_optimal_voltage_ux_sig,  -- sfix24_En11
              last_applied_optimal_voltage_uy => last_applied_optimal_voltage_uy_sig,  -- sfix24_En11
              last_applied_optimal_voltage_uy_AXI => last_applied_optimal_voltage_uy_AXI_sig,  -- sfix24_En11
              last_applied_optimal_voltage_ux_AXI => last_applied_optimal_voltage_ux_AXI_sig,  -- sfix24_En11
              last_applied_optimal_voltage_uq_AXI => last_applied_optimal_voltage_uq_AXI_sig,  -- sfix24_En11
              last_applied_optimal_voltage_ud_AXI => last_applied_optimal_voltage_ud_AXI_sig,  -- sfix24_En11
              Index_out_AXI => Index_out_AXI_sig,  -- sfix32
              done => done_sig,  -- ufix1
              done_complete => done_complete_sig,  -- ufix1
              done_complete_AXI => done_complete_AXI_sig  -- ufix1
              );

  use_AXI_sig <= use_AXI;

  valid_in_AXI_sig <= valid_in_AXI;

  valid_in_sig <= valid_in;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  Index_out <= Index_out_sig;

  last_applied_optimal_voltage_ud <= last_applied_optimal_voltage_ud_sig;

  last_applied_optimal_voltage_uq <= last_applied_optimal_voltage_uq_sig;

  last_applied_optimal_voltage_ux <= last_applied_optimal_voltage_ux_sig;

  last_applied_optimal_voltage_uy <= last_applied_optimal_voltage_uy_sig;

  last_applied_optimal_voltage_uy_AXI <= last_applied_optimal_voltage_uy_AXI_sig;

  last_applied_optimal_voltage_ux_AXI <= last_applied_optimal_voltage_ux_AXI_sig;

  last_applied_optimal_voltage_uq_AXI <= last_applied_optimal_voltage_uq_AXI_sig;

  last_applied_optimal_voltage_ud_AXI <= last_applied_optimal_voltage_ud_AXI_sig;

  Index_out_AXI <= Index_out_AXI_sig;

  done <= done_sig;

  done_complete <= done_complete_sig;

  done_complete_AXI <= done_complete_AXI_sig;

END rtl;

