{"vcs1":{"timestamp_begin":1700114599.725070312, "rt":19.58, "ut":18.04, "st":0.81}}
{"vcselab":{"timestamp_begin":1700114619.379671207, "rt":2.51, "ut":0.28, "st":0.14}}
{"link":{"timestamp_begin":1700114621.953161154, "rt":0.38, "ut":0.13, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700114598.975918909}
{"VCS_COMP_START_TIME": 1700114598.975918909}
{"VCS_COMP_END_TIME": 1700114631.266117409}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 369440}}
{"stitch_vcselab": {"peak_mem": 240000}}
