Design Entry;SmartDesign Check||(null)||SmartDesign 'SF2project' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'SF2project' was successfully generated.  ||(null);(null)||(null);(null)
HelpInfo,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin\assistant
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist SF2project ||SF2project.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SF2project.srr'/linenumber/208||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock SF2project|MCCC_CLK_BASE which controls 1 sequential elements including SF2project_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||SF2project.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SF2project.srr'/linenumber/242||sf2project_mss.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\work\SF2project_MSS\SF2project_MSS.v'/linenumber/1300
Implementation;Synthesis||MT530||@W:Found inferred clock SF2project|MAC_MII_TX_CLK which controls 1 sequential elements including SF2project_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||SF2project.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SF2project.srr'/linenumber/243||sf2project_mss.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\work\SF2project_MSS\SF2project_MSS.v'/linenumber/1300
Implementation;Synthesis||MT530||@W:Found inferred clock SF2project|MAC_MII_RX_CLK which controls 1 sequential elements including SF2project_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||SF2project.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SF2project.srr'/linenumber/244||sf2project_mss.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\work\SF2project_MSS\SF2project_MSS.v'/linenumber/1300
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||SF2project.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SF2project.srr'/linenumber/246||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock SF2project|MCCC_CLK_BASE with period 10.00ns. Please declare a user-defined clock on port MCCC_CLK_BASE.||SF2project.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SF2project.srr'/linenumber/392||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock SF2project|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on port MAC_MII_TX_CLK.||SF2project.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SF2project.srr'/linenumber/393||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock SF2project|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on port MAC_MII_RX_CLK.||SF2project.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\SF2project.srr'/linenumber/394||null;null
Implementation;Place and Route;RootName:SF2project
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||SF2project_layout_log.log;liberoaction://open_report/file/SF2project_layout_log.log||(null);(null)
