**Solution – Verilog implementation**

Below is a minimal, synthesizable implementation that follows the specification.  
All logic is purely combinational, so no clock or reset signals are required.

```verilog
// TopModule.v
// ---------------------------------------------------------------
//  Heating / cooling thermostat
// ---------------------------------------------------------------

module TopModule (
    input  wire mode,      // 1 → heating mode, 0 → cooling mode
    input  wire too_cold,  // asserted when the temperature is below the set point
    input  wire too_hot,   // asserted when the temperature is above the set point
    input  wire fan_on,    // user‑requested fan activation (regardless of heater / AC)
    output wire heater,    // heater control signal
    output wire aircon,    // air‑conditioner control signal
    output wire fan        // blower‑fan control signal
);

    //  Heater is on only in heating mode when it is too cold
    assign heater = mode & too_cold;

    //  Air‑conditioner is on only in cooling mode when it is too hot
    assign aircon = ~mode & too_hot;

    //  Fan turns on if the heater or air‑con is on,
    //  or if the user explicitly requests the fan.
    assign fan = heater | aircon | fan_on;

endmodule
```

### Explanation

| Signal | Condition to be `1` | Rationale |
|--------|---------------------|-----------|
| `heater` | `mode == 1` **and** `too_cold == 1` | Heater only active in heating mode when the temperature is too low. |
| `aircon` | `mode == 0` **and** `too_hot == 1` | AC only active in cooling mode when the temperature is too high. |
| `fan` | `heater` **or** `aircon` **or** `fan_on` | Fan must circulate air whenever the heater or AC is running, or if the user explicitly requests it. |

Because all outputs are driven by continuous assignments (`assign`), the module is purely combinational and will synthesize to simple logic gates. If you prefer an `always @(*)` block, you can replace the `assign` statements with equivalent procedural assignments, but the functionality remains identical.