# Verilog-CPU
In this project, simple CPU are implemented in verilog. To be specific, project 5 is for single cycle CPU, project 6 is for pipeline CPU.
