# SystemVerilog çŠ¶æ€æœºç”Ÿæˆå™¨

## æ¦‚è¿°
SystemVerilog çŠ¶æ€æœºç”Ÿæˆå™¨æ˜¯ä¸€æ¬¾ VSCode æ‰©å±•ï¼Œä¸“ä¸ºç¡¬ä»¶å·¥ç¨‹å¸ˆè®¾è®¡ï¼Œå¸®åŠ©å¿«é€Ÿç”Ÿæˆå¯ç»¼åˆçš„ SystemVerilog çŠ¶æ€æœºä»£ç ã€‚å®ƒæ”¯æŒç‹¬çƒ­ç¼–ç ã€çŠ¶æ€è½¬ç§»é€»è¾‘å’Œè¾“å‡ºé€»è¾‘çš„è‡ªåŠ¨ç”Ÿæˆï¼Œæå¤§åœ°æé«˜äº†å¼€å‘æ•ˆç‡ã€‚

## åŠŸèƒ½ç‰¹ç‚¹
- ğŸš€ **å¿«é€Ÿç”ŸæˆçŠ¶æ€æœº**ï¼šæ”¯æŒç®€å•å’Œé«˜çº§çŠ¶æ€æœºç”Ÿæˆã€‚
- ğŸ”„ **è‡ªåŠ¨è½¬ç§»é€»è¾‘**ï¼šç”ŸæˆçŠ¶æ€è½¬ç§»æ ‡å¿—å’Œé€»è¾‘ã€‚
- ğŸ”’ **å¯ç»¼åˆå®‰å…¨**ï¼šä½¿ç”¨ `unique case` å’Œæ­£ç¡®çš„å¤ä½å¤„ç†ã€‚
- ğŸ“ **è‡ªæ–‡æ¡£åŒ–ä»£ç **ï¼šç”Ÿæˆçš„ä»£ç åŒ…å«æ³¨é‡Šï¼Œä¾¿äºç†è§£ã€‚
- âš™ï¸ **é«˜çº§åŠŸèƒ½**ï¼šæ”¯æŒå¤æ‚çŠ¶æ€æœºçš„è‡ªå®šä¹‰é…ç½®ã€‚

## å®‰è£…æ–¹æ³•
1. æ‰“å¼€ VSCodeã€‚
2. è¿›å…¥æ‰©å±•è§†å›¾ (`Ctrl+Shift+X`)ã€‚
3. æœç´¢ "SystemVerilog State Machine Generator"ã€‚
4. ç‚¹å‡»å®‰è£…ã€‚

## ä½¿ç”¨æ–¹æ³•
### å¿«é€ŸçŠ¶æ€æœºç”Ÿæˆ
1. æ‰“å¼€ SystemVerilog æ–‡ä»¶ã€‚
2. æŒ‰ `Ctrl+Shift+P` æ‰“å¼€å‘½ä»¤é¢æ¿ã€‚
3. é€‰æ‹© **Generate Fast State Machine**ã€‚
4. è¾“å…¥ä»¥åˆ†å·åˆ†éš”çš„çŠ¶æ€åç§°ï¼ˆä¾‹å¦‚ï¼š`IDLE;RUNNING;DONE`ï¼‰ã€‚
5. çŠ¶æ€æœºä»£ç å°†æ’å…¥åˆ°å…‰æ ‡ä½ç½®ã€‚

### é«˜çº§çŠ¶æ€æœºç”Ÿæˆ
é«˜çº§çŠ¶æ€æœºç”ŸæˆåŠŸèƒ½å…è®¸ç”¨æˆ·å®šä¹‰å¤æ‚çš„çŠ¶æ€æœºï¼ŒåŒ…æ‹¬çŠ¶æ€è½¬ç§»é€»è¾‘å’Œè¾“å‡ºé€»è¾‘ã€‚ä»¥ä¸‹æ˜¯è¯¦ç»†æ­¥éª¤ï¼š

1. **æ‰“å¼€ SystemVerilog æ–‡ä»¶**  
   ç¡®ä¿å½“å‰ç¼–è¾‘å™¨ä¸­æ‰“å¼€çš„æ˜¯ä¸€ä¸ª `.sv` æ–‡ä»¶ã€‚

2. **æ‰“å¼€å‘½ä»¤é¢æ¿**  
   æŒ‰ `Ctrl+Shift+P` æ‰“å¼€ VSCode çš„å‘½ä»¤é¢æ¿ã€‚

3. **é€‰æ‹©å‘½ä»¤**  
   åœ¨å‘½ä»¤é¢æ¿ä¸­è¾“å…¥ `Generate Advanced State Machine`ï¼Œç„¶åé€‰æ‹©è¯¥å‘½ä»¤ã€‚

4. **è¾“å…¥çŠ¶æ€åç§°**  
   æ ¹æ®æç¤ºè¾“å…¥çŠ¶æ€åç§°ï¼Œä»¥åˆ†å·åˆ†éš”ï¼ˆä¾‹å¦‚ï¼š`IDLE;RUNNING;ERROR;DONE`ï¼‰ã€‚

5. **å®šä¹‰è½¬ç§»é€»è¾‘**  
   é»˜è®¤æŒ‰ç…§è¾“å…¥çŠ¶æ€ç¼–å·ä¸º1;2;3;...;nï¼Œæ”¯æŒå•çŠ¶æ€è·³è½¬åˆ°å¤šçŠ¶æ€ï¼Œæ’ä»¶ä¼šæç¤ºç”¨æˆ·è¾“å…¥çŠ¶æ€è½¬ç§»é€»è¾‘ï¼Œä¾‹å¦‚ï¼š
   - `1-2 è¡¨ç¤º IDLE -> RUNNING`
   - `2-3 è¡¨ç¤º RUNNING -> ERROR`
   - `3-4 è¡¨ç¤º ERROR -> DONE`
   - `4-1 è¡¨ç¤º DONE -> IDLE`

6. **ç”Ÿæˆä»£ç **  
   æ’ä»¶ä¼šæ ¹æ®ç”¨æˆ·è¾“å…¥ç”Ÿæˆå®Œæ•´çš„çŠ¶æ€æœºä»£ç ï¼ŒåŒ…æ‹¬çŠ¶æ€å®šä¹‰ã€è½¬ç§»é€»è¾‘å’Œè¾“å‡ºé€»è¾‘ã€‚

7. **æ’å…¥ä»£ç **  
   ç”Ÿæˆçš„ä»£ç ä¼šè‡ªåŠ¨æ’å…¥åˆ°å…‰æ ‡ä½ç½®ã€‚

### ç¤ºä¾‹
#### å¿«é€ŸçŠ¶æ€æœºç”Ÿæˆ
```systemverilog
typedef enum {
    IDLE,
    RUNNING,
    DONE
} fsm_state;

typedef struct packed {
    logic idle2running;
    logic running2done;
    logic done2idle;
} fsm_transition_flags;

// çŠ¶æ€æœºå®ç°...
```

#### é«˜çº§çŠ¶æ€æœºç”Ÿæˆ
```systemverilog
typedef enum {
    IDLE,
    RUNNING,
    ERROR,
    DONE
} fsm_state;

typedef struct packed {
    logic idle2running;
    logic running2error;
    logic error2done;
    logic done2idle;
} fsm_transition_flags;

// é«˜çº§çŠ¶æ€æœºå®ç°...
always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        current_state <= IDLE;
    end else begin
        case (current_state)
            IDLE: if (idle2running) current_state <= RUNNING;
            RUNNING: if (running2error) current_state <= ERROR;
            ERROR: if (error2done) current_state <= DONE;
            DONE: if (done2idle) current_state <= IDLE;
            default: current_state <= IDLE;
        endcase
    end
end
```

## ç³»ç»Ÿè¦æ±‚
- VSCode v1.85+
- SystemVerilog è¯­è¨€æ”¯æŒ

## åé¦ˆä¸è´¡çŒ®
æŠ¥å‘Šé—®é¢˜æˆ–å‚ä¸è´¡çŒ®ï¼š
- [GitHub ä»“åº“](https://github.com/wilsonch001/sv-statemachine-generator)
- æäº¤é—®é¢˜æˆ–åŠŸèƒ½è¯·æ±‚ã€‚

---

æ„Ÿè°¢ä½¿ç”¨ SystemVerilog çŠ¶æ€æœºç”Ÿæˆå™¨ï¼ğŸ‰

## License
MIT License