Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto aaab0aca6a5f433584f6e3449d55e868 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UART_Top_sim_behav xil_defaultlib.UART_Top_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [/home/it/Downloads/ChipXprt_DSD_pro-Raid/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/new/n_clockDivider.sv:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Parity_en' [/home/it/Downloads/ChipXprt_DSD_pro-Raid/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/Tx_top.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'up_down' [/home/it/Downloads/ChipXprt_DSD_pro-Raid/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's' [/home/it/Downloads/ChipXprt_DSD_pro-Raid/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [/home/it/Downloads/ChipXprt_DSD_pro-Raid/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/TX_TOP.srcs/sources_1/imports/sources_1/new/TX_dataPath.sv:46]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'out_bit' [/home/it/Downloads/ChipXprt_DSD_pro-Raid/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/new/UART_Top.sv:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'parity_en' [/home/it/Downloads/ChipXprt_DSD_pro-Raid/DSD_pro/UART_TOP/TOP/TOP.srcs/sources_1/imports/sources_1/new/Rx_top.sv:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dFlipFlop
Compiling module xil_defaultlib.nBits_comparator(n=7)
Compiling module xil_defaultlib.nBits_up_down_counter(n=7)
Compiling module xil_defaultlib.n_clockDivider(n=7)
Compiling module xil_defaultlib.nBits_comparator(n=4'b1001)
Compiling module xil_defaultlib.Tx_FSM
Compiling module xil_defaultlib.n_shiftRegister_oneBit(n=8)
Compiling module xil_defaultlib.nBits_up_down_counter(n=9)
Compiling module xil_defaultlib.Comparetor(n=3)
Compiling module xil_defaultlib.n_2x1mux(n=1)
Compiling module xil_defaultlib.four_to_oneMux
Compiling module xil_defaultlib.n_TX_dataPath(n=8,parity_en=1'b0...
Compiling module xil_defaultlib.Tx_top(PARITY_EN=0)
Compiling module xil_defaultlib.FSM_Receiver
Compiling module xil_defaultlib.Counter(n=4)
Compiling module xil_defaultlib.Comparetor(n=4)
Compiling module xil_defaultlib.Register(n=1)
Compiling module xil_defaultlib.Dmux
Compiling module xil_defaultlib.Rx_DP
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.Rx_top
Compiling module xil_defaultlib.UART_Top
Compiling module xil_defaultlib.UART_Top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_Top_sim_behav
