// Comprehensive Verilog version 7 ANSWERS exercise 10
// Include file for ALU exercise solution

parameter AplusB   = 4'b0000,
          AminusB  = 4'b0001,
          BminusA  = 4'b0010,
          OnlyA    = 4'b0100,
          OnlyB    = 4'b0101,
          minusA   = 4'b0110,
          minusB   = 4'b0111,
          sllA     = 4'b1000,
          slrA     = 4'b1001,
          rllA     = 4'b1010,
          rlrA     = 4'b1011,
          AllZeros = 4'b1110,
          AllOnes  = 4'b1111;
