$date
	Fri Apr 12 23:51:19 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module TestBench $end
$var wire 1 ( reset_L $end
$var wire 4 ) data_out1 [3:0] $end
$var wire 4 * data_out0 [3:0] $end
$var wire 4 + data_in [3:0] $end
$var wire 1 , clk $end
$scope module dmux $end
$var wire 1 - s $end
$var wire 1 ( reset_L $end
$var wire 4 . data_out1 [3:0] $end
$var wire 4 / data_out0 [3:0] $end
$var wire 4 0 data_in [3:0] $end
$var wire 1 , clk $end
$var wire 1 1 _10_ $end
$var wire 1 2 _09_ $end
$var wire 1 3 _08_ $end
$var wire 1 4 _07_ $end
$var wire 1 5 _06_ $end
$var wire 1 6 _05_ $end
$var wire 1 7 _04_ $end
$var wire 1 8 _03_ $end
$var wire 1 9 _02_ $end
$var wire 4 : _01_ [3:0] $end
$var wire 4 ; _00_ [3:0] $end
$scope module _11_ $end
$var wire 1 < A $end
$var wire 1 5 Y $end
$upscope $end
$scope module _12_ $end
$var wire 1 5 B $end
$var wire 1 = Y $end
$var wire 1 7 A $end
$upscope $end
$scope module _13_ $end
$var wire 1 > A $end
$var wire 1 4 Y $end
$upscope $end
$scope module _14_ $end
$var wire 1 4 B $end
$var wire 1 ? Y $end
$var wire 1 7 A $end
$upscope $end
$scope module _15_ $end
$var wire 1 3 Y $end
$var wire 1 - A $end
$upscope $end
$scope module _16_ $end
$var wire 1 3 B $end
$var wire 1 2 Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _17_ $end
$var wire 1 2 A $end
$var wire 1 @ Y $end
$var wire 1 8 B $end
$upscope $end
$scope module _18_ $end
$var wire 1 2 A $end
$var wire 1 A Y $end
$var wire 1 6 B $end
$upscope $end
$scope module _19_ $end
$var wire 1 2 A $end
$var wire 1 5 B $end
$var wire 1 B Y $end
$upscope $end
$scope module _20_ $end
$var wire 1 2 A $end
$var wire 1 4 B $end
$var wire 1 C Y $end
$upscope $end
$scope module _21_ $end
$var wire 1 1 Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _22_ $end
$var wire 1 1 A $end
$var wire 1 9 Y $end
$var wire 1 - B $end
$upscope $end
$scope module _23_ $end
$var wire 1 D A $end
$var wire 1 8 Y $end
$upscope $end
$scope module _24_ $end
$var wire 1 7 Y $end
$var wire 1 - B $end
$var wire 1 ( A $end
$upscope $end
$scope module _25_ $end
$var wire 1 7 A $end
$var wire 1 8 B $end
$var wire 1 E Y $end
$upscope $end
$scope module _26_ $end
$var wire 1 F A $end
$var wire 1 6 Y $end
$upscope $end
$scope module _27_ $end
$var wire 1 7 A $end
$var wire 1 6 B $end
$var wire 1 G Y $end
$upscope $end
$scope module _28_ $end
$var wire 1 H D $end
$var wire 1 , C $end
$var reg 1 I Q $end
$upscope $end
$scope module _29_ $end
$var wire 1 J D $end
$var wire 1 , C $end
$var reg 1 K Q $end
$upscope $end
$scope module _30_ $end
$var wire 1 L D $end
$var wire 1 , C $end
$var reg 1 M Q $end
$upscope $end
$scope module _31_ $end
$var wire 1 N D $end
$var wire 1 , C $end
$var reg 1 O Q $end
$upscope $end
$scope module _32_ $end
$var wire 1 P D $end
$var wire 1 , C $end
$var reg 1 Q Q $end
$upscope $end
$scope module _33_ $end
$var wire 1 R D $end
$var wire 1 , C $end
$var reg 1 S Q $end
$upscope $end
$scope module _34_ $end
$var wire 1 T D $end
$var wire 1 , C $end
$var reg 1 U Q $end
$upscope $end
$scope module _35_ $end
$var wire 1 V D $end
$var wire 1 , C $end
$var reg 1 W Q $end
$upscope $end
$scope module _36_ $end
$var wire 1 9 D $end
$var wire 1 , C $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$scope module probador $end
$var wire 4 X data_out0 [3:0] $end
$var wire 4 Y data_out1 [3:0] $end
$var reg 1 , clk $end
$var reg 4 Z data_in [3:0] $end
$var reg 1 ( reset_L $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 Z
bx Y
bx X
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
0F
xE
0D
xC
xB
xA
x@
x?
0>
x=
0<
bx ;
bx :
x9
x8
x7
x6
x5
x4
x3
x2
x1
b0 0
bx /
bx .
x-
0,
b0 +
bx *
bx )
0(
x'
z&
z%
z$
z#
x"
z!
$end
#20
1(
1,
#30
16
18
14
15
#40
0,
#48
z"
#50
01
#60
1<
b100 +
b100 0
b100 Z
1,
#75
0R
0J
0P
0H
0V
0N
0T
0L
0G
0A
0E
0@
0?
0C
b0 :
0=
b0 ;
0B
#80
0,
#90
05
#100
1D
0<
b1 +
b1 0
b1 Z
1,
#107
0I
0K
0M
b0 *
b0 /
b0 X
0O
0Q
0S
0U
b0 )
b0 .
b0 Y
0W
#120
0,
#130
08
15
#140
1>
b1001 +
b1001 0
b1001 Z
1,
#160
0,
#170
04
#175
xP
xH
b0x :
xE
b0x ;
x@
#180
1F
0>
b11 +
b11 0
b11 Z
1,
#187
b0x *
b0x /
b0x X
xI
b0x )
b0x .
b0x Y
xQ
#200
0,
#210
06
14
#220
0F
1>
1<
b1101 +
b1101 0
b1101 Z
1,
#240
0,
#250
16
04
05
#260
1,
#280
0,
#295
xV
xN
xT
xL
x?
xC
bx0x :
x=
bx0x ;
xB
#300
0>
b101 +
b101 0
b101 Z
1,
#307
xW
bx0x )
bx0x .
bx0x Y
xU
xO
bx0x *
bx0x /
bx0x X
xM
#320
0,
#330
14
#340
1F
0D
0<
b10 +
b10 0
b10 Z
1,
#360
0,
#370
06
18
15
#375
0V
0N
b0x0x :
0?
b0x0x ;
0C
#380
0F
1D
b1 +
b1 0
b1 Z
1,
#387
b0x0x )
b0x0x .
b0x0x Y
0W
b0x0x *
b0x0x /
b0x0x X
0O
#400
0,
#410
16
08
#415
0T
0L
b0x :
0=
b0x ;
0B
#420
1>
1<
b1101 +
b1101 0
b1101 Z
1,
#427
b0x *
b0x /
b0x X
0M
b0x )
b0x .
b0x Y
0U
#440
0,
#450
04
05
#460
1F
0D
0>
b110 +
b110 0
b110 Z
1,
#480
0,
#490
06
18
14
#495
xT
xL
b0x0x :
x=
b0x0x ;
xB
#500
0F
1D
1>
b1101 +
b1101 0
b1101 Z
1,
#507
b0x0x *
b0x0x /
b0x0x X
xM
b0x0x )
b0x0x .
b0x0x Y
xU
#520
0,
#530
16
08
04
#540
0(
1,
#560
0,
#570
11
#575
xV
xN
bx0x :
x?
bx0x ;
xC
#580
0D
b1100 +
b1100 0
b1100 Z
1,
#583
17
12
#587
bx0x *
bx0x /
bx0x X
xO
bx0x )
bx0x .
bx0x Y
xW
#600
0,
#610
18
#615
09
#620
1D
0<
b1001 +
b1001 0
b1001 Z
1,
#627
0-
#628
0P
0V
0T
0H
0L
0N
0E
0?
b0 :
0=
0@
0B
b0 ;
0C
#640
0,
#650
08
15
#657
13
#660
1,
