#ifndef _GPIO_H_
#define _GPIO_H_

#include "soc.h"

#define GPIO_BASE                    SOC_GPIO_BASE_ADDR

#define _GPIO_OFF(off, func)          off
#define _GPIO_FUNC(off, func)         func

#define GPIO_CON_MASK(GPIO)            (0xF<<(_GPIO_OFF(GPIO)*4))
#define GPIO_CON_FUNC(GPIO)            (_GPIO_FUNC(GPIO)<<(_GPIO_OFF(GPIO)*4))

#define GPIO_DAT_MASK(GPIO)            (0x1<<_GPIO_OFF(GPIO))
#define GPIO_DAT_LOW(GPIO)             (0x0<<_GPIO_OFF(GPIO))
#define GPIO_DAT_HIGH(GPIO)            (0x1<<_GPIO_OFF(GPIO))

#define GPIO_PUD_MASK(GPIO)            (0x3<<(_GPIO_OFF(GPIO)*2))
#define GPIO_PUD_DIS(GPIO)             (0x0<<(_GPIO_OFF(GPIO)*2))
#define GPIO_PUD_PD(GPIO)              (0x1<<(_GPIO_OFF(GPIO)*2))
#define GPIO_PUD_PU(GPIO)              (0x2<<(_GPIO_OFF(GPIO)*2))

#define GPIO_DRV_MASK(GPIO)            (0x3<<(_GPIO_OFF(GPIO)*2))
#define GPIO_DRV_LOW(GPIO)             (0x0<<(_GPIO_OFF(GPIO)*2))
#define GPIO_DRV0(GPIO)                (0x0<<(_GPIO_OFF(GPIO)*2))
#define GPIO_DRV1(GPIO)                (0x1<<(_GPIO_OFF(GPIO)*2))
#define GPIO_DRV2(GPIO)                (0x2<<(_GPIO_OFF(GPIO)*2))
#define GPIO_DRV3(GPIO)                (0x3<<(_GPIO_OFF(GPIO)*2))
#define GPIO_DRV_HIGH(GPIO)            (0x3<<(_GPIO_OFF(GPIO)*2))

#define GPIO_CONPDN_MASK(GPIO)         (0x3<<(_GPIO_OFF(GPIO)*2))
#define GPIO_CONPDN_HIGH(GPIO)         (0x0<<(_GPIO_OFF(GPIO)*2))
#define GPIO_CONPDN_LOW(GPIO)          (0x1<<(_GPIO_OFF(GPIO)*2))
#define GPIO_CONPDN_IN(GPIO)           (0x2<<(_GPIO_OFF(GPIO)*2))
#define GPIO_CONPDN_HOLD(GPIO)         (0x3<<(_GPIO_OFF(GPIO)*2))

#define GPIO_PUDPND_MASK(GPIO)         (0x3<<(_GPIO_OFF(GPIO)*2))
#define GPIO_PUDPND_DIS(GPIO)          (0x0<<(_GPIO_OFF(GPIO)*2))
#define GPIO_PUDPND_PD(GPIO)           (0x1<<(_GPIO_OFF(GPIO)*2))
#define GPIO_PUDPND_PU(GPIO)           (0x2<<(_GPIO_OFF(GPIO)*2))

#define GPIO_OFF0_IN                  0,0
#define GPIO_OFF1_IN                  1,0
#define GPIO_OFF2_IN                  2,0
#define GPIO_OFF3_IN                  3,0
#define GPIO_OFF4_IN                  4,0
#define GPIO_OFF5_IN                  5,0
#define GPIO_OFF6_IN                  6,0
#define GPIO_OFF7_IN                  7,0

#define GPIO_OFF0_OUT                 0,1
#define GPIO_OFF1_OUT                 1,1
#define GPIO_OFF2_OUT                 2,1
#define GPIO_OFF3_OUT                 3,1
#define GPIO_OFF4_OUT                 4,1
#define GPIO_OFF5_OUT                 5,1
#define GPIO_OFF6_OUT                 6,1
#define GPIO_OFF7_OUT                 7,1

#define GPIO_OFF0_INT                 0,15
#define GPIO_OFF1_INT                 1,15
#define GPIO_OFF2_INT                 2,15
#define GPIO_OFF3_INT                 3,15
#define GPIO_OFF4_INT                 4,15
#define GPIO_OFF5_INT                 5,15
#define GPIO_OFF6_INT                 6,15
#define GPIO_OFF7_INT                 7,15

#define GPA0_0_UART_0_RXD            0,2
#define GPA0_1_UART_0_TXD            1,2
#define GPA0_2_UART_0_CTSn           2,2
#define GPA0_3_UART_0_RTSn           3,2
#define GPA0_4_UART_1_RXD            4,2
#define GPA0_5_UART_1_TXD            5,2
#define GPA0_6_UART_1_CTSn           6,2
#define GPA0_7_UART_1_RTSn           7,2

#define GPA1_0_UART_2_RXD            0,2
#define GPA1_0_UART_AUDIO_RXD        0,4
#define GPA1_1_UART_2_TXD            1,2
#define GPA1_1_UART_AUDIO_TXD        1,4
#define GPA1_2_UART_3_RXD            2,2
#define GPA1_2_UART_2_CTSn           2,3
#define GPA1_3_UART_3_TXD            3,2
#define GPA1_3_UART_2_RTSn           3,3

#define GPB_0_SPI_0_CLK              0,2
#define GPB_1_SPI_0_nSS              1,2	
#define GPB_2_SPI_0_MISO             2,2
#define GPB_3_SPI_0_MOSI             3,2
#define GPB_4_SPI_1_CLK              4,2
#define GPB_5_SPI_1_nSS              5,2
#define GPB_6_SPI_1_MISO             6,2
#define GPB_7_SPI_1_MOSI             7,2

#define GPC0_0_I2S_1_SCLK            0,2
#define GPC0_0_PCM_1_SCLK            0,3
#define GPC0_0_AC97BITCLK            0,4
#define GPC0_1_I2S_1_CDCLK           1,2
#define GPC0_1_PCM_1_EXTCLK          1,3
#define GPC0_1_AC97RESETn            1,4
#define GPC0_2_I2S_1_LRCK            2,2
#define GPC0_2_PCM_1_FSYNC           2,3
#define GPC0_2_AC97SYNC              2,4
#define GPC0_3_I2S_1_SDI             3,2
#define GPC0_3_PCM_1_SIN             3,3
#define GPC0_3_AC97SDI               3,4
#define GPC0_4_I2S_1_SDO             4,2
#define GPC0_4_PCM_1_SOUT            4,3
#define GPC0_4_AC97SDO               4,4

#define GPC1_0_PCM_2_SCLK            0,2
#define GPC1_0_SPDIF_0_OUT           0,3
#define GPC1_0_I2S_2_SCLK            0,4
#define GPC1_1_PCM_2_EXTCLK          1,2
#define GPC1_1_SPDIF_EXTCLK          1,3
#define GPC1_1_I2S_2_CDCLK           1,4
#define GPC1_2_PCM_2_FSYNC           2,2
#define GPC1_2_LCD_FRM               2,3
#define GPC1_2_I2S_2_LRCK            2,4
#define GPC1_3_PCM_2_SIN             3,2
#define GPC1_3_I2S_2_SDI             3,4
#define GPC1_4_PCM_2_SOUT            4,2
#define GPC1_4_I2S_2_SDO             4,4

#define GPD0_0_TOUT_0                0,2
#define GPD0_1_TOUT_1                1,2
#define GPD0_2_TOUT_2                2,2
#define GPD0_3_TOUT_3                3,2

#define GPD1_0_I2C0_SDA              0,2
#define GPD1_1_I2C0_SCL              1,2
#define GPD1_2_I2C1_SDA              2,2
#define GPD1_3_I2C1_SCL              3,2
#define GPD1_4_I2C2_SDA              4,2
#define GPD1_4_IEM_SCLK              4,3
#define GPD1_5_I2C2_SCL              5,2
#define GPD1_5_IEM_SPWI              5,3

#define GPE0_0_CAM_A_PCLK            0,2
#define GPE0_1_CAM_A_VSYNC           1,2
#define GPE0_2_CAM_A_HREF            2,2
#define GPE0_3_CAM_A_DATA0           3,2
#define GPE0_4_CAM_A_DATA1           4,2
#define GPE0_5_CAM_A_DATA2           5,2
#define GPE0_6_CAM_A_DATA3           6,2
#define GPE0_7_CAM_A_DATA4           7,2

#define GPE1_0_CAM_A_DATA5           0,2
#define GPE1_1_CAM_A_DATA6           1,2
#define GPE1_2_CAM_A_DATA7           2,2
#define GPE1_3_CAM_A_CLKOUT          3,2
#define GPE1_4_CAM_A_FIELD           4,2

#define GPF0_0_LCD_HSYNC             0,2
#define GPF0_0_SYS_CS0               0,3
#define GPF0_0_VEN_HSYNC             0,4
#define GPF0_1_LCD_VSYNC             1,2
#define GPF0_1_SYS_CS1               1,3
#define GPF0_1_VEN_VSYNC             1,4
#define GPF0_2_LCD_VDEN              2,2
#define GPF0_2_SYS_RS                2,3
#define GPF0_2_VEN_HREF              2,4
#define GPF0_3_LCD_VCLK              3,2
#define GPF0_3_SYS_WE                3,3
#define GPF0_3_V601_CLK              3,4
#define GPF0_4_LCD_VD0               4,2 
#define GPF0_4_SYS_VD0               4,3
#define GPF0_4_VEN_DATA0             4,4
#define GPF0_5_LCD_VD1               5,2 
#define GPF0_5_SYS_VD1               5,3
#define GPF0_5_VEN_DATA1             5,4
#define GPF0_6_LCD_VD2               6,2 
#define GPF0_6_SYS_VD2               6,3
#define GPF0_6_VEN_DATA2             6,4
#define GPF0_7_LCD_VD3               7,2
#define GPF0_7_SYS_VD3               7,3
#define GPF0_7_VEN_DATA3             7,4

#define GPF1_0_LCD_VD4                0,2 
#define GPF1_0_SYS_VD4                0,3
#define GPF1_0_VEN_DATA4              0,4
#define GPF1_1_LCD_VD5                1,2
#define GPF1_1_SYS_VD5                1,3
#define GPF1_1_VEN_DATA5              1,4
#define GPF1_2_LCD_VD6                2,2
#define GPF1_2_SYS_VD6                2,3
#define GPF1_2_VEN_DATA6              2,4
#define GPF1_3_LCD_VD7                3,2
#define GPF1_3_SYS_VD7                3,3
#define GPF1_3_VEN_DATA7              3,4
#define GPF1_4_LCD_VD8                4,2
#define GPF1_4_SYS_VD8                4,3
#define GPF1_4_V656_DATA0             4,4
#define GPF1_5_LCD_VD9                5,2
#define GPF1_5_SYS_VD9                5,3
#define GPF1_5_V656_DATA1             5,4
#define GPF1_6_LCD_VD10               6,2
#define GPF1_6_SYS_VD10               6,3
#define GPF1_6_V656_DATA2             6,4
#define GPF1_7_LCD_VD11               7,2
#define GPF1_7_SYS_VD11               7,3
#define GPF1_7_V656_DATA3             7,4

#define GPF2_0_LCD_VD12               0,2 
#define GPF2_0_SYS_VD12               0,3
#define GPF2_0_V656_DATA4             0,4
#define GPF2_1_LCD_VD13               1,2 
#define GPF2_1_SYS_VD13               1,3
#define GPF2_1_V656_DATA5             1,4
#define GPF2_2_LCD_VD14               2,2
#define GPF2_2_SYS_VD14               2,3
#define GPF2_2_V656_DATA6             2,4
#define GPF2_3_LCD_VD15               3,2
#define GPF2_3_SYS_VD15               3,3
#define GPF2_3_V656_DATA7             3,4
#define GPF2_4_LCD_VD16               4,2 
#define GPF2_4_SYS_VD16               4,3
#define GPF2_5_LCD_VD17               5,2
#define GPF2_5_SYS_VD17               5,3
#define GPF2_6_LCD_VD18               6,2
#define GPF2_6_SYS_VD18               6,3
#define GPF2_7_LCD_VD19               7,2
#define GPF2_7_SYS_VD19               7,3

#define GPF3_0_LCD_VD20               0,2 
#define GPF3_0_SYS_VD20               0,3
#define GPF3_1_LCD_VD21               1,2
#define GPF3_1_SYS_VD21               1,3
#define GPF3_2_LCD_VD22               2,2
#define GPF3_2_SYS_VD22               2,3
#define GPF3_3_LCD_VD23               3,2
#define GPF3_3_SYS_VD23               3,3
#define GPF3_3_V656_CLK               3,4 
#define GPF3_4_VSYNC_LDI              4,3
#define GPF3_5_SYS_OE                 5,3
#define GPF3_5_VEN_FIELD              5,4

#define GPG0_0_SD_0_CLK               0,2
#define GPG0_1_SD_0_CMD               1,2
#define GPG0_2_SD_0_CDn               2,2
#define GPG0_3_SD_0_DATA0             3,2
#define GPG0_4_SD_0_DATA1             4,2
#define GPG0_5_SD_0_DATA2             5,2
#define GPG0_6_SD_0_DATA3             6,2

#define GPG1_0_SD_1_CLK               0,2 
#define GPG1_1_SD_1_CMD               1,2 
#define GPG1_2_SD_1_CDn               2,2 
#define GPG1_3_SD_1_DATA0             3,2 
#define GPG1_3_SD_0_DATA4             3,3 
#define GPG1_4_SD_1_DATA1             4,2 
#define GPG1_4_SD_0_DATA5             4,3 
#define GPG1_5_SD_1_DATA2             5,2 
#define GPG1_5_SD_0_DATA6             5,3 
#define GPG1_6_SD_1_DATA3             6,2 
#define GPG1_6_SD_0_DATA7             6,3

#define GPG2_0_SD_2_CLK               0,2
#define GPG2_1_SD_2_CMD               1,2
#define GPG2_2_SD_2_CDn               2,2
#define GPG2_3_SD_2_DATA0             3,2
#define GPG2_4_SD_2_DATA1             4,2
#define GPG2_5_SD_2_DATA2             5,2
#define GPG2_6_SD_2_DATA3             6,2

#define GPG3_0_SD_3_CLK               0,2
#define GPG3_1_SD_3_CMD               1,2
#define GPG3_2_SD_3_CDn               2,2
#define GPG3_3_SD_3_DATA0             3,2
#define GPG3_3_SD_2_DATA4             3,3
#define GPG3_4_SD_3_DATA1             4,2 
#define GPG3_4_SD_2_DATA5             4,3 
#define GPG3_5_SD_3_DATA2             5,2 
#define GPG3_5_SD_2_DATA6             5,3 
#define GPG3_6_SD_3_DATA3             6,2 
#define GPG3_6_SD_2_DATA7             6,3

#define GPH0_0 
#define GPH0_1 
#define GPH0_2 
#define GPH0_3 
#define GPH0_4 
#define GPH0_5 
#define GPH0_6 
#define GPH0_7 

#define GPH1_0 
#define GPH1_1 
#define GPH1_2 
#define GPH1_3 
#define GPH1_4_HDMI_CEC               4,4 
#define GPH1_5_HDMI_HPD               5,4
#define GPH1_6 
#define GPH1_7 

#define GPH2_0_KP_COL0                0,3
#define GPH2_1_KP_COL1                1,3 
#define GPH2_2_KP_COL2                2,3 
#define GPH2_3_KP_COL3                3,3 
#define GPH2_4_KP_COL4                4,3 
#define GPH2_5_KP_COL5                5,3 
#define GPH2_6_KP_COL6                6,3 
#define GPH2_7_KP_COL7                7,3 

#define GPH3_0_KP_ROW0                0,3 
#define GPH3_1_KP_ROW1                1,3 
#define GPH3_2_KP_ROW2                2,3 
#define GPH3_3_KP_ROW3                3,3 
#define GPH3_4_KP_ROW4                4,3 
#define GPH3_5_KP_ROW5                5,3 
#define GPH3_6_KP_ROW6                6,3 
#define GPH3_7_KP_ROW7                7,3

#define GPI_0_I2S_0_SCLK              0,2 
#define GPI_0_IPCM_0_SCLK             0,3
#define GPI_1_I2S_0_CDCLK             1,2 
#define GPI_1_IPCM_0_EXTCLK           1,3
#define GPI_2_I2S_0_LRCK              2,2 
#define GPI_2_IPCM_0_FSYNC            2,3
#define GPI_3_I2S_0_SDI               3,2
#define GPI_3_IPCM_0_SIN              3,3
#define GPI_4_I2S_0_SDO0              4,2 
#define GPI_4_IPCM_0_SOUT             4,3
#define GPI_5_I2S_0_SDO1              5,2 
#define GPI_6_I2S_0_SDO2              6,2

#define GPJ0_0_MSM_ADDR0              0,2
#define GPJ0_0_CAM_B_DATA0            0,3
#define GPJ0_0_CF_ADDR0               0,4
#define GPJ0_0_MIPI_BYTE_CLK          0,5
#define GPJ0_1_MSM_ADDR1              1,2 
#define GPJ0_1_CAM_B_DATA1            1,3
#define GPJ0_1_CF_ADDR1               1,4
#define GPJ0_1_MIPI_ESC_CLK           1,5
#define GPJ0_2_MSM_ADDR2              2,2 
#define GPJ0_2_CAM_B_DATA2            2,3
#define GPJ0_2_CF_ADDR2               2,4
#define GPJ0_2_TS_CLK                 2,5
#define GPJ0_3_MSM_ADDR3              3,2 
#define GPJ0_3_CAM_B_DATA3            3,3
#define GPJ0_3_CF_IORDY               3,4
#define GPJ0_3_TS_SYNC                3,5
#define GPJ0_4_MSM_ADDR4              4,2
#define GPJ0_4_CAM_B_DATA4            4,3
#define GPJ0_4_CF_INTRQ               4,4
#define GPJ0_4_TS_VAL                 4,5
#define GPJ0_5_MSM_ADDR5              5,2
#define GPJ0_5_CAM_B_DATA5            5,3
#define GPJ0_5_CF_DMARQ               5,4
#define GPJ0_5_TS_DATA                5,5
#define GPJ0_6_MSM_ADDR6              6,2  
#define GPJ0_6_CAM_B_DATA6            6,3
#define GPJ0_6_CF_DRESETN             6,4
#define GPJ0_6_TS_ERROR               6,5
#define GPJ0_7_MSM_ADDR7              7,2
#define GPJ0_7_CAM_B_DATA7            7,3
#define GPJ0_7_CF_DMACKN              7,4
#define GPJ0_7_MHL_D0                 7,5

#define GPJ1_0_MSM_ADDR8              0,2
#define GPJ1_0_CAM_B_PCLK             0,3
#define GPJ1_0_SROM_ADDR1_6t022_0     0,4
#define GPJ1_0_MHL_D1                 0,5
#define GPJ1_1_MSM_ADDR9              1,2
#define GPJ1_1_CAM_B_VSYNC            1,3
#define GPJ1_1_SROM_ADDR1_6t022_1     1,4
#define GPJ1_1_MHL_D2                 1,5
#define GPJ1_2_MSM_ADDR10             2,2
#define GPJ1_2_CAM_B_HREF             2,3
#define GPJ1_2_SROM_ADDR1_6t022_2     2,4
#define GPJ1_2_MHL_D3                 2,5
#define GPJ1_3_MSM_ADDR11             3,2
#define GPJ1_3_CAM_B_FIELD            3,3
#define GPJ1_3_SROM_ADDR1_6t022_3     3,4
#define GPJ1_3_MHL_D4                 3,5
#define GPJ1_4_MSM_ADDR12             4,2 
#define GPJ1_4_CAM_B_CLKOUT           4,3 
#define GPJ1_4_SROM_ADDR1_6t022_4     4,4
#define GPJ1_4_MHL_D5                 4,5
#define GPJ1_5_MSM_ADDR13             5,2
#define GPJ1_5_KP_COL0                5,3
#define GPJ1_5_SROM_ADDR1_6t022_5     5,4
#define GPJ1_5_MHL_D6                 5,5

#define GPJ2_0_MSM_DATA0              0,2
#define GPJ2_0_KP_COL1                0,3
#define GPJ2_0_CF_DATA0               0,4
#define GPJ2_0_MHL_D7                 0,5
#define GPJ2_1_MSM_DATA1              1,2
#define GPJ2_1_KP_COL2                1,3
#define GPJ2_1_CF_DATA1               1,4
#define GPJ2_1_MHL_D8                 1,5
#define GPJ2_2_MSM_DATA2              2,2
#define GPJ2_2_KP_COL3                2,3
#define GPJ2_2_CF_DATA2               2,4
#define GPJ2_2_MHL_D9                 2,5
#define GPJ2_3_MSM_DATA3              3,2
#define GPJ2_3_KP_COL4                3,3
#define GPJ2_3_CF_DATA3               3,4
#define GPJ2_3_MHL_D10                3,5
#define GPJ2_4_MSM_DATA4              4,2 
#define GPJ2_4_KP_COL5                4,3
#define GPJ2_4_CF_DATA4               4,4
#define GPJ2_4_MHL_D11                4,5
#define GPJ2_5_MSM_DATA5              5,2
#define GPJ2_5_KP_COL6                5,3
#define GPJ2_5_CF_DATA5               5,4
#define GPJ2_5_MHL_D12                5,5
#define GPJ2_6_MSM_DATA6              6,2
#define GPJ2_6_KP_COL7                6,3
#define GPJ2_6_CF_DATA6               6,4
#define GPJ2_6_MHL_D13                6,5
#define GPJ2_7_MSM_DATA7              7,2
#define GPJ2_7_KP_ROW0                7,3
#define GPJ2_7_CF_DATA7               7,4
#define GPJ2_7_MHL_D14                7,5

#define GPJ3_0_MSM_DATA8              0,2 
#define GPJ3_0_KP_ROW1                0,3
#define GPJ3_0_CF_DATA8               0,4
#define GPJ3_0_MHL_D15                0,5
#define GPJ3_1_MSM_DATA9              1,2
#define GPJ3_1_KP_ROW2                1,3
#define GPJ3_1_CF_DATA9               1,4
#define GPJ3_1_MHL_D16                1,5
#define GPJ3_2_MSM_DATA10             2,2
#define GPJ3_2_KP_ROW3                2,3
#define GPJ3_2_CF_DATA10              2,4
#define GPJ3_2_MHL_D17                2,5
#define GPJ3_3_MSM_DATA11             3,2
#define GPJ3_3_KP_ROW4                3,3
#define GPJ3_3_CF_DATA11              3,4
#define GPJ3_3_MHL_D18                3,5
#define GPJ3_4_MSM_DATA12             4,2
#define GPJ3_4_KP_ROW5                4,3
#define GPJ3_4_CF_DATA12              4,4
#define GPJ3_4_MHL_D19                4,5
#define GPJ3_5_MSM_DATA13             5,2
#define GPJ3_5_KP_ROW6                5,3
#define GPJ3_5_CF_DATA13              5,4
#define GPJ3_5_MHL_D20                5,5
#define GPJ3_6_MSM_DATA14             6,2
#define GPJ3_6_KP_ROW7                6,3
#define GPJ3_6_CF_DATA14              6,4
#define GPJ3_6_MHL_D21                6,5
#define GPJ3_7_MSM_DATA15             7,2
#define GPJ3_7_KP_ROW8                7,3
#define GPJ3_7_CF_DATA15              7,4
#define GPJ3_7_MHL_D22                7,5
#define GPJ4_0_MSM_CSn                0,2 
#define GPJ4_0_KP_ROW9                0,3
#define GPJ4_0_CF_CSn0                0,4
#define GPJ4_0_MHL_D23                0,5
#define GPJ4_1_MSM_WEn                1,2
#define GPJ4_1_KP_ROW10               1,3
#define GPJ4_1_CF_CSn1                1,4
#define GPJ4_1_MHL_HSYNC              1,5
#define GPJ4_2_MSM_Rn                 2,2
#define GPJ4_2_KP_ROW11               2,3
#define GPJ4_2_CF_IORN                2,4
#define GPJ4_2_MHL_IDCK               2,5
#define GPJ4_3_MSM_IRQn               3,2
#define GPJ4_3_KP_ROW12               3,3
#define GPJ4_3_CF_IOWN                3,4
#define GPJ4_3_MHL_VSYNC              3,5
#define GPJ4_4_MSM_ADVN               4,2
#define GPJ4_4_KP_ROW13               4,3
#define GPJ4_4_SROM_ADDR1_6to22_6     4,4
#define GPJ4_4_MHL_DE                 4,5

#define MP0_1_0_SROM_CSn0             0,2 
#define MP0_1_1_SROM_CSn1             1,2
#define MP0_1_2_SROM_CSn2             2,2
#define MP0_1_2_NFCSn0                2,3
#define MP0_1_3_SROM_CSn3             3,2
#define MP0_1_3_NFCSn1                3,3
#define MP0_1_4_SROM_CSn4             4,2
#define MP0_1_4_NFCSn2                4,3
#define MP0_1_4_ONANDXL_CSn0          4,5
#define MP0_1_5_SROM_CSn5             5,2
#define MP0_1_5_NFCSn3                5,3
#define MP0_1_5_ONANDXL_CSn1          5,5
#define MP0_1_6_EBI_OEn               6,2
#define MP0_1_7_EBI_WEn               7,2

#define MP0_2_0_EBI_BEn0              0,2
#define MP0_2_1_EBI_BEn1              1,2
#define MP0_2_2_SROM_WAITn            2,2
#define MP0_2_3_EBI_DATA_RDn          3,2

#define MP0_3_0_NF_CLE                0,2
#define MP0_3_0_ONANDXL_ADDRVALID     0,5
#define MP0_3_1_NF_ALE                1,2
#define MP0_3_1_ONANDXL_SMCLK         1,5
#define MP0_3_2_NF_FWEn               2,2
#define MP0_3_2_ONANDXL_RPn           2,5
#define MP0_3_3_NF_FREn               3,2
#define MP0_3_4_NF_RnB0               4,2
#define MP0_3_4_ONANDXL_INT0          4,5
#define MP0_3_5_NF_RnB1               5,2
#define MP0_3_5_ONANDXL_INT1          5,5
#define MP0_3_6_NF_RnB2               6,2
#define MP0_3_7_NF_RnB3               7,2

#define MP0_4_0_EBI_ADDR0             0,2
#define MP0_4_1_EBI_ADDR1             1,2
#define MP0_4_2_EBI_ADDR2             2,2
#define MP0_4_3_EBI_ADDR3             3,2 
#define MP0_4_4_EBI_ADDR4             4,2
#define MP0_4_5_EBI_ADDR5             5,2
#define MP0_4_6_EBI_ADDR6             6,2 
#define MP0_4_7_EBI_ADDR7             7,2
#define MP0_5_0_EBI_ADDR8             0,2
#define MP0_5_1_EBI_ADDR9             1,2
#define MP0_5_2_EBI_ADDR10            2,2
#define MP0_5_3_EBI_ADDR11            3,2
#define MP0_5_4_EBI_ADDR12            4,2 
#define MP0_5_5_EBI_ADDR13            5,2
#define MP0_5_6_EBI_ADDR14            6,2
#define MP0_5_7_EBI_ADDR15            7,2
#define MP0_6_0_EBI_DATA0             0,2
#define MP0_6_1_EBI_DATA1             1,2
#define MP0_6_2_EBI_DATA2             2,2
#define MP0_6_3_EBI_DATA3             3,2
#define MP0_6_4_EBI_DATA4             4,2
#define MP0_6_5_EBI_DATA5             5,2
#define MP0_6_6_EBI_DATA6             6,2
#define MP0_6_7_EBI_DATA7             7,2
#define MP0_7_0_EBI_DATA8             0,2 
#define MP0_7_1_EBI_DATA9             1,2
#define MP0_7_2_EBI_DATA10            2,2
#define MP0_7_3_EBI_DATA11            3,2
#define MP0_7_4_EBI_DATA12            4,2
#define MP0_7_5_EBI_DATA13            5,2
#define MP0_7_6_EBI_DATA14            6,2
#define MP0_7_7_EBI_DATA15            7,2

#define MP1_0_0_LD0_ADDR0             0,2 
#define MP1_0_1_LD0_ADDR1             1,2
#define MP1_0_2_LD0_ADDR2             2,2
#define MP1_0_3_LD0_ADDR3             3,2
#define MP1_0_4_LD0_ADDR4             4,2
#define MP1_0_5_LD0_ADDR5             5,2
#define MP1_0_6_LD0_ADDR6             6,2
#define MP1_0_7_LD0_ADDR7             7,2
#define MP1_1_0_LD0_ADDR8             0,2 
#define MP1_1_1_LD0_ADDR9             1,2
#define MP1_1_2_LD0_ADDR10            2,2
#define MP1_1_3_LD0_ADDR11            3,2
#define MP1_1_4_LD0_ADDR12            4,2
#define MP1_1_5_LD0_ADDR13            5,2
#define MP1_1_6_LD0_ADDR14            6,2
#define MP1_1_7_LD0_ADDR15            7,2
#define MP1_2_0_LD0_DATA0             0,2 
#define MP1_2_1_LD0_DATA1             1,2
#define MP1_2_2_LD0_DATA2             2,2
#define MP1_2_3_LD0_DATA3             3,2
#define MP1_2_4_LD0_DATA4             4,2
#define MP1_2_5_LD0_DATA5             5,2
#define MP1_2_6_LD0_DATA6             6,2
#define MP1_2_7_LD0_DATA7             7,2
#define MP1_3_0_LD0_DATA8             0,2 
#define MP1_3_1_LD0_DATA9             1,2
#define MP1_3_2_LD0_DATA10            2,2
#define MP1_3_3_LD0_DATA11            3,2
#define MP1_3_4_LD0_DATA12            4,2
#define MP1_3_5_LD0_DATA13            5,2
#define MP1_3_6_LD0_DATA14            6,2
#define MP1_3_7_LD0_DATA15            7,2
#define MP1_4_0_LD0_DATA16            0,2
#define MP1_4_1_LD0_DATA17            1,2
#define MP1_4_2_LD0_DATA18            2,2
#define MP1_4_3_LD0_DATA19            3,2
#define MP1_4_4_LD0_DATA20            4,2
#define MP1_4_5_LD0_DATA21            5,2
#define MP1_4_6_LD0_DATA22            6,2
#define MP1_4_7_LD0_DATA23            7,2
#define MP1_5_0_LD0_DATA24            0,2
#define MP1_5_1_LD0_DATA25            1,2
#define MP1_5_2_LD0_DATA26            2,2
#define MP1_5_3_LD0_DATA27            3,2
#define MP1_5_4_LD0_DATA28            4,2
#define MP1_5_5_LD0_DATA29            5,2
#define MP1_5_6_LD0_DATA30            6,2
#define MP1_5_7_LD0_DATA31            7,2
#define MP1_6_0_LD0_DQS0              0,2  
#define MP1_6_1_LD0_DQS1              1,2
#define MP1_6_2_LD0_DQS2              2,2
#define MP1_6_3_LD0_DQS3              3,2
#define MP1_6_4_LD0_DQSn0             4,2
#define MP1_6_5_LD0_DQSn1             5,2
#define MP1_6_6_LD0_DQSn2             6,2
#define MP1_6_7_LD0_DQSn3             7,2
#define MP1_7_0_LD0_DQM0              0,2
#define MP1_7_1_LD0_DQM1              1,2
#define MP1_7_2_LD0_DQM2              2,2
#define MP1_7_3_LD0_DQM3              3,2
#define MP1_7_4_LD0_CKE0              4,2
#define MP1_7_5_LD0_CKE1              5,2
#define MP1_7_6_LD0_SCLK              6,2
#define MP1_7_7_LD0_nSCLK             7,2
#define MP1_8_0_LD0_CSn_0             0,2
#define MP1_8_1_LD0_CSn_1             1,2
#define MP1_8_2_LD0_RASn              2,2
#define MP1_8_3_LD0_CASn              3,2
#define MP1_8_4_LD0_WEn               4,2
#define MP1_8_5_LD0_IOGATE_IN         5,2
#define MP1_8_6_LD0_IOGATE_OUT        6,2
#define MP2_0_0_LD1_ADDR0             0,2
#define MP2_0_1_LD1_ADDR1             1,2
#define MP2_0_2_LD1_ADDR2             2,2
#define MP2_0_3_LD1_ADDR3             3,2
#define MP2_0_4_LD1_ADDR4             4,2
#define MP2_0_5_LD1_ADDR5             5,2
#define MP2_0_6_LD1_ADDR6             6,2
#define MP2_0_7_LD1_ADDR7             7,2
#define MP2_1_0_LD1_ADDR8             0,2
#define MP2_1_1_LD1_ADDR9             1,2
#define MP2_1_2_LD1_ADDR10            2,2
#define MP2_1_3_LD1_ADDR11            3,2
#define MP2_1_4_LD1_ADDR12            4,2
#define MP2_1_5_LD1_ADDR13            5,2
#define MP2_1_6_LD1_ADDR14            6,2
#define MP2_1_7_LD1_ADDR15            7,2
#define MP2_2_0_LD1_DATA0             0,2
#define MP2_2_1_LD1_DATA1             1,2
#define MP2_2_2_LD1_DATA2             2,2
#define MP2_2_3_LD1_DATA3             3,2
#define MP2_2_4_LD1_DATA4             4,2
#define MP2_2_5_LD1_DATA5             5,2
#define MP2_2_6_LD1_DATA6             6,2
#define MP2_2_7_LD1_DATA7             7,2
#define MP2_3_0_LD1_DATA8             0,2 
#define MP2_3_1_LD1_DATA9             1,2
#define MP2_3_2_LD1_DATA10            2,2
#define MP2_3_3_LD1_DATA11            3,2
#define MP2_3_4_LD1_DATA12            4,2
#define MP2_3_5_LD1_DATA13            5,2
#define MP2_3_6_LD1_DATA14            6,2
#define MP2_3_7_LD1_DATA15            7,2
#define MP2_4_0_LD1_DATA16            0,2
#define MP2_4_1_LD1_DATA17            1,2
#define MP2_4_2_LD1_DATA18            2,2
#define MP2_4_3_LD1_DATA19            3,2
#define MP2_4_4_LD1_DATA20            4,2
#define MP2_4_5_LD1_DATA21            5,2
#define MP2_4_6_LD1_DATA22            6,2
#define MP2_4_7_LD1_DATA23            7,2
#define MP2_5_0_LD1_DATA24            0,2
#define MP2_5_1_LD1_DATA25            1,2
#define MP2_5_2_LD1_DATA26            2,2
#define MP2_5_3_LD1_DATA27            3,2
#define MP2_5_4_LD1_DATA28            4,2
#define MP2_5_5_LD1_DATA29            5,2
#define MP2_5_6_LD1_DATA30            6,2
#define MP2_5_7_LD1_DATA31            7,2
#define MP2_6_0_LD1_DQS0              0,2 
#define MP2_6_1_LD1_DQS1              1,2
#define MP2_6_2_LD1_DQS2              2,2
#define MP2_6_3_LD1_DQS3              3,2
#define MP2_6_4_LD1_DQSn0             4,2
#define MP2_6_5_LD1_DQSn1             5,2
#define MP2_6_6_LD1_DQSn2             6,2
#define MP2_6_7_LD1_DQSn3             7,2
#define MP2_7_0_LD1_DQM0              0,2
#define MP2_7_1_LD1_DQM1              1,2
#define MP2_7_2_LD1_DQM2              2,2
#define MP2_7_3_LD1_DQM3              3,2
#define MP2_7_4_LD1_CKE0              4,2
#define MP2_7_5_LD1_CKE1              5,2
#define MP2_7_6_LD1_SCLK              6,2
#define MP2_7_7_LD1_nSCLK             7,2
#define MP2_8_0_LD1_CSn_0             0,2
#define MP2_8_1_LD1_CSn_1             1,2
#define MP2_8_2_LD1_RASn              2,2
#define MP2_8_3_LD1_CASn              3,2
#define MP2_8_4_LD1_WEn               4,2
#define MP2_8_5_LD1_IOGATE_IN         5,2
#define MP2_8_6_LD1_IOGATE_OUT        6,2
#define ETC0_0_XjTRSTn                0,2 
#define ETC0_1_XjTMS                  1,2
#define ETC0_2_XjTCK                  2,2
#define ETC0_3_XjTDI                  3,2
#define ETC0_4_XjTDO                  4,2
#define ETC0_5_XjDBGSEL               5,2
#define ETC1_0_XOM0                   0,2 
#define ETC1_1_XOM1                   1,2
#define ETC1_2_XOM2                   2,2
#define ETC1_3_XOM3                   3,2
#define ETC1_4_XOM4                   4,2
#define ETC1_5_XOM5                   5,2
#define ETC1_6_XDDR2_SEL              6,2 
#define ETC1_7_XPWRRGTON              7,2
#define ETC2_0_XnRESET                0,2 
#define ETC2_1_CLKOUT                 1,2
#define ETC2_2_XnRSTOUT               2,2
#define ETC2_3_XnWRESET               3,2
#define ETC2_4_RTC_CLKOUT             4,2
#define ETC2_5_XuotgDRVVBUS           5,2
#define ETC2_6_XuhostPWREN            6,2
#define ETC2_7_XuhostOVERCUR          7,2
#define ETC4_0_XrtcXTI                0,2 
#define ETC4_1_XrtcXTO                1,2
#define ETC4_2_XXTI                   2,2
#define ETC4_3_XXTO                   3,2
#define ETC4_4_XusbXTI                4,2
#define ETC4_5_XusbXTO                5,2

#endif /* _GPIO_H_ */
