#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Oct 25 21:28:26 2023
# Process ID: 72544
# Current directory: C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent46112 C:\Users\BaSO4\Desktop\study\2023-2024\Vivado\Data_selector16\Data_selector16.xpr
# Log file: C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/vivado.log
# Journal file: C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
file mkdir C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sim_1/new/Data_selector16_sim.v w ]
add_files -fileset sim_1 C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sim_1/new/Data_selector16_sim.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Data_selector16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Data_selector16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sources_1/new/Data_selector16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0086e29efbed4191aca9d71fedfb78b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Data_selector16_behav xil_defaultlib.Data_selector16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_selector16
Compiling module xil_defaultlib.glbl
Built simulation snapshot Data_selector16_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim/xsim.dir/Data_selector16_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 25 21:52:11 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Data_selector16_behav -key {Behavioral:sim_1:Functional:Data_selector16} -tclbatch {Data_selector16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Data_selector16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Data_selector16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 980.832 ; gain = 19.652
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Data_selector16_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Data_selector16_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sim_1/new/Data_selector16_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector16_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0086e29efbed4191aca9d71fedfb78b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Data_selector16_sim_behav xil_defaultlib.Data_selector16_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_selector16
Compiling module xil_defaultlib.Data_selector16_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Data_selector16_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim/xsim.dir/Data_selector16_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 25 21:54:34 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Data_selector16_sim_behav -key {Behavioral:sim_1:Functional:Data_selector16_sim} -tclbatch {Data_selector16_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Data_selector16_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Data_selector16_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 992.281 ; gain = 9.449
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Data_selector16_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Data_selector16_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sources_1/new/Data_selector16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sim_1/new/Data_selector16_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector16_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0086e29efbed4191aca9d71fedfb78b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Data_selector16_sim_behav xil_defaultlib.Data_selector16_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_selector16
Compiling module xil_defaultlib.Data_selector16_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Data_selector16_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Data_selector16_sim_behav -key {Behavioral:sim_1:Functional:Data_selector16_sim} -tclbatch {Data_selector16_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Data_selector16_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Data_selector16_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.672 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Data_selector16_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Data_selector16_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sources_1/new/Data_selector16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sim_1/new/Data_selector16_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector16_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0086e29efbed4191aca9d71fedfb78b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Data_selector16_sim_behav xil_defaultlib.Data_selector16_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] P is not declared [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sources_1/new/Data_selector16.v:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Data_selector16_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Data_selector16_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sources_1/new/Data_selector16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sim_1/new/Data_selector16_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector16_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0086e29efbed4191aca9d71fedfb78b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Data_selector16_sim_behav xil_defaultlib.Data_selector16_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] P is not declared [C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sources_1/new/Data_selector16.v:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Data_selector16_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Data_selector16_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sources_1/new/Data_selector16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.srcs/sim_1/new/Data_selector16_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_selector16_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0086e29efbed4191aca9d71fedfb78b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Data_selector16_sim_behav xil_defaultlib.Data_selector16_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_selector16
Compiling module xil_defaultlib.Data_selector16_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Data_selector16_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/Data_selector16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Data_selector16_sim_behav -key {Behavioral:sim_1:Functional:Data_selector16_sim} -tclbatch {Data_selector16_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Data_selector16_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Data_selector16_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.195 ; gain = 7.598
ipx::package_project -root_dir C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16 -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
ipx::unload_core c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16 c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
set_property supported_families {qvirtex7 Production kintex7l Production qkintex7l Production artix7l Production qartix7 Production qzynq Production spartan7 Production virtexu Production kintexuplus Production kintexu Production virtex7 Production qvirtex7 Production kintex7 Production kintex7l Production qkintex7 Production qkintex7l Production artix7 Production artix7l Production aartix7 Production qartix7 Production zynq Production qzynq Production azynq Production spartan7 Production aspartan7 Production virtexu Production virtexuplus Production kintexuplus Production zynquplus Production kintexu Production virtex7 Beta qvirtex7 Beta kintex7 Beta kintex7l Beta qkintex7 Beta qkintex7l Beta artix7 Beta artix7l Beta aartix7 Beta qartix7 Beta zynq Beta qzynq Beta azynq Beta spartan7 Beta aspartan7 Beta virtexu Beta virtexuplus Beta kintexuplus Beta zynquplus Beta kintexu Beta} [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {c:\Users\BaSO4\Desktop\study\2023-2024\Vivado\Data_selector16\xilinx.com_user_Data_selector16_1.0.zip} [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/BaSO4/Desktop/study/2023-2024/Vivado/Data_selector16'
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 22:05:49 2023...
