// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mapxRMat_data_din,
        mapxRMat_data_num_data_valid,
        mapxRMat_data_fifo_cap,
        mapxRMat_data_full_n,
        mapxRMat_data_write,
        mapyRMat_data_din,
        mapyRMat_data_num_data_valid,
        mapyRMat_data_fifo_cap,
        mapyRMat_data_full_n,
        mapyRMat_data_write,
        mul_ln163,
        cols,
        p_0_0_010436_reload,
        p_0_0_010440_reload,
        p_0_0_010434_reload,
        p_0_0_010428_reload,
        p_0_0_010430_reload,
        p_0_0_010424_reload,
        p_0_0_010418_reload,
        p_0_0_010420_reload,
        p_0_0_010442_reload,
        sext_ln131,
        p_0_0_010312_reload,
        p_0_0_010314_reload,
        sext_ln136,
        sext_ln136_1,
        sext_ln136_2,
        p_0_0_010532_reload,
        sext_ln137,
        p_0_0_010522_reload
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] mapxRMat_data_din;
input  [1:0] mapxRMat_data_num_data_valid;
input  [1:0] mapxRMat_data_fifo_cap;
input   mapxRMat_data_full_n;
output   mapxRMat_data_write;
output  [31:0] mapyRMat_data_din;
input  [1:0] mapyRMat_data_num_data_valid;
input  [1:0] mapyRMat_data_fifo_cap;
input   mapyRMat_data_full_n;
output   mapyRMat_data_write;
input  [31:0] mul_ln163;
input  [15:0] cols;
input  [31:0] p_0_0_010436_reload;
input  [31:0] p_0_0_010440_reload;
input  [31:0] p_0_0_010434_reload;
input  [31:0] p_0_0_010428_reload;
input  [31:0] p_0_0_010430_reload;
input  [31:0] p_0_0_010424_reload;
input  [31:0] p_0_0_010418_reload;
input  [31:0] p_0_0_010420_reload;
input  [31:0] p_0_0_010442_reload;
input  [31:0] sext_ln131;
input  [31:0] p_0_0_010312_reload;
input  [31:0] p_0_0_010314_reload;
input  [31:0] sext_ln136;
input  [31:0] sext_ln136_1;
input  [31:0] sext_ln136_2;
input  [31:0] p_0_0_010532_reload;
input  [31:0] sext_ln137;
input  [31:0] p_0_0_010522_reload;

reg ap_idle;
reg mapxRMat_data_write;
reg mapyRMat_data_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln195_fu_458_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    mapxRMat_data_blk_n;
wire    ap_block_pp0_stage0;
wire    mapyRMat_data_blk_n;
wire    ap_block_pp0_stage0_11001;
wire  signed [64:0] sext_ln137_cast_fu_420_p1;
reg  signed [64:0] sext_ln137_cast_reg_2035;
wire  signed [64:0] sext_ln136_2_cast_fu_424_p1;
reg  signed [64:0] sext_ln136_2_cast_reg_2040;
wire  signed [51:0] sext_ln136_1_cast_fu_428_p1;
reg  signed [51:0] sext_ln136_1_cast_reg_2045;
wire  signed [51:0] sext_ln136_cast_fu_432_p1;
reg  signed [51:0] sext_ln136_cast_reg_2051;
wire  signed [51:0] sext_ln131_cast_fu_436_p1;
reg  signed [51:0] sext_ln131_cast_reg_2057;
wire   [10:0] trunc_ln195_fu_502_p1;
reg   [10:0] trunc_ln195_reg_2066;
wire   [10:0] jfixed_fu_506_p1;
reg   [10:0] jfixed_reg_2071;
wire   [31:0] zext_ln195_fu_531_p1;
wire   [31:0] zext_ln112_fu_537_p1;
wire   [31:0] grp_fu_332_p2;
reg   [31:0] mul_ln112_reg_2090;
wire   [31:0] grp_fu_336_p2;
reg   [31:0] mul_ln112_1_reg_2095;
wire   [31:0] grp_fu_340_p2;
reg   [31:0] mul_ln113_reg_2100;
wire   [31:0] grp_fu_344_p2;
reg   [31:0] mul_ln113_1_reg_2105;
wire   [31:0] grp_fu_348_p2;
reg   [31:0] mul_ln120_reg_2110;
wire   [31:0] grp_fu_352_p2;
reg   [31:0] mul_ln120_1_reg_2115;
wire   [31:0] p_x_fu_547_p2;
reg  signed [31:0] p_x_reg_2120;
wire   [31:0] p_y_fu_556_p2;
reg  signed [31:0] p_y_reg_2125;
wire   [31:0] winv_fu_571_p2;
reg   [31:0] winv_reg_2130;
wire  signed [51:0] sext_ln122_1_fu_580_p1;
reg  signed [31:0] x_reg_2151;
reg  signed [31:0] x_reg_2151_pp0_iter7_reg;
reg  signed [31:0] x_reg_2151_pp0_iter8_reg;
reg  signed [31:0] x_reg_2151_pp0_iter9_reg;
reg  signed [31:0] x_reg_2151_pp0_iter10_reg;
reg  signed [31:0] x_reg_2151_pp0_iter11_reg;
reg  signed [31:0] x_reg_2151_pp0_iter12_reg;
reg  signed [31:0] x_reg_2151_pp0_iter13_reg;
reg  signed [31:0] x_reg_2151_pp0_iter14_reg;
reg  signed [31:0] x_reg_2151_pp0_iter15_reg;
reg  signed [31:0] x_reg_2151_pp0_iter16_reg;
reg   [31:0] y_reg_2157;
wire  signed [51:0] sext_ln126_fu_609_p1;
reg  signed [51:0] sext_ln126_reg_2162;
reg  signed [51:0] sext_ln126_reg_2162_pp0_iter8_reg;
reg  signed [51:0] sext_ln126_reg_2162_pp0_iter9_reg;
reg  signed [51:0] sext_ln126_reg_2162_pp0_iter10_reg;
reg  signed [51:0] sext_ln126_reg_2162_pp0_iter11_reg;
reg  signed [51:0] sext_ln126_reg_2162_pp0_iter12_reg;
reg  signed [51:0] sext_ln126_reg_2162_pp0_iter13_reg;
reg  signed [51:0] sext_ln126_reg_2162_pp0_iter14_reg;
reg  signed [51:0] sext_ln126_reg_2162_pp0_iter15_reg;
reg  signed [51:0] sext_ln126_reg_2162_pp0_iter16_reg;
reg  signed [51:0] sext_ln126_reg_2162_pp0_iter17_reg;
reg  signed [51:0] sext_ln126_reg_2162_pp0_iter18_reg;
wire  signed [51:0] sext_ln126_1_fu_614_p1;
reg  signed [51:0] sext_ln126_1_reg_2169;
reg  signed [51:0] sext_ln126_1_reg_2169_pp0_iter8_reg;
reg  signed [51:0] sext_ln126_1_reg_2169_pp0_iter9_reg;
reg  signed [51:0] sext_ln126_1_reg_2169_pp0_iter10_reg;
reg  signed [51:0] sext_ln126_1_reg_2169_pp0_iter11_reg;
reg  signed [51:0] sext_ln126_1_reg_2169_pp0_iter12_reg;
reg  signed [51:0] sext_ln126_1_reg_2169_pp0_iter13_reg;
reg  signed [51:0] sext_ln126_1_reg_2169_pp0_iter14_reg;
reg  signed [51:0] sext_ln126_1_reg_2169_pp0_iter15_reg;
reg  signed [51:0] sext_ln126_1_reg_2169_pp0_iter16_reg;
reg  signed [51:0] sext_ln126_1_reg_2169_pp0_iter17_reg;
reg  signed [51:0] sext_ln126_1_reg_2169_pp0_iter18_reg;
wire   [51:0] grp_fu_364_p2;
reg   [51:0] x2t_reg_2177;
wire   [51:0] grp_fu_368_p2;
reg   [51:0] y2t_reg_2182;
reg   [31:0] tmp_13_reg_2187;
reg   [31:0] tmp_13_reg_2187_pp0_iter9_reg;
reg   [31:0] tmp_14_reg_2192;
reg   [31:0] tmp_14_reg_2192_pp0_iter9_reg;
reg  signed [31:0] r2_reg_2197;
wire  signed [51:0] sext_ln131_1_fu_653_p1;
reg  signed [51:0] sext_ln131_1_reg_2203;
reg  signed [51:0] sext_ln131_1_reg_2203_pp0_iter11_reg;
reg  signed [51:0] sext_ln131_1_reg_2203_pp0_iter12_reg;
reg  signed [51:0] sext_ln131_1_reg_2203_pp0_iter13_reg;
reg  signed [51:0] sext_ln131_1_reg_2203_pp0_iter14_reg;
reg  signed [51:0] sext_ln131_1_reg_2203_pp0_iter15_reg;
wire   [33:0] add_ln136_1_fu_671_p2;
reg  signed [33:0] add_ln136_1_reg_2210;
wire   [33:0] add_ln137_fu_688_p2;
reg  signed [33:0] add_ln137_reg_2215;
wire   [51:0] grp_fu_372_p2;
reg   [51:0] mul_ln131_reg_2220;
reg  signed [31:0] trunc_ln_reg_2235;
reg   [31:0] trunc_ln136_2_reg_2240;
reg   [31:0] trunc_ln136_2_reg_2240_pp0_iter13_reg;
reg   [31:0] trunc_ln136_2_reg_2240_pp0_iter14_reg;
reg   [31:0] trunc_ln136_2_reg_2240_pp0_iter15_reg;
reg   [31:0] trunc_ln136_2_reg_2240_pp0_iter16_reg;
reg   [31:0] trunc_ln136_2_reg_2240_pp0_iter17_reg;
reg   [31:0] trunc_ln136_2_reg_2240_pp0_iter18_reg;
reg   [31:0] trunc_ln136_2_reg_2240_pp0_iter19_reg;
reg   [31:0] trunc_ln136_2_reg_2240_pp0_iter20_reg;
reg   [31:0] trunc_ln137_1_reg_2245;
reg   [31:0] trunc_ln137_1_reg_2245_pp0_iter13_reg;
reg   [31:0] trunc_ln137_1_reg_2245_pp0_iter14_reg;
reg   [31:0] trunc_ln137_1_reg_2245_pp0_iter15_reg;
reg   [31:0] trunc_ln137_1_reg_2245_pp0_iter16_reg;
reg   [31:0] trunc_ln137_1_reg_2245_pp0_iter17_reg;
reg   [31:0] trunc_ln137_1_reg_2245_pp0_iter18_reg;
reg   [31:0] trunc_ln137_1_reg_2245_pp0_iter19_reg;
reg   [31:0] trunc_ln137_1_reg_2245_pp0_iter20_reg;
wire   [51:0] grp_fu_376_p2;
reg   [51:0] mul_ln131_1_reg_2255;
reg  signed [31:0] trunc_ln131_1_reg_2260;
wire   [51:0] grp_fu_380_p2;
reg   [51:0] mul_ln131_2_reg_2275;
reg   [31:0] p_2xy_reg_2280;
reg   [31:0] kr_reg_2285;
wire  signed [51:0] sext_ln136_3_fu_811_p1;
wire  signed [51:0] sext_ln136_4_fu_816_p1;
reg   [31:0] trunc_ln2_reg_2302;
reg   [31:0] trunc_ln136_1_reg_2307;
reg   [31:0] trunc_ln3_reg_2312;
reg   [31:0] trunc_ln137_2_reg_2317;
wire   [33:0] add_ln136_2_fu_880_p2;
reg  signed [33:0] add_ln136_2_reg_2322;
wire   [33:0] add_ln137_2_fu_905_p2;
reg  signed [33:0] add_ln137_2_reg_2327;
wire   [64:0] grp_fu_412_p2;
reg   [64:0] mul_ln136_3_reg_2342;
wire   [64:0] grp_fu_416_p2;
reg   [64:0] mul_ln137_3_reg_2347;
wire   [64:0] add_ln136_3_fu_930_p2;
reg   [64:0] add_ln136_3_reg_2352;
reg   [0:0] tmp_286_reg_2357;
wire   [16:0] add_ln136_4_fu_973_p2;
reg   [16:0] add_ln136_4_reg_2363;
wire   [0:0] tmp_289_fu_979_p3;
reg   [0:0] tmp_289_reg_2368;
wire   [0:0] and_ln136_fu_993_p2;
reg   [0:0] and_ln136_reg_2374;
wire   [0:0] icmp_ln136_fu_1009_p2;
reg   [0:0] icmp_ln136_reg_2381;
wire   [0:0] icmp_ln136_1_fu_1025_p2;
reg   [0:0] icmp_ln136_1_reg_2386;
wire   [0:0] icmp_ln136_2_fu_1031_p2;
reg   [0:0] icmp_ln136_2_reg_2393;
wire   [64:0] add_ln137_3_fu_1048_p2;
reg   [64:0] add_ln137_3_reg_2398;
reg   [0:0] tmp_291_reg_2403;
wire   [16:0] add_ln137_4_fu_1091_p2;
reg   [16:0] add_ln137_4_reg_2409;
wire   [0:0] tmp_294_fu_1097_p3;
reg   [0:0] tmp_294_reg_2414;
wire   [0:0] and_ln137_fu_1111_p2;
reg   [0:0] and_ln137_reg_2420;
wire   [0:0] icmp_ln137_fu_1127_p2;
reg   [0:0] icmp_ln137_reg_2427;
wire   [0:0] icmp_ln137_1_fu_1143_p2;
reg   [0:0] icmp_ln137_1_reg_2432;
wire   [0:0] icmp_ln137_2_fu_1149_p2;
reg   [0:0] icmp_ln137_2_reg_2439;
wire   [16:0] u_fu_1246_p3;
reg   [16:0] u_reg_2444;
wire   [16:0] v_fu_1344_p3;
reg   [16:0] v_reg_2450;
reg   [0:0] tmp_296_reg_2456;
reg   [0:0] tmp_296_reg_2456_pp0_iter26_reg;
reg   [0:0] tmp_296_reg_2456_pp0_iter27_reg;
reg   [0:0] tmp_296_reg_2456_pp0_iter28_reg;
wire   [16:0] sub_ln219_fu_1359_p2;
reg   [16:0] sub_ln219_reg_2462;
reg   [0:0] tmp_300_reg_2467;
reg   [0:0] tmp_300_reg_2467_pp0_iter26_reg;
reg   [0:0] tmp_300_reg_2467_pp0_iter27_reg;
reg   [0:0] tmp_300_reg_2467_pp0_iter28_reg;
wire   [16:0] sub_ln220_fu_1373_p2;
reg   [16:0] sub_ln220_reg_2473;
wire   [0:0] icmp_ln219_fu_1379_p2;
reg   [0:0] icmp_ln219_reg_2478;
reg   [0:0] icmp_ln219_reg_2478_pp0_iter27_reg;
reg   [0:0] icmp_ln219_reg_2478_pp0_iter28_reg;
wire   [16:0] select_ln219_fu_1384_p3;
reg   [16:0] select_ln219_reg_2483;
wire   [31:0] sub_ln219_1_fu_1419_p2;
reg   [31:0] sub_ln219_1_reg_2489;
wire   [4:0] sub_ln219_4_fu_1433_p2;
reg   [4:0] sub_ln219_4_reg_2496;
wire   [0:0] bit_select30_i_i_fu_1445_p3;
reg   [0:0] bit_select30_i_i_reg_2501;
wire   [7:0] trunc_ln219_2_fu_1453_p1;
reg   [7:0] trunc_ln219_2_reg_2506;
reg   [7:0] trunc_ln219_2_reg_2506_pp0_iter27_reg;
reg   [7:0] trunc_ln219_2_reg_2506_pp0_iter28_reg;
wire   [0:0] icmp_ln220_fu_1457_p2;
reg   [0:0] icmp_ln220_reg_2511;
reg   [0:0] icmp_ln220_reg_2511_pp0_iter27_reg;
reg   [0:0] icmp_ln220_reg_2511_pp0_iter28_reg;
wire   [16:0] select_ln220_fu_1462_p3;
reg   [16:0] select_ln220_reg_2516;
wire   [31:0] sub_ln220_1_fu_1497_p2;
reg   [31:0] sub_ln220_1_reg_2522;
wire   [4:0] sub_ln220_4_fu_1511_p2;
reg   [4:0] sub_ln220_4_reg_2529;
wire   [0:0] bit_select30_i_i1_fu_1523_p3;
reg   [0:0] bit_select30_i_i1_reg_2534;
wire   [7:0] trunc_ln220_2_fu_1531_p1;
reg   [7:0] trunc_ln220_2_reg_2539;
reg   [7:0] trunc_ln220_2_reg_2539_pp0_iter27_reg;
reg   [7:0] trunc_ln220_2_reg_2539_pp0_iter28_reg;
wire   [1:0] or_ln_fu_1607_p3;
reg   [1:0] or_ln_reg_2544;
wire   [0:0] icmp_ln219_3_fu_1618_p2;
reg   [0:0] icmp_ln219_3_reg_2549;
wire   [63:0] lshr_ln219_fu_1633_p2;
reg   [63:0] lshr_ln219_reg_2554;
wire   [63:0] shl_ln219_fu_1648_p2;
reg   [63:0] shl_ln219_reg_2559;
wire   [1:0] or_ln1_fu_1726_p3;
reg   [1:0] or_ln1_reg_2564;
wire   [0:0] icmp_ln220_3_fu_1737_p2;
reg   [0:0] icmp_ln220_3_reg_2569;
wire   [63:0] lshr_ln220_fu_1752_p2;
reg   [63:0] lshr_ln220_reg_2574;
wire   [63:0] shl_ln220_fu_1767_p2;
reg   [63:0] shl_ln220_reg_2579;
reg   [62:0] lshr_ln219_1_reg_2584;
reg   [0:0] tmp_299_reg_2589;
reg   [62:0] lshr_ln220_1_reg_2594;
reg   [0:0] tmp_303_reg_2599;
wire   [31:0] select_ln219_3_fu_1881_p3;
reg   [31:0] select_ln219_3_reg_2604;
wire   [31:0] select_ln220_3_fu_1932_p3;
reg   [31:0] select_ln220_3_reg_2609;
reg   [15:0] j_fu_186;
wire   [15:0] j_7_fu_510_p2;
wire    ap_loop_init;
reg   [15:0] i_6_fu_190;
wire   [15:0] select_ln195_1_fu_494_p3;
reg   [31:0] indvar_flatten_fu_194;
wire   [31:0] add_ln195_fu_463_p2;
wire    ap_block_pp0_stage0_01001;
wire   [10:0] grp_fu_332_p1;
wire   [10:0] grp_fu_336_p1;
wire   [10:0] grp_fu_340_p1;
wire   [10:0] grp_fu_344_p1;
wire   [10:0] grp_fu_348_p1;
wire   [10:0] grp_fu_352_p1;
wire  signed [31:0] grp_fu_356_p1;
wire  signed [31:0] grp_fu_360_p1;
wire  signed [31:0] grp_fu_364_p0;
wire  signed [31:0] grp_fu_364_p1;
wire  signed [31:0] grp_fu_368_p0;
wire  signed [31:0] grp_fu_368_p1;
wire  signed [31:0] grp_fu_372_p1;
wire  signed [31:0] grp_fu_376_p1;
wire  signed [31:0] grp_fu_380_p1;
wire  signed [31:0] grp_fu_384_p0;
wire  signed [31:0] grp_fu_384_p1;
wire  signed [31:0] grp_fu_388_p0;
wire  signed [31:0] grp_fu_388_p1;
wire  signed [31:0] grp_fu_392_p0;
wire  signed [31:0] grp_fu_392_p1;
wire  signed [31:0] grp_fu_396_p0;
wire  signed [31:0] grp_fu_396_p1;
wire  signed [31:0] grp_fu_400_p1;
wire  signed [31:0] grp_fu_404_p1;
wire  signed [31:0] grp_fu_408_p1;
wire  signed [31:0] grp_fu_412_p1;
wire  signed [31:0] grp_fu_416_p1;
wire   [0:0] icmp_ln200_fu_481_p2;
wire   [15:0] i_fu_475_p2;
wire   [15:0] select_ln195_fu_486_p3;
wire   [31:0] add_ln112_fu_543_p2;
wire   [31:0] add_ln113_fu_552_p2;
wire   [31:0] sub_ln120_fu_561_p2;
wire   [31:0] w_fu_566_p2;
wire   [51:0] grp_fu_356_p2;
wire   [51:0] grp_fu_360_p2;
wire   [51:0] add_ln128_fu_639_p2;
wire   [32:0] shl_ln3_fu_657_p3;
wire  signed [33:0] sext_ln136_7_fu_664_p1;
wire  signed [33:0] sext_ln136_8_fu_668_p1;
wire   [32:0] shl_ln4_fu_677_p3;
wire  signed [33:0] sext_ln137_1_fu_684_p1;
wire   [51:0] shl_ln2_fu_702_p3;
wire   [51:0] add_ln131_fu_709_p2;
wire   [51:0] grp_fu_404_p2;
wire   [51:0] grp_fu_408_p2;
wire   [51:0] shl_ln131_1_fu_748_p3;
wire   [51:0] add_ln131_1_fu_755_p2;
wire  signed [32:0] shl_ln_fu_774_p3;
wire   [51:0] grp_fu_400_p2;
wire   [51:0] add_ln131_2_fu_796_p2;
wire   [51:0] grp_fu_384_p2;
wire   [51:0] grp_fu_388_p2;
wire   [51:0] grp_fu_392_p2;
wire   [51:0] grp_fu_396_p2;
wire  signed [32:0] sext_ln136_5_fu_861_p1;
wire  signed [32:0] sext_ln136_6_fu_864_p1;
wire   [32:0] add_ln136_fu_867_p2;
wire  signed [33:0] sext_ln136_10_fu_873_p1;
wire  signed [33:0] sext_ln136_11_fu_877_p1;
wire  signed [32:0] sext_ln137_3_fu_886_p1;
wire  signed [32:0] sext_ln137_4_fu_889_p1;
wire   [32:0] add_ln137_1_fu_892_p2;
wire  signed [33:0] sext_ln137_5_fu_898_p1;
wire  signed [33:0] sext_ln137_6_fu_902_p1;
wire   [51:0] shl_ln136_1_fu_919_p3;
wire  signed [64:0] sext_ln136_13_fu_926_p1;
wire   [0:0] tmp_288_fu_961_p3;
wire   [16:0] trunc_ln136_3_fu_943_p4;
wire   [16:0] zext_ln136_fu_969_p1;
wire   [0:0] tmp_287_fu_953_p3;
wire   [0:0] xor_ln136_fu_987_p2;
wire   [11:0] tmp_fu_999_p4;
wire   [12:0] tmp_10_fu_1015_p4;
wire   [51:0] shl_ln137_1_fu_1037_p3;
wire  signed [64:0] sext_ln137_8_fu_1044_p1;
wire   [0:0] tmp_293_fu_1079_p3;
wire   [16:0] trunc_ln137_3_fu_1061_p4;
wire   [16:0] zext_ln137_fu_1087_p1;
wire   [0:0] tmp_292_fu_1071_p3;
wire   [0:0] xor_ln137_fu_1105_p2;
wire   [11:0] tmp_11_fu_1117_p4;
wire   [12:0] tmp_12_fu_1133_p4;
wire   [0:0] tmp_290_fu_1160_p3;
wire   [0:0] xor_ln136_4_fu_1167_p2;
wire   [0:0] and_ln136_1_fu_1173_p2;
wire   [0:0] select_ln136_fu_1155_p3;
wire   [0:0] xor_ln136_1_fu_1188_p2;
wire   [0:0] or_ln136_fu_1194_p2;
wire   [0:0] xor_ln136_2_fu_1199_p2;
wire   [0:0] select_ln136_1_fu_1178_p3;
wire   [0:0] and_ln136_2_fu_1184_p2;
wire   [0:0] and_ln136_4_fu_1210_p2;
wire   [0:0] or_ln136_2_fu_1215_p2;
wire   [0:0] xor_ln136_3_fu_1221_p2;
wire   [0:0] and_ln136_3_fu_1204_p2;
wire   [0:0] and_ln136_5_fu_1227_p2;
wire   [0:0] or_ln136_1_fu_1240_p2;
wire   [16:0] select_ln136_2_fu_1232_p3;
wire   [0:0] tmp_295_fu_1258_p3;
wire   [0:0] xor_ln137_4_fu_1265_p2;
wire   [0:0] and_ln137_1_fu_1271_p2;
wire   [0:0] select_ln137_fu_1253_p3;
wire   [0:0] xor_ln137_1_fu_1286_p2;
wire   [0:0] or_ln137_fu_1292_p2;
wire   [0:0] xor_ln137_2_fu_1297_p2;
wire   [0:0] select_ln137_1_fu_1276_p3;
wire   [0:0] and_ln137_2_fu_1282_p2;
wire   [0:0] and_ln137_4_fu_1308_p2;
wire   [0:0] or_ln137_2_fu_1313_p2;
wire   [0:0] xor_ln137_3_fu_1319_p2;
wire   [0:0] and_ln137_3_fu_1302_p2;
wire   [0:0] and_ln137_5_fu_1325_p2;
wire   [0:0] or_ln137_1_fu_1338_p2;
wire   [16:0] select_ln137_2_fu_1330_p3;
reg   [16:0] tmp_3_fu_1389_p4;
wire   [17:0] tmp_4_fu_1399_p3;
wire  signed [31:0] sext_ln219_fu_1407_p1;
reg   [31:0] tmp_5_fu_1411_p3;
wire   [4:0] trunc_ln219_1_fu_1429_p1;
wire   [16:0] trunc_ln219_fu_1425_p1;
wire   [16:0] add_ln219_1_fu_1439_p2;
reg   [16:0] tmp_9_fu_1467_p4;
wire   [17:0] tmp_s_fu_1477_p3;
wire  signed [31:0] sext_ln220_fu_1485_p1;
reg   [31:0] tmp_1_fu_1489_p3;
wire   [4:0] trunc_ln220_1_fu_1507_p1;
wire   [16:0] trunc_ln220_fu_1503_p1;
wire   [16:0] add_ln220_1_fu_1517_p2;
wire   [31:0] add_ln219_fu_1535_p2;
wire   [30:0] tmp_297_fu_1540_p4;
wire   [16:0] zext_ln219_5_fu_1556_p1;
wire   [16:0] lshr_ln219_2_fu_1559_p2;
wire   [16:0] and_ln219_2_fu_1565_p2;
wire   [0:0] icmp_ln219_1_fu_1550_p2;
wire   [0:0] icmp_ln219_2_fu_1570_p2;
wire   [0:0] tmp_298_fu_1582_p3;
wire   [0:0] xor_ln219_fu_1590_p2;
wire   [0:0] and_ln219_1_fu_1596_p2;
wire   [0:0] and_ln219_fu_1576_p2;
wire   [0:0] or_ln219_fu_1601_p2;
wire   [31:0] add_ln219_2_fu_1624_p2;
wire   [63:0] zext_ln219_fu_1615_p1;
wire   [63:0] zext_ln219_1_fu_1629_p1;
wire   [31:0] sub_ln219_2_fu_1639_p2;
wire   [63:0] zext_ln219_2_fu_1644_p1;
wire   [31:0] add_ln220_fu_1654_p2;
wire   [30:0] tmp_301_fu_1659_p4;
wire   [16:0] zext_ln220_5_fu_1675_p1;
wire   [16:0] lshr_ln220_2_fu_1678_p2;
wire   [16:0] and_ln220_2_fu_1684_p2;
wire   [0:0] icmp_ln220_1_fu_1669_p2;
wire   [0:0] icmp_ln220_2_fu_1689_p2;
wire   [0:0] tmp_302_fu_1701_p3;
wire   [0:0] xor_ln220_fu_1709_p2;
wire   [0:0] and_ln220_1_fu_1715_p2;
wire   [0:0] and_ln220_fu_1695_p2;
wire   [0:0] or_ln220_fu_1720_p2;
wire   [31:0] add_ln220_2_fu_1743_p2;
wire   [63:0] zext_ln220_fu_1734_p1;
wire   [63:0] zext_ln220_1_fu_1748_p1;
wire   [31:0] sub_ln220_2_fu_1758_p2;
wire   [63:0] zext_ln220_2_fu_1763_p1;
wire   [63:0] select_ln219_1_fu_1773_p3;
wire   [63:0] zext_ln219_3_fu_1778_p1;
wire   [63:0] add_ln219_3_fu_1781_p2;
wire   [63:0] select_ln220_1_fu_1805_p3;
wire   [63:0] zext_ln220_3_fu_1810_p1;
wire   [63:0] add_ln220_3_fu_1813_p2;
wire   [7:0] sub_ln219_3_fu_1847_p2;
wire   [7:0] select_ln219_2_fu_1840_p3;
wire   [7:0] add_ln219_4_fu_1852_p2;
wire   [63:0] zext_ln219_4_fu_1837_p1;
wire   [8:0] tmp_8_fu_1858_p3;
wire   [63:0] pi_assign_fu_1865_p5;
wire   [31:0] LD_fu_1877_p1;
wire   [7:0] sub_ln220_3_fu_1898_p2;
wire   [7:0] select_ln220_2_fu_1891_p3;
wire   [7:0] add_ln220_4_fu_1903_p2;
wire   [63:0] zext_ln220_4_fu_1888_p1;
wire   [8:0] tmp_7_fu_1909_p3;
wire   [63:0] pi_assign_1_fu_1916_p5;
wire   [31:0] LD_1_fu_1928_p1;
wire    ap_continue_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_done_int_frp;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [30:0] frp_pipeline_valid_U_valid_out;
wire   [5:0] frp_pipeline_valid_U_num_valid_datasets;
wire   [31:0] pf_mapxRMat_data_U_data_out;
wire    pf_mapxRMat_data_U_data_out_vld;
wire    pf_mapxRMat_data_U_pf_ready;
wire    pf_mapxRMat_data_U_pf_done;
wire   [31:0] pf_mapyRMat_data_U_data_out;
wire    pf_mapyRMat_data_U_data_out_vld;
wire    pf_mapyRMat_data_U_pf_ready;
wire    pf_mapyRMat_data_U_pf_done;
wire    pf_data_in_last;
wire    ap_condition_frp_pvb_no_fwd_prs;
reg    ap_condition_frp_pvb_no_bkwd_prs;
reg    ap_condition_frp_pvb_pf_start;
reg    ap_frp_vld_in;
reg    frp_pipeline_valid_U_exitcond;
reg    pf_mapxRMat_data_U_data_in_vld;
wire    pf_sync_continue;
reg    pf_all_done;
reg    pf_mapyRMat_data_U_data_in_vld;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 pf_all_done = 1'b0;
end

stereolbm_axis_cambm_mul_32s_11ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_2_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_0_0_010436_reload),
    .din1(grp_fu_332_p1),
    .ce(1'b1),
    .dout(grp_fu_332_p2)
);

stereolbm_axis_cambm_mul_32s_11ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_2_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_0_0_010440_reload),
    .din1(grp_fu_336_p1),
    .ce(1'b1),
    .dout(grp_fu_336_p2)
);

stereolbm_axis_cambm_mul_32s_11ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_2_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_0_0_010428_reload),
    .din1(grp_fu_340_p1),
    .ce(1'b1),
    .dout(grp_fu_340_p2)
);

stereolbm_axis_cambm_mul_32s_11ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_2_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_0_0_010430_reload),
    .din1(grp_fu_344_p1),
    .ce(1'b1),
    .dout(grp_fu_344_p2)
);

stereolbm_axis_cambm_mul_32s_11ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_2_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_0_0_010418_reload),
    .din1(grp_fu_348_p1),
    .ce(1'b1),
    .dout(grp_fu_348_p2)
);

stereolbm_axis_cambm_mul_32s_11ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_2_1_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_0_0_010420_reload),
    .din1(grp_fu_352_p1),
    .ce(1'b1),
    .dout(grp_fu_352_p2)
);

stereolbm_axis_cambm_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U159(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_x_reg_2120),
    .din1(grp_fu_356_p1),
    .ce(1'b1),
    .dout(grp_fu_356_p2)
);

stereolbm_axis_cambm_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U160(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_y_reg_2125),
    .din1(grp_fu_360_p1),
    .ce(1'b1),
    .dout(grp_fu_360_p2)
);

stereolbm_axis_cambm_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_364_p0),
    .din1(grp_fu_364_p1),
    .ce(1'b1),
    .dout(grp_fu_364_p2)
);

stereolbm_axis_cambm_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_368_p0),
    .din1(grp_fu_368_p1),
    .ce(1'b1),
    .dout(grp_fu_368_p2)
);

stereolbm_axis_cambm_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r2_reg_2197),
    .din1(grp_fu_372_p1),
    .ce(1'b1),
    .dout(grp_fu_372_p2)
);

stereolbm_axis_cambm_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln_reg_2235),
    .din1(grp_fu_376_p1),
    .ce(1'b1),
    .dout(grp_fu_376_p2)
);

stereolbm_axis_cambm_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln131_1_reg_2260),
    .din1(grp_fu_380_p1),
    .ce(1'b1),
    .dout(grp_fu_380_p2)
);

stereolbm_axis_cambm_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_384_p0),
    .din1(grp_fu_384_p1),
    .ce(1'b1),
    .dout(grp_fu_384_p2)
);

stereolbm_axis_cambm_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_388_p0),
    .din1(grp_fu_388_p1),
    .ce(1'b1),
    .dout(grp_fu_388_p2)
);

stereolbm_axis_cambm_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_392_p0),
    .din1(grp_fu_392_p1),
    .ce(1'b1),
    .dout(grp_fu_392_p2)
);

stereolbm_axis_cambm_mul_32s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_32s_32s_52_2_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_396_p0),
    .din1(grp_fu_396_p1),
    .ce(1'b1),
    .dout(grp_fu_396_p2)
);

stereolbm_axis_cambm_mul_33s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_33s_32s_52_2_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(shl_ln_fu_774_p3),
    .din1(grp_fu_400_p1),
    .ce(1'b1),
    .dout(grp_fu_400_p2)
);

stereolbm_axis_cambm_mul_34s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_34s_32s_52_2_1_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln136_1_reg_2210),
    .din1(grp_fu_404_p1),
    .ce(1'b1),
    .dout(grp_fu_404_p2)
);

stereolbm_axis_cambm_mul_34s_32s_52_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 52 ))
mul_34s_32s_52_2_1_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln137_reg_2215),
    .din1(grp_fu_408_p1),
    .ce(1'b1),
    .dout(grp_fu_408_p2)
);

stereolbm_axis_cambm_mul_34s_32s_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 65 ))
mul_34s_32s_65_2_1_U173(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln136_2_reg_2322),
    .din1(grp_fu_412_p1),
    .ce(1'b1),
    .dout(grp_fu_412_p2)
);

stereolbm_axis_cambm_mul_34s_32s_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 34 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 65 ))
mul_34s_32s_65_2_1_U174(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln137_2_reg_2327),
    .din1(grp_fu_416_p1),
    .ce(1'b1),
    .dout(grp_fu_416_p2)
);

stereolbm_axis_cambm_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(pf_all_done),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(pf_all_done)
);

stereolbm_axis_cambm_frp_pipeline_valid #(
    .PipelineLatency( 31 ),
    .PipelineII( 1 ),
    .CeilLog2Stages( 5 ),
    .ExitLatency( 1 ))
frp_pipeline_valid_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .valid_in(ap_frp_vld_in),
    .exitcond(frp_pipeline_valid_U_exitcond),
    .valid_out(frp_pipeline_valid_U_valid_out),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

stereolbm_axis_cambm_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 31 ),
    .PipelineII( 1 ),
    .DataWidth( 32 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 5 ),
    .CeilLog2FDepth( 5 ),
    .PfAllDoneEnable( 2 ))
pf_mapxRMat_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(select_ln219_3_reg_2604),
    .data_out(pf_mapxRMat_data_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_mapxRMat_data_U_data_in_vld),
    .data_out_vld(pf_mapxRMat_data_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_mapxRMat_data_U_pf_ready),
    .pf_done(pf_mapxRMat_data_U_pf_done),
    .data_out_read(mapxRMat_data_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

stereolbm_axis_cambm_frp_fifoout #(
    .BlockingType( 1 ),
    .PipeLatency( 31 ),
    .PipelineII( 1 ),
    .DataWidth( 32 ),
    .NumWrites( 1 ),
    .CeilLog2Stages( 5 ),
    .CeilLog2FDepth( 5 ),
    .PfAllDoneEnable( 2 ))
pf_mapyRMat_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(select_ln220_3_reg_2609),
    .data_out(pf_mapyRMat_data_U_data_out),
    .valid(frp_pipeline_valid_U_valid_out),
    .data_in_vld(pf_mapyRMat_data_U_data_in_vld),
    .data_out_vld(pf_mapyRMat_data_U_data_out_vld),
    .data_in_last(ap_done_int_frp),
    .pf_continue(pf_sync_continue),
    .pf_all_done(pf_all_done),
    .pf_ready(pf_mapyRMat_data_U_pf_ready),
    .pf_done(pf_mapyRMat_data_U_pf_done),
    .data_out_read(mapyRMat_data_full_n),
    .ap_start(1'b0),
    .num_valid_datasets(frp_pipeline_valid_U_num_valid_datasets)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        pf_all_done <= 1'b0;
    end else begin
        pf_all_done <= (pf_mapyRMat_data_U_pf_done & pf_mapxRMat_data_U_pf_done);
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_6_fu_190 <= 16'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln195_fu_458_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        i_6_fu_190 <= select_ln195_1_fu_494_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_fu_194 <= 32'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln195_fu_458_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        indvar_flatten_fu_194 <= add_ln195_fu_463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_fu_186 <= 16'd0;
    end else if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln195_fu_458_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        j_fu_186 <= j_7_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln136_1_reg_2210 <= add_ln136_1_fu_671_p2;
        add_ln136_2_reg_2322 <= add_ln136_2_fu_880_p2;
        add_ln136_3_reg_2352 <= add_ln136_3_fu_930_p2;
        add_ln136_4_reg_2363 <= add_ln136_4_fu_973_p2;
        add_ln137_2_reg_2327 <= add_ln137_2_fu_905_p2;
        add_ln137_3_reg_2398 <= add_ln137_3_fu_1048_p2;
        add_ln137_4_reg_2409 <= add_ln137_4_fu_1091_p2;
        add_ln137_reg_2215 <= add_ln137_fu_688_p2;
        and_ln136_reg_2374 <= and_ln136_fu_993_p2;
        and_ln137_reg_2420 <= and_ln137_fu_1111_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        bit_select30_i_i1_reg_2534 <= bit_select30_i_i1_fu_1523_p3;
        bit_select30_i_i_reg_2501 <= bit_select30_i_i_fu_1445_p3;
        icmp_ln136_1_reg_2386 <= icmp_ln136_1_fu_1025_p2;
        icmp_ln136_2_reg_2393 <= icmp_ln136_2_fu_1031_p2;
        icmp_ln136_reg_2381 <= icmp_ln136_fu_1009_p2;
        icmp_ln137_1_reg_2432 <= icmp_ln137_1_fu_1143_p2;
        icmp_ln137_2_reg_2439 <= icmp_ln137_2_fu_1149_p2;
        icmp_ln137_reg_2427 <= icmp_ln137_fu_1127_p2;
        icmp_ln219_reg_2478 <= icmp_ln219_fu_1379_p2;
        icmp_ln219_reg_2478_pp0_iter27_reg <= icmp_ln219_reg_2478;
        icmp_ln219_reg_2478_pp0_iter28_reg <= icmp_ln219_reg_2478_pp0_iter27_reg;
        icmp_ln220_reg_2511 <= icmp_ln220_fu_1457_p2;
        icmp_ln220_reg_2511_pp0_iter27_reg <= icmp_ln220_reg_2511;
        icmp_ln220_reg_2511_pp0_iter28_reg <= icmp_ln220_reg_2511_pp0_iter27_reg;
        kr_reg_2285 <= {{add_ln131_2_fu_796_p2[51:20]}};
        mul_ln112_1_reg_2095 <= grp_fu_336_p2;
        mul_ln112_reg_2090 <= grp_fu_332_p2;
        mul_ln113_1_reg_2105 <= grp_fu_344_p2;
        mul_ln113_reg_2100 <= grp_fu_340_p2;
        mul_ln120_1_reg_2115 <= grp_fu_352_p2;
        mul_ln120_reg_2110 <= grp_fu_348_p2;
        mul_ln131_1_reg_2255 <= grp_fu_376_p2;
        mul_ln131_2_reg_2275 <= grp_fu_380_p2;
        mul_ln131_reg_2220 <= grp_fu_372_p2;
        mul_ln136_3_reg_2342 <= grp_fu_412_p2;
        mul_ln137_3_reg_2347 <= grp_fu_416_p2;
        p_2xy_reg_2280 <= {{grp_fu_400_p2[51:20]}};
        p_x_reg_2120 <= p_x_fu_547_p2;
        p_y_reg_2125 <= p_y_fu_556_p2;
        r2_reg_2197 <= {{add_ln128_fu_639_p2[51:20]}};
        select_ln219_3_reg_2604 <= select_ln219_3_fu_1881_p3;
        select_ln219_reg_2483 <= select_ln219_fu_1384_p3;
        select_ln220_3_reg_2609 <= select_ln220_3_fu_1932_p3;
        select_ln220_reg_2516 <= select_ln220_fu_1462_p3;
        sext_ln126_1_reg_2169 <= sext_ln126_1_fu_614_p1;
        sext_ln126_1_reg_2169_pp0_iter10_reg <= sext_ln126_1_reg_2169_pp0_iter9_reg;
        sext_ln126_1_reg_2169_pp0_iter11_reg <= sext_ln126_1_reg_2169_pp0_iter10_reg;
        sext_ln126_1_reg_2169_pp0_iter12_reg <= sext_ln126_1_reg_2169_pp0_iter11_reg;
        sext_ln126_1_reg_2169_pp0_iter13_reg <= sext_ln126_1_reg_2169_pp0_iter12_reg;
        sext_ln126_1_reg_2169_pp0_iter14_reg <= sext_ln126_1_reg_2169_pp0_iter13_reg;
        sext_ln126_1_reg_2169_pp0_iter15_reg <= sext_ln126_1_reg_2169_pp0_iter14_reg;
        sext_ln126_1_reg_2169_pp0_iter16_reg <= sext_ln126_1_reg_2169_pp0_iter15_reg;
        sext_ln126_1_reg_2169_pp0_iter17_reg <= sext_ln126_1_reg_2169_pp0_iter16_reg;
        sext_ln126_1_reg_2169_pp0_iter18_reg <= sext_ln126_1_reg_2169_pp0_iter17_reg;
        sext_ln126_1_reg_2169_pp0_iter8_reg <= sext_ln126_1_reg_2169;
        sext_ln126_1_reg_2169_pp0_iter9_reg <= sext_ln126_1_reg_2169_pp0_iter8_reg;
        sext_ln126_reg_2162 <= sext_ln126_fu_609_p1;
        sext_ln126_reg_2162_pp0_iter10_reg <= sext_ln126_reg_2162_pp0_iter9_reg;
        sext_ln126_reg_2162_pp0_iter11_reg <= sext_ln126_reg_2162_pp0_iter10_reg;
        sext_ln126_reg_2162_pp0_iter12_reg <= sext_ln126_reg_2162_pp0_iter11_reg;
        sext_ln126_reg_2162_pp0_iter13_reg <= sext_ln126_reg_2162_pp0_iter12_reg;
        sext_ln126_reg_2162_pp0_iter14_reg <= sext_ln126_reg_2162_pp0_iter13_reg;
        sext_ln126_reg_2162_pp0_iter15_reg <= sext_ln126_reg_2162_pp0_iter14_reg;
        sext_ln126_reg_2162_pp0_iter16_reg <= sext_ln126_reg_2162_pp0_iter15_reg;
        sext_ln126_reg_2162_pp0_iter17_reg <= sext_ln126_reg_2162_pp0_iter16_reg;
        sext_ln126_reg_2162_pp0_iter18_reg <= sext_ln126_reg_2162_pp0_iter17_reg;
        sext_ln126_reg_2162_pp0_iter8_reg <= sext_ln126_reg_2162;
        sext_ln126_reg_2162_pp0_iter9_reg <= sext_ln126_reg_2162_pp0_iter8_reg;
        sext_ln131_1_reg_2203 <= sext_ln131_1_fu_653_p1;
        sext_ln131_1_reg_2203_pp0_iter11_reg <= sext_ln131_1_reg_2203;
        sext_ln131_1_reg_2203_pp0_iter12_reg <= sext_ln131_1_reg_2203_pp0_iter11_reg;
        sext_ln131_1_reg_2203_pp0_iter13_reg <= sext_ln131_1_reg_2203_pp0_iter12_reg;
        sext_ln131_1_reg_2203_pp0_iter14_reg <= sext_ln131_1_reg_2203_pp0_iter13_reg;
        sext_ln131_1_reg_2203_pp0_iter15_reg <= sext_ln131_1_reg_2203_pp0_iter14_reg;
        sub_ln219_1_reg_2489 <= sub_ln219_1_fu_1419_p2;
        sub_ln219_4_reg_2496 <= sub_ln219_4_fu_1433_p2;
        sub_ln219_reg_2462 <= sub_ln219_fu_1359_p2;
        sub_ln220_1_reg_2522 <= sub_ln220_1_fu_1497_p2;
        sub_ln220_4_reg_2529 <= sub_ln220_4_fu_1511_p2;
        sub_ln220_reg_2473 <= sub_ln220_fu_1373_p2;
        tmp_13_reg_2187 <= {{grp_fu_364_p2[51:20]}};
        tmp_13_reg_2187_pp0_iter9_reg <= tmp_13_reg_2187;
        tmp_14_reg_2192 <= {{grp_fu_368_p2[51:20]}};
        tmp_14_reg_2192_pp0_iter9_reg <= tmp_14_reg_2192;
        tmp_286_reg_2357 <= add_ln136_3_fu_930_p2[32'd64];
        tmp_289_reg_2368 <= add_ln136_4_fu_973_p2[32'd16];
        tmp_291_reg_2403 <= add_ln137_3_fu_1048_p2[32'd64];
        tmp_294_reg_2414 <= add_ln137_4_fu_1091_p2[32'd16];
        tmp_296_reg_2456 <= u_fu_1246_p3[32'd16];
        tmp_296_reg_2456_pp0_iter26_reg <= tmp_296_reg_2456;
        tmp_296_reg_2456_pp0_iter27_reg <= tmp_296_reg_2456_pp0_iter26_reg;
        tmp_296_reg_2456_pp0_iter28_reg <= tmp_296_reg_2456_pp0_iter27_reg;
        tmp_300_reg_2467 <= v_fu_1344_p3[32'd16];
        tmp_300_reg_2467_pp0_iter26_reg <= tmp_300_reg_2467;
        tmp_300_reg_2467_pp0_iter27_reg <= tmp_300_reg_2467_pp0_iter26_reg;
        tmp_300_reg_2467_pp0_iter28_reg <= tmp_300_reg_2467_pp0_iter27_reg;
        trunc_ln131_1_reg_2260 <= {{add_ln131_1_fu_755_p2[51:20]}};
        trunc_ln136_1_reg_2307 <= {{grp_fu_388_p2[51:20]}};
        trunc_ln136_2_reg_2240 <= {{grp_fu_404_p2[51:20]}};
        trunc_ln136_2_reg_2240_pp0_iter13_reg <= trunc_ln136_2_reg_2240;
        trunc_ln136_2_reg_2240_pp0_iter14_reg <= trunc_ln136_2_reg_2240_pp0_iter13_reg;
        trunc_ln136_2_reg_2240_pp0_iter15_reg <= trunc_ln136_2_reg_2240_pp0_iter14_reg;
        trunc_ln136_2_reg_2240_pp0_iter16_reg <= trunc_ln136_2_reg_2240_pp0_iter15_reg;
        trunc_ln136_2_reg_2240_pp0_iter17_reg <= trunc_ln136_2_reg_2240_pp0_iter16_reg;
        trunc_ln136_2_reg_2240_pp0_iter18_reg <= trunc_ln136_2_reg_2240_pp0_iter17_reg;
        trunc_ln136_2_reg_2240_pp0_iter19_reg <= trunc_ln136_2_reg_2240_pp0_iter18_reg;
        trunc_ln136_2_reg_2240_pp0_iter20_reg <= trunc_ln136_2_reg_2240_pp0_iter19_reg;
        trunc_ln137_1_reg_2245 <= {{grp_fu_408_p2[51:20]}};
        trunc_ln137_1_reg_2245_pp0_iter13_reg <= trunc_ln137_1_reg_2245;
        trunc_ln137_1_reg_2245_pp0_iter14_reg <= trunc_ln137_1_reg_2245_pp0_iter13_reg;
        trunc_ln137_1_reg_2245_pp0_iter15_reg <= trunc_ln137_1_reg_2245_pp0_iter14_reg;
        trunc_ln137_1_reg_2245_pp0_iter16_reg <= trunc_ln137_1_reg_2245_pp0_iter15_reg;
        trunc_ln137_1_reg_2245_pp0_iter17_reg <= trunc_ln137_1_reg_2245_pp0_iter16_reg;
        trunc_ln137_1_reg_2245_pp0_iter18_reg <= trunc_ln137_1_reg_2245_pp0_iter17_reg;
        trunc_ln137_1_reg_2245_pp0_iter19_reg <= trunc_ln137_1_reg_2245_pp0_iter18_reg;
        trunc_ln137_1_reg_2245_pp0_iter20_reg <= trunc_ln137_1_reg_2245_pp0_iter19_reg;
        trunc_ln137_2_reg_2317 <= {{grp_fu_396_p2[51:20]}};
        trunc_ln219_2_reg_2506 <= trunc_ln219_2_fu_1453_p1;
        trunc_ln219_2_reg_2506_pp0_iter27_reg <= trunc_ln219_2_reg_2506;
        trunc_ln219_2_reg_2506_pp0_iter28_reg <= trunc_ln219_2_reg_2506_pp0_iter27_reg;
        trunc_ln220_2_reg_2539 <= trunc_ln220_2_fu_1531_p1;
        trunc_ln220_2_reg_2539_pp0_iter27_reg <= trunc_ln220_2_reg_2539;
        trunc_ln220_2_reg_2539_pp0_iter28_reg <= trunc_ln220_2_reg_2539_pp0_iter27_reg;
        trunc_ln2_reg_2302 <= {{grp_fu_384_p2[51:20]}};
        trunc_ln3_reg_2312 <= {{grp_fu_392_p2[51:20]}};
        trunc_ln_reg_2235 <= {{add_ln131_fu_709_p2[51:20]}};
        u_reg_2444 <= u_fu_1246_p3;
        v_reg_2450 <= v_fu_1344_p3;
        winv_reg_2130 <= winv_fu_571_p2;
        x2t_reg_2177 <= grp_fu_364_p2;
        x_reg_2151 <= {{grp_fu_356_p2[51:20]}};
        x_reg_2151_pp0_iter10_reg <= x_reg_2151_pp0_iter9_reg;
        x_reg_2151_pp0_iter11_reg <= x_reg_2151_pp0_iter10_reg;
        x_reg_2151_pp0_iter12_reg <= x_reg_2151_pp0_iter11_reg;
        x_reg_2151_pp0_iter13_reg <= x_reg_2151_pp0_iter12_reg;
        x_reg_2151_pp0_iter14_reg <= x_reg_2151_pp0_iter13_reg;
        x_reg_2151_pp0_iter15_reg <= x_reg_2151_pp0_iter14_reg;
        x_reg_2151_pp0_iter16_reg <= x_reg_2151_pp0_iter15_reg;
        x_reg_2151_pp0_iter7_reg <= x_reg_2151;
        x_reg_2151_pp0_iter8_reg <= x_reg_2151_pp0_iter7_reg;
        x_reg_2151_pp0_iter9_reg <= x_reg_2151_pp0_iter8_reg;
        y2t_reg_2182 <= grp_fu_368_p2;
        y_reg_2157 <= {{grp_fu_360_p2[51:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        sext_ln131_cast_reg_2057 <= sext_ln131_cast_fu_436_p1;
        sext_ln136_1_cast_reg_2045 <= sext_ln136_1_cast_fu_428_p1;
        sext_ln136_2_cast_reg_2040 <= sext_ln136_2_cast_fu_424_p1;
        sext_ln136_cast_reg_2051 <= sext_ln136_cast_fu_432_p1;
        sext_ln137_cast_reg_2035 <= sext_ln137_cast_fu_420_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln219_reg_2478 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln219_3_reg_2549 <= icmp_ln219_3_fu_1618_p2;
        lshr_ln219_reg_2554 <= lshr_ln219_fu_1633_p2;
        or_ln_reg_2544[0] <= or_ln_fu_1607_p3[0];
        shl_ln219_reg_2559 <= shl_ln219_fu_1648_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln220_reg_2511 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln220_3_reg_2569 <= icmp_ln220_3_fu_1737_p2;
        lshr_ln220_reg_2574 <= lshr_ln220_fu_1752_p2;
        or_ln1_reg_2564[0] <= or_ln1_fu_1726_p3[0];
        shl_ln220_reg_2579 <= shl_ln220_fu_1767_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln195_fu_458_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        jfixed_reg_2071 <= jfixed_fu_506_p1;
        trunc_ln195_reg_2066 <= trunc_ln195_fu_502_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln219_reg_2478_pp0_iter27_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lshr_ln219_1_reg_2584 <= {{add_ln219_3_fu_1781_p2[63:1]}};
        tmp_299_reg_2589 <= add_ln219_3_fu_1781_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln220_reg_2511_pp0_iter27_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lshr_ln220_1_reg_2594 <= {{add_ln220_3_fu_1813_p2[63:1]}};
        tmp_303_reg_2599 <= add_ln220_3_fu_1813_p2[32'd25];
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1) & ((icmp_ln195_fu_458_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter29_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int_frp = 1'b1;
    end else begin
        ap_done_int_frp = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd1] == 1'b1)) begin
        ap_enable_reg_pp0_iter1 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter1 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd10] == 1'b1)) begin
        ap_enable_reg_pp0_iter10 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter10 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd11] == 1'b1)) begin
        ap_enable_reg_pp0_iter11 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter11 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd12] == 1'b1)) begin
        ap_enable_reg_pp0_iter12 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter12 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd13] == 1'b1)) begin
        ap_enable_reg_pp0_iter13 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter13 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd14] == 1'b1)) begin
        ap_enable_reg_pp0_iter14 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter14 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd15] == 1'b1)) begin
        ap_enable_reg_pp0_iter15 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter15 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd16] == 1'b1)) begin
        ap_enable_reg_pp0_iter16 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter16 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd17] == 1'b1)) begin
        ap_enable_reg_pp0_iter17 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter17 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd18] == 1'b1)) begin
        ap_enable_reg_pp0_iter18 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter18 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd19] == 1'b1)) begin
        ap_enable_reg_pp0_iter19 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter19 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd2] == 1'b1)) begin
        ap_enable_reg_pp0_iter2 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter2 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd20] == 1'b1)) begin
        ap_enable_reg_pp0_iter20 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter20 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd21] == 1'b1)) begin
        ap_enable_reg_pp0_iter21 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter21 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd22] == 1'b1)) begin
        ap_enable_reg_pp0_iter22 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter22 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd23] == 1'b1)) begin
        ap_enable_reg_pp0_iter23 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter23 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd24] == 1'b1)) begin
        ap_enable_reg_pp0_iter24 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter24 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd25] == 1'b1)) begin
        ap_enable_reg_pp0_iter25 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter25 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd26] == 1'b1)) begin
        ap_enable_reg_pp0_iter26 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter26 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd27] == 1'b1)) begin
        ap_enable_reg_pp0_iter27 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter27 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd28] == 1'b1)) begin
        ap_enable_reg_pp0_iter28 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter28 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd29] == 1'b1)) begin
        ap_enable_reg_pp0_iter29 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter29 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd3] == 1'b1)) begin
        ap_enable_reg_pp0_iter3 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter3 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd30] == 1'b1)) begin
        ap_enable_reg_pp0_iter30 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter30 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd4] == 1'b1)) begin
        ap_enable_reg_pp0_iter4 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter4 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd5] == 1'b1)) begin
        ap_enable_reg_pp0_iter5 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter5 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd6] == 1'b1)) begin
        ap_enable_reg_pp0_iter6 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter6 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd7] == 1'b1)) begin
        ap_enable_reg_pp0_iter7 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter7 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd8] == 1'b1)) begin
        ap_enable_reg_pp0_iter8 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter8 = 1'b0;
    end
end

always @ (*) begin
    if ((frp_pipeline_valid_U_valid_out[5'd9] == 1'b1)) begin
        ap_enable_reg_pp0_iter9 = 1'b1;
    end else begin
        ap_enable_reg_pp0_iter9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_condition_frp_pvb_pf_start) & (1'b1 == ap_condition_frp_pvb_no_bkwd_prs) & (1'b1 == ap_condition_frp_pvb_no_fwd_prs))) begin
        ap_frp_vld_in = 1'b1;
    end else begin
        ap_frp_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) 
    & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((frp_pipeline_valid_U_valid_out[5'd0] == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln195_fu_458_p2 == 1'd1))) begin
        frp_pipeline_valid_U_exitcond = 1'b1;
    end else begin
        frp_pipeline_valid_U_exitcond = 1'b0;
    end
end

always @ (*) begin
    if ((pf_mapxRMat_data_U_data_out_vld == 1'b1)) begin
        mapxRMat_data_write = 1'b1;
    end else begin
        mapxRMat_data_write = 1'b0;
    end
end

always @ (*) begin
    if ((pf_mapyRMat_data_U_data_out_vld == 1'b1)) begin
        mapyRMat_data_write = 1'b1;
    end else begin
        mapyRMat_data_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        pf_mapxRMat_data_U_data_in_vld = 1'b1;
    end else begin
        pf_mapxRMat_data_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        pf_mapyRMat_data_U_data_in_vld = 1'b1;
    end else begin
        pf_mapyRMat_data_U_data_in_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign LD_1_fu_1928_p1 = pi_assign_1_fu_1916_p5[31:0];

assign LD_fu_1877_p1 = pi_assign_fu_1865_p5[31:0];

assign add_ln112_fu_543_p2 = (p_0_0_010434_reload + mul_ln112_1_reg_2095);

assign add_ln113_fu_552_p2 = (p_0_0_010424_reload + mul_ln113_1_reg_2105);

assign add_ln128_fu_639_p2 = (x2t_reg_2177 + y2t_reg_2182);

assign add_ln131_1_fu_755_p2 = (mul_ln131_1_reg_2255 + shl_ln131_1_fu_748_p3);

assign add_ln131_2_fu_796_p2 = (mul_ln131_2_reg_2275 + 52'd1099511627776);

assign add_ln131_fu_709_p2 = (mul_ln131_reg_2220 + shl_ln2_fu_702_p3);

assign add_ln136_1_fu_671_p2 = ($signed(sext_ln136_7_fu_664_p1) + $signed(sext_ln136_8_fu_668_p1));

assign add_ln136_2_fu_880_p2 = ($signed(sext_ln136_10_fu_873_p1) + $signed(sext_ln136_11_fu_877_p1));

assign add_ln136_3_fu_930_p2 = ($signed(mul_ln136_3_reg_2342) + $signed(sext_ln136_13_fu_926_p1));

assign add_ln136_4_fu_973_p2 = (trunc_ln136_3_fu_943_p4 + zext_ln136_fu_969_p1);

assign add_ln136_fu_867_p2 = ($signed(sext_ln136_5_fu_861_p1) + $signed(sext_ln136_6_fu_864_p1));

assign add_ln137_1_fu_892_p2 = ($signed(sext_ln137_3_fu_886_p1) + $signed(sext_ln137_4_fu_889_p1));

assign add_ln137_2_fu_905_p2 = ($signed(sext_ln137_5_fu_898_p1) + $signed(sext_ln137_6_fu_902_p1));

assign add_ln137_3_fu_1048_p2 = ($signed(mul_ln137_3_reg_2347) + $signed(sext_ln137_8_fu_1044_p1));

assign add_ln137_4_fu_1091_p2 = (trunc_ln137_3_fu_1061_p4 + zext_ln137_fu_1087_p1);

assign add_ln137_fu_688_p2 = ($signed(sext_ln137_1_fu_684_p1) + $signed(sext_ln136_8_fu_668_p1));

assign add_ln195_fu_463_p2 = (indvar_flatten_fu_194 + 32'd1);

assign add_ln219_1_fu_1439_p2 = ($signed(trunc_ln219_fu_1425_p1) + $signed(17'd131048));

assign add_ln219_2_fu_1624_p2 = ($signed(sub_ln219_1_reg_2489) + $signed(32'd4294967271));

assign add_ln219_3_fu_1781_p2 = (select_ln219_1_fu_1773_p3 + zext_ln219_3_fu_1778_p1);

assign add_ln219_4_fu_1852_p2 = (sub_ln219_3_fu_1847_p2 + select_ln219_2_fu_1840_p3);

assign add_ln219_fu_1535_p2 = ($signed(sub_ln219_1_reg_2489) + $signed(32'd4294967272));

assign add_ln220_1_fu_1517_p2 = ($signed(trunc_ln220_fu_1503_p1) + $signed(17'd131048));

assign add_ln220_2_fu_1743_p2 = ($signed(sub_ln220_1_reg_2522) + $signed(32'd4294967271));

assign add_ln220_3_fu_1813_p2 = (select_ln220_1_fu_1805_p3 + zext_ln220_3_fu_1810_p1);

assign add_ln220_4_fu_1903_p2 = (sub_ln220_3_fu_1898_p2 + select_ln220_2_fu_1891_p3);

assign add_ln220_fu_1654_p2 = ($signed(sub_ln220_1_reg_2522) + $signed(32'd4294967272));

assign and_ln136_1_fu_1173_p2 = (xor_ln136_4_fu_1167_p2 & icmp_ln136_reg_2381);

assign and_ln136_2_fu_1184_p2 = (icmp_ln136_1_reg_2386 & and_ln136_reg_2374);

assign and_ln136_3_fu_1204_p2 = (xor_ln136_2_fu_1199_p2 & or_ln136_fu_1194_p2);

assign and_ln136_4_fu_1210_p2 = (tmp_289_reg_2368 & select_ln136_1_fu_1178_p3);

assign and_ln136_5_fu_1227_p2 = (xor_ln136_3_fu_1221_p2 & tmp_286_reg_2357);

assign and_ln136_fu_993_p2 = (xor_ln136_fu_987_p2 & tmp_287_fu_953_p3);

assign and_ln137_1_fu_1271_p2 = (xor_ln137_4_fu_1265_p2 & icmp_ln137_reg_2427);

assign and_ln137_2_fu_1282_p2 = (icmp_ln137_1_reg_2432 & and_ln137_reg_2420);

assign and_ln137_3_fu_1302_p2 = (xor_ln137_2_fu_1297_p2 & or_ln137_fu_1292_p2);

assign and_ln137_4_fu_1308_p2 = (tmp_294_reg_2414 & select_ln137_1_fu_1276_p3);

assign and_ln137_5_fu_1325_p2 = (xor_ln137_3_fu_1319_p2 & tmp_291_reg_2403);

assign and_ln137_fu_1111_p2 = (xor_ln137_fu_1105_p2 & tmp_292_fu_1071_p3);

assign and_ln219_1_fu_1596_p2 = (xor_ln219_fu_1590_p2 & bit_select30_i_i_reg_2501);

assign and_ln219_2_fu_1565_p2 = (select_ln219_reg_2483 & lshr_ln219_2_fu_1559_p2);

assign and_ln219_fu_1576_p2 = (icmp_ln219_2_fu_1570_p2 & icmp_ln219_1_fu_1550_p2);

assign and_ln220_1_fu_1715_p2 = (xor_ln220_fu_1709_p2 & bit_select30_i_i1_reg_2534);

assign and_ln220_2_fu_1684_p2 = (select_ln220_reg_2516 & lshr_ln220_2_fu_1678_p2);

assign and_ln220_fu_1695_p2 = (icmp_ln220_2_fu_1689_p2 & icmp_ln220_1_fu_1669_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = 1'b0;

assign ap_block_pp0_stage0_01001 = 1'b0;

assign ap_block_pp0_stage0_11001 = 1'b0;

assign ap_block_pp0_stage0_subdone = 1'b0;

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = (1'b1 == 1'b0);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_frp_pvb_no_bkwd_prs = ((pf_mapyRMat_data_U_pf_ready == 1'b1) & (pf_mapxRMat_data_U_pf_ready == 1'b1));
end

assign ap_condition_frp_pvb_no_fwd_prs = (1'b1 == 1'b1);

always @ (*) begin
    ap_condition_frp_pvb_pf_start = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign bit_select30_i_i1_fu_1523_p3 = select_ln220_fu_1462_p3[add_ln220_1_fu_1517_p2];

assign bit_select30_i_i_fu_1445_p3 = select_ln219_fu_1384_p3[add_ln219_1_fu_1439_p2];

assign grp_fu_332_p1 = zext_ln195_fu_531_p1;

assign grp_fu_336_p1 = zext_ln112_fu_537_p1;

assign grp_fu_340_p1 = zext_ln195_fu_531_p1;

assign grp_fu_344_p1 = zext_ln112_fu_537_p1;

assign grp_fu_348_p1 = zext_ln195_fu_531_p1;

assign grp_fu_352_p1 = zext_ln112_fu_537_p1;

assign grp_fu_356_p1 = sext_ln122_1_fu_580_p1;

assign grp_fu_360_p1 = sext_ln122_1_fu_580_p1;

assign grp_fu_364_p0 = sext_ln126_fu_609_p1;

assign grp_fu_364_p1 = sext_ln126_fu_609_p1;

assign grp_fu_368_p0 = sext_ln126_1_fu_614_p1;

assign grp_fu_368_p1 = sext_ln126_1_fu_614_p1;

assign grp_fu_372_p1 = sext_ln131_cast_reg_2057;

assign grp_fu_376_p1 = sext_ln131_1_reg_2203_pp0_iter12_reg;

assign grp_fu_380_p1 = sext_ln131_1_reg_2203_pp0_iter15_reg;

assign grp_fu_384_p0 = sext_ln136_3_fu_811_p1;

assign grp_fu_384_p1 = sext_ln126_reg_2162_pp0_iter18_reg;

assign grp_fu_388_p0 = sext_ln136_4_fu_816_p1;

assign grp_fu_388_p1 = sext_ln136_cast_reg_2051;

assign grp_fu_392_p0 = sext_ln136_3_fu_811_p1;

assign grp_fu_392_p1 = sext_ln126_1_reg_2169_pp0_iter18_reg;

assign grp_fu_396_p0 = sext_ln136_4_fu_816_p1;

assign grp_fu_396_p1 = sext_ln136_1_cast_reg_2045;

assign grp_fu_400_p1 = sext_ln126_1_reg_2169_pp0_iter16_reg;

assign grp_fu_404_p1 = sext_ln136_1_cast_reg_2045;

assign grp_fu_408_p1 = sext_ln136_cast_reg_2051;

assign grp_fu_412_p1 = sext_ln136_2_cast_reg_2040;

assign grp_fu_416_p1 = sext_ln137_cast_reg_2035;

assign i_fu_475_p2 = (i_6_fu_190 + 16'd1);

assign icmp_ln136_1_fu_1025_p2 = ((tmp_10_fu_1015_p4 == 13'd8191) ? 1'b1 : 1'b0);

assign icmp_ln136_2_fu_1031_p2 = ((tmp_10_fu_1015_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_1009_p2 = ((tmp_fu_999_p4 == 12'd4095) ? 1'b1 : 1'b0);

assign icmp_ln137_1_fu_1143_p2 = ((tmp_12_fu_1133_p4 == 13'd8191) ? 1'b1 : 1'b0);

assign icmp_ln137_2_fu_1149_p2 = ((tmp_12_fu_1133_p4 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_1127_p2 = ((tmp_11_fu_1117_p4 == 12'd4095) ? 1'b1 : 1'b0);

assign icmp_ln195_fu_458_p2 = ((indvar_flatten_fu_194 == mul_ln163) ? 1'b1 : 1'b0);

assign icmp_ln200_fu_481_p2 = ((j_fu_186 == cols) ? 1'b1 : 1'b0);

assign icmp_ln219_1_fu_1550_p2 = (($signed(tmp_297_fu_1540_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln219_2_fu_1570_p2 = ((and_ln219_2_fu_1565_p2 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln219_3_fu_1618_p2 = (($signed(add_ln219_fu_1535_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln219_fu_1379_p2 = ((u_reg_2444 == 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln220_1_fu_1669_p2 = (($signed(tmp_301_fu_1659_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln220_2_fu_1689_p2 = ((and_ln220_2_fu_1684_p2 != 17'd0) ? 1'b1 : 1'b0);

assign icmp_ln220_3_fu_1737_p2 = (($signed(add_ln220_fu_1654_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln220_fu_1457_p2 = ((v_reg_2450 == 17'd0) ? 1'b1 : 1'b0);

assign j_7_fu_510_p2 = (select_ln195_fu_486_p3 + 16'd1);

assign jfixed_fu_506_p1 = select_ln195_fu_486_p3[10:0];

assign lshr_ln219_2_fu_1559_p2 = 17'd131071 >> zext_ln219_5_fu_1556_p1;

assign lshr_ln219_fu_1633_p2 = zext_ln219_fu_1615_p1 >> zext_ln219_1_fu_1629_p1;

assign lshr_ln220_2_fu_1678_p2 = 17'd131071 >> zext_ln220_5_fu_1675_p1;

assign lshr_ln220_fu_1752_p2 = zext_ln220_fu_1734_p1 >> zext_ln220_1_fu_1748_p1;

assign mapxRMat_data_blk_n = 1'b1;

assign mapxRMat_data_din = pf_mapxRMat_data_U_data_out;

assign mapyRMat_data_blk_n = 1'b1;

assign mapyRMat_data_din = pf_mapyRMat_data_U_data_out;

assign or_ln136_1_fu_1240_p2 = (and_ln136_5_fu_1227_p2 | and_ln136_3_fu_1204_p2);

assign or_ln136_2_fu_1215_p2 = (and_ln136_4_fu_1210_p2 | and_ln136_2_fu_1184_p2);

assign or_ln136_fu_1194_p2 = (xor_ln136_1_fu_1188_p2 | tmp_289_reg_2368);

assign or_ln137_1_fu_1338_p2 = (and_ln137_5_fu_1325_p2 | and_ln137_3_fu_1302_p2);

assign or_ln137_2_fu_1313_p2 = (and_ln137_4_fu_1308_p2 | and_ln137_2_fu_1282_p2);

assign or_ln137_fu_1292_p2 = (xor_ln137_1_fu_1286_p2 | tmp_294_reg_2414);

assign or_ln1_fu_1726_p3 = {{1'd0}, {or_ln220_fu_1720_p2}};

assign or_ln219_fu_1601_p2 = (and_ln219_fu_1576_p2 | and_ln219_1_fu_1596_p2);

assign or_ln220_fu_1720_p2 = (and_ln220_fu_1695_p2 | and_ln220_1_fu_1715_p2);

assign or_ln_fu_1607_p3 = {{1'd0}, {or_ln219_fu_1601_p2}};

assign p_x_fu_547_p2 = (add_ln112_fu_543_p2 + mul_ln112_reg_2090);

assign p_y_fu_556_p2 = (add_ln113_fu_552_p2 + mul_ln113_reg_2100);

assign pf_data_in_last = ap_done_int_frp;

assign pf_sync_continue = (pf_all_done & ap_continue_int);

assign pi_assign_1_fu_1916_p5 = {{zext_ln220_4_fu_1888_p1[63:32]}, {tmp_7_fu_1909_p3}, {zext_ln220_4_fu_1888_p1[22:0]}};

assign pi_assign_fu_1865_p5 = {{zext_ln219_4_fu_1837_p1[63:32]}, {tmp_8_fu_1858_p3}, {zext_ln219_4_fu_1837_p1[22:0]}};

assign select_ln136_1_fu_1178_p3 = ((and_ln136_reg_2374[0:0] == 1'b1) ? and_ln136_1_fu_1173_p2 : icmp_ln136_1_reg_2386);

assign select_ln136_2_fu_1232_p3 = ((and_ln136_3_fu_1204_p2[0:0] == 1'b1) ? 17'd65535 : 17'd65536);

assign select_ln136_fu_1155_p3 = ((and_ln136_reg_2374[0:0] == 1'b1) ? icmp_ln136_1_reg_2386 : icmp_ln136_2_reg_2393);

assign select_ln137_1_fu_1276_p3 = ((and_ln137_reg_2420[0:0] == 1'b1) ? and_ln137_1_fu_1271_p2 : icmp_ln137_1_reg_2432);

assign select_ln137_2_fu_1330_p3 = ((and_ln137_3_fu_1302_p2[0:0] == 1'b1) ? 17'd65535 : 17'd65536);

assign select_ln137_fu_1253_p3 = ((and_ln137_reg_2420[0:0] == 1'b1) ? icmp_ln137_1_reg_2432 : icmp_ln137_2_reg_2439);

assign select_ln195_1_fu_494_p3 = ((icmp_ln200_fu_481_p2[0:0] == 1'b1) ? i_fu_475_p2 : i_6_fu_190);

assign select_ln195_fu_486_p3 = ((icmp_ln200_fu_481_p2[0:0] == 1'b1) ? 16'd0 : j_fu_186);

assign select_ln219_1_fu_1773_p3 = ((icmp_ln219_3_reg_2549[0:0] == 1'b1) ? lshr_ln219_reg_2554 : shl_ln219_reg_2559);

assign select_ln219_2_fu_1840_p3 = ((tmp_299_reg_2589[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln219_3_fu_1881_p3 = ((icmp_ln219_reg_2478_pp0_iter28_reg[0:0] == 1'b1) ? 32'd0 : LD_fu_1877_p1);

assign select_ln219_fu_1384_p3 = ((tmp_296_reg_2456[0:0] == 1'b1) ? sub_ln219_reg_2462 : u_reg_2444);

assign select_ln220_1_fu_1805_p3 = ((icmp_ln220_3_reg_2569[0:0] == 1'b1) ? lshr_ln220_reg_2574 : shl_ln220_reg_2579);

assign select_ln220_2_fu_1891_p3 = ((tmp_303_reg_2599[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln220_3_fu_1932_p3 = ((icmp_ln220_reg_2511_pp0_iter28_reg[0:0] == 1'b1) ? 32'd0 : LD_1_fu_1928_p1);

assign select_ln220_fu_1462_p3 = ((tmp_300_reg_2467[0:0] == 1'b1) ? sub_ln220_reg_2473 : v_reg_2450);

assign sext_ln122_1_fu_580_p1 = $signed(winv_reg_2130);

assign sext_ln126_1_fu_614_p1 = $signed(y_reg_2157);

assign sext_ln126_fu_609_p1 = x_reg_2151;

assign sext_ln131_1_fu_653_p1 = r2_reg_2197;

assign sext_ln131_cast_fu_436_p1 = $signed(sext_ln131);

assign sext_ln136_10_fu_873_p1 = $signed(add_ln136_fu_867_p2);

assign sext_ln136_11_fu_877_p1 = $signed(trunc_ln136_2_reg_2240_pp0_iter20_reg);

assign sext_ln136_13_fu_926_p1 = $signed(shl_ln136_1_fu_919_p3);

assign sext_ln136_1_cast_fu_428_p1 = $signed(sext_ln136_1);

assign sext_ln136_2_cast_fu_424_p1 = $signed(sext_ln136_2);

assign sext_ln136_3_fu_811_p1 = $signed(kr_reg_2285);

assign sext_ln136_4_fu_816_p1 = $signed(p_2xy_reg_2280);

assign sext_ln136_5_fu_861_p1 = $signed(trunc_ln2_reg_2302);

assign sext_ln136_6_fu_864_p1 = $signed(trunc_ln136_1_reg_2307);

assign sext_ln136_7_fu_664_p1 = $signed(shl_ln3_fu_657_p3);

assign sext_ln136_8_fu_668_p1 = r2_reg_2197;

assign sext_ln136_cast_fu_432_p1 = $signed(sext_ln136);

assign sext_ln137_1_fu_684_p1 = $signed(shl_ln4_fu_677_p3);

assign sext_ln137_3_fu_886_p1 = $signed(trunc_ln3_reg_2312);

assign sext_ln137_4_fu_889_p1 = $signed(trunc_ln137_1_reg_2245_pp0_iter20_reg);

assign sext_ln137_5_fu_898_p1 = $signed(add_ln137_1_fu_892_p2);

assign sext_ln137_6_fu_902_p1 = $signed(trunc_ln137_2_reg_2317);

assign sext_ln137_8_fu_1044_p1 = $signed(shl_ln137_1_fu_1037_p3);

assign sext_ln137_cast_fu_420_p1 = $signed(sext_ln137);

assign sext_ln219_fu_1407_p1 = $signed(tmp_4_fu_1399_p3);

assign sext_ln220_fu_1485_p1 = $signed(tmp_s_fu_1477_p3);

assign shl_ln131_1_fu_748_p3 = {{p_0_0_010314_reload}, {20'd0}};

assign shl_ln136_1_fu_919_p3 = {{p_0_0_010532_reload}, {20'd0}};

assign shl_ln137_1_fu_1037_p3 = {{p_0_0_010522_reload}, {20'd0}};

assign shl_ln219_fu_1648_p2 = zext_ln219_fu_1615_p1 << zext_ln219_2_fu_1644_p1;

assign shl_ln220_fu_1767_p2 = zext_ln220_fu_1734_p1 << zext_ln220_2_fu_1763_p1;

assign shl_ln2_fu_702_p3 = {{p_0_0_010312_reload}, {20'd0}};

assign shl_ln3_fu_657_p3 = {{tmp_13_reg_2187_pp0_iter9_reg}, {1'd0}};

assign shl_ln4_fu_677_p3 = {{tmp_14_reg_2192_pp0_iter9_reg}, {1'd0}};

assign shl_ln_fu_774_p3 = {{x_reg_2151_pp0_iter16_reg}, {1'd0}};

assign sub_ln120_fu_561_p2 = (32'd2097152 - p_0_0_010442_reload);

assign sub_ln219_1_fu_1419_p2 = (32'd17 - tmp_5_fu_1411_p3);

assign sub_ln219_2_fu_1639_p2 = (32'd25 - sub_ln219_1_reg_2489);

assign sub_ln219_3_fu_1847_p2 = (8'd12 - trunc_ln219_2_reg_2506_pp0_iter28_reg);

assign sub_ln219_4_fu_1433_p2 = (5'd10 - trunc_ln219_1_fu_1429_p1);

assign sub_ln219_fu_1359_p2 = (17'd0 - u_fu_1246_p3);

assign sub_ln220_1_fu_1497_p2 = (32'd17 - tmp_1_fu_1489_p3);

assign sub_ln220_2_fu_1758_p2 = (32'd25 - sub_ln220_1_reg_2522);

assign sub_ln220_3_fu_1898_p2 = (8'd12 - trunc_ln220_2_reg_2539_pp0_iter28_reg);

assign sub_ln220_4_fu_1511_p2 = (5'd10 - trunc_ln220_1_fu_1507_p1);

assign sub_ln220_fu_1373_p2 = (17'd0 - v_fu_1344_p3);

assign tmp_10_fu_1015_p4 = {{add_ln136_3_fu_930_p2[64:52]}};

assign tmp_11_fu_1117_p4 = {{add_ln137_3_fu_1048_p2[64:53]}};

assign tmp_12_fu_1133_p4 = {{add_ln137_3_fu_1048_p2[64:52]}};


always @ (sext_ln220_fu_1485_p1) begin
    if (sext_ln220_fu_1485_p1[0] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd0;
    end else if (sext_ln220_fu_1485_p1[1] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd1;
    end else if (sext_ln220_fu_1485_p1[2] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd2;
    end else if (sext_ln220_fu_1485_p1[3] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd3;
    end else if (sext_ln220_fu_1485_p1[4] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd4;
    end else if (sext_ln220_fu_1485_p1[5] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd5;
    end else if (sext_ln220_fu_1485_p1[6] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd6;
    end else if (sext_ln220_fu_1485_p1[7] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd7;
    end else if (sext_ln220_fu_1485_p1[8] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd8;
    end else if (sext_ln220_fu_1485_p1[9] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd9;
    end else if (sext_ln220_fu_1485_p1[10] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd10;
    end else if (sext_ln220_fu_1485_p1[11] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd11;
    end else if (sext_ln220_fu_1485_p1[12] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd12;
    end else if (sext_ln220_fu_1485_p1[13] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd13;
    end else if (sext_ln220_fu_1485_p1[14] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd14;
    end else if (sext_ln220_fu_1485_p1[15] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd15;
    end else if (sext_ln220_fu_1485_p1[16] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd16;
    end else if (sext_ln220_fu_1485_p1[17] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd17;
    end else if (sext_ln220_fu_1485_p1[18] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd18;
    end else if (sext_ln220_fu_1485_p1[19] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd19;
    end else if (sext_ln220_fu_1485_p1[20] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd20;
    end else if (sext_ln220_fu_1485_p1[21] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd21;
    end else if (sext_ln220_fu_1485_p1[22] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd22;
    end else if (sext_ln220_fu_1485_p1[23] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd23;
    end else if (sext_ln220_fu_1485_p1[24] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd24;
    end else if (sext_ln220_fu_1485_p1[25] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd25;
    end else if (sext_ln220_fu_1485_p1[26] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd26;
    end else if (sext_ln220_fu_1485_p1[27] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd27;
    end else if (sext_ln220_fu_1485_p1[28] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd28;
    end else if (sext_ln220_fu_1485_p1[29] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd29;
    end else if (sext_ln220_fu_1485_p1[30] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd30;
    end else if (sext_ln220_fu_1485_p1[31] == 1'b1) begin
        tmp_1_fu_1489_p3 = 32'd31;
    end else begin
        tmp_1_fu_1489_p3 = 32'd32;
    end
end

assign tmp_287_fu_953_p3 = add_ln136_3_fu_930_p2[32'd51];

assign tmp_288_fu_961_p3 = add_ln136_3_fu_930_p2[32'd34];

assign tmp_289_fu_979_p3 = add_ln136_4_fu_973_p2[32'd16];

assign tmp_290_fu_1160_p3 = add_ln136_3_reg_2352[32'd52];

assign tmp_292_fu_1071_p3 = add_ln137_3_fu_1048_p2[32'd51];

assign tmp_293_fu_1079_p3 = add_ln137_3_fu_1048_p2[32'd34];

assign tmp_294_fu_1097_p3 = add_ln137_4_fu_1091_p2[32'd16];

assign tmp_295_fu_1258_p3 = add_ln137_3_reg_2398[32'd52];

assign tmp_297_fu_1540_p4 = {{add_ln219_fu_1535_p2[31:1]}};

assign tmp_298_fu_1582_p3 = add_ln219_fu_1535_p2[32'd31];

assign tmp_301_fu_1659_p4 = {{add_ln220_fu_1654_p2[31:1]}};

assign tmp_302_fu_1701_p3 = add_ln220_fu_1654_p2[32'd31];

integer ap_tvar_int_0;

always @ (select_ln219_fu_1384_p3) begin
    for (ap_tvar_int_0 = 17 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 16 - 0) begin
            tmp_3_fu_1389_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_3_fu_1389_p4[ap_tvar_int_0] = select_ln219_fu_1384_p3[16 - ap_tvar_int_0];
        end
    end
end

assign tmp_4_fu_1399_p3 = {{1'd1}, {tmp_3_fu_1389_p4}};


always @ (sext_ln219_fu_1407_p1) begin
    if (sext_ln219_fu_1407_p1[0] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd0;
    end else if (sext_ln219_fu_1407_p1[1] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd1;
    end else if (sext_ln219_fu_1407_p1[2] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd2;
    end else if (sext_ln219_fu_1407_p1[3] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd3;
    end else if (sext_ln219_fu_1407_p1[4] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd4;
    end else if (sext_ln219_fu_1407_p1[5] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd5;
    end else if (sext_ln219_fu_1407_p1[6] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd6;
    end else if (sext_ln219_fu_1407_p1[7] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd7;
    end else if (sext_ln219_fu_1407_p1[8] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd8;
    end else if (sext_ln219_fu_1407_p1[9] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd9;
    end else if (sext_ln219_fu_1407_p1[10] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd10;
    end else if (sext_ln219_fu_1407_p1[11] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd11;
    end else if (sext_ln219_fu_1407_p1[12] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd12;
    end else if (sext_ln219_fu_1407_p1[13] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd13;
    end else if (sext_ln219_fu_1407_p1[14] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd14;
    end else if (sext_ln219_fu_1407_p1[15] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd15;
    end else if (sext_ln219_fu_1407_p1[16] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd16;
    end else if (sext_ln219_fu_1407_p1[17] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd17;
    end else if (sext_ln219_fu_1407_p1[18] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd18;
    end else if (sext_ln219_fu_1407_p1[19] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd19;
    end else if (sext_ln219_fu_1407_p1[20] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd20;
    end else if (sext_ln219_fu_1407_p1[21] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd21;
    end else if (sext_ln219_fu_1407_p1[22] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd22;
    end else if (sext_ln219_fu_1407_p1[23] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd23;
    end else if (sext_ln219_fu_1407_p1[24] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd24;
    end else if (sext_ln219_fu_1407_p1[25] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd25;
    end else if (sext_ln219_fu_1407_p1[26] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd26;
    end else if (sext_ln219_fu_1407_p1[27] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd27;
    end else if (sext_ln219_fu_1407_p1[28] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd28;
    end else if (sext_ln219_fu_1407_p1[29] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd29;
    end else if (sext_ln219_fu_1407_p1[30] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd30;
    end else if (sext_ln219_fu_1407_p1[31] == 1'b1) begin
        tmp_5_fu_1411_p3 = 32'd31;
    end else begin
        tmp_5_fu_1411_p3 = 32'd32;
    end
end

assign tmp_7_fu_1909_p3 = {{tmp_300_reg_2467_pp0_iter28_reg}, {add_ln220_4_fu_1903_p2}};

assign tmp_8_fu_1858_p3 = {{tmp_296_reg_2456_pp0_iter28_reg}, {add_ln219_4_fu_1852_p2}};

integer ap_tvar_int_1;

always @ (select_ln220_fu_1462_p3) begin
    for (ap_tvar_int_1 = 17 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 16 - 0) begin
            tmp_9_fu_1467_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_9_fu_1467_p4[ap_tvar_int_1] = select_ln220_fu_1462_p3[16 - ap_tvar_int_1];
        end
    end
end

assign tmp_fu_999_p4 = {{add_ln136_3_fu_930_p2[64:53]}};

assign tmp_s_fu_1477_p3 = {{1'd1}, {tmp_9_fu_1467_p4}};

assign trunc_ln136_3_fu_943_p4 = {{add_ln136_3_fu_930_p2[51:35]}};

assign trunc_ln137_3_fu_1061_p4 = {{add_ln137_3_fu_1048_p2[51:35]}};

assign trunc_ln195_fu_502_p1 = select_ln195_1_fu_494_p3[10:0];

assign trunc_ln219_1_fu_1429_p1 = sub_ln219_1_fu_1419_p2[4:0];

assign trunc_ln219_2_fu_1453_p1 = tmp_5_fu_1411_p3[7:0];

assign trunc_ln219_fu_1425_p1 = sub_ln219_1_fu_1419_p2[16:0];

assign trunc_ln220_1_fu_1507_p1 = sub_ln220_1_fu_1497_p2[4:0];

assign trunc_ln220_2_fu_1531_p1 = tmp_1_fu_1489_p3[7:0];

assign trunc_ln220_fu_1503_p1 = sub_ln220_1_fu_1497_p2[16:0];

assign u_fu_1246_p3 = ((or_ln136_1_fu_1240_p2[0:0] == 1'b1) ? select_ln136_2_fu_1232_p3 : add_ln136_4_reg_2363);

assign v_fu_1344_p3 = ((or_ln137_1_fu_1338_p2[0:0] == 1'b1) ? select_ln137_2_fu_1330_p3 : add_ln137_4_reg_2409);

assign w_fu_566_p2 = (sub_ln120_fu_561_p2 - mul_ln120_reg_2110);

assign winv_fu_571_p2 = (w_fu_566_p2 - mul_ln120_1_reg_2115);

assign xor_ln136_1_fu_1188_p2 = (select_ln136_fu_1155_p3 ^ 1'd1);

assign xor_ln136_2_fu_1199_p2 = (tmp_286_reg_2357 ^ 1'd1);

assign xor_ln136_3_fu_1221_p2 = (or_ln136_2_fu_1215_p2 ^ 1'd1);

assign xor_ln136_4_fu_1167_p2 = (tmp_290_fu_1160_p3 ^ 1'd1);

assign xor_ln136_fu_987_p2 = (tmp_289_fu_979_p3 ^ 1'd1);

assign xor_ln137_1_fu_1286_p2 = (select_ln137_fu_1253_p3 ^ 1'd1);

assign xor_ln137_2_fu_1297_p2 = (tmp_291_reg_2403 ^ 1'd1);

assign xor_ln137_3_fu_1319_p2 = (or_ln137_2_fu_1313_p2 ^ 1'd1);

assign xor_ln137_4_fu_1265_p2 = (tmp_295_fu_1258_p3 ^ 1'd1);

assign xor_ln137_fu_1105_p2 = (tmp_294_fu_1097_p3 ^ 1'd1);

assign xor_ln219_fu_1590_p2 = (tmp_298_fu_1582_p3 ^ 1'd1);

assign xor_ln220_fu_1709_p2 = (tmp_302_fu_1701_p3 ^ 1'd1);

assign zext_ln112_fu_537_p1 = jfixed_reg_2071;

assign zext_ln136_fu_969_p1 = tmp_288_fu_961_p3;

assign zext_ln137_fu_1087_p1 = tmp_293_fu_1079_p3;

assign zext_ln195_fu_531_p1 = trunc_ln195_reg_2066;

assign zext_ln219_1_fu_1629_p1 = add_ln219_2_fu_1624_p2;

assign zext_ln219_2_fu_1644_p1 = sub_ln219_2_fu_1639_p2;

assign zext_ln219_3_fu_1778_p1 = or_ln_reg_2544;

assign zext_ln219_4_fu_1837_p1 = lshr_ln219_1_reg_2584;

assign zext_ln219_5_fu_1556_p1 = sub_ln219_4_reg_2496;

assign zext_ln219_fu_1615_p1 = select_ln219_reg_2483;

assign zext_ln220_1_fu_1748_p1 = add_ln220_2_fu_1743_p2;

assign zext_ln220_2_fu_1763_p1 = sub_ln220_2_fu_1758_p2;

assign zext_ln220_3_fu_1810_p1 = or_ln1_reg_2564;

assign zext_ln220_4_fu_1888_p1 = lshr_ln220_1_reg_2594;

assign zext_ln220_5_fu_1675_p1 = sub_ln220_4_reg_2529;

assign zext_ln220_fu_1734_p1 = select_ln220_reg_2516;

always @ (posedge ap_clk) begin
    or_ln_reg_2544[1] <= 1'b0;
    or_ln1_reg_2564[1] <= 1'b0;
end

endmodule //stereolbm_axis_cambm_xFInitUndistortRectifyMapInverseKernel_Pipeline_loop_height_loop_width
