
# Stack Based Riscv Multicycle Cpu



A multi-cycle RISC-V core with an 8-bit data bus, 32-word memory and internal stack support.



## Screenshots

Risc V Multicycle Processor:
![App Screenshot 1](https://github.com/im-w/Stack_Riscv_Multicycle_Cpu_Design/blob/main/Documents/risk-v-multicycle.png?raw=true)



Risc V Multicycle Processor With Stack:
![App Screenshot 2](https://github.com/im-w/Stack_Riscv_Multicycle_Cpu_Design/blob/main/Documents/top-module.png?raw=true)



### Full Design Map:

![RISC-V with Stack](https://github.com/im-w/Stack_Riscv_Multicycle_Cpu_Design/blob/main/Documents/risc-v-with-stack.png?raw=true)


