TimeQuest Timing Analyzer report for divfreq
Sat Apr 21 17:15:55 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_fpga'
 13. Slow 1200mV 85C Model Hold: 'clk_fpga'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_fpga'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'clk_fpga'
 29. Slow 1200mV 0C Model Hold: 'clk_fpga'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'clk_fpga'
 44. Fast 1200mV 0C Model Hold: 'clk_fpga'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Propagation Delay
 59. Minimum Propagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Signal Integrity Metrics (Slow 1200mv 0c Model)
 63. Signal Integrity Metrics (Slow 1200mv 85c Model)
 64. Signal Integrity Metrics (Fast 1200mv 0c Model)
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; divfreq                                            ;
; Device Family      ; Cyclone IV GX                                      ;
; Device Name        ; EP4CGX15BF14C6                                     ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; clk_fpga   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_fpga } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 143.66 MHz ; 143.66 MHz      ; clk_fpga   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; clk_fpga ; -5.961 ; -111.563        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; clk_fpga ; 0.342 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; clk_fpga ; -3.000 ; -30.000                       ;
+----------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_fpga'                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.208      ;
; -5.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.208      ;
; -5.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.208      ;
; -5.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.208      ;
; -5.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.208      ;
; -5.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.208      ;
; -5.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.208      ;
; -5.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.208      ;
; -5.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.208      ;
; -5.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.089      ;
; -5.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.089      ;
; -5.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.089      ;
; -5.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.089      ;
; -5.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.089      ;
; -5.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.089      ;
; -5.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.089      ;
; -5.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.089      ;
; -5.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.089      ;
; -5.768 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.015      ;
; -5.768 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.015      ;
; -5.768 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.015      ;
; -5.768 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.015      ;
; -5.768 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.015      ;
; -5.768 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.015      ;
; -5.768 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.015      ;
; -5.768 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.015      ;
; -5.768 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 7.015      ;
; -5.730 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.977      ;
; -5.730 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.977      ;
; -5.730 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.977      ;
; -5.730 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.977      ;
; -5.730 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.977      ;
; -5.730 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.977      ;
; -5.730 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.977      ;
; -5.730 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.977      ;
; -5.730 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.977      ;
; -5.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.902      ;
; -5.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.902      ;
; -5.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.902      ;
; -5.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.902      ;
; -5.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.902      ;
; -5.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.902      ;
; -5.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.902      ;
; -5.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.902      ;
; -5.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.902      ;
; -5.622 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.869      ;
; -5.622 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.869      ;
; -5.622 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.869      ;
; -5.622 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.869      ;
; -5.622 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.869      ;
; -5.622 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.869      ;
; -5.622 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.869      ;
; -5.622 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.869      ;
; -5.622 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.869      ;
; -5.539 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.786      ;
; -5.539 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.786      ;
; -5.539 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.786      ;
; -5.539 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.786      ;
; -5.539 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.786      ;
; -5.539 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.786      ;
; -5.539 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.786      ;
; -5.539 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.786      ;
; -5.539 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.786      ;
; -5.496 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.743      ;
; -5.496 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.743      ;
; -5.496 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.743      ;
; -5.496 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.743      ;
; -5.496 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.743      ;
; -5.496 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.743      ;
; -5.496 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.743      ;
; -5.496 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.743      ;
; -5.496 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.743      ;
; -5.421 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.668      ;
; -5.421 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.668      ;
; -5.421 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.668      ;
; -5.421 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.668      ;
; -5.421 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.668      ;
; -5.421 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.668      ;
; -5.421 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.668      ;
; -5.421 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.668      ;
; -5.421 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.252      ; 6.668      ;
; -4.295 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.065     ; 5.225      ;
; -4.295 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.065     ; 5.225      ;
; -4.295 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.065     ; 5.225      ;
; -4.295 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.065     ; 5.225      ;
; -4.295 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.065     ; 5.225      ;
; -4.295 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.065     ; 5.225      ;
; -4.295 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.065     ; 5.225      ;
; -4.176 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.065     ; 5.106      ;
; -4.176 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.065     ; 5.106      ;
; -4.176 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.065     ; 5.106      ;
; -4.176 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.065     ; 5.106      ;
; -4.176 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.065     ; 5.106      ;
; -4.176 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.065     ; 5.106      ;
; -4.176 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.065     ; 5.106      ;
; -4.131 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.078     ; 5.048      ;
; -4.131 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.078     ; 5.048      ;
; -4.131 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.078     ; 5.048      ;
; -4.131 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.078     ; 5.048      ;
; -4.131 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.078     ; 5.048      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_fpga'                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 0.577      ;
; 0.559 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 0.793      ;
; 0.559 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 0.793      ;
; 0.563 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 0.798      ;
; 0.565 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 0.799      ;
; 0.565 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 0.799      ;
; 0.567 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 0.801      ;
; 0.568 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 0.802      ;
; 0.572 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.793      ;
; 0.575 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.797      ;
; 0.576 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.798      ;
; 0.576 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.798      ;
; 0.577 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.798      ;
; 0.577 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.799      ;
; 0.578 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.800      ;
; 0.578 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.800      ;
; 0.579 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.800      ;
; 0.579 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.800      ;
; 0.579 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.801      ;
; 0.580 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.801      ;
; 0.580 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.801      ;
; 0.580 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.802      ;
; 0.581 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.802      ;
; 0.589 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.811      ;
; 0.680 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 0.914      ;
; 0.682 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 0.916      ;
; 0.693 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 0.927      ;
; 0.833 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.067      ;
; 0.839 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.073      ;
; 0.839 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.073      ;
; 0.846 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.067      ;
; 0.847 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.081      ;
; 0.849 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.083      ;
; 0.850 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.072      ;
; 0.852 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.074      ;
; 0.852 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.073      ;
; 0.853 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.075      ;
; 0.853 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.074      ;
; 0.856 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.090      ;
; 0.858 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.092      ;
; 0.863 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.085      ;
; 0.864 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.086      ;
; 0.865 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.087      ;
; 0.866 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.087      ;
; 0.866 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.088      ;
; 0.866 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.088      ;
; 0.867 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.089      ;
; 0.868 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.089      ;
; 0.868 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.089      ;
; 0.868 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.089      ;
; 0.868 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.090      ;
; 0.869 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.091      ;
; 0.870 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.091      ;
; 0.870 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.091      ;
; 0.943 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.177      ;
; 0.945 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.179      ;
; 0.949 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.183      ;
; 0.949 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.183      ;
; 0.951 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.185      ;
; 0.954 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.188      ;
; 0.956 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.177      ;
; 0.958 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.179      ;
; 0.959 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.193      ;
; 0.960 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.182      ;
; 0.961 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.195      ;
; 0.962 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.184      ;
; 0.962 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.184      ;
; 0.963 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.185      ;
; 0.963 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.184      ;
; 0.964 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.186      ;
; 0.965 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.187      ;
; 0.965 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.186      ;
; 0.968 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.202      ;
; 0.970 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.204      ;
; 0.970 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.204      ;
; 0.973 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.195      ;
; 0.976 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.198      ;
; 0.978 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.200      ;
; 0.978 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.200      ;
; 0.979 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.201      ;
; 0.980 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.201      ;
; 0.980 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.201      ;
; 0.981 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.203      ;
; 0.981 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.215      ;
; 0.982 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.203      ;
; 0.982 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.203      ;
; 0.983 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.217      ;
; 1.055 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.289      ;
; 1.057 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.291      ;
; 1.061 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.295      ;
; 1.063 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.297      ;
; 1.064 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.298      ;
; 1.066 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.300      ;
; 1.071 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.305      ;
; 1.072 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.294      ;
; 1.073 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 1.307      ;
; 1.074 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.296      ;
; 1.074 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.296      ;
; 1.075 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.297      ;
; 1.075 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.296      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_fpga'                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; 0.213  ; 0.397        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o                                                                                ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0]                                                                  ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk                                                                    ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.386  ; 0.602        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; 0.386  ; 0.602        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; 0.386  ; 0.602        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; 0.386  ; 0.602        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; 0.386  ; 0.602        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; 0.386  ; 0.602        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; 0.386  ; 0.602        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; 0.386  ; 0.602        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; 0.386  ; 0.602        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; cin       ; clk_fpga   ; 8.309 ; 8.747 ; Rise       ; clk_fpga        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_fpga   ; -2.202 ; -2.667 ; Rise       ; clk_fpga        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; cout        ; clk_fpga   ; 12.206 ; 12.322 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 7.819  ; 7.763  ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 6.936  ; 6.878  ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 6.067  ; 6.014  ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 6.383  ; 6.316  ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 7.369  ; 7.329  ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 7.575  ; 7.530  ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 7.819  ; 7.763  ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 6.358  ; 6.283  ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 6.734  ; 6.692  ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 7.091  ; 7.015  ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 7.691  ; 7.703  ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 6.964  ; 6.961  ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 7.691  ; 7.703  ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 6.390  ; 6.305  ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 6.465  ; 6.381  ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 6.591  ; 6.499  ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 5.819  ; 5.755  ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 6.615  ; 6.516  ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 6.949  ; 6.912  ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 8.356  ; 8.365  ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 6.082  ; 5.999  ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 6.377  ; 6.344  ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 7.391  ; 7.351  ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 6.620  ; 6.527  ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 6.522  ; 6.425  ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 7.592  ; 7.556  ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 8.356  ; 8.365  ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 6.596  ; 6.533  ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 6.691  ; 6.664  ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 6.254  ; 6.191  ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 6.254  ; 6.191  ; Rise       ; clk_fpga        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; cout        ; clk_fpga   ; 7.235 ; 7.151 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 5.870 ; 5.815 ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 6.704 ; 6.644 ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 5.870 ; 5.815 ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 6.177 ; 6.109 ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 7.115 ; 7.073 ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 7.319 ; 7.273 ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 7.552 ; 7.496 ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 6.153 ; 6.077 ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 6.510 ; 6.466 ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 6.853 ; 6.775 ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 5.636 ; 5.570 ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 6.730 ; 6.723 ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 7.434 ; 7.441 ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 6.183 ; 6.098 ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 6.255 ; 6.171 ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 6.376 ; 6.284 ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 5.636 ; 5.570 ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 6.398 ; 6.300 ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 6.711 ; 6.672 ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 5.883 ; 5.800 ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 5.883 ; 5.800 ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 6.170 ; 6.135 ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 7.173 ; 7.133 ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 6.403 ; 6.310 ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 6.305 ; 6.208 ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 7.333 ; 7.294 ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 8.100 ; 8.107 ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 6.376 ; 6.312 ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 6.502 ; 6.474 ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 6.048 ; 5.984 ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 6.048 ; 5.984 ; Rise       ; clk_fpga        ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; cin        ; cout        ; 13.741 ;    ;    ; 14.102 ;
+------------+-------------+--------+----+----+--------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+------------+-------------+-------+----+----+--------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF     ;
+------------+-------------+-------+----+----+--------+
; cin        ; cout        ; 9.845 ;    ;    ; 10.310 ;
+------------+-------------+-------+----+----+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 162.73 MHz ; 162.73 MHz      ; clk_fpga   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; clk_fpga ; -5.145 ; -95.627        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; clk_fpga ; 0.298 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; clk_fpga ; -3.000 ; -30.000                      ;
+----------+--------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_fpga'                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.145 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.372      ;
; -5.145 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.372      ;
; -5.145 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.372      ;
; -5.145 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.372      ;
; -5.145 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.372      ;
; -5.145 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.372      ;
; -5.145 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.372      ;
; -5.145 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.372      ;
; -5.145 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.372      ;
; -5.043 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.270      ;
; -5.043 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.270      ;
; -5.043 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.270      ;
; -5.043 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.270      ;
; -5.043 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.270      ;
; -5.043 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.270      ;
; -5.043 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.270      ;
; -5.043 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.270      ;
; -5.043 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.270      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.267      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.267      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.267      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.267      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.267      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.267      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.267      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.267      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.267      ;
; -4.946 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.173      ;
; -4.946 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.173      ;
; -4.946 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.173      ;
; -4.946 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.173      ;
; -4.946 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.173      ;
; -4.946 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.173      ;
; -4.946 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.173      ;
; -4.946 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.173      ;
; -4.946 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.173      ;
; -4.943 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.170      ;
; -4.943 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.170      ;
; -4.943 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.170      ;
; -4.943 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.170      ;
; -4.943 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.170      ;
; -4.943 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.170      ;
; -4.943 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.170      ;
; -4.943 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.170      ;
; -4.943 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.170      ;
; -4.855 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.082      ;
; -4.855 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.082      ;
; -4.855 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.082      ;
; -4.855 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.082      ;
; -4.855 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.082      ;
; -4.855 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.082      ;
; -4.855 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.082      ;
; -4.855 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.082      ;
; -4.855 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.082      ;
; -4.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.069      ;
; -4.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.069      ;
; -4.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.069      ;
; -4.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.069      ;
; -4.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.069      ;
; -4.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.069      ;
; -4.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.069      ;
; -4.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.069      ;
; -4.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 6.069      ;
; -4.745 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.972      ;
; -4.745 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.972      ;
; -4.745 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.972      ;
; -4.745 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.972      ;
; -4.745 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.972      ;
; -4.745 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.972      ;
; -4.745 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.972      ;
; -4.745 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.972      ;
; -4.745 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.972      ;
; -4.740 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.967      ;
; -4.740 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.967      ;
; -4.740 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.967      ;
; -4.740 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.967      ;
; -4.740 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.967      ;
; -4.740 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.967      ;
; -4.740 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.967      ;
; -4.740 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.967      ;
; -4.740 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.232      ; 5.967      ;
; -3.693 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.631      ;
; -3.693 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.631      ;
; -3.693 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.631      ;
; -3.693 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.631      ;
; -3.693 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.631      ;
; -3.693 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.631      ;
; -3.693 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.631      ;
; -3.591 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.529      ;
; -3.591 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.529      ;
; -3.591 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.529      ;
; -3.591 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.529      ;
; -3.591 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.529      ;
; -3.591 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.529      ;
; -3.591 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.529      ;
; -3.581 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.519      ;
; -3.581 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.519      ;
; -3.581 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.519      ;
; -3.581 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.519      ;
; -3.581 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.057     ; 4.519      ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_fpga'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.511      ;
; 0.503 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.716      ;
; 0.504 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.717      ;
; 0.509 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.722      ;
; 0.509 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.722      ;
; 0.510 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.723      ;
; 0.511 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.724      ;
; 0.512 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.725      ;
; 0.515 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.716      ;
; 0.520 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.721      ;
; 0.520 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.721      ;
; 0.521 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.722      ;
; 0.521 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.722      ;
; 0.521 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.722      ;
; 0.522 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.723      ;
; 0.522 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.723      ;
; 0.522 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.723      ;
; 0.523 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.724      ;
; 0.523 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.724      ;
; 0.523 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.724      ;
; 0.524 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.725      ;
; 0.524 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.725      ;
; 0.524 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.725      ;
; 0.532 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.733      ;
; 0.622 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.835      ;
; 0.623 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.836      ;
; 0.629 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.842      ;
; 0.748 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.961      ;
; 0.753 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.966      ;
; 0.754 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.967      ;
; 0.755 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.968      ;
; 0.760 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.961      ;
; 0.760 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.973      ;
; 0.761 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.974      ;
; 0.764 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.965      ;
; 0.766 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.967      ;
; 0.766 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.967      ;
; 0.767 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.968      ;
; 0.767 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.968      ;
; 0.768 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.981      ;
; 0.770 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.971      ;
; 0.770 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.971      ;
; 0.772 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.973      ;
; 0.772 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.973      ;
; 0.773 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.974      ;
; 0.773 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.974      ;
; 0.773 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.974      ;
; 0.777 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.978      ;
; 0.777 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.978      ;
; 0.779 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.980      ;
; 0.779 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.980      ;
; 0.780 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.981      ;
; 0.780 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.981      ;
; 0.780 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.981      ;
; 0.837 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.050      ;
; 0.843 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.056      ;
; 0.844 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.057      ;
; 0.844 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.057      ;
; 0.849 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.050      ;
; 0.849 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.062      ;
; 0.850 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.063      ;
; 0.855 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.056      ;
; 0.855 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.056      ;
; 0.856 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.057      ;
; 0.856 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.057      ;
; 0.856 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.057      ;
; 0.856 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.069      ;
; 0.857 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.070      ;
; 0.862 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.063      ;
; 0.862 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.063      ;
; 0.863 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.064      ;
; 0.863 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.064      ;
; 0.864 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.077      ;
; 0.866 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.067      ;
; 0.866 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.067      ;
; 0.867 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.080      ;
; 0.868 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.069      ;
; 0.869 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.070      ;
; 0.869 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.070      ;
; 0.869 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.070      ;
; 0.872 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.085      ;
; 0.873 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.074      ;
; 0.876 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.077      ;
; 0.876 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.077      ;
; 0.876 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.077      ;
; 0.878 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.091      ;
; 0.885 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.098      ;
; 0.933 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.146      ;
; 0.939 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.152      ;
; 0.940 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.153      ;
; 0.945 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.158      ;
; 0.946 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.159      ;
; 0.951 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.152      ;
; 0.951 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.152      ;
; 0.952 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.153      ;
; 0.952 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.153      ;
; 0.952 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.165      ;
; 0.952 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.165      ;
; 0.953 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.166      ;
; 0.958 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.159      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o                                                                                ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0]                                                                  ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk                                                                    ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; cin       ; clk_fpga   ; 7.346 ; 7.628 ; Rise       ; clk_fpga        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_fpga   ; -1.904 ; -2.267 ; Rise       ; clk_fpga        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; cout        ; clk_fpga   ; 10.903 ; 10.919 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 7.057  ; 6.927  ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 6.226  ; 6.140  ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 5.418  ; 5.375  ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 5.735  ; 5.640  ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 6.621  ; 6.554  ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 6.840  ; 6.714  ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 7.057  ; 6.927  ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 5.716  ; 5.610  ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 6.039  ; 5.975  ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 6.369  ; 6.263  ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 6.959  ; 6.874  ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 6.246  ; 6.227  ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 6.959  ; 6.874  ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 5.749  ; 5.624  ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 5.818  ; 5.692  ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 5.938  ; 5.797  ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 5.221  ; 5.133  ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 5.955  ; 5.811  ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 6.245  ; 6.160  ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 7.469  ; 7.452  ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 5.437  ; 5.353  ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 5.735  ; 5.653  ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 6.597  ; 6.525  ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 5.961  ; 5.821  ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 5.842  ; 5.732  ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 6.815  ; 6.761  ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 7.469  ; 7.452  ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 5.915  ; 5.827  ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 5.953  ; 5.914  ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 5.590  ; 5.526  ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 5.590  ; 5.526  ; Rise       ; clk_fpga        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; cout        ; clk_fpga   ; 6.485 ; 6.385 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 5.239 ; 5.195 ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 6.014 ; 5.929 ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 5.239 ; 5.195 ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 5.548 ; 5.452 ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 6.394 ; 6.326 ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 6.610 ; 6.485 ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 6.817 ; 6.689 ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 5.529 ; 5.423 ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 5.835 ; 5.771 ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 6.152 ; 6.047 ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 5.055 ; 4.966 ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 6.033 ; 6.012 ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 6.724 ; 6.638 ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 5.561 ; 5.437 ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 5.628 ; 5.502 ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 5.742 ; 5.603 ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 5.055 ; 4.966 ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 5.758 ; 5.615 ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 6.032 ; 5.947 ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 5.258 ; 5.174 ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 5.258 ; 5.174 ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 5.548 ; 5.465 ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 6.400 ; 6.330 ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 5.765 ; 5.626 ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 5.646 ; 5.538 ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 6.580 ; 6.525 ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 7.237 ; 7.220 ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 5.716 ; 5.629 ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 5.781 ; 5.743 ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 5.404 ; 5.340 ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 5.404 ; 5.340 ; Rise       ; clk_fpga        ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; cin        ; cout        ; 12.206 ;    ;    ; 12.399 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; cin        ; cout        ; 8.790 ;    ;    ; 9.088 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; clk_fpga ; -2.909 ; -50.622        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; clk_fpga ; 0.178 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; clk_fpga ; -3.000 ; -30.936                      ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_fpga'                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.909 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 4.033      ;
; -2.909 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 4.033      ;
; -2.909 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 4.033      ;
; -2.909 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 4.033      ;
; -2.909 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 4.033      ;
; -2.909 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 4.033      ;
; -2.909 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 4.033      ;
; -2.909 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 4.033      ;
; -2.909 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 4.033      ;
; -2.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.962      ;
; -2.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.962      ;
; -2.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.962      ;
; -2.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.962      ;
; -2.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.962      ;
; -2.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.962      ;
; -2.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.962      ;
; -2.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.962      ;
; -2.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.962      ;
; -2.791 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.915      ;
; -2.791 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.915      ;
; -2.791 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.915      ;
; -2.791 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.915      ;
; -2.791 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.915      ;
; -2.791 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.915      ;
; -2.791 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.915      ;
; -2.791 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.915      ;
; -2.791 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.915      ;
; -2.772 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.896      ;
; -2.772 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.896      ;
; -2.772 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.896      ;
; -2.772 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.896      ;
; -2.772 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.896      ;
; -2.772 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.896      ;
; -2.772 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.896      ;
; -2.772 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.896      ;
; -2.772 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.896      ;
; -2.724 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.848      ;
; -2.724 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.848      ;
; -2.724 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.848      ;
; -2.724 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.848      ;
; -2.724 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.848      ;
; -2.724 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.848      ;
; -2.724 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.848      ;
; -2.724 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.848      ;
; -2.724 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.848      ;
; -2.709 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.833      ;
; -2.709 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.833      ;
; -2.709 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.833      ;
; -2.709 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.833      ;
; -2.709 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.833      ;
; -2.709 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.833      ;
; -2.709 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.833      ;
; -2.709 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.833      ;
; -2.709 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.833      ;
; -2.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.779      ;
; -2.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.779      ;
; -2.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.779      ;
; -2.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.779      ;
; -2.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.779      ;
; -2.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.779      ;
; -2.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.779      ;
; -2.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.779      ;
; -2.655 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.779      ;
; -2.635 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.759      ;
; -2.635 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.759      ;
; -2.635 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.759      ;
; -2.635 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.759      ;
; -2.635 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.759      ;
; -2.635 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.759      ;
; -2.635 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.759      ;
; -2.635 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.759      ;
; -2.635 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.759      ;
; -2.588 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.712      ;
; -2.588 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.712      ;
; -2.588 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.712      ;
; -2.588 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.712      ;
; -2.588 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.712      ;
; -2.588 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.712      ;
; -2.588 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.712      ;
; -2.588 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.712      ;
; -2.588 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.137      ; 3.712      ;
; -1.963 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.913      ;
; -1.963 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.913      ;
; -1.963 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.913      ;
; -1.963 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.913      ;
; -1.963 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.913      ;
; -1.963 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.913      ;
; -1.963 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.913      ;
; -1.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.842      ;
; -1.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.842      ;
; -1.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.842      ;
; -1.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.842      ;
; -1.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.842      ;
; -1.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.842      ;
; -1.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.842      ;
; -1.875 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.045     ; 2.817      ;
; -1.875 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.045     ; 2.817      ;
; -1.875 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.045     ; 2.817      ;
; -1.875 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.045     ; 2.817      ;
; -1.875 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.045     ; 2.817      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_fpga'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.045      ; 0.307      ;
; 0.300 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.428      ;
; 0.303 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.045      ; 0.432      ;
; 0.304 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.432      ;
; 0.304 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.432      ;
; 0.304 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.432      ;
; 0.307 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.435      ;
; 0.307 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.434      ;
; 0.318 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.439      ;
; 0.359 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.487      ;
; 0.360 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.488      ;
; 0.366 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.494      ;
; 0.449 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.577      ;
; 0.453 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.581      ;
; 0.453 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.581      ;
; 0.456 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.577      ;
; 0.458 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.586      ;
; 0.459 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.589      ;
; 0.465 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.593      ;
; 0.467 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.596      ;
; 0.469 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.591      ;
; 0.470 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.591      ;
; 0.471 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.594      ;
; 0.473 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.594      ;
; 0.474 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.595      ;
; 0.508 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.636      ;
; 0.512 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.640      ;
; 0.515 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.643      ;
; 0.516 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.644      ;
; 0.516 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.644      ;
; 0.518 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.646      ;
; 0.519 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.647      ;
; 0.519 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.640      ;
; 0.522 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.652      ;
; 0.524 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.652      ;
; 0.525 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.655      ;
; 0.527 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.655      ;
; 0.530 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.659      ;
; 0.534 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.662      ;
; 0.535 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.657      ;
; 0.537 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.658      ;
; 0.538 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.659      ;
; 0.540 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.661      ;
; 0.571 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.699      ;
; 0.574 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.702      ;
; 0.578 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.706      ;
; 0.581 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.709      ;
; 0.582 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.710      ;
; 0.585 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.713      ;
; 0.588 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.709      ;
; 0.589 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.219      ; 0.892      ;
; 0.589 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.710      ;
; 0.589 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.710      ;
; 0.589 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.710      ;
; 0.590 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.718      ;
; 0.590 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.718      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ;
; -0.046 ; 0.138        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; -0.046 ; 0.138        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ;
; -0.046 ; 0.138        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ;
; -0.046 ; 0.138        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ;
; -0.046 ; 0.138        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ;
; -0.046 ; 0.138        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ;
; -0.046 ; 0.138        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ;
; -0.046 ; 0.138        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ;
; -0.046 ; 0.138        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[0] ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[5] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[6] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[7] ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o                                                                                ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                               ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0]                                                                  ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk                                                                    ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|i                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|i                                                                                ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[1] ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[2] ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[3] ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_t0k:auto_generated|counter_reg_bit[4] ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; cin       ; clk_fpga   ; 4.602 ; 5.282 ; Rise       ; clk_fpga        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_fpga   ; -1.250 ; -1.862 ; Rise       ; clk_fpga        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; cout        ; clk_fpga   ; 6.921 ; 7.163 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 4.579 ; 4.673 ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 4.027 ; 4.101 ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 3.544 ; 3.575 ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 3.716 ; 3.772 ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 4.280 ; 4.398 ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 4.446 ; 4.528 ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 4.579 ; 4.673 ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 3.697 ; 3.748 ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 3.917 ; 3.992 ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 4.106 ; 4.177 ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 4.477 ; 4.663 ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 4.065 ; 4.175 ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 4.477 ; 4.663 ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 3.720 ; 3.784 ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 3.760 ; 3.835 ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 3.830 ; 3.903 ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 3.414 ; 3.455 ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 3.831 ; 3.909 ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 4.026 ; 4.127 ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 5.007 ; 5.174 ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 3.544 ; 3.580 ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 3.727 ; 3.813 ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 4.421 ; 4.499 ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 3.848 ; 3.925 ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 3.780 ; 3.835 ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 4.422 ; 4.588 ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 5.007 ; 5.174 ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 3.836 ; 3.913 ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 4.035 ; 4.076 ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 3.634 ; 3.672 ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 3.634 ; 3.672 ; Rise       ; clk_fpga        ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; cout        ; clk_fpga   ; 4.167 ; 4.228 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 3.426 ; 3.454 ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 3.889 ; 3.959 ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 3.426 ; 3.454 ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 3.593 ; 3.646 ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 4.130 ; 4.244 ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 4.296 ; 4.373 ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 4.423 ; 4.511 ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 3.574 ; 3.623 ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 3.783 ; 3.854 ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 3.965 ; 4.032 ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 3.303 ; 3.342 ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 3.925 ; 4.029 ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 4.324 ; 4.502 ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 3.597 ; 3.658 ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 3.634 ; 3.706 ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 3.701 ; 3.771 ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 3.303 ; 3.342 ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 3.703 ; 3.777 ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 3.886 ; 3.982 ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 3.425 ; 3.459 ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 3.425 ; 3.459 ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 3.604 ; 3.685 ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 4.293 ; 4.367 ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 3.720 ; 3.793 ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 3.651 ; 3.704 ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 4.268 ; 4.426 ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 4.855 ; 5.015 ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 3.706 ; 3.779 ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 3.921 ; 3.961 ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 3.511 ; 3.546 ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 3.511 ; 3.546 ; Rise       ; clk_fpga        ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; cin        ; cout        ; 7.817 ;    ;    ; 8.540 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; cin        ; cout        ; 5.634 ;    ;    ; 6.385 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.961   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  clk_fpga        ; -5.961   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -111.563 ; 0.0   ; 0.0      ; 0.0     ; -30.936             ;
;  clk_fpga        ; -111.563 ; 0.000 ; N/A      ; N/A     ; -30.936             ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; cin       ; clk_fpga   ; 8.309 ; 8.747 ; Rise       ; clk_fpga        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_fpga   ; -1.250 ; -1.862 ; Rise       ; clk_fpga        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; cout        ; clk_fpga   ; 12.206 ; 12.322 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 7.819  ; 7.763  ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 6.936  ; 6.878  ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 6.067  ; 6.014  ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 6.383  ; 6.316  ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 7.369  ; 7.329  ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 7.575  ; 7.530  ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 7.819  ; 7.763  ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 6.358  ; 6.283  ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 6.734  ; 6.692  ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 7.091  ; 7.015  ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 7.691  ; 7.703  ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 6.964  ; 6.961  ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 7.691  ; 7.703  ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 6.390  ; 6.305  ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 6.465  ; 6.381  ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 6.591  ; 6.499  ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 5.819  ; 5.755  ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 6.615  ; 6.516  ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 6.949  ; 6.912  ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 8.356  ; 8.365  ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 6.082  ; 5.999  ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 6.377  ; 6.344  ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 7.391  ; 7.351  ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 6.620  ; 6.527  ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 6.522  ; 6.425  ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 7.592  ; 7.556  ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 8.356  ; 8.365  ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 6.596  ; 6.533  ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 6.691  ; 6.664  ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 6.254  ; 6.191  ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 6.254  ; 6.191  ; Rise       ; clk_fpga        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; cout        ; clk_fpga   ; 4.167 ; 4.228 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 3.426 ; 3.454 ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 3.889 ; 3.959 ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 3.426 ; 3.454 ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 3.593 ; 3.646 ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 4.130 ; 4.244 ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 4.296 ; 4.373 ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 4.423 ; 4.511 ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 3.574 ; 3.623 ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 3.783 ; 3.854 ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 3.965 ; 4.032 ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 3.303 ; 3.342 ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 3.925 ; 4.029 ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 4.324 ; 4.502 ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 3.597 ; 3.658 ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 3.634 ; 3.706 ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 3.701 ; 3.771 ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 3.303 ; 3.342 ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 3.703 ; 3.777 ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 3.886 ; 3.982 ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 3.425 ; 3.459 ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 3.425 ; 3.459 ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 3.604 ; 3.685 ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 4.293 ; 4.367 ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 3.720 ; 3.793 ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 3.651 ; 3.704 ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 4.268 ; 4.426 ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 4.855 ; 5.015 ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 3.706 ; 3.779 ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 3.921 ; 3.961 ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 3.511 ; 3.546 ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 3.511 ; 3.546 ; Rise       ; clk_fpga        ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; cin        ; cout        ; 13.741 ;    ;    ; 14.102 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; cin        ; cout        ; 5.634 ;    ;    ; 6.385 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cout          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q500hz[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q500hz[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; cin            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_fpga       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q153khz[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; q153khz[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q153khz[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; q153khz[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q153khz[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q153khz[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q153khz[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; q153khz[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q153khz[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q1hz[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; q1hz[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; q1hz[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; q1hz[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q1hz[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q1khz[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; q1khz[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q1khz[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q1khz[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q1khz[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q1khz[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q1khz[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q1khz[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q500hz[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q500hz[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.0344 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.0344 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q153khz[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; q153khz[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q153khz[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; q153khz[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q153khz[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q153khz[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q153khz[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; q153khz[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q153khz[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q1hz[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; q1hz[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; q1hz[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q1hz[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q1khz[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; q1khz[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q1khz[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q1khz[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q1khz[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q1khz[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q1khz[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q1khz[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q500hz[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q500hz[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00439 V          ; 0.088 V                              ; 0.007 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00439 V         ; 0.088 V                             ; 0.007 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q153khz[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; q153khz[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q153khz[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; q153khz[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q153khz[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q153khz[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q153khz[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; q153khz[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q153khz[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q1hz[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; q1hz[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; q1hz[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q1hz[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q1khz[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; q1khz[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q1khz[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q1khz[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q1khz[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q1khz[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q1khz[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q1khz[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q500hz[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q500hz[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_fpga   ; clk_fpga ; 2494     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_fpga   ; clk_fpga ; 2494     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 28    ; 28   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 55    ; 55   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Apr 21 17:15:50 2018
Info: Command: quartus_sta divfreq -c divfreq
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'divfreq.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_fpga clk_fpga
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.961
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.961            -111.563 clk_fpga 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 clk_fpga 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.000 clk_fpga 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.145             -95.627 clk_fpga 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 clk_fpga 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.000 clk_fpga 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.909
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.909             -50.622 clk_fpga 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 clk_fpga 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.936 clk_fpga 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 502 megabytes
    Info: Processing ended: Sat Apr 21 17:15:55 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


