#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 31 18:48:22 2024
# Process ID: 11468
# Current directory: C:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.runs/hdmi_fft_axi_0_0_synth_1
# Command line: vivado.exe -log hdmi_fft_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_fft_axi_0_0.tcl
# Log file: C:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.runs/hdmi_fft_axi_0_0_synth_1/hdmi_fft_axi_0_0.vds
# Journal file: C:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.runs/hdmi_fft_axi_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source hdmi_fft_axi_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 346.680 ; gain = 94.734
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.ipdefs/repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ECE53/Desktop/final_demo/ECE532-project/Trumpet_project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 392.641 ; gain = 44.152
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.cache/ip 
Command: synth_design -top hdmi_fft_axi_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 512.820 ; gain = 103.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_fft_axi_0_0' [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_fft_axi_0_0/synth/hdmi_fft_axi_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'fft_axi_v1_0' [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/hdl/fft_axi_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_axi_v1_0_S00_AXI' [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/hdl/fft_axi_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/hdl/fft_axi_v1_0_S00_AXI.v:238]
INFO: [Synth 8-226] default block is never used [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/hdl/fft_axi_v1_0_S00_AXI.v:380]
INFO: [Synth 8-6157] synthesizing module 'fft_wrapper' [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/fft_wrapper.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fft' [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/fft.sv:23]
	Parameter FFT_LENGTH bound to: 16 - type: integer 
	Parameter RESERVAL_LENGTH bound to: 5 - type: integer 
	Parameter SAMPLE_FREQUENCY bound to: 5000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'level_1' [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/Level_1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'radix_2_butterfly' [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:8]
WARNING: [Synth 8-6014] Unused sequential element delay_1_cycle_reg was removed.  [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'radix_2_butterfly' (1#1) [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'level_1' (2#1) [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/Level_1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'level_2' [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/Level_2.sv:1]
INFO: [Synth 8-6157] synthesizing module 'radix_4_butterfly' [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'radix_4_butterfly' (3#1) [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'level_2' (4#1) [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/Level_2.sv:1]
INFO: [Synth 8-6157] synthesizing module 'level_3' [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/Level_3.sv:1]
INFO: [Synth 8-6157] synthesizing module 'radix_8_butterfly' [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'radix_8_butterfly' (5#1) [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:170]
INFO: [Synth 8-6155] done synthesizing module 'level_3' (6#1) [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/Level_3.sv:1]
INFO: [Synth 8-6157] synthesizing module 'level_4' [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/Level_4.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'level_4' (7#1) [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/Level_4.sv:22]
INFO: [Synth 8-6157] synthesizing module 'level_5' [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/Level_5.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'level_5' (8#1) [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/Level_5.sv:23]
WARNING: [Synth 8-6014] Unused sequential element data_full_reg was removed.  [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/fft.sv:100]
WARNING: [Synth 8-6014] Unused sequential element index_largest_reg was removed.  [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/fft.sv:122]
INFO: [Synth 8-6155] done synthesizing module 'fft' (9#1) [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/fft.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fft_wrapper' (10#1) [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/fft_wrapper.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fft_axi_v1_0_S00_AXI' (11#1) [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/hdl/fft_axi_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fft_axi_v1_0' (12#1) [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/hdl/fft_axi_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_fft_axi_0_0' (13#1) [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ip/hdmi_fft_axi_0_0/synth/hdmi_fft_axi_0_0.v:56]
WARNING: [Synth 8-3331] design fft_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design fft_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design fft_axi_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design fft_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design fft_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design fft_axi_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 575.258 ; gain = 166.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 575.258 ; gain = 166.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 575.258 ; gain = 166.246
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 985.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 985.516 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 995.535 ; gain = 10.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 995.535 ; gain = 586.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 995.535 ; gain = 586.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:09 . Memory (MB): peak = 995.535 ; gain = 586.523
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "o_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fft_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fft_busy" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:01:14 . Memory (MB): peak = 995.535 ; gain = 586.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |fft__GB0                  |           1|     22680|
|2     |level_2                   |           1|     22360|
|3     |fft__GB2                  |           1|     23774|
|4     |fft__GB3                  |           1|     29041|
|5     |level_4                   |           1|     22352|
|6     |fft_wrapper__GC0          |           1|       369|
|7     |fft_axi_v1_0_S00_AXI__GC0 |           1|       363|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 240   
	   2 Input     16 Bit       Adders := 304   
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 80    
+---Registers : 
	               32 Bit    Registers := 6     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 352   
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 82    
	                1 Bit    Registers := 91    
+---Multipliers : 
	                16x32  Multipliers := 320   
	                 8x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 163   
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 65    
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 159   
	   3 Input      1 Bit        Muxes := 80    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module radix_2_butterfly__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__65 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__66 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__67 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__68 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__69 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__70 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__71 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__72 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__73 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__74 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__75 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__76 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__77 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__78 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__79 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__49 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__50 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__51 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__52 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__53 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__54 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__55 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__56 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__57 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__58 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__59 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__60 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__61 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__62 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__63 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module radix_2_butterfly__64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                16x32  Multipliers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module fft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 64    
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 32    
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 65    
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 74    
Module fft_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module fft_axi_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design hdmi_fft_axi_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design hdmi_fft_axi_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design hdmi_fft_axi_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design hdmi_fft_axi_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design hdmi_fft_axi_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design hdmi_fft_axi_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[0]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[1]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[1]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[2]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[2]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[3]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[3]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[4]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[4]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[6]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[5]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[8]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[6]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[7]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[10]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[8]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[9]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[9]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[12]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[10]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[11]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[11]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[12]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[13]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[15]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[14]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[17]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[15]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[16]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[16]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[20]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[17]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[18]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[18]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[19]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[19]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[22]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[20]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[21]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[21]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[24]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[22]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[23]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[23]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[25]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[24]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[28]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[25]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[26]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[26]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[27]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fft_axi_v1_0_S00_AXI_insti_4/\slv_reg2_reg[27] )
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[28]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[29]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[29]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[30]'
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[30]' (FD) to 'fft_axi_v1_0_S00_AXI_insti_4/slv_reg2_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_axi_v1_0_S00_AXI_insti_4/\slv_reg2_reg[31] )
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/axi_rresp_reg[0]' (FDRE) to 'fft_axi_v1_0_S00_AXI_insti_4/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_axi_v1_0_S00_AXI_insti_4/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'fft_axi_v1_0_S00_AXI_insti_4/axi_bresp_reg[0]' (FDRE) to 'fft_axi_v1_0_S00_AXI_insti_4/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_axi_v1_0_S00_AXI_insti_4/\axi_bresp_reg[1] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
DSP Report: Generating DSP I/mult_ii0, operation Mode is: A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP III/mult_ii0, operation Mode is: A*B.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: Generating DSP III/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: Generating DSP III/mult_rr0, operation Mode is: A*B.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: Generating DSP III/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: Generating DSP III/mult_ir0, operation Mode is: A*B.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: Generating DSP III/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: Generating DSP III/mult_ri0, operation Mode is: A*B.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: Generating DSP III/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: Generating DSP IV/mult_ii0, operation Mode is: A*B.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: Generating DSP IV/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: Generating DSP IV/mult_rr0, operation Mode is: A*B.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: Generating DSP IV/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: Generating DSP IV/mult_ir0, operation Mode is: A*B.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: Generating DSP IV/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: Generating DSP IV/mult_ri0, operation Mode is: A*B.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
DSP Report: Generating DSP IV/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
DSP Report: Generating DSP I/mult_ii0, operation Mode is: A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP III/mult_ii0, operation Mode is: A*B.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: Generating DSP III/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: Generating DSP III/mult_rr0, operation Mode is: A*B.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: Generating DSP III/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: Generating DSP III/mult_ir0, operation Mode is: A*B.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: Generating DSP III/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: Generating DSP III/mult_ri0, operation Mode is: A*B.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: Generating DSP III/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: Generating DSP IV/mult_ii0, operation Mode is: A*B.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: Generating DSP IV/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: Generating DSP IV/mult_rr0, operation Mode is: A*B.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: Generating DSP IV/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: Generating DSP IV/mult_ir0, operation Mode is: A*B.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: Generating DSP IV/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: Generating DSP IV/mult_ri0, operation Mode is: A*B.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
DSP Report: Generating DSP IV/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP III/mult_ii0, operation Mode is: A*B.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: Generating DSP III/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: Generating DSP III/mult_rr0, operation Mode is: A*B.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: Generating DSP III/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: Generating DSP III/mult_ir0, operation Mode is: A*B.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: Generating DSP III/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: Generating DSP III/mult_ri0, operation Mode is: A*B.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: Generating DSP III/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: Generating DSP IV/mult_ii0, operation Mode is: A*B.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: Generating DSP IV/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: Generating DSP IV/mult_rr0, operation Mode is: A*B.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: Generating DSP IV/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: Generating DSP IV/mult_ir0, operation Mode is: A*B.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: Generating DSP IV/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: Generating DSP IV/mult_ri0, operation Mode is: A*B.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
DSP Report: Generating DSP IV/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP III/mult_ii0, operation Mode is: A*B.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: Generating DSP III/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: operator III/mult_ii0 is absorbed into DSP III/mult_ii0.
DSP Report: Generating DSP III/mult_rr0, operation Mode is: A*B.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: Generating DSP III/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: operator III/mult_rr0 is absorbed into DSP III/mult_rr0.
DSP Report: Generating DSP III/mult_ir0, operation Mode is: A*B.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: Generating DSP III/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: operator III/mult_ir0 is absorbed into DSP III/mult_ir0.
DSP Report: Generating DSP III/mult_ri0, operation Mode is: A*B.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: Generating DSP III/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: operator III/mult_ri0 is absorbed into DSP III/mult_ri0.
DSP Report: Generating DSP IV/mult_ii0, operation Mode is: A*B.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: Generating DSP IV/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: operator IV/mult_ii0 is absorbed into DSP IV/mult_ii0.
DSP Report: Generating DSP IV/mult_rr0, operation Mode is: A*B.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: Generating DSP IV/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: operator IV/mult_rr0 is absorbed into DSP IV/mult_rr0.
DSP Report: Generating DSP IV/mult_ir0, operation Mode is: A*B.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: Generating DSP IV/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: operator IV/mult_ir0 is absorbed into DSP IV/mult_ir0.
DSP Report: Generating DSP IV/mult_ri0, operation Mode is: A*B.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
DSP Report: Generating DSP IV/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
DSP Report: operator IV/mult_ri0 is absorbed into DSP IV/mult_ri0.
INFO: [Synth 8-5546] ROM "data_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
DSP Report: Generating DSP I/mult_ii0, operation Mode is: A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
DSP Report: Generating DSP I/mult_ii0, operation Mode is: A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
DSP Report: Generating DSP I/mult_ii0, operation Mode is: A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
DSP Report: Generating DSP I/mult_ii0, operation Mode is: A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: operator I/mult_ii0 is absorbed into DSP I/mult_ii0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: operator I/mult_rr0 is absorbed into DSP I/mult_rr0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: operator I/mult_ir0 is absorbed into DSP I/mult_ir0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP I/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: operator I/mult_ri0 is absorbed into DSP I/mult_ri0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: operator II/mult_ii0 is absorbed into DSP II/mult_ii0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: operator II/mult_rr0 is absorbed into DSP II/mult_rr0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: operator II/mult_ir0 is absorbed into DSP II/mult_ir0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: Generating DSP II/mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
DSP Report: operator II/mult_ri0 is absorbed into DSP II/mult_ri0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:45]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:44]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/butterfly.sv:43]
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
INFO: [Synth 8-4471] merging register 'second_largest_index_reg[4:0]' into 'second_largest_index_reg[4:0]' [c:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.srcs/sources_1/bd/hdmi/ipshared/2bd6/src/fft.sv:127]
INFO: [Synth 8-5546] ROM "data_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'data_reg[31][11]' (FDE) to 'data_reg[31][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[31][12]' (FDE) to 'data_reg[31][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[31][13]' (FDE) to 'data_reg[31][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[31][14]' (FDE) to 'data_reg[31][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[23][11]' (FDE) to 'data_reg[23][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[23][12]' (FDE) to 'data_reg[23][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[23][13]' (FDE) to 'data_reg[23][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[23][14]' (FDE) to 'data_reg[23][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[27][11]' (FDE) to 'data_reg[27][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[27][12]' (FDE) to 'data_reg[27][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[27][13]' (FDE) to 'data_reg[27][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[27][14]' (FDE) to 'data_reg[27][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[19][11]' (FDE) to 'data_reg[19][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[19][12]' (FDE) to 'data_reg[19][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[19][13]' (FDE) to 'data_reg[19][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[19][14]' (FDE) to 'data_reg[19][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[29][11]' (FDE) to 'data_reg[29][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[29][12]' (FDE) to 'data_reg[29][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[29][13]' (FDE) to 'data_reg[29][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[29][14]' (FDE) to 'data_reg[29][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[21][11]' (FDE) to 'data_reg[21][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[21][12]' (FDE) to 'data_reg[21][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[21][13]' (FDE) to 'data_reg[21][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[21][14]' (FDE) to 'data_reg[21][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[25][11]' (FDE) to 'data_reg[25][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[25][12]' (FDE) to 'data_reg[25][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[25][13]' (FDE) to 'data_reg[25][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[25][14]' (FDE) to 'data_reg[25][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[17][11]' (FDE) to 'data_reg[17][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[17][12]' (FDE) to 'data_reg[17][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[17][13]' (FDE) to 'data_reg[17][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[17][14]' (FDE) to 'data_reg[17][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[30][11]' (FDE) to 'data_reg[30][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[30][12]' (FDE) to 'data_reg[30][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[30][13]' (FDE) to 'data_reg[30][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[30][14]' (FDE) to 'data_reg[30][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[22][11]' (FDE) to 'data_reg[22][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[22][12]' (FDE) to 'data_reg[22][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[22][13]' (FDE) to 'data_reg[22][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[22][14]' (FDE) to 'data_reg[22][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[26][11]' (FDE) to 'data_reg[26][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[26][12]' (FDE) to 'data_reg[26][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[26][13]' (FDE) to 'data_reg[26][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[26][14]' (FDE) to 'data_reg[26][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[18][11]' (FDE) to 'data_reg[18][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[18][12]' (FDE) to 'data_reg[18][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[18][13]' (FDE) to 'data_reg[18][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[18][14]' (FDE) to 'data_reg[18][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[28][11]' (FDE) to 'data_reg[28][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[28][12]' (FDE) to 'data_reg[28][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[28][13]' (FDE) to 'data_reg[28][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[28][14]' (FDE) to 'data_reg[28][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[20][11]' (FDE) to 'data_reg[20][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[20][12]' (FDE) to 'data_reg[20][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[20][13]' (FDE) to 'data_reg[20][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[20][14]' (FDE) to 'data_reg[20][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[24][11]' (FDE) to 'data_reg[24][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[24][12]' (FDE) to 'data_reg[24][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[24][13]' (FDE) to 'data_reg[24][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[24][14]' (FDE) to 'data_reg[24][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[16][11]' (FDE) to 'data_reg[16][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[16][12]' (FDE) to 'data_reg[16][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[16][13]' (FDE) to 'data_reg[16][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[16][14]' (FDE) to 'data_reg[16][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[15][11]' (FDE) to 'data_reg[15][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[15][12]' (FDE) to 'data_reg[15][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[15][13]' (FDE) to 'data_reg[15][15]'
INFO: [Synth 8-3886] merging instance 'data_reg[15][14]' (FDE) to 'data_reg[15][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\local_freq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\local_freq_reg[0] )
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ii0, operation Mode is: A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_ii0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: operator mult_ii0 is absorbed into DSP mult_ii0.
DSP Report: Generating DSP mult_rr0, operation Mode is: A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_rr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: operator mult_rr0 is absorbed into DSP mult_rr0.
DSP Report: Generating DSP mult_ir0, operation Mode is: A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ir0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: operator mult_ir0 is absorbed into DSP mult_ir0.
DSP Report: Generating DSP mult_ri0, operation Mode is: A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: Generating DSP mult_ri0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
DSP Report: operator mult_ri0 is absorbed into DSP mult_ri0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:03:18 . Memory (MB): peak = 995.535 ; gain = 586.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_8_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_4_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|radix_2_butterfly | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |fft__GB0                  |           1|      3951|
|2     |level_2                   |           1|      4019|
|3     |fft__GB2                  |           1|      4107|
|4     |fft__GB3                  |           1|      7397|
|5     |level_4                   |           1|      4490|
|6     |fft_wrapper__GC0          |           1|       242|
|7     |fft_axi_v1_0_S00_AXI__GC0 |           1|       239|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:03:52 . Memory (MB): peak = 1045.168 ; gain = 636.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_3/\freq_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fft_axi_v1_0_S00_AXI_insti_4/\slv_reg0_reg[31] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:03:53 . Memory (MB): peak = 1049.523 ; gain = 640.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |fft__GB0                  |           1|      3951|
|2     |level_2                   |           1|      3859|
|3     |fft__GB2                  |           1|      3915|
|4     |fft__GB3                  |           1|      7397|
|5     |level_4                   |           1|      3850|
|6     |fft_wrapper__GC0          |           1|       157|
|7     |fft_axi_v1_0_S00_AXI__GC0 |           1|       193|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:04:47 . Memory (MB): peak = 1061.227 ; gain = 652.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |fft__GB0                  |           1|      3131|
|2     |level_2                   |           1|      3086|
|3     |fft__GB2                  |           1|      3163|
|4     |fft__GB3                  |           1|      6264|
|5     |level_4                   |           1|      3078|
|6     |fft_wrapper__GC0          |           1|        85|
|7     |fft_axi_v1_0_S00_AXI__GC0 |           1|       133|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \inst/fft_axi_v1_0_S00_AXI_inst/inst/fft/data [15] is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_3967 is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_3968 is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_3969 is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_3970 is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_3971 is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_3972 is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_3973 is driving 104 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:05:02 . Memory (MB): peak = 1113.176 ; gain = 704.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:05:02 . Memory (MB): peak = 1113.176 ; gain = 704.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:05:07 . Memory (MB): peak = 1113.176 ; gain = 704.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:05:07 . Memory (MB): peak = 1113.176 ; gain = 704.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:05:08 . Memory (MB): peak = 1113.176 ; gain = 704.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:05:08 . Memory (MB): peak = 1113.176 ; gain = 704.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  2161|
|2     |DSP48E1   |    16|
|3     |DSP48E1_1 |   288|
|4     |DSP48E1_2 |   288|
|5     |DSP48E1_3 |    16|
|6     |LUT1      |  1567|
|7     |LUT2      |  7095|
|8     |LUT3      |   990|
|9     |LUT4      |   120|
|10    |LUT5      |    94|
|11    |LUT6      |   135|
|12    |MUXF7     |   472|
|13    |MUXF8     |   233|
|14    |FDRE      |  3506|
|15    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     | 16982|
|2     |  inst                        |fft_axi_v1_0         | 16982|
|3     |    fft_axi_v1_0_S00_AXI_inst |fft_axi_v1_0_S00_AXI | 16982|
|4     |      inst                    |fft_wrapper          | 16849|
|5     |        fft                   |fft                  | 16765|
|6     |          level_1             |level_1              |  2358|
|7     |            B_1               |radix_2_butterfly_73 |   189|
|8     |            B_10              |radix_2_butterfly_74 |   114|
|9     |            B_11              |radix_2_butterfly_75 |   177|
|10    |            B_12              |radix_2_butterfly_76 |   114|
|11    |            B_13              |radix_2_butterfly_77 |   177|
|12    |            B_14              |radix_2_butterfly_78 |   114|
|13    |            B_15              |radix_2_butterfly_79 |   178|
|14    |            B_16              |radix_2_butterfly_80 |   131|
|15    |            B_2               |radix_2_butterfly_81 |   114|
|16    |            B_3               |radix_2_butterfly_82 |   177|
|17    |            B_4               |radix_2_butterfly_83 |   114|
|18    |            B_5               |radix_2_butterfly_84 |   177|
|19    |            B_6               |radix_2_butterfly_85 |   114|
|20    |            B_7               |radix_2_butterfly_86 |   177|
|21    |            B_8               |radix_2_butterfly_87 |   114|
|22    |            B_9               |radix_2_butterfly_88 |   177|
|23    |          level_2             |level_2              |  3089|
|24    |            B_1               |radix_4_butterfly    |   320|
|25    |              I               |radix_2_butterfly_71 |   160|
|26    |              II              |radix_2_butterfly_72 |   160|
|27    |            B_2               |radix_4_butterfly_50 |    64|
|28    |              I               |radix_2_butterfly_69 |    32|
|29    |              II              |radix_2_butterfly_70 |    32|
|30    |            B_3               |radix_4_butterfly_51 |   320|
|31    |              I               |radix_2_butterfly_67 |   160|
|32    |              II              |radix_2_butterfly_68 |   160|
|33    |            B_4               |radix_4_butterfly_52 |    64|
|34    |              I               |radix_2_butterfly_65 |    32|
|35    |              II              |radix_2_butterfly_66 |    32|
|36    |            B_5               |radix_4_butterfly_53 |   320|
|37    |              I               |radix_2_butterfly_63 |   160|
|38    |              II              |radix_2_butterfly_64 |   160|
|39    |            B_6               |radix_4_butterfly_54 |    64|
|40    |              I               |radix_2_butterfly_61 |    32|
|41    |              II              |radix_2_butterfly_62 |    32|
|42    |            B_7               |radix_4_butterfly_55 |   320|
|43    |              I               |radix_2_butterfly_59 |   160|
|44    |              II              |radix_2_butterfly_60 |   160|
|45    |            B_8               |radix_4_butterfly_56 |    74|
|46    |              I               |radix_2_butterfly_57 |    37|
|47    |              II              |radix_2_butterfly_58 |    37|
|48    |          level_3             |level_3              |  2051|
|49    |            B_1               |radix_8_butterfly    |   640|
|50    |              I               |radix_2_butterfly_46 |   160|
|51    |              II              |radix_2_butterfly_47 |   160|
|52    |              III             |radix_2_butterfly_48 |   160|
|53    |              IV              |radix_2_butterfly_49 |   160|
|54    |            B_2               |radix_8_butterfly_31 |   384|
|55    |              I               |radix_2_butterfly_42 |    96|
|56    |              II              |radix_2_butterfly_43 |    96|
|57    |              III             |radix_2_butterfly_44 |    96|
|58    |              IV              |radix_2_butterfly_45 |    96|
|59    |            B_3               |radix_8_butterfly_32 |   640|
|60    |              I               |radix_2_butterfly_38 |   160|
|61    |              II              |radix_2_butterfly_39 |   160|
|62    |              III             |radix_2_butterfly_40 |   160|
|63    |              IV              |radix_2_butterfly_41 |   160|
|64    |            B_4               |radix_8_butterfly_33 |   387|
|65    |              I               |radix_2_butterfly_34 |    96|
|66    |              II              |radix_2_butterfly_35 |    96|
|67    |              III             |radix_2_butterfly_36 |    96|
|68    |              IV              |radix_2_butterfly_37 |    99|
|69    |          level_4             |level_4              |  3078|
|70    |            B_1               |radix_2_butterfly_15 |   160|
|71    |            B_10              |radix_2_butterfly_16 |    32|
|72    |            B_11              |radix_2_butterfly_17 |    32|
|73    |            B_12              |radix_2_butterfly_18 |    32|
|74    |            B_13              |radix_2_butterfly_19 |    32|
|75    |            B_14              |radix_2_butterfly_20 |    32|
|76    |            B_15              |radix_2_butterfly_21 |    32|
|77    |            B_16              |radix_2_butterfly_22 |    37|
|78    |            B_2               |radix_2_butterfly_23 |   160|
|79    |            B_3               |radix_2_butterfly_24 |   160|
|80    |            B_4               |radix_2_butterfly_25 |   160|
|81    |            B_5               |radix_2_butterfly_26 |   160|
|82    |            B_6               |radix_2_butterfly_27 |   160|
|83    |            B_7               |radix_2_butterfly_28 |   160|
|84    |            B_8               |radix_2_butterfly_29 |   160|
|85    |            B_9               |radix_2_butterfly_30 |    32|
|86    |          level_5             |level_5              |  5707|
|87    |            B_1               |radix_2_butterfly    |   420|
|88    |            B_10              |radix_2_butterfly_0  |   296|
|89    |            B_11              |radix_2_butterfly_1  |   356|
|90    |            B_12              |radix_2_butterfly_2  |   308|
|91    |            B_13              |radix_2_butterfly_3  |   601|
|92    |            B_14              |radix_2_butterfly_4  |   296|
|93    |            B_15              |radix_2_butterfly_5  |   356|
|94    |            B_16              |radix_2_butterfly_6  |   324|
|95    |            B_2               |radix_2_butterfly_7  |   296|
|96    |            B_3               |radix_2_butterfly_8  |   356|
|97    |            B_4               |radix_2_butterfly_9  |   305|
|98    |            B_5               |radix_2_butterfly_10 |   416|
|99    |            B_6               |radix_2_butterfly_11 |   296|
|100   |            B_7               |radix_2_butterfly_12 |   356|
|101   |            B_8               |radix_2_butterfly_13 |   300|
|102   |            B_9               |radix_2_butterfly_14 |   425|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:05:08 . Memory (MB): peak = 1113.176 ; gain = 704.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:04:30 . Memory (MB): peak = 1113.176 ; gain = 283.887
Synthesis Optimization Complete : Time (s): cpu = 00:01:48 ; elapsed = 00:05:10 . Memory (MB): peak = 1113.176 ; gain = 704.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3474 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1119.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
333 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:05:30 . Memory (MB): peak = 1119.895 ; gain = 722.398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1119.895 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.runs/hdmi_fft_axi_0_0_synth_1/hdmi_fft_axi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1119.895 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1119.895 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP hdmi_fft_axi_0_0, cache-ID = 15fc93420de5a0b2
INFO: [Coretcl 2-1174] Renamed 101 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1119.895 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ECE53/Desktop/final_demo/ECE532-project/HDMIDemo_2018.3/vivado_proj/Nexys-Video-HDMI.runs/hdmi_fft_axi_0_0_synth_1/hdmi_fft_axi_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1119.895 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file hdmi_fft_axi_0_0_utilization_synth.rpt -pb hdmi_fft_axi_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.895 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1119.895 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Mar 31 18:55:26 2024...
