// Seed: 2008161419
module module_0 (
    output reg id_0,
    input  reg id_1
);
  always @(posedge 1) begin
    if (1) id_0 <= id_1;
    id_0 <= 1;
  end
endmodule
