entity reg4 is
   port (
      p_reset     : in      bit;
      m_clock     : in      bit;
      n_readb     : in      bit;
      n_reada     : in      bit;
      n_write     : in      bit;
      n_n_regoutb : in      bit_vector(1 downto 0);
      n_n_regouta : in      bit_vector(1 downto 0);
      n_n_regin   : in      bit_vector(1 downto 0);
      n_regoutb   : out     bit_vector(15 downto 0);
      n_regouta   : out     bit_vector(15 downto 0);
      n_regin     : in      bit_vector(15 downto 0);
      vdd         : in      bit;
      vss         : in      bit
 );
end reg4;

architecture structural of reg4 is
Component inv_x8
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nmx2_x1
   port (
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao2o22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff1_x4
   port (
      ck  : in      bit;
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2a22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component on12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component an12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2ao222_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component buf_x4
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal n_r0                : bit_vector( 15 downto 0);
signal n_r1                : bit_vector( 15 downto 0);
signal n_r2                : bit_vector( 15 downto 0);
signal n_r3                : bit_vector( 15 downto 0);
signal not_n_n_regin       : bit_vector( 0 downto 0);
signal not_n_n_regouta     : bit_vector( 1 downto 0);
signal not_n_n_regoutb     : bit_vector( 1 downto 0);
signal not_n_r0            : bit_vector( 15 downto 0);
signal not_n_r1            : bit_vector( 15 downto 0);
signal not_n_r2            : bit_vector( 15 downto 0);
signal not_n_r3            : bit_vector( 15 downto 2);
signal not_n_regin         : bit_vector( 6 downto 6);
signal on12_x1_sig         : bit;
signal on12_x1_7_sig       : bit;
signal on12_x1_6_sig       : bit;
signal on12_x1_5_sig       : bit;
signal on12_x1_4_sig       : bit;
signal on12_x1_3_sig       : bit;
signal on12_x1_2_sig       : bit;
signal oa22_x2_sig         : bit;
signal oa22_x2_9_sig       : bit;
signal oa22_x2_8_sig       : bit;
signal oa22_x2_7_sig       : bit;
signal oa22_x2_6_sig       : bit;
signal oa22_x2_5_sig       : bit;
signal oa22_x2_4_sig       : bit;
signal oa22_x2_3_sig       : bit;
signal oa22_x2_2_sig       : bit;
signal oa22_x2_19_sig      : bit;
signal oa22_x2_18_sig      : bit;
signal oa22_x2_17_sig      : bit;
signal oa22_x2_16_sig      : bit;
signal oa22_x2_15_sig      : bit;
signal oa22_x2_14_sig      : bit;
signal oa22_x2_13_sig      : bit;
signal oa22_x2_12_sig      : bit;
signal oa22_x2_11_sig      : bit;
signal oa22_x2_10_sig      : bit;
signal o3_x2_sig           : bit;
signal o3_x2_9_sig         : bit;
signal o3_x2_8_sig         : bit;
signal o3_x2_7_sig         : bit;
signal o3_x2_6_sig         : bit;
signal o3_x2_5_sig         : bit;
signal o3_x2_4_sig         : bit;
signal o3_x2_3_sig         : bit;
signal o3_x2_2_sig         : bit;
signal o3_x2_11_sig        : bit;
signal o3_x2_10_sig        : bit;
signal o2_x2_sig           : bit;
signal o2_x2_7_sig         : bit;
signal o2_x2_6_sig         : bit;
signal o2_x2_5_sig         : bit;
signal o2_x2_4_sig         : bit;
signal o2_x2_3_sig         : bit;
signal o2_x2_2_sig         : bit;
signal not_n_readb         : bit;
signal not_n_reada         : bit;
signal not_aux9            : bit;
signal not_aux6            : bit;
signal not_aux24           : bit;
signal not_aux23           : bit;
signal not_aux22           : bit;
signal not_aux21           : bit;
signal not_aux2            : bit;
signal not_aux19           : bit;
signal not_aux18           : bit;
signal not_aux17           : bit;
signal not_aux16           : bit;
signal not_aux15           : bit;
signal not_aux14           : bit;
signal not_aux12           : bit;
signal not_aux11           : bit;
signal not_aux0            : bit;
signal noa2a22_x1_sig      : bit;
signal noa2a22_x1_9_sig    : bit;
signal noa2a22_x1_8_sig    : bit;
signal noa2a22_x1_7_sig    : bit;
signal noa2a22_x1_6_sig    : bit;
signal noa2a22_x1_5_sig    : bit;
signal noa2a22_x1_4_sig    : bit;
signal noa2a22_x1_3_sig    : bit;
signal noa2a22_x1_2_sig    : bit;
signal noa2a22_x1_17_sig   : bit;
signal noa2a22_x1_16_sig   : bit;
signal noa2a22_x1_15_sig   : bit;
signal noa2a22_x1_14_sig   : bit;
signal noa2a22_x1_13_sig   : bit;
signal noa2a22_x1_12_sig   : bit;
signal noa2a22_x1_11_sig   : bit;
signal noa2a22_x1_10_sig   : bit;
signal noa22_x1_sig        : bit;
signal noa22_x1_9_sig      : bit;
signal noa22_x1_8_sig      : bit;
signal noa22_x1_7_sig      : bit;
signal noa22_x1_6_sig      : bit;
signal noa22_x1_5_sig      : bit;
signal noa22_x1_4_sig      : bit;
signal noa22_x1_3_sig      : bit;
signal noa22_x1_2_sig      : bit;
signal noa22_x1_20_sig     : bit;
signal noa22_x1_19_sig     : bit;
signal noa22_x1_18_sig     : bit;
signal noa22_x1_17_sig     : bit;
signal noa22_x1_16_sig     : bit;
signal noa22_x1_15_sig     : bit;
signal noa22_x1_14_sig     : bit;
signal noa22_x1_13_sig     : bit;
signal noa22_x1_12_sig     : bit;
signal noa22_x1_11_sig     : bit;
signal noa22_x1_10_sig     : bit;
signal no3_x1_sig          : bit;
signal no3_x1_8_sig        : bit;
signal no3_x1_7_sig        : bit;
signal no3_x1_6_sig        : bit;
signal no3_x1_5_sig        : bit;
signal no3_x1_4_sig        : bit;
signal no3_x1_3_sig        : bit;
signal no3_x1_2_sig        : bit;
signal no2_x1_sig          : bit;
signal no2_x1_9_sig        : bit;
signal no2_x1_8_sig        : bit;
signal no2_x1_7_sig        : bit;
signal no2_x1_6_sig        : bit;
signal no2_x1_5_sig        : bit;
signal no2_x1_58_sig       : bit;
signal no2_x1_57_sig       : bit;
signal no2_x1_56_sig       : bit;
signal no2_x1_55_sig       : bit;
signal no2_x1_54_sig       : bit;
signal no2_x1_53_sig       : bit;
signal no2_x1_52_sig       : bit;
signal no2_x1_51_sig       : bit;
signal no2_x1_50_sig       : bit;
signal no2_x1_4_sig        : bit;
signal no2_x1_49_sig       : bit;
signal no2_x1_48_sig       : bit;
signal no2_x1_47_sig       : bit;
signal no2_x1_46_sig       : bit;
signal no2_x1_45_sig       : bit;
signal no2_x1_44_sig       : bit;
signal no2_x1_43_sig       : bit;
signal no2_x1_42_sig       : bit;
signal no2_x1_41_sig       : bit;
signal no2_x1_40_sig       : bit;
signal no2_x1_3_sig        : bit;
signal no2_x1_39_sig       : bit;
signal no2_x1_38_sig       : bit;
signal no2_x1_37_sig       : bit;
signal no2_x1_36_sig       : bit;
signal no2_x1_35_sig       : bit;
signal no2_x1_34_sig       : bit;
signal no2_x1_33_sig       : bit;
signal no2_x1_32_sig       : bit;
signal no2_x1_31_sig       : bit;
signal no2_x1_30_sig       : bit;
signal no2_x1_2_sig        : bit;
signal no2_x1_29_sig       : bit;
signal no2_x1_28_sig       : bit;
signal no2_x1_27_sig       : bit;
signal no2_x1_26_sig       : bit;
signal no2_x1_25_sig       : bit;
signal no2_x1_24_sig       : bit;
signal no2_x1_23_sig       : bit;
signal no2_x1_22_sig       : bit;
signal no2_x1_21_sig       : bit;
signal no2_x1_20_sig       : bit;
signal no2_x1_19_sig       : bit;
signal no2_x1_18_sig       : bit;
signal no2_x1_17_sig       : bit;
signal no2_x1_16_sig       : bit;
signal no2_x1_15_sig       : bit;
signal no2_x1_14_sig       : bit;
signal no2_x1_13_sig       : bit;
signal no2_x1_12_sig       : bit;
signal no2_x1_11_sig       : bit;
signal no2_x1_10_sig       : bit;
signal nmx2_x1_sig         : bit;
signal nmx2_x1_9_sig       : bit;
signal nmx2_x1_8_sig       : bit;
signal nmx2_x1_7_sig       : bit;
signal nmx2_x1_6_sig       : bit;
signal nmx2_x1_5_sig       : bit;
signal nmx2_x1_4_sig       : bit;
signal nmx2_x1_3_sig       : bit;
signal nmx2_x1_2_sig       : bit;
signal nmx2_x1_20_sig      : bit;
signal nmx2_x1_19_sig      : bit;
signal nmx2_x1_18_sig      : bit;
signal nmx2_x1_17_sig      : bit;
signal nmx2_x1_16_sig      : bit;
signal nmx2_x1_15_sig      : bit;
signal nmx2_x1_14_sig      : bit;
signal nmx2_x1_13_sig      : bit;
signal nmx2_x1_12_sig      : bit;
signal nmx2_x1_11_sig      : bit;
signal nmx2_x1_10_sig      : bit;
signal na3_x1_sig          : bit;
signal na3_x1_7_sig        : bit;
signal na3_x1_6_sig        : bit;
signal na3_x1_5_sig        : bit;
signal na3_x1_4_sig        : bit;
signal na3_x1_3_sig        : bit;
signal na3_x1_2_sig        : bit;
signal na2_x1_sig          : bit;
signal na2_x1_9_sig        : bit;
signal na2_x1_8_sig        : bit;
signal na2_x1_7_sig        : bit;
signal na2_x1_6_sig        : bit;
signal na2_x1_60_sig       : bit;
signal na2_x1_5_sig        : bit;
signal na2_x1_59_sig       : bit;
signal na2_x1_58_sig       : bit;
signal na2_x1_57_sig       : bit;
signal na2_x1_56_sig       : bit;
signal na2_x1_55_sig       : bit;
signal na2_x1_54_sig       : bit;
signal na2_x1_53_sig       : bit;
signal na2_x1_52_sig       : bit;
signal na2_x1_51_sig       : bit;
signal na2_x1_50_sig       : bit;
signal na2_x1_4_sig        : bit;
signal na2_x1_49_sig       : bit;
signal na2_x1_48_sig       : bit;
signal na2_x1_47_sig       : bit;
signal na2_x1_46_sig       : bit;
signal na2_x1_45_sig       : bit;
signal na2_x1_44_sig       : bit;
signal na2_x1_43_sig       : bit;
signal na2_x1_42_sig       : bit;
signal na2_x1_41_sig       : bit;
signal na2_x1_40_sig       : bit;
signal na2_x1_3_sig        : bit;
signal na2_x1_39_sig       : bit;
signal na2_x1_38_sig       : bit;
signal na2_x1_37_sig       : bit;
signal na2_x1_36_sig       : bit;
signal na2_x1_35_sig       : bit;
signal na2_x1_34_sig       : bit;
signal na2_x1_33_sig       : bit;
signal na2_x1_32_sig       : bit;
signal na2_x1_31_sig       : bit;
signal na2_x1_30_sig       : bit;
signal na2_x1_2_sig        : bit;
signal na2_x1_29_sig       : bit;
signal na2_x1_28_sig       : bit;
signal na2_x1_27_sig       : bit;
signal na2_x1_26_sig       : bit;
signal na2_x1_25_sig       : bit;
signal na2_x1_24_sig       : bit;
signal na2_x1_23_sig       : bit;
signal na2_x1_22_sig       : bit;
signal na2_x1_21_sig       : bit;
signal na2_x1_20_sig       : bit;
signal na2_x1_19_sig       : bit;
signal na2_x1_18_sig       : bit;
signal na2_x1_17_sig       : bit;
signal na2_x1_16_sig       : bit;
signal na2_x1_15_sig       : bit;
signal na2_x1_14_sig       : bit;
signal na2_x1_13_sig       : bit;
signal na2_x1_12_sig       : bit;
signal na2_x1_11_sig       : bit;
signal na2_x1_10_sig       : bit;
signal mbk_buf_not_n_readb : bit;
signal inv_x2_sig          : bit;
signal inv_x2_9_sig        : bit;
signal inv_x2_8_sig        : bit;
signal inv_x2_7_sig        : bit;
signal inv_x2_6_sig        : bit;
signal inv_x2_5_sig        : bit;
signal inv_x2_4_sig        : bit;
signal inv_x2_3_sig        : bit;
signal inv_x2_34_sig       : bit;
signal inv_x2_33_sig       : bit;
signal inv_x2_32_sig       : bit;
signal inv_x2_31_sig       : bit;
signal inv_x2_30_sig       : bit;
signal inv_x2_2_sig        : bit;
signal inv_x2_29_sig       : bit;
signal inv_x2_28_sig       : bit;
signal inv_x2_27_sig       : bit;
signal inv_x2_26_sig       : bit;
signal inv_x2_25_sig       : bit;
signal inv_x2_24_sig       : bit;
signal inv_x2_23_sig       : bit;
signal inv_x2_22_sig       : bit;
signal inv_x2_21_sig       : bit;
signal inv_x2_20_sig       : bit;
signal inv_x2_19_sig       : bit;
signal inv_x2_18_sig       : bit;
signal inv_x2_17_sig       : bit;
signal inv_x2_16_sig       : bit;
signal inv_x2_15_sig       : bit;
signal inv_x2_14_sig       : bit;
signal inv_x2_13_sig       : bit;
signal inv_x2_12_sig       : bit;
signal inv_x2_11_sig       : bit;
signal inv_x2_10_sig       : bit;
signal aux8                : bit;
signal aux7                : bit;
signal aux5                : bit;
signal aux3                : bit;
signal aux24               : bit;
signal aux2                : bit;
signal aux17               : bit;
signal aux10               : bit;
signal aux1                : bit;
signal ao2o22_x2_sig       : bit;
signal ao2o22_x2_9_sig     : bit;
signal ao2o22_x2_8_sig     : bit;
signal ao2o22_x2_7_sig     : bit;
signal ao2o22_x2_6_sig     : bit;
signal ao2o22_x2_5_sig     : bit;
signal ao2o22_x2_4_sig     : bit;
signal ao2o22_x2_3_sig     : bit;
signal ao2o22_x2_32_sig    : bit;
signal ao2o22_x2_31_sig    : bit;
signal ao2o22_x2_30_sig    : bit;
signal ao2o22_x2_2_sig     : bit;
signal ao2o22_x2_29_sig    : bit;
signal ao2o22_x2_28_sig    : bit;
signal ao2o22_x2_27_sig    : bit;
signal ao2o22_x2_26_sig    : bit;
signal ao2o22_x2_25_sig    : bit;
signal ao2o22_x2_24_sig    : bit;
signal ao2o22_x2_23_sig    : bit;
signal ao2o22_x2_22_sig    : bit;
signal ao2o22_x2_21_sig    : bit;
signal ao2o22_x2_20_sig    : bit;
signal ao2o22_x2_19_sig    : bit;
signal ao2o22_x2_18_sig    : bit;
signal ao2o22_x2_17_sig    : bit;
signal ao2o22_x2_16_sig    : bit;
signal ao2o22_x2_15_sig    : bit;
signal ao2o22_x2_14_sig    : bit;
signal ao2o22_x2_13_sig    : bit;
signal ao2o22_x2_12_sig    : bit;
signal ao2o22_x2_11_sig    : bit;
signal ao2o22_x2_10_sig    : bit;
signal ao22_x2_sig         : bit;
signal ao22_x2_9_sig       : bit;
signal ao22_x2_8_sig       : bit;
signal ao22_x2_7_sig       : bit;
signal ao22_x2_6_sig       : bit;
signal ao22_x2_5_sig       : bit;
signal ao22_x2_4_sig       : bit;
signal ao22_x2_41_sig      : bit;
signal ao22_x2_40_sig      : bit;
signal ao22_x2_3_sig       : bit;
signal ao22_x2_39_sig      : bit;
signal ao22_x2_38_sig      : bit;
signal ao22_x2_37_sig      : bit;
signal ao22_x2_36_sig      : bit;
signal ao22_x2_35_sig      : bit;
signal ao22_x2_34_sig      : bit;
signal ao22_x2_33_sig      : bit;
signal ao22_x2_32_sig      : bit;
signal ao22_x2_31_sig      : bit;
signal ao22_x2_30_sig      : bit;
signal ao22_x2_2_sig       : bit;
signal ao22_x2_29_sig      : bit;
signal ao22_x2_28_sig      : bit;
signal ao22_x2_27_sig      : bit;
signal ao22_x2_26_sig      : bit;
signal ao22_x2_25_sig      : bit;
signal ao22_x2_24_sig      : bit;
signal ao22_x2_23_sig      : bit;
signal ao22_x2_22_sig      : bit;
signal ao22_x2_21_sig      : bit;
signal ao22_x2_20_sig      : bit;
signal ao22_x2_19_sig      : bit;
signal ao22_x2_18_sig      : bit;
signal ao22_x2_17_sig      : bit;
signal ao22_x2_16_sig      : bit;
signal ao22_x2_15_sig      : bit;
signal ao22_x2_14_sig      : bit;
signal ao22_x2_13_sig      : bit;
signal ao22_x2_12_sig      : bit;
signal ao22_x2_11_sig      : bit;
signal ao22_x2_10_sig      : bit;
signal an12_x1_sig         : bit;
signal an12_x1_3_sig       : bit;
signal an12_x1_2_sig       : bit;
signal a3_x2_sig           : bit;
signal a3_x2_2_sig         : bit;
signal a2_x2_sig           : bit;
signal a2_x2_9_sig         : bit;
signal a2_x2_8_sig         : bit;
signal a2_x2_7_sig         : bit;
signal a2_x2_6_sig         : bit;
signal a2_x2_5_sig         : bit;
signal a2_x2_4_sig         : bit;
signal a2_x2_3_sig         : bit;
signal a2_x2_2_sig         : bit;
signal a2_x2_14_sig        : bit;
signal a2_x2_13_sig        : bit;
signal a2_x2_12_sig        : bit;
signal a2_x2_11_sig        : bit;
signal a2_x2_10_sig        : bit;

begin

not_aux9_ins : na2_x1
   port map (
      i0  => n_readb,
      i1  => n_n_regoutb(1),
      nq  => not_aux9,
      vdd => vdd,
      vss => vss
   );

not_aux6_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => n_n_regoutb(1),
      nq  => not_aux6,
      vdd => vdd,
      vss => vss
   );

not_aux2_ins : inv_x2
   port map (
      i   => aux2,
      nq  => not_aux2,
      vdd => vdd,
      vss => vss
   );

not_aux0_ins : no2_x1
   port map (
      i0  => n_n_regouta(1),
      i1  => n_n_regouta(0),
      nq  => not_aux0,
      vdd => vdd,
      vss => vss
   );

not_n_r0_15_ins : inv_x2
   port map (
      i   => n_r0(15),
      nq  => not_n_r0(15),
      vdd => vdd,
      vss => vss
   );

not_n_r0_14_ins : inv_x2
   port map (
      i   => n_r0(14),
      nq  => not_n_r0(14),
      vdd => vdd,
      vss => vss
   );

not_n_r0_13_ins : inv_x2
   port map (
      i   => n_r0(13),
      nq  => not_n_r0(13),
      vdd => vdd,
      vss => vss
   );

not_n_r0_12_ins : inv_x2
   port map (
      i   => n_r0(12),
      nq  => not_n_r0(12),
      vdd => vdd,
      vss => vss
   );

not_n_r0_11_ins : inv_x2
   port map (
      i   => n_r0(11),
      nq  => not_n_r0(11),
      vdd => vdd,
      vss => vss
   );

not_n_r0_10_ins : inv_x2
   port map (
      i   => n_r0(10),
      nq  => not_n_r0(10),
      vdd => vdd,
      vss => vss
   );

not_n_r0_9_ins : inv_x2
   port map (
      i   => n_r0(9),
      nq  => not_n_r0(9),
      vdd => vdd,
      vss => vss
   );

not_n_r0_8_ins : inv_x2
   port map (
      i   => n_r0(8),
      nq  => not_n_r0(8),
      vdd => vdd,
      vss => vss
   );

not_n_r0_7_ins : inv_x2
   port map (
      i   => n_r0(7),
      nq  => not_n_r0(7),
      vdd => vdd,
      vss => vss
   );

not_n_r0_6_ins : inv_x2
   port map (
      i   => n_r0(6),
      nq  => not_n_r0(6),
      vdd => vdd,
      vss => vss
   );

not_n_r0_5_ins : inv_x2
   port map (
      i   => n_r0(5),
      nq  => not_n_r0(5),
      vdd => vdd,
      vss => vss
   );

not_n_r0_4_ins : inv_x2
   port map (
      i   => n_r0(4),
      nq  => not_n_r0(4),
      vdd => vdd,
      vss => vss
   );

not_n_r0_3_ins : inv_x2
   port map (
      i   => n_r0(3),
      nq  => not_n_r0(3),
      vdd => vdd,
      vss => vss
   );

not_n_r0_1_ins : inv_x2
   port map (
      i   => n_r0(1),
      nq  => not_n_r0(1),
      vdd => vdd,
      vss => vss
   );

not_n_r0_0_ins : inv_x2
   port map (
      i   => n_r0(0),
      nq  => not_n_r0(0),
      vdd => vdd,
      vss => vss
   );

not_aux24_ins : inv_x2
   port map (
      i   => aux24,
      nq  => not_aux24,
      vdd => vdd,
      vss => vss
   );

not_n_r1_15_ins : inv_x2
   port map (
      i   => n_r1(15),
      nq  => not_n_r1(15),
      vdd => vdd,
      vss => vss
   );

not_n_r1_14_ins : inv_x2
   port map (
      i   => n_r1(14),
      nq  => not_n_r1(14),
      vdd => vdd,
      vss => vss
   );

not_n_r1_13_ins : inv_x2
   port map (
      i   => n_r1(13),
      nq  => not_n_r1(13),
      vdd => vdd,
      vss => vss
   );

not_n_r1_12_ins : inv_x2
   port map (
      i   => n_r1(12),
      nq  => not_n_r1(12),
      vdd => vdd,
      vss => vss
   );

not_n_r1_11_ins : inv_x2
   port map (
      i   => n_r1(11),
      nq  => not_n_r1(11),
      vdd => vdd,
      vss => vss
   );

not_aux23_ins : no2_x1
   port map (
      i0  => n_regin(10),
      i1  => not_aux18,
      nq  => not_aux23,
      vdd => vdd,
      vss => vss
   );

not_n_r1_10_ins : inv_x2
   port map (
      i   => n_r1(10),
      nq  => not_n_r1(10),
      vdd => vdd,
      vss => vss
   );

not_n_r1_9_ins : inv_x2
   port map (
      i   => n_r1(9),
      nq  => not_n_r1(9),
      vdd => vdd,
      vss => vss
   );

not_aux22_ins : no2_x1
   port map (
      i0  => n_regin(8),
      i1  => not_aux18,
      nq  => not_aux22,
      vdd => vdd,
      vss => vss
   );

not_n_r1_8_ins : inv_x2
   port map (
      i   => n_r1(8),
      nq  => not_n_r1(8),
      vdd => vdd,
      vss => vss
   );

not_n_r1_7_ins : inv_x2
   port map (
      i   => n_r1(7),
      nq  => not_n_r1(7),
      vdd => vdd,
      vss => vss
   );

inv_x2_ins : inv_x2
   port map (
      i   => n_n_regin(1),
      nq  => inv_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux21_ins : a3_x2
   port map (
      i0  => inv_x2_sig,
      i1  => n_write,
      i2  => not_n_regin(6),
      q   => not_aux21,
      vdd => vdd,
      vss => vss
   );

not_n_r1_6_ins : inv_x2
   port map (
      i   => n_r1(6),
      nq  => not_n_r1(6),
      vdd => vdd,
      vss => vss
   );

not_n_r1_5_ins : inv_x2
   port map (
      i   => n_r1(5),
      nq  => not_n_r1(5),
      vdd => vdd,
      vss => vss
   );

not_n_r1_4_ins : inv_x2
   port map (
      i   => n_r1(4),
      nq  => not_n_r1(4),
      vdd => vdd,
      vss => vss
   );

not_n_r1_3_ins : inv_x2
   port map (
      i   => n_r1(3),
      nq  => not_n_r1(3),
      vdd => vdd,
      vss => vss
   );

not_n_r1_2_ins : inv_x2
   port map (
      i   => n_r1(2),
      nq  => not_n_r1(2),
      vdd => vdd,
      vss => vss
   );

not_n_r1_1_ins : inv_x2
   port map (
      i   => n_r1(1),
      nq  => not_n_r1(1),
      vdd => vdd,
      vss => vss
   );

not_n_r1_0_ins : inv_x2
   port map (
      i   => n_r1(0),
      nq  => not_n_r1(0),
      vdd => vdd,
      vss => vss
   );

not_aux19_ins : o2_x2
   port map (
      i0  => not_aux18,
      i1  => not_n_n_regin(0),
      q   => not_aux19,
      vdd => vdd,
      vss => vss
   );

not_aux18_ins : on12_x1
   port map (
      i0  => n_write,
      i1  => n_n_regin(1),
      q   => not_aux18,
      vdd => vdd,
      vss => vss
   );

not_n_r2_15_ins : inv_x2
   port map (
      i   => n_r2(15),
      nq  => not_n_r2(15),
      vdd => vdd,
      vss => vss
   );

not_n_r2_14_ins : inv_x2
   port map (
      i   => n_r2(14),
      nq  => not_n_r2(14),
      vdd => vdd,
      vss => vss
   );

not_n_r2_13_ins : inv_x2
   port map (
      i   => n_r2(13),
      nq  => not_n_r2(13),
      vdd => vdd,
      vss => vss
   );

not_n_r2_12_ins : inv_x2
   port map (
      i   => n_r2(12),
      nq  => not_n_r2(12),
      vdd => vdd,
      vss => vss
   );

not_n_r2_11_ins : inv_x2
   port map (
      i   => n_r2(11),
      nq  => not_n_r2(11),
      vdd => vdd,
      vss => vss
   );

not_n_r2_9_ins : inv_x2
   port map (
      i   => n_r2(9),
      nq  => not_n_r2(9),
      vdd => vdd,
      vss => vss
   );

not_n_r2_8_ins : inv_x2
   port map (
      i   => n_r2(8),
      nq  => not_n_r2(8),
      vdd => vdd,
      vss => vss
   );

not_n_r2_7_ins : inv_x2
   port map (
      i   => n_r2(7),
      nq  => not_n_r2(7),
      vdd => vdd,
      vss => vss
   );

not_n_r2_5_ins : inv_x2
   port map (
      i   => n_r2(5),
      nq  => not_n_r2(5),
      vdd => vdd,
      vss => vss
   );

not_n_r2_4_ins : inv_x2
   port map (
      i   => n_r2(4),
      nq  => not_n_r2(4),
      vdd => vdd,
      vss => vss
   );

not_n_r2_3_ins : inv_x2
   port map (
      i   => n_r2(3),
      nq  => not_n_r2(3),
      vdd => vdd,
      vss => vss
   );

not_n_r2_1_ins : inv_x2
   port map (
      i   => n_r2(1),
      nq  => not_n_r2(1),
      vdd => vdd,
      vss => vss
   );

not_n_r2_0_ins : inv_x2
   port map (
      i   => n_r2(0),
      nq  => not_n_r2(0),
      vdd => vdd,
      vss => vss
   );

not_aux17_ins : inv_x2
   port map (
      i   => aux17,
      nq  => not_aux17,
      vdd => vdd,
      vss => vss
   );

not_n_r3_15_ins : inv_x2
   port map (
      i   => n_r3(15),
      nq  => not_n_r3(15),
      vdd => vdd,
      vss => vss
   );

not_n_r3_13_ins : inv_x2
   port map (
      i   => n_r3(13),
      nq  => not_n_r3(13),
      vdd => vdd,
      vss => vss
   );

not_n_r3_12_ins : inv_x2
   port map (
      i   => n_r3(12),
      nq  => not_n_r3(12),
      vdd => vdd,
      vss => vss
   );

not_n_r3_11_ins : inv_x2
   port map (
      i   => n_r3(11),
      nq  => not_n_r3(11),
      vdd => vdd,
      vss => vss
   );

not_aux16_ins : no2_x1
   port map (
      i0  => n_regin(10),
      i1  => not_aux11,
      nq  => not_aux16,
      vdd => vdd,
      vss => vss
   );

not_n_r3_10_ins : inv_x2
   port map (
      i   => n_r3(10),
      nq  => not_n_r3(10),
      vdd => vdd,
      vss => vss
   );

not_aux15_ins : no2_x1
   port map (
      i0  => n_regin(8),
      i1  => not_aux11,
      nq  => not_aux15,
      vdd => vdd,
      vss => vss
   );

not_n_r3_8_ins : inv_x2
   port map (
      i   => n_r3(8),
      nq  => not_n_r3(8),
      vdd => vdd,
      vss => vss
   );

not_n_r3_7_ins : inv_x2
   port map (
      i   => n_r3(7),
      nq  => not_n_r3(7),
      vdd => vdd,
      vss => vss
   );

not_aux14_ins : a3_x2
   port map (
      i0  => n_n_regin(1),
      i1  => n_write,
      i2  => not_n_regin(6),
      q   => not_aux14,
      vdd => vdd,
      vss => vss
   );

not_n_r3_3_ins : inv_x2
   port map (
      i   => n_r3(3),
      nq  => not_n_r3(3),
      vdd => vdd,
      vss => vss
   );

not_n_r3_2_ins : inv_x2
   port map (
      i   => n_r3(2),
      nq  => not_n_r3(2),
      vdd => vdd,
      vss => vss
   );

not_aux12_ins : o2_x2
   port map (
      i0  => not_aux11,
      i1  => not_n_n_regin(0),
      q   => not_aux12,
      vdd => vdd,
      vss => vss
   );

not_aux11_ins : na2_x1
   port map (
      i0  => n_n_regin(1),
      i1  => n_write,
      nq  => not_aux11,
      vdd => vdd,
      vss => vss
   );

not_n_readb_ins : inv_x8
   port map (
      i   => n_readb,
      nq  => not_n_readb,
      vdd => vdd,
      vss => vss
   );

not_n_reada_ins : inv_x8
   port map (
      i   => n_reada,
      nq  => not_n_reada,
      vdd => vdd,
      vss => vss
   );

not_n_n_regoutb_1_ins : inv_x2
   port map (
      i   => n_n_regoutb(1),
      nq  => not_n_n_regoutb(1),
      vdd => vdd,
      vss => vss
   );

not_n_n_regoutb_0_ins : inv_x2
   port map (
      i   => n_n_regoutb(0),
      nq  => not_n_n_regoutb(0),
      vdd => vdd,
      vss => vss
   );

not_n_n_regouta_1_ins : inv_x2
   port map (
      i   => n_n_regouta(1),
      nq  => not_n_n_regouta(1),
      vdd => vdd,
      vss => vss
   );

not_n_n_regouta_0_ins : inv_x2
   port map (
      i   => n_n_regouta(0),
      nq  => not_n_n_regouta(0),
      vdd => vdd,
      vss => vss
   );

not_n_n_regin_0_ins : inv_x2
   port map (
      i   => n_n_regin(0),
      nq  => not_n_n_regin(0),
      vdd => vdd,
      vss => vss
   );

not_n_regin_6_ins : inv_x2
   port map (
      i   => n_regin(6),
      nq  => not_n_regin(6),
      vdd => vdd,
      vss => vss
   );

aux24_ins : no2_x1
   port map (
      i0  => n_n_regin(0),
      i1  => not_aux18,
      nq  => aux24,
      vdd => vdd,
      vss => vss
   );

aux17_ins : no2_x1
   port map (
      i0  => n_n_regin(0),
      i1  => not_aux11,
      nq  => aux17,
      vdd => vdd,
      vss => vss
   );

aux10_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => not_n_readb,
      nq  => aux10,
      vdd => vdd,
      vss => vss
   );

aux8_ins : a2_x2
   port map (
      i0  => n_readb,
      i1  => n_n_regoutb(0),
      q   => aux8,
      vdd => vdd,
      vss => vss
   );

aux7_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => not_n_readb,
      nq  => aux7,
      vdd => vdd,
      vss => vss
   );

aux5_ins : no3_x1
   port map (
      i0  => not_n_n_regouta(1),
      i1  => n_n_regouta(0),
      i2  => not_n_reada,
      nq  => aux5,
      vdd => vdd,
      vss => vss
   );

aux3_ins : no2_x1
   port map (
      i0  => n_n_regouta(1),
      i1  => not_n_reada,
      nq  => aux3,
      vdd => vdd,
      vss => vss
   );

aux2_ins : a2_x2
   port map (
      i0  => n_reada,
      i1  => n_n_regouta(0),
      q   => aux2,
      vdd => vdd,
      vss => vss
   );

aux1_ins : no2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_reada,
      nq  => aux1,
      vdd => vdd,
      vss => vss
   );

inv_x2_2_ins : inv_x2
   port map (
      i   => not_aux12,
      nq  => inv_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_ins : ao2o22_x2
   port map (
      i0  => inv_x2_2_sig,
      i1  => n_r3(0),
      i2  => not_aux12,
      i3  => n_regin(0),
      q   => ao2o22_x2_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_0_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_sig,
      q   => n_r3(0),
      vdd => vdd,
      vss => vss
   );

inv_x2_3_ins : inv_x2
   port map (
      i   => not_aux12,
      nq  => inv_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_2_ins : ao2o22_x2
   port map (
      i0  => inv_x2_3_sig,
      i1  => n_r3(1),
      i2  => not_aux12,
      i3  => n_regin(1),
      q   => ao2o22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_1_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_2_sig,
      q   => n_r3(1),
      vdd => vdd,
      vss => vss
   );

inv_x2_4_ins : inv_x2
   port map (
      i   => n_regin(2),
      nq  => inv_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_ins : nmx2_x1
   port map (
      cmd => not_aux12,
      i0  => inv_x2_4_sig,
      i1  => not_n_r3(2),
      nq  => nmx2_x1_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_2_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_sig,
      q   => n_r3(2),
      vdd => vdd,
      vss => vss
   );

inv_x2_5_ins : inv_x2
   port map (
      i   => n_regin(3),
      nq  => inv_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_2_ins : nmx2_x1
   port map (
      cmd => not_aux12,
      i0  => inv_x2_5_sig,
      i1  => not_n_r3(3),
      nq  => nmx2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_3_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_2_sig,
      q   => n_r3(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_6_ins : inv_x2
   port map (
      i   => not_aux12,
      nq  => inv_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_3_ins : ao2o22_x2
   port map (
      i0  => inv_x2_6_sig,
      i1  => n_r3(4),
      i2  => not_aux12,
      i3  => n_regin(4),
      q   => ao2o22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_4_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_3_sig,
      q   => n_r3(4),
      vdd => vdd,
      vss => vss
   );

inv_x2_7_ins : inv_x2
   port map (
      i   => not_aux12,
      nq  => inv_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_4_ins : ao2o22_x2
   port map (
      i0  => inv_x2_7_sig,
      i1  => n_r3(5),
      i2  => not_aux12,
      i3  => n_regin(5),
      q   => ao2o22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_5_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_4_sig,
      q   => n_r3(5),
      vdd => vdd,
      vss => vss
   );

inv_x2_8_ins : inv_x2
   port map (
      i   => n_r3(6),
      nq  => inv_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_ins : noa2a22_x1
   port map (
      i0  => not_aux12,
      i1  => inv_x2_8_sig,
      i2  => not_aux14,
      i3  => n_n_regin(0),
      nq  => noa2a22_x1_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_6_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa2a22_x1_sig,
      q   => n_r3(6),
      vdd => vdd,
      vss => vss
   );

inv_x2_9_ins : inv_x2
   port map (
      i   => n_regin(7),
      nq  => inv_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_3_ins : nmx2_x1
   port map (
      cmd => not_aux12,
      i0  => inv_x2_9_sig,
      i1  => not_n_r3(7),
      nq  => nmx2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_7_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_3_sig,
      q   => n_r3(7),
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_2_ins : noa2a22_x1
   port map (
      i0  => not_aux12,
      i1  => not_n_r3(8),
      i2  => not_aux15,
      i3  => n_n_regin(0),
      nq  => noa2a22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_8_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa2a22_x1_2_sig,
      q   => n_r3(8),
      vdd => vdd,
      vss => vss
   );

inv_x2_10_ins : inv_x2
   port map (
      i   => not_aux12,
      nq  => inv_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_5_ins : ao2o22_x2
   port map (
      i0  => inv_x2_10_sig,
      i1  => n_r3(9),
      i2  => not_aux12,
      i3  => n_regin(9),
      q   => ao2o22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_9_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_5_sig,
      q   => n_r3(9),
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_3_ins : noa2a22_x1
   port map (
      i0  => not_aux12,
      i1  => not_n_r3(10),
      i2  => not_aux16,
      i3  => n_n_regin(0),
      nq  => noa2a22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_10_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa2a22_x1_3_sig,
      q   => n_r3(10),
      vdd => vdd,
      vss => vss
   );

inv_x2_11_ins : inv_x2
   port map (
      i   => n_regin(11),
      nq  => inv_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_4_ins : nmx2_x1
   port map (
      cmd => not_aux12,
      i0  => inv_x2_11_sig,
      i1  => not_n_r3(11),
      nq  => nmx2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_11_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_4_sig,
      q   => n_r3(11),
      vdd => vdd,
      vss => vss
   );

inv_x2_12_ins : inv_x2
   port map (
      i   => n_regin(12),
      nq  => inv_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_5_ins : nmx2_x1
   port map (
      cmd => not_aux12,
      i0  => inv_x2_12_sig,
      i1  => not_n_r3(12),
      nq  => nmx2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_12_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_5_sig,
      q   => n_r3(12),
      vdd => vdd,
      vss => vss
   );

inv_x2_13_ins : inv_x2
   port map (
      i   => n_regin(13),
      nq  => inv_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_6_ins : nmx2_x1
   port map (
      cmd => not_aux12,
      i0  => inv_x2_13_sig,
      i1  => not_n_r3(13),
      nq  => nmx2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_13_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_6_sig,
      q   => n_r3(13),
      vdd => vdd,
      vss => vss
   );

inv_x2_14_ins : inv_x2
   port map (
      i   => not_aux12,
      nq  => inv_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_6_ins : ao2o22_x2
   port map (
      i0  => inv_x2_14_sig,
      i1  => n_r3(14),
      i2  => not_aux12,
      i3  => n_regin(14),
      q   => ao2o22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_14_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_6_sig,
      q   => n_r3(14),
      vdd => vdd,
      vss => vss
   );

inv_x2_15_ins : inv_x2
   port map (
      i   => n_regin(15),
      nq  => inv_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_7_ins : nmx2_x1
   port map (
      cmd => not_aux12,
      i0  => inv_x2_15_sig,
      i1  => not_n_r3(15),
      nq  => nmx2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

n_r3_15_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_7_sig,
      q   => n_r3(15),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_7_ins : ao2o22_x2
   port map (
      i0  => n_regin(0),
      i1  => not_aux17,
      i2  => n_r2(0),
      i3  => aux17,
      q   => ao2o22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_0_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_7_sig,
      q   => n_r2(0),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_8_ins : ao2o22_x2
   port map (
      i0  => n_regin(1),
      i1  => not_aux17,
      i2  => n_r2(1),
      i3  => aux17,
      q   => ao2o22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_1_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_8_sig,
      q   => n_r2(1),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_9_ins : ao2o22_x2
   port map (
      i0  => n_regin(2),
      i1  => not_aux17,
      i2  => n_r2(2),
      i3  => aux17,
      q   => ao2o22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_2_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_9_sig,
      q   => n_r2(2),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_10_ins : ao2o22_x2
   port map (
      i0  => n_regin(3),
      i1  => not_aux17,
      i2  => n_r2(3),
      i3  => aux17,
      q   => ao2o22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_3_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_10_sig,
      q   => n_r2(3),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_11_ins : ao2o22_x2
   port map (
      i0  => n_regin(4),
      i1  => not_aux17,
      i2  => n_r2(4),
      i3  => aux17,
      q   => ao2o22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_4_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_11_sig,
      q   => n_r2(4),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_12_ins : ao2o22_x2
   port map (
      i0  => n_regin(5),
      i1  => not_aux17,
      i2  => n_r2(5),
      i3  => aux17,
      q   => ao2o22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_5_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_12_sig,
      q   => n_r2(5),
      vdd => vdd,
      vss => vss
   );

na2_x1_ins : na2_x1
   port map (
      i0  => not_aux14,
      i1  => not_n_n_regin(0),
      nq  => na2_x1_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_ins : ao22_x2
   port map (
      i0  => aux17,
      i1  => n_r2(6),
      i2  => na2_x1_sig,
      q   => ao22_x2_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_6_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao22_x2_sig,
      q   => n_r2(6),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_13_ins : ao2o22_x2
   port map (
      i0  => n_regin(7),
      i1  => not_aux17,
      i2  => n_r2(7),
      i3  => aux17,
      q   => ao2o22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_7_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_13_sig,
      q   => n_r2(7),
      vdd => vdd,
      vss => vss
   );

na2_x1_2_ins : na2_x1
   port map (
      i0  => not_aux15,
      i1  => not_n_n_regin(0),
      nq  => na2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_2_ins : ao22_x2
   port map (
      i0  => aux17,
      i1  => n_r2(8),
      i2  => na2_x1_2_sig,
      q   => ao22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_8_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao22_x2_2_sig,
      q   => n_r2(8),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_14_ins : ao2o22_x2
   port map (
      i0  => n_regin(9),
      i1  => not_aux17,
      i2  => n_r2(9),
      i3  => aux17,
      q   => ao2o22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_9_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_14_sig,
      q   => n_r2(9),
      vdd => vdd,
      vss => vss
   );

na2_x1_3_ins : na2_x1
   port map (
      i0  => not_aux16,
      i1  => not_n_n_regin(0),
      nq  => na2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_3_ins : ao22_x2
   port map (
      i0  => aux17,
      i1  => n_r2(10),
      i2  => na2_x1_3_sig,
      q   => ao22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_10_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao22_x2_3_sig,
      q   => n_r2(10),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_15_ins : ao2o22_x2
   port map (
      i0  => n_regin(11),
      i1  => not_aux17,
      i2  => n_r2(11),
      i3  => aux17,
      q   => ao2o22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_11_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_15_sig,
      q   => n_r2(11),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_16_ins : ao2o22_x2
   port map (
      i0  => n_regin(12),
      i1  => not_aux17,
      i2  => n_r2(12),
      i3  => aux17,
      q   => ao2o22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_12_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_16_sig,
      q   => n_r2(12),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_17_ins : ao2o22_x2
   port map (
      i0  => n_regin(13),
      i1  => not_aux17,
      i2  => n_r2(13),
      i3  => aux17,
      q   => ao2o22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_13_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_17_sig,
      q   => n_r2(13),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_18_ins : ao2o22_x2
   port map (
      i0  => n_regin(14),
      i1  => not_aux17,
      i2  => n_r2(14),
      i3  => aux17,
      q   => ao2o22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_14_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_18_sig,
      q   => n_r2(14),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_19_ins : ao2o22_x2
   port map (
      i0  => n_regin(15),
      i1  => not_aux17,
      i2  => n_r2(15),
      i3  => aux17,
      q   => ao2o22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

n_r2_15_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_19_sig,
      q   => n_r2(15),
      vdd => vdd,
      vss => vss
   );

inv_x2_16_ins : inv_x2
   port map (
      i   => n_regin(0),
      nq  => inv_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_8_ins : nmx2_x1
   port map (
      cmd => not_aux19,
      i0  => inv_x2_16_sig,
      i1  => not_n_r1(0),
      nq  => nmx2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_0_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_8_sig,
      q   => n_r1(0),
      vdd => vdd,
      vss => vss
   );

inv_x2_17_ins : inv_x2
   port map (
      i   => n_regin(1),
      nq  => inv_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_9_ins : nmx2_x1
   port map (
      cmd => not_aux19,
      i0  => inv_x2_17_sig,
      i1  => not_n_r1(1),
      nq  => nmx2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_1_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_9_sig,
      q   => n_r1(1),
      vdd => vdd,
      vss => vss
   );

inv_x2_18_ins : inv_x2
   port map (
      i   => n_regin(2),
      nq  => inv_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_10_ins : nmx2_x1
   port map (
      cmd => not_aux19,
      i0  => inv_x2_18_sig,
      i1  => not_n_r1(2),
      nq  => nmx2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_2_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_10_sig,
      q   => n_r1(2),
      vdd => vdd,
      vss => vss
   );

inv_x2_19_ins : inv_x2
   port map (
      i   => n_regin(3),
      nq  => inv_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_11_ins : nmx2_x1
   port map (
      cmd => not_aux19,
      i0  => inv_x2_19_sig,
      i1  => not_n_r1(3),
      nq  => nmx2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_3_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_11_sig,
      q   => n_r1(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_20_ins : inv_x2
   port map (
      i   => n_regin(4),
      nq  => inv_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_12_ins : nmx2_x1
   port map (
      cmd => not_aux19,
      i0  => inv_x2_20_sig,
      i1  => not_n_r1(4),
      nq  => nmx2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_4_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_12_sig,
      q   => n_r1(4),
      vdd => vdd,
      vss => vss
   );

inv_x2_21_ins : inv_x2
   port map (
      i   => n_regin(5),
      nq  => inv_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_13_ins : nmx2_x1
   port map (
      cmd => not_aux19,
      i0  => inv_x2_21_sig,
      i1  => not_n_r1(5),
      nq  => nmx2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_5_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_13_sig,
      q   => n_r1(5),
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_4_ins : noa2a22_x1
   port map (
      i0  => not_aux19,
      i1  => not_n_r1(6),
      i2  => not_aux21,
      i3  => n_n_regin(0),
      nq  => noa2a22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_6_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa2a22_x1_4_sig,
      q   => n_r1(6),
      vdd => vdd,
      vss => vss
   );

inv_x2_22_ins : inv_x2
   port map (
      i   => n_regin(7),
      nq  => inv_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_14_ins : nmx2_x1
   port map (
      cmd => not_aux19,
      i0  => inv_x2_22_sig,
      i1  => not_n_r1(7),
      nq  => nmx2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_7_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_14_sig,
      q   => n_r1(7),
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_5_ins : noa2a22_x1
   port map (
      i0  => not_aux19,
      i1  => not_n_r1(8),
      i2  => not_aux22,
      i3  => n_n_regin(0),
      nq  => noa2a22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_8_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa2a22_x1_5_sig,
      q   => n_r1(8),
      vdd => vdd,
      vss => vss
   );

inv_x2_23_ins : inv_x2
   port map (
      i   => n_regin(9),
      nq  => inv_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_15_ins : nmx2_x1
   port map (
      cmd => not_aux19,
      i0  => inv_x2_23_sig,
      i1  => not_n_r1(9),
      nq  => nmx2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_9_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_15_sig,
      q   => n_r1(9),
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_6_ins : noa2a22_x1
   port map (
      i0  => not_aux19,
      i1  => not_n_r1(10),
      i2  => not_aux23,
      i3  => n_n_regin(0),
      nq  => noa2a22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_10_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa2a22_x1_6_sig,
      q   => n_r1(10),
      vdd => vdd,
      vss => vss
   );

inv_x2_24_ins : inv_x2
   port map (
      i   => n_regin(11),
      nq  => inv_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_16_ins : nmx2_x1
   port map (
      cmd => not_aux19,
      i0  => inv_x2_24_sig,
      i1  => not_n_r1(11),
      nq  => nmx2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_11_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_16_sig,
      q   => n_r1(11),
      vdd => vdd,
      vss => vss
   );

inv_x2_25_ins : inv_x2
   port map (
      i   => n_regin(12),
      nq  => inv_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_17_ins : nmx2_x1
   port map (
      cmd => not_aux19,
      i0  => inv_x2_25_sig,
      i1  => not_n_r1(12),
      nq  => nmx2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_12_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_17_sig,
      q   => n_r1(12),
      vdd => vdd,
      vss => vss
   );

inv_x2_26_ins : inv_x2
   port map (
      i   => n_regin(13),
      nq  => inv_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_18_ins : nmx2_x1
   port map (
      cmd => not_aux19,
      i0  => inv_x2_26_sig,
      i1  => not_n_r1(13),
      nq  => nmx2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_13_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_18_sig,
      q   => n_r1(13),
      vdd => vdd,
      vss => vss
   );

inv_x2_27_ins : inv_x2
   port map (
      i   => n_regin(14),
      nq  => inv_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_19_ins : nmx2_x1
   port map (
      cmd => not_aux19,
      i0  => inv_x2_27_sig,
      i1  => not_n_r1(14),
      nq  => nmx2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_14_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_19_sig,
      q   => n_r1(14),
      vdd => vdd,
      vss => vss
   );

inv_x2_28_ins : inv_x2
   port map (
      i   => n_regin(15),
      nq  => inv_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_20_ins : nmx2_x1
   port map (
      cmd => not_aux19,
      i0  => inv_x2_28_sig,
      i1  => not_n_r1(15),
      nq  => nmx2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

n_r1_15_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nmx2_x1_20_sig,
      q   => n_r1(15),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_20_ins : ao2o22_x2
   port map (
      i0  => n_regin(0),
      i1  => not_aux24,
      i2  => n_r0(0),
      i3  => aux24,
      q   => ao2o22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_0_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_20_sig,
      q   => n_r0(0),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_21_ins : ao2o22_x2
   port map (
      i0  => n_regin(1),
      i1  => not_aux24,
      i2  => n_r0(1),
      i3  => aux24,
      q   => ao2o22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_1_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_21_sig,
      q   => n_r0(1),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_22_ins : ao2o22_x2
   port map (
      i0  => n_regin(2),
      i1  => not_aux24,
      i2  => n_r0(2),
      i3  => aux24,
      q   => ao2o22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_2_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_22_sig,
      q   => n_r0(2),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_23_ins : ao2o22_x2
   port map (
      i0  => n_regin(3),
      i1  => not_aux24,
      i2  => n_r0(3),
      i3  => aux24,
      q   => ao2o22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_3_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_23_sig,
      q   => n_r0(3),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_24_ins : ao2o22_x2
   port map (
      i0  => n_regin(4),
      i1  => not_aux24,
      i2  => n_r0(4),
      i3  => aux24,
      q   => ao2o22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_4_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_24_sig,
      q   => n_r0(4),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_25_ins : ao2o22_x2
   port map (
      i0  => n_regin(5),
      i1  => not_aux24,
      i2  => n_r0(5),
      i3  => aux24,
      q   => ao2o22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_5_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_25_sig,
      q   => n_r0(5),
      vdd => vdd,
      vss => vss
   );

na2_x1_4_ins : na2_x1
   port map (
      i0  => not_aux21,
      i1  => not_n_n_regin(0),
      nq  => na2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_4_ins : ao22_x2
   port map (
      i0  => aux24,
      i1  => n_r0(6),
      i2  => na2_x1_4_sig,
      q   => ao22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_6_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao22_x2_4_sig,
      q   => n_r0(6),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_26_ins : ao2o22_x2
   port map (
      i0  => n_regin(7),
      i1  => not_aux24,
      i2  => n_r0(7),
      i3  => aux24,
      q   => ao2o22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_7_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_26_sig,
      q   => n_r0(7),
      vdd => vdd,
      vss => vss
   );

na2_x1_5_ins : na2_x1
   port map (
      i0  => not_aux22,
      i1  => not_n_n_regin(0),
      nq  => na2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_5_ins : ao22_x2
   port map (
      i0  => aux24,
      i1  => n_r0(8),
      i2  => na2_x1_5_sig,
      q   => ao22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_8_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao22_x2_5_sig,
      q   => n_r0(8),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_27_ins : ao2o22_x2
   port map (
      i0  => n_regin(9),
      i1  => not_aux24,
      i2  => n_r0(9),
      i3  => aux24,
      q   => ao2o22_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_9_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_27_sig,
      q   => n_r0(9),
      vdd => vdd,
      vss => vss
   );

na2_x1_6_ins : na2_x1
   port map (
      i0  => not_aux23,
      i1  => not_n_n_regin(0),
      nq  => na2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_6_ins : ao22_x2
   port map (
      i0  => aux24,
      i1  => n_r0(10),
      i2  => na2_x1_6_sig,
      q   => ao22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_10_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao22_x2_6_sig,
      q   => n_r0(10),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_28_ins : ao2o22_x2
   port map (
      i0  => n_regin(11),
      i1  => not_aux24,
      i2  => n_r0(11),
      i3  => aux24,
      q   => ao2o22_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_11_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_28_sig,
      q   => n_r0(11),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_29_ins : ao2o22_x2
   port map (
      i0  => n_regin(12),
      i1  => not_aux24,
      i2  => n_r0(12),
      i3  => aux24,
      q   => ao2o22_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_12_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_29_sig,
      q   => n_r0(12),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_30_ins : ao2o22_x2
   port map (
      i0  => n_regin(13),
      i1  => not_aux24,
      i2  => n_r0(13),
      i3  => aux24,
      q   => ao2o22_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_13_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_30_sig,
      q   => n_r0(13),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_31_ins : ao2o22_x2
   port map (
      i0  => n_regin(14),
      i1  => not_aux24,
      i2  => n_r0(14),
      i3  => aux24,
      q   => ao2o22_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_14_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_31_sig,
      q   => n_r0(14),
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_32_ins : ao2o22_x2
   port map (
      i0  => n_regin(15),
      i1  => not_aux24,
      i2  => n_r0(15),
      i3  => aux24,
      q   => ao2o22_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

n_r0_15_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => ao2o22_x2_32_sig,
      q   => n_r0(15),
      vdd => vdd,
      vss => vss
   );

oa22_x2_ins : oa22_x2
   port map (
      i0  => not_n_r0(0),
      i1  => not_aux0,
      i2  => not_n_reada,
      q   => oa22_x2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_ins : no2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r2(0),
      nq  => no2_x1_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_7_ins : ao22_x2
   port map (
      i0  => n_r1(0),
      i1  => aux1,
      i2  => not_n_n_regouta(1),
      q   => ao22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_ins : no3_x1
   port map (
      i0  => n_r3(0),
      i1  => ao22_x2_7_sig,
      i2  => no2_x1_sig,
      nq  => no3_x1_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_ins : a2_x2
   port map (
      i0  => not_n_n_regouta(1),
      i1  => not_n_r1(0),
      q   => a2_x2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_8_ins : ao22_x2
   port map (
      i0  => not_n_r0(0),
      i1  => n_n_regouta(0),
      i2  => a2_x2_sig,
      q   => ao22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_2_ins : a2_x2
   port map (
      i0  => not_n_n_regouta(0),
      i1  => not_n_r2(0),
      q   => a2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_9_ins : ao22_x2
   port map (
      i0  => not_n_r0(0),
      i1  => n_n_regouta(1),
      i2  => a2_x2_2_sig,
      q   => ao22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_0_ins : no4_x1
   port map (
      i0  => ao22_x2_9_sig,
      i1  => ao22_x2_8_sig,
      i2  => no3_x1_sig,
      i3  => oa22_x2_sig,
      nq  => n_regouta(0),
      vdd => vdd,
      vss => vss
   );

oa22_x2_2_ins : oa22_x2
   port map (
      i0  => not_n_r0(1),
      i1  => not_aux0,
      i2  => not_n_reada,
      q   => oa22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_2_ins : no2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r2(1),
      nq  => no2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_10_ins : ao22_x2
   port map (
      i0  => n_r1(1),
      i1  => aux1,
      i2  => not_n_n_regouta(1),
      q   => ao22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_2_ins : no3_x1
   port map (
      i0  => n_r3(1),
      i1  => ao22_x2_10_sig,
      i2  => no2_x1_2_sig,
      nq  => no3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_3_ins : a2_x2
   port map (
      i0  => not_n_n_regouta(1),
      i1  => not_n_r1(1),
      q   => a2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_11_ins : ao22_x2
   port map (
      i0  => not_n_r0(1),
      i1  => n_n_regouta(0),
      i2  => a2_x2_3_sig,
      q   => ao22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_4_ins : a2_x2
   port map (
      i0  => not_n_n_regouta(0),
      i1  => not_n_r2(1),
      q   => a2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_12_ins : ao22_x2
   port map (
      i0  => not_n_r0(1),
      i1  => n_n_regouta(1),
      i2  => a2_x2_4_sig,
      q   => ao22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_1_ins : no4_x1
   port map (
      i0  => ao22_x2_12_sig,
      i1  => ao22_x2_11_sig,
      i2  => no3_x1_2_sig,
      i3  => oa22_x2_2_sig,
      nq  => n_regouta(1),
      vdd => vdd,
      vss => vss
   );

an12_x1_ins : an12_x1
   port map (
      i0  => n_r0(2),
      i1  => not_n_n_regouta(1),
      q   => an12_x1_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_13_ins : ao22_x2
   port map (
      i0  => not_n_r1(2),
      i1  => not_n_n_regouta(0),
      i2  => an12_x1_sig,
      q   => ao22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_3_ins : no2_x1
   port map (
      i0  => not_n_n_regouta(0),
      i1  => not_n_r3(2),
      nq  => no2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_14_ins : ao22_x2
   port map (
      i0  => n_r0(2),
      i1  => aux2,
      i2  => not_n_n_regouta(1),
      q   => ao22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_3_ins : no3_x1
   port map (
      i0  => n_r2(2),
      i1  => ao22_x2_14_sig,
      i2  => no2_x1_3_sig,
      nq  => no3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_4_ins : no2_x1
   port map (
      i0  => n_n_regouta(1),
      i1  => not_n_n_regouta(0),
      nq  => no2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_3_ins : oa22_x2
   port map (
      i0  => not_n_r1(2),
      i1  => no2_x1_4_sig,
      i2  => not_n_reada,
      q   => oa22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_5_ins : a2_x2
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r3(2),
      q   => a2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_15_ins : ao22_x2
   port map (
      i0  => not_n_r1(2),
      i1  => n_n_regouta(1),
      i2  => a2_x2_5_sig,
      q   => ao22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_2_ins : no4_x1
   port map (
      i0  => ao22_x2_15_sig,
      i1  => oa22_x2_3_sig,
      i2  => no3_x1_3_sig,
      i3  => ao22_x2_13_sig,
      nq  => n_regouta(2),
      vdd => vdd,
      vss => vss
   );

o2_x2_ins : o2_x2
   port map (
      i0  => not_aux2,
      i1  => not_n_r3(3),
      q   => o2_x2_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_4_ins : oa22_x2
   port map (
      i0  => not_n_r1(3),
      i1  => not_n_n_regouta(1),
      i2  => o2_x2_sig,
      q   => oa22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_7_ins : na2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r1(3),
      nq  => na2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_8_ins : na2_x1
   port map (
      i0  => not_n_n_regouta(0),
      i1  => not_n_r0(3),
      nq  => na2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_ins : na3_x1
   port map (
      i0  => na2_x1_8_sig,
      i1  => aux3,
      i2  => na2_x1_7_sig,
      nq  => na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_9_ins : na2_x1
   port map (
      i0  => n_r2(3),
      i1  => aux5,
      nq  => na2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_3_ins : na3_x1
   port map (
      i0  => na2_x1_9_sig,
      i1  => na3_x1_sig,
      i2  => oa22_x2_4_sig,
      nq  => n_regouta(3),
      vdd => vdd,
      vss => vss
   );

oa22_x2_5_ins : oa22_x2
   port map (
      i0  => not_n_r0(4),
      i1  => not_aux0,
      i2  => not_n_reada,
      q   => oa22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_5_ins : no2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r2(4),
      nq  => no2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_16_ins : ao22_x2
   port map (
      i0  => n_r1(4),
      i1  => aux1,
      i2  => not_n_n_regouta(1),
      q   => ao22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_4_ins : no3_x1
   port map (
      i0  => n_r3(4),
      i1  => ao22_x2_16_sig,
      i2  => no2_x1_5_sig,
      nq  => no3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_6_ins : a2_x2
   port map (
      i0  => not_n_n_regouta(1),
      i1  => not_n_r1(4),
      q   => a2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_17_ins : ao22_x2
   port map (
      i0  => not_n_r0(4),
      i1  => n_n_regouta(0),
      i2  => a2_x2_6_sig,
      q   => ao22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_7_ins : a2_x2
   port map (
      i0  => not_n_n_regouta(0),
      i1  => not_n_r2(4),
      q   => a2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_18_ins : ao22_x2
   port map (
      i0  => not_n_r0(4),
      i1  => n_n_regouta(1),
      i2  => a2_x2_7_sig,
      q   => ao22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_4_ins : no4_x1
   port map (
      i0  => ao22_x2_18_sig,
      i1  => ao22_x2_17_sig,
      i2  => no3_x1_4_sig,
      i3  => oa22_x2_5_sig,
      nq  => n_regouta(4),
      vdd => vdd,
      vss => vss
   );

oa22_x2_6_ins : oa22_x2
   port map (
      i0  => not_n_r0(5),
      i1  => not_aux0,
      i2  => not_n_reada,
      q   => oa22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_6_ins : no2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r2(5),
      nq  => no2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_19_ins : ao22_x2
   port map (
      i0  => n_r1(5),
      i1  => aux1,
      i2  => not_n_n_regouta(1),
      q   => ao22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_5_ins : no3_x1
   port map (
      i0  => n_r3(5),
      i1  => ao22_x2_19_sig,
      i2  => no2_x1_6_sig,
      nq  => no3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_8_ins : a2_x2
   port map (
      i0  => not_n_n_regouta(1),
      i1  => not_n_r1(5),
      q   => a2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_20_ins : ao22_x2
   port map (
      i0  => not_n_r0(5),
      i1  => n_n_regouta(0),
      i2  => a2_x2_8_sig,
      q   => ao22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_9_ins : a2_x2
   port map (
      i0  => not_n_n_regouta(0),
      i1  => not_n_r2(5),
      q   => a2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_21_ins : ao22_x2
   port map (
      i0  => not_n_r0(5),
      i1  => n_n_regouta(1),
      i2  => a2_x2_9_sig,
      q   => ao22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_5_ins : no4_x1
   port map (
      i0  => ao22_x2_21_sig,
      i1  => ao22_x2_20_sig,
      i2  => no3_x1_5_sig,
      i3  => oa22_x2_6_sig,
      nq  => n_regouta(5),
      vdd => vdd,
      vss => vss
   );

an12_x1_2_ins : an12_x1
   port map (
      i0  => n_r2(6),
      i1  => not_n_n_regouta(0),
      q   => an12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_22_ins : ao22_x2
   port map (
      i0  => not_n_r0(6),
      i1  => n_n_regouta(1),
      i2  => an12_x1_2_sig,
      q   => ao22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_7_ins : no2_x1
   port map (
      i0  => n_n_regouta(1),
      i1  => not_n_r1(6),
      nq  => no2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_23_ins : ao22_x2
   port map (
      i0  => aux3,
      i1  => n_r2(6),
      i2  => not_n_n_regouta(0),
      q   => ao22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_6_ins : no3_x1
   port map (
      i0  => n_r3(6),
      i1  => ao22_x2_23_sig,
      i2  => no2_x1_7_sig,
      nq  => no3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_7_ins : oa22_x2
   port map (
      i0  => not_n_r0(6),
      i1  => not_aux0,
      i2  => not_n_reada,
      q   => oa22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_10_ins : a2_x2
   port map (
      i0  => not_n_n_regouta(1),
      i1  => not_n_r1(6),
      q   => a2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_24_ins : ao22_x2
   port map (
      i0  => not_n_r0(6),
      i1  => n_n_regouta(0),
      i2  => a2_x2_10_sig,
      q   => ao22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_6_ins : no4_x1
   port map (
      i0  => ao22_x2_24_sig,
      i1  => oa22_x2_7_sig,
      i2  => no3_x1_6_sig,
      i3  => ao22_x2_22_sig,
      nq  => n_regouta(6),
      vdd => vdd,
      vss => vss
   );

o2_x2_2_ins : o2_x2
   port map (
      i0  => not_aux2,
      i1  => not_n_r3(7),
      q   => o2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_8_ins : oa22_x2
   port map (
      i0  => not_n_r1(7),
      i1  => not_n_n_regouta(1),
      i2  => o2_x2_2_sig,
      q   => oa22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_10_ins : na2_x1
   port map (
      i0  => not_n_n_regouta(0),
      i1  => not_n_r0(7),
      nq  => na2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_11_ins : na2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r1(7),
      nq  => na2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_2_ins : na3_x1
   port map (
      i0  => aux3,
      i1  => na2_x1_11_sig,
      i2  => na2_x1_10_sig,
      nq  => na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_8_ins : no2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_reada,
      nq  => no2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_ins : on12_x1
   port map (
      i0  => no2_x1_8_sig,
      i1  => not_n_r2(7),
      q   => on12_x1_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_9_ins : oa22_x2
   port map (
      i0  => not_n_r0(7),
      i1  => not_n_n_regouta(1),
      i2  => on12_x1_sig,
      q   => oa22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_7_ins : na3_x1
   port map (
      i0  => oa22_x2_9_sig,
      i1  => na3_x1_2_sig,
      i2  => oa22_x2_8_sig,
      nq  => n_regouta(7),
      vdd => vdd,
      vss => vss
   );

o2_x2_3_ins : o2_x2
   port map (
      i0  => not_aux2,
      i1  => not_n_r3(8),
      q   => o2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_10_ins : oa22_x2
   port map (
      i0  => not_n_r1(8),
      i1  => not_n_n_regouta(1),
      i2  => o2_x2_3_sig,
      q   => oa22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_12_ins : na2_x1
   port map (
      i0  => not_n_n_regouta(0),
      i1  => not_n_r0(8),
      nq  => na2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_13_ins : na2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r1(8),
      nq  => na2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_3_ins : na3_x1
   port map (
      i0  => aux3,
      i1  => na2_x1_13_sig,
      i2  => na2_x1_12_sig,
      nq  => na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_9_ins : no2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_reada,
      nq  => no2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_2_ins : on12_x1
   port map (
      i0  => no2_x1_9_sig,
      i1  => not_n_r2(8),
      q   => on12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_11_ins : oa22_x2
   port map (
      i0  => not_n_r0(8),
      i1  => not_n_n_regouta(1),
      i2  => on12_x1_2_sig,
      q   => oa22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_8_ins : na3_x1
   port map (
      i0  => oa22_x2_11_sig,
      i1  => na3_x1_3_sig,
      i2  => oa22_x2_10_sig,
      nq  => n_regouta(8),
      vdd => vdd,
      vss => vss
   );

oa22_x2_12_ins : oa22_x2
   port map (
      i0  => not_n_r0(9),
      i1  => not_aux0,
      i2  => not_n_reada,
      q   => oa22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_10_ins : no2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r2(9),
      nq  => no2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_25_ins : ao22_x2
   port map (
      i0  => n_r1(9),
      i1  => aux1,
      i2  => not_n_n_regouta(1),
      q   => ao22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_7_ins : no3_x1
   port map (
      i0  => n_r3(9),
      i1  => ao22_x2_25_sig,
      i2  => no2_x1_10_sig,
      nq  => no3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_11_ins : a2_x2
   port map (
      i0  => not_n_n_regouta(1),
      i1  => not_n_r1(9),
      q   => a2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_26_ins : ao22_x2
   port map (
      i0  => not_n_r0(9),
      i1  => n_n_regouta(0),
      i2  => a2_x2_11_sig,
      q   => ao22_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_12_ins : a2_x2
   port map (
      i0  => not_n_n_regouta(0),
      i1  => not_n_r2(9),
      q   => a2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_27_ins : ao22_x2
   port map (
      i0  => not_n_r0(9),
      i1  => n_n_regouta(1),
      i2  => a2_x2_12_sig,
      q   => ao22_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_9_ins : no4_x1
   port map (
      i0  => ao22_x2_27_sig,
      i1  => ao22_x2_26_sig,
      i2  => no3_x1_7_sig,
      i3  => oa22_x2_12_sig,
      nq  => n_regouta(9),
      vdd => vdd,
      vss => vss
   );

na2_x1_14_ins : na2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r1(10),
      nq  => na2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_11_ins : no2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_reada,
      nq  => no2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_15_ins : na2_x1
   port map (
      i0  => no2_x1_11_sig,
      i1  => n_r2(10),
      nq  => na2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_ins : noa22_x1
   port map (
      i0  => not_n_r0(10),
      i1  => not_n_n_regouta(1),
      i2  => na2_x1_15_sig,
      nq  => noa22_x1_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_29_ins : inv_x2
   port map (
      i   => aux3,
      nq  => inv_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_2_ins : noa22_x1
   port map (
      i0  => not_n_r0(10),
      i1  => not_n_n_regouta(0),
      i2  => inv_x2_29_sig,
      nq  => noa22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_12_ins : no2_x1
   port map (
      i0  => not_aux2,
      i1  => not_n_r3(10),
      nq  => no2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_16_ins : na2_x1
   port map (
      i0  => not_n_n_regouta(1),
      i1  => not_n_r1(10),
      nq  => na2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_10_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_16_sig,
      i1  => no2_x1_12_sig,
      i2  => noa22_x1_2_sig,
      i3  => noa22_x1_sig,
      i4  => na2_x1_14_sig,
      q   => n_regouta(10),
      vdd => vdd,
      vss => vss
   );

o2_x2_4_ins : o2_x2
   port map (
      i0  => not_aux2,
      i1  => not_n_r3(11),
      q   => o2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_13_ins : oa22_x2
   port map (
      i0  => not_n_r1(11),
      i1  => not_n_n_regouta(1),
      i2  => o2_x2_4_sig,
      q   => oa22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_17_ins : na2_x1
   port map (
      i0  => not_n_n_regouta(0),
      i1  => not_n_r0(11),
      nq  => na2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_18_ins : na2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r1(11),
      nq  => na2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_4_ins : na3_x1
   port map (
      i0  => aux3,
      i1  => na2_x1_18_sig,
      i2  => na2_x1_17_sig,
      nq  => na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_13_ins : no2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_reada,
      nq  => no2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_3_ins : on12_x1
   port map (
      i0  => no2_x1_13_sig,
      i1  => not_n_r2(11),
      q   => on12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_14_ins : oa22_x2
   port map (
      i0  => not_n_r0(11),
      i1  => not_n_n_regouta(1),
      i2  => on12_x1_3_sig,
      q   => oa22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_11_ins : na3_x1
   port map (
      i0  => oa22_x2_14_sig,
      i1  => na3_x1_4_sig,
      i2  => oa22_x2_13_sig,
      nq  => n_regouta(11),
      vdd => vdd,
      vss => vss
   );

o2_x2_5_ins : o2_x2
   port map (
      i0  => not_aux2,
      i1  => not_n_r3(12),
      q   => o2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_15_ins : oa22_x2
   port map (
      i0  => not_n_r1(12),
      i1  => not_n_n_regouta(1),
      i2  => o2_x2_5_sig,
      q   => oa22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_19_ins : na2_x1
   port map (
      i0  => not_n_n_regouta(0),
      i1  => not_n_r0(12),
      nq  => na2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_20_ins : na2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r1(12),
      nq  => na2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_5_ins : na3_x1
   port map (
      i0  => aux3,
      i1  => na2_x1_20_sig,
      i2  => na2_x1_19_sig,
      nq  => na3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_14_ins : no2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_reada,
      nq  => no2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_4_ins : on12_x1
   port map (
      i0  => no2_x1_14_sig,
      i1  => not_n_r2(12),
      q   => on12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_16_ins : oa22_x2
   port map (
      i0  => not_n_r0(12),
      i1  => not_n_n_regouta(1),
      i2  => on12_x1_4_sig,
      q   => oa22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_12_ins : na3_x1
   port map (
      i0  => oa22_x2_16_sig,
      i1  => na3_x1_5_sig,
      i2  => oa22_x2_15_sig,
      nq  => n_regouta(12),
      vdd => vdd,
      vss => vss
   );

o2_x2_6_ins : o2_x2
   port map (
      i0  => not_aux2,
      i1  => not_n_r3(13),
      q   => o2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_17_ins : oa22_x2
   port map (
      i0  => not_n_r1(13),
      i1  => not_n_n_regouta(1),
      i2  => o2_x2_6_sig,
      q   => oa22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_21_ins : na2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r1(13),
      nq  => na2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_22_ins : na2_x1
   port map (
      i0  => not_n_n_regouta(0),
      i1  => not_n_r0(13),
      nq  => na2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_6_ins : na3_x1
   port map (
      i0  => na2_x1_22_sig,
      i1  => aux3,
      i2  => na2_x1_21_sig,
      nq  => na3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_23_ins : na2_x1
   port map (
      i0  => n_r2(13),
      i1  => aux5,
      nq  => na2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_13_ins : na3_x1
   port map (
      i0  => na2_x1_23_sig,
      i1  => na3_x1_6_sig,
      i2  => oa22_x2_17_sig,
      nq  => n_regouta(13),
      vdd => vdd,
      vss => vss
   );

oa22_x2_18_ins : oa22_x2
   port map (
      i0  => not_n_r0(14),
      i1  => not_aux0,
      i2  => not_n_reada,
      q   => oa22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_15_ins : no2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r2(14),
      nq  => no2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_28_ins : ao22_x2
   port map (
      i0  => n_r1(14),
      i1  => aux1,
      i2  => not_n_n_regouta(1),
      q   => ao22_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_8_ins : no3_x1
   port map (
      i0  => n_r3(14),
      i1  => ao22_x2_28_sig,
      i2  => no2_x1_15_sig,
      nq  => no3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_13_ins : a2_x2
   port map (
      i0  => not_n_n_regouta(1),
      i1  => not_n_r1(14),
      q   => a2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_29_ins : ao22_x2
   port map (
      i0  => not_n_r0(14),
      i1  => n_n_regouta(0),
      i2  => a2_x2_13_sig,
      q   => ao22_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_14_ins : a2_x2
   port map (
      i0  => not_n_n_regouta(0),
      i1  => not_n_r2(14),
      q   => a2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_30_ins : ao22_x2
   port map (
      i0  => not_n_r0(14),
      i1  => n_n_regouta(1),
      i2  => a2_x2_14_sig,
      q   => ao22_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_14_ins : no4_x1
   port map (
      i0  => ao22_x2_30_sig,
      i1  => ao22_x2_29_sig,
      i2  => no3_x1_8_sig,
      i3  => oa22_x2_18_sig,
      nq  => n_regouta(14),
      vdd => vdd,
      vss => vss
   );

o2_x2_7_ins : o2_x2
   port map (
      i0  => not_aux2,
      i1  => not_n_r3(15),
      q   => o2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_19_ins : oa22_x2
   port map (
      i0  => not_n_r1(15),
      i1  => not_n_n_regouta(1),
      i2  => o2_x2_7_sig,
      q   => oa22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_24_ins : na2_x1
   port map (
      i0  => n_n_regouta(0),
      i1  => not_n_r1(15),
      nq  => na2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_25_ins : na2_x1
   port map (
      i0  => not_n_n_regouta(0),
      i1  => not_n_r0(15),
      nq  => na2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_7_ins : na3_x1
   port map (
      i0  => aux3,
      i1  => na2_x1_25_sig,
      i2  => na2_x1_24_sig,
      nq  => na3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_26_ins : na2_x1
   port map (
      i0  => n_r2(15),
      i1  => aux5,
      nq  => na2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

n_regouta_15_ins : na3_x1
   port map (
      i0  => na2_x1_26_sig,
      i1  => na3_x1_7_sig,
      i2  => oa22_x2_19_sig,
      nq  => n_regouta(15),
      vdd => vdd,
      vss => vss
   );

ao22_x2_31_ins : ao22_x2
   port map (
      i0  => aux7,
      i1  => n_r1(0),
      i2  => not_n_n_regoutb(1),
      q   => ao22_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_16_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => not_n_r2(0),
      nq  => no2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_ins : o3_x2
   port map (
      i0  => n_r3(0),
      i1  => no2_x1_16_sig,
      i2  => ao22_x2_31_sig,
      q   => o3_x2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_3_ins : noa22_x1
   port map (
      i0  => not_n_r0(0),
      i1  => not_aux6,
      i2  => mbk_buf_not_n_readb,
      nq  => noa22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_17_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => n_r1(0),
      nq  => no2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_27_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => n_r0(0),
      nq  => na2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_28_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(1),
      i1  => n_r0(0),
      nq  => na2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_18_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => n_r2(0),
      nq  => no2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_7_ins : noa2a22_x1
   port map (
      i0  => no2_x1_18_sig,
      i1  => na2_x1_28_sig,
      i2  => na2_x1_27_sig,
      i3  => no2_x1_17_sig,
      nq  => noa2a22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_0_ins : a3_x2
   port map (
      i0  => noa2a22_x1_7_sig,
      i1  => noa22_x1_3_sig,
      i2  => o3_x2_sig,
      q   => n_regoutb(0),
      vdd => vdd,
      vss => vss
   );

ao22_x2_32_ins : ao22_x2
   port map (
      i0  => aux7,
      i1  => n_r1(1),
      i2  => not_n_n_regoutb(1),
      q   => ao22_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_19_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => not_n_r2(1),
      nq  => no2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_2_ins : o3_x2
   port map (
      i0  => n_r3(1),
      i1  => no2_x1_19_sig,
      i2  => ao22_x2_32_sig,
      q   => o3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_4_ins : noa22_x1
   port map (
      i0  => not_n_r0(1),
      i1  => not_aux6,
      i2  => mbk_buf_not_n_readb,
      nq  => noa22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_20_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => n_r1(1),
      nq  => no2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_29_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => n_r0(1),
      nq  => na2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_30_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(1),
      i1  => n_r0(1),
      nq  => na2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_21_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => n_r2(1),
      nq  => no2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_8_ins : noa2a22_x1
   port map (
      i0  => no2_x1_21_sig,
      i1  => na2_x1_30_sig,
      i2  => na2_x1_29_sig,
      i3  => no2_x1_20_sig,
      nq  => noa2a22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_1_ins : a3_x2
   port map (
      i0  => noa2a22_x1_8_sig,
      i1  => noa22_x1_4_sig,
      i2  => o3_x2_2_sig,
      q   => n_regoutb(1),
      vdd => vdd,
      vss => vss
   );

ao22_x2_33_ins : ao22_x2
   port map (
      i0  => n_r0(2),
      i1  => aux8,
      i2  => not_n_n_regoutb(1),
      q   => ao22_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_22_ins : no2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => not_n_r3(2),
      nq  => no2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_3_ins : o3_x2
   port map (
      i0  => n_r2(2),
      i1  => no2_x1_22_sig,
      i2  => ao22_x2_33_sig,
      q   => o3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_23_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => not_n_n_regoutb(0),
      nq  => no2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_5_ins : noa22_x1
   port map (
      i0  => not_n_r1(2),
      i1  => no2_x1_23_sig,
      i2  => mbk_buf_not_n_readb,
      nq  => noa22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_24_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => n_r0(2),
      nq  => no2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_31_ins : na2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => n_r1(2),
      nq  => na2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_32_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(1),
      i1  => n_r1(2),
      nq  => na2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_25_ins : no2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => n_r3(2),
      nq  => no2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_9_ins : noa2a22_x1
   port map (
      i0  => no2_x1_25_sig,
      i1  => na2_x1_32_sig,
      i2  => na2_x1_31_sig,
      i3  => no2_x1_24_sig,
      nq  => noa2a22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_2_ins : a3_x2
   port map (
      i0  => noa2a22_x1_9_sig,
      i1  => noa22_x1_5_sig,
      i2  => o3_x2_3_sig,
      q   => n_regoutb(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_33_ins : na2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => not_n_r2(3),
      nq  => na2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_34_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => not_n_r0(3),
      nq  => na2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_26_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => mbk_buf_not_n_readb,
      nq  => no2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_ins : a3_x2
   port map (
      i0  => no2_x1_26_sig,
      i1  => n_r1(3),
      i2  => na2_x1_34_sig,
      q   => a3_x2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_30_ins : inv_x2
   port map (
      i   => aux7,
      nq  => inv_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_6_ins : noa22_x1
   port map (
      i0  => not_n_r0(3),
      i1  => not_n_n_regoutb(1),
      i2  => inv_x2_30_sig,
      nq  => noa22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_27_ins : no2_x1
   port map (
      i0  => not_aux9,
      i1  => not_n_r3(3),
      nq  => no2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_35_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => not_n_r2(3),
      nq  => na2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_3_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_35_sig,
      i1  => no2_x1_27_sig,
      i2  => noa22_x1_6_sig,
      i3  => a3_x2_sig,
      i4  => na2_x1_33_sig,
      q   => n_regoutb(3),
      vdd => vdd,
      vss => vss
   );

ao22_x2_34_ins : ao22_x2
   port map (
      i0  => aux7,
      i1  => n_r1(4),
      i2  => not_n_n_regoutb(1),
      q   => ao22_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_28_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => not_n_r2(4),
      nq  => no2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_4_ins : o3_x2
   port map (
      i0  => n_r3(4),
      i1  => no2_x1_28_sig,
      i2  => ao22_x2_34_sig,
      q   => o3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_7_ins : noa22_x1
   port map (
      i0  => not_n_r0(4),
      i1  => not_aux6,
      i2  => mbk_buf_not_n_readb,
      nq  => noa22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_29_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => n_r1(4),
      nq  => no2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_36_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => n_r0(4),
      nq  => na2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_37_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(1),
      i1  => n_r0(4),
      nq  => na2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_30_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => n_r2(4),
      nq  => no2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_10_ins : noa2a22_x1
   port map (
      i0  => no2_x1_30_sig,
      i1  => na2_x1_37_sig,
      i2  => na2_x1_36_sig,
      i3  => no2_x1_29_sig,
      nq  => noa2a22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_4_ins : a3_x2
   port map (
      i0  => noa2a22_x1_10_sig,
      i1  => noa22_x1_7_sig,
      i2  => o3_x2_4_sig,
      q   => n_regoutb(4),
      vdd => vdd,
      vss => vss
   );

ao22_x2_35_ins : ao22_x2
   port map (
      i0  => aux7,
      i1  => n_r1(5),
      i2  => not_n_n_regoutb(1),
      q   => ao22_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_31_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => not_n_r2(5),
      nq  => no2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_5_ins : o3_x2
   port map (
      i0  => n_r3(5),
      i1  => no2_x1_31_sig,
      i2  => ao22_x2_35_sig,
      q   => o3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_8_ins : noa22_x1
   port map (
      i0  => not_n_r0(5),
      i1  => not_aux6,
      i2  => mbk_buf_not_n_readb,
      nq  => noa22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_32_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => n_r1(5),
      nq  => no2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_38_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => n_r0(5),
      nq  => na2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_39_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(1),
      i1  => n_r0(5),
      nq  => na2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_33_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => n_r2(5),
      nq  => no2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_11_ins : noa2a22_x1
   port map (
      i0  => no2_x1_33_sig,
      i1  => na2_x1_39_sig,
      i2  => na2_x1_38_sig,
      i3  => no2_x1_32_sig,
      nq  => noa2a22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_5_ins : a3_x2
   port map (
      i0  => noa2a22_x1_11_sig,
      i1  => noa22_x1_8_sig,
      i2  => o3_x2_5_sig,
      q   => n_regoutb(5),
      vdd => vdd,
      vss => vss
   );

ao22_x2_36_ins : ao22_x2
   port map (
      i0  => n_r2(6),
      i1  => aux10,
      i2  => not_n_n_regoutb(0),
      q   => ao22_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_34_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => not_n_r1(6),
      nq  => no2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_6_ins : o3_x2
   port map (
      i0  => n_r3(6),
      i1  => no2_x1_34_sig,
      i2  => ao22_x2_36_sig,
      q   => o3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_9_ins : noa22_x1
   port map (
      i0  => not_n_r0(6),
      i1  => not_aux6,
      i2  => mbk_buf_not_n_readb,
      nq  => noa22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_35_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => n_r2(6),
      nq  => no2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_40_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(1),
      i1  => n_r0(6),
      nq  => na2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_41_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => n_r0(6),
      nq  => na2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_36_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => n_r1(6),
      nq  => no2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_12_ins : noa2a22_x1
   port map (
      i0  => no2_x1_36_sig,
      i1  => na2_x1_41_sig,
      i2  => na2_x1_40_sig,
      i3  => no2_x1_35_sig,
      nq  => noa2a22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_6_ins : a3_x2
   port map (
      i0  => noa2a22_x1_12_sig,
      i1  => noa22_x1_9_sig,
      i2  => o3_x2_6_sig,
      q   => n_regoutb(6),
      vdd => vdd,
      vss => vss
   );

na2_x1_42_ins : na2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => not_n_r2(7),
      nq  => na2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_37_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => mbk_buf_not_n_readb,
      nq  => no2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_5_ins : on12_x1
   port map (
      i0  => no2_x1_37_sig,
      i1  => not_n_r1(7),
      q   => on12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_10_ins : noa22_x1
   port map (
      i0  => not_n_r0(7),
      i1  => not_n_n_regoutb(0),
      i2  => on12_x1_5_sig,
      nq  => noa22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_31_ins : inv_x2
   port map (
      i   => aux7,
      nq  => inv_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_11_ins : noa22_x1
   port map (
      i0  => not_n_r0(7),
      i1  => not_n_n_regoutb(1),
      i2  => inv_x2_31_sig,
      nq  => noa22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_38_ins : no2_x1
   port map (
      i0  => not_aux9,
      i1  => not_n_r3(7),
      nq  => no2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_43_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => not_n_r2(7),
      nq  => na2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_7_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_43_sig,
      i1  => no2_x1_38_sig,
      i2  => noa22_x1_11_sig,
      i3  => noa22_x1_10_sig,
      i4  => na2_x1_42_sig,
      q   => n_regoutb(7),
      vdd => vdd,
      vss => vss
   );

na2_x1_44_ins : na2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => not_n_r2(8),
      nq  => na2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_39_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => mbk_buf_not_n_readb,
      nq  => no2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_6_ins : on12_x1
   port map (
      i0  => no2_x1_39_sig,
      i1  => not_n_r1(8),
      q   => on12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_12_ins : noa22_x1
   port map (
      i0  => not_n_r0(8),
      i1  => not_n_n_regoutb(0),
      i2  => on12_x1_6_sig,
      nq  => noa22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_32_ins : inv_x2
   port map (
      i   => aux7,
      nq  => inv_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_13_ins : noa22_x1
   port map (
      i0  => not_n_r0(8),
      i1  => not_n_n_regoutb(1),
      i2  => inv_x2_32_sig,
      nq  => noa22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_40_ins : no2_x1
   port map (
      i0  => not_aux9,
      i1  => not_n_r3(8),
      nq  => no2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_45_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => not_n_r2(8),
      nq  => na2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_8_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_45_sig,
      i1  => no2_x1_40_sig,
      i2  => noa22_x1_13_sig,
      i3  => noa22_x1_12_sig,
      i4  => na2_x1_44_sig,
      q   => n_regoutb(8),
      vdd => vdd,
      vss => vss
   );

ao22_x2_37_ins : ao22_x2
   port map (
      i0  => aux7,
      i1  => n_r1(9),
      i2  => not_n_n_regoutb(1),
      q   => ao22_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_41_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => not_n_r2(9),
      nq  => no2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_7_ins : o3_x2
   port map (
      i0  => n_r3(9),
      i1  => no2_x1_41_sig,
      i2  => ao22_x2_37_sig,
      q   => o3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_14_ins : noa22_x1
   port map (
      i0  => not_n_r0(9),
      i1  => not_aux6,
      i2  => mbk_buf_not_n_readb,
      nq  => noa22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_42_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => n_r1(9),
      nq  => no2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_46_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => n_r0(9),
      nq  => na2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_47_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(1),
      i1  => n_r0(9),
      nq  => na2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_43_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => n_r2(9),
      nq  => no2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_13_ins : noa2a22_x1
   port map (
      i0  => no2_x1_43_sig,
      i1  => na2_x1_47_sig,
      i2  => na2_x1_46_sig,
      i3  => no2_x1_42_sig,
      nq  => noa2a22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_9_ins : a3_x2
   port map (
      i0  => noa2a22_x1_13_sig,
      i1  => noa22_x1_14_sig,
      i2  => o3_x2_7_sig,
      q   => n_regoutb(9),
      vdd => vdd,
      vss => vss
   );

ao22_x2_38_ins : ao22_x2
   port map (
      i0  => n_r2(10),
      i1  => aux10,
      i2  => not_n_n_regoutb(0),
      q   => ao22_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_44_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => not_n_r1(10),
      nq  => no2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_8_ins : o3_x2
   port map (
      i0  => n_r3(10),
      i1  => no2_x1_44_sig,
      i2  => ao22_x2_38_sig,
      q   => o3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_15_ins : noa22_x1
   port map (
      i0  => not_n_r0(10),
      i1  => not_aux6,
      i2  => mbk_buf_not_n_readb,
      nq  => noa22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_45_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => n_r2(10),
      nq  => no2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_48_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(1),
      i1  => n_r0(10),
      nq  => na2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_49_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => n_r0(10),
      nq  => na2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_46_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => n_r1(10),
      nq  => no2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_14_ins : noa2a22_x1
   port map (
      i0  => no2_x1_46_sig,
      i1  => na2_x1_49_sig,
      i2  => na2_x1_48_sig,
      i3  => no2_x1_45_sig,
      nq  => noa2a22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_10_ins : a3_x2
   port map (
      i0  => noa2a22_x1_14_sig,
      i1  => noa22_x1_15_sig,
      i2  => o3_x2_8_sig,
      q   => n_regoutb(10),
      vdd => vdd,
      vss => vss
   );

ao22_x2_39_ins : ao22_x2
   port map (
      i0  => aux7,
      i1  => n_r1(11),
      i2  => not_n_n_regoutb(1),
      q   => ao22_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_47_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => not_n_r2(11),
      nq  => no2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_9_ins : o3_x2
   port map (
      i0  => n_r3(11),
      i1  => no2_x1_47_sig,
      i2  => ao22_x2_39_sig,
      q   => o3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_16_ins : noa22_x1
   port map (
      i0  => not_n_r0(11),
      i1  => not_aux6,
      i2  => mbk_buf_not_n_readb,
      nq  => noa22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_48_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => n_r2(11),
      nq  => no2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_50_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(1),
      i1  => n_r0(11),
      nq  => na2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_51_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => n_r0(11),
      nq  => na2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_49_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => n_r1(11),
      nq  => no2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_15_ins : noa2a22_x1
   port map (
      i0  => no2_x1_49_sig,
      i1  => na2_x1_51_sig,
      i2  => na2_x1_50_sig,
      i3  => no2_x1_48_sig,
      nq  => noa2a22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_11_ins : a3_x2
   port map (
      i0  => noa2a22_x1_15_sig,
      i1  => noa22_x1_16_sig,
      i2  => o3_x2_9_sig,
      q   => n_regoutb(11),
      vdd => vdd,
      vss => vss
   );

ao22_x2_40_ins : ao22_x2
   port map (
      i0  => aux7,
      i1  => n_r1(12),
      i2  => not_n_n_regoutb(1),
      q   => ao22_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_50_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => not_n_r2(12),
      nq  => no2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_10_ins : o3_x2
   port map (
      i0  => n_r3(12),
      i1  => no2_x1_50_sig,
      i2  => ao22_x2_40_sig,
      q   => o3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_17_ins : noa22_x1
   port map (
      i0  => not_n_r0(12),
      i1  => not_aux6,
      i2  => mbk_buf_not_n_readb,
      nq  => noa22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_51_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => n_r2(12),
      nq  => no2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_52_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(1),
      i1  => n_r0(12),
      nq  => na2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_53_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => n_r0(12),
      nq  => na2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_52_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => n_r1(12),
      nq  => no2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_16_ins : noa2a22_x1
   port map (
      i0  => no2_x1_52_sig,
      i1  => na2_x1_53_sig,
      i2  => na2_x1_52_sig,
      i3  => no2_x1_51_sig,
      nq  => noa2a22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_12_ins : a3_x2
   port map (
      i0  => noa2a22_x1_16_sig,
      i1  => noa22_x1_17_sig,
      i2  => o3_x2_10_sig,
      q   => n_regoutb(12),
      vdd => vdd,
      vss => vss
   );

na2_x1_54_ins : na2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => not_n_r2(13),
      nq  => na2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_55_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => not_n_r0(13),
      nq  => na2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_53_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => mbk_buf_not_n_readb,
      nq  => no2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_2_ins : a3_x2
   port map (
      i0  => no2_x1_53_sig,
      i1  => n_r1(13),
      i2  => na2_x1_55_sig,
      q   => a3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_33_ins : inv_x2
   port map (
      i   => aux7,
      nq  => inv_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_18_ins : noa22_x1
   port map (
      i0  => not_n_r0(13),
      i1  => not_n_n_regoutb(1),
      i2  => inv_x2_33_sig,
      nq  => noa22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_54_ins : no2_x1
   port map (
      i0  => not_aux9,
      i1  => not_n_r3(13),
      nq  => no2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_56_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => not_n_r2(13),
      nq  => na2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_13_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_56_sig,
      i1  => no2_x1_54_sig,
      i2  => noa22_x1_18_sig,
      i3  => a3_x2_2_sig,
      i4  => na2_x1_54_sig,
      q   => n_regoutb(13),
      vdd => vdd,
      vss => vss
   );

ao22_x2_41_ins : ao22_x2
   port map (
      i0  => aux7,
      i1  => n_r1(14),
      i2  => not_n_n_regoutb(1),
      q   => ao22_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_55_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => not_n_r2(14),
      nq  => no2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_11_ins : o3_x2
   port map (
      i0  => n_r3(14),
      i1  => no2_x1_55_sig,
      i2  => ao22_x2_41_sig,
      q   => o3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_19_ins : noa22_x1
   port map (
      i0  => not_n_r0(14),
      i1  => not_aux6,
      i2  => mbk_buf_not_n_readb,
      nq  => noa22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_56_ins : no2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => n_r1(14),
      nq  => no2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_57_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => n_r0(14),
      nq  => na2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_58_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(1),
      i1  => n_r0(14),
      nq  => na2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_57_ins : no2_x1
   port map (
      i0  => n_n_regoutb(0),
      i1  => n_r2(14),
      nq  => no2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

noa2a22_x1_17_ins : noa2a22_x1
   port map (
      i0  => no2_x1_57_sig,
      i1  => na2_x1_58_sig,
      i2  => na2_x1_57_sig,
      i3  => no2_x1_56_sig,
      nq  => noa2a22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_14_ins : a3_x2
   port map (
      i0  => noa2a22_x1_17_sig,
      i1  => noa22_x1_19_sig,
      i2  => o3_x2_11_sig,
      q   => n_regoutb(14),
      vdd => vdd,
      vss => vss
   );

na2_x1_59_ins : na2_x1
   port map (
      i0  => n_n_regoutb(1),
      i1  => not_n_r2(15),
      nq  => na2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_34_ins : inv_x2
   port map (
      i   => aux7,
      nq  => inv_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_20_ins : noa22_x1
   port map (
      i0  => not_n_r0(15),
      i1  => not_n_n_regoutb(1),
      i2  => inv_x2_34_sig,
      nq  => noa22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_7_ins : on12_x1
   port map (
      i0  => aux8,
      i1  => n_n_regoutb(1),
      q   => on12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_3_ins : an12_x1
   port map (
      i0  => on12_x1_7_sig,
      i1  => n_r1(15),
      q   => an12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_58_ins : no2_x1
   port map (
      i0  => not_aux9,
      i1  => not_n_r3(15),
      nq  => no2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_60_ins : na2_x1
   port map (
      i0  => not_n_n_regoutb(0),
      i1  => not_n_r2(15),
      nq  => na2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

n_regoutb_15_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_60_sig,
      i1  => no2_x1_58_sig,
      i2  => an12_x1_3_sig,
      i3  => noa22_x1_20_sig,
      i4  => na2_x1_59_sig,
      q   => n_regoutb(15),
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_n_readb : buf_x4
   port map (
      i   => not_n_readb,
      q   => mbk_buf_not_n_readb,
      vdd => vdd,
      vss => vss
   );


end structural;
