// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/22/2021 16:08:38"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Exercise3 (
	CLOCK_50,
	KEY,
	reset,
	num,
	addr,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0);
input 	CLOCK_50;
input 	[2:1] KEY;
input 	reset;
output 	[3:0] num;
output 	[3:0] addr;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;

// Design Ports Information
// num[0]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num[2]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// num[3]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \em|Mod1|auto_generated|divider|divider|op_4~22_cout ;
wire \em|Mod1|auto_generated|divider|divider|op_4~5_sumout ;
wire \em|addr[0]~_wirecell_combout ;
wire \reset~input_o ;
wire \em|Mod1|auto_generated|divider|divider|op_4~6 ;
wire \em|Mod1|auto_generated|divider|divider|op_4~9_sumout ;
wire \em|Add1~0_combout ;
wire \KEY[2]~input_o ;
wire \sync|buff[1]~1_combout ;
wire \red1|prev~DUPLICATE_q ;
wire \KEY[1]~input_o ;
wire \sync|buff[0]~0_combout ;
wire \red0|prev~q ;
wire \em|addr[0]~0_combout ;
wire \em|Mod1|auto_generated|divider|divider|op_4~10 ;
wire \em|Mod1|auto_generated|divider|divider|op_4~14 ;
wire \em|Mod1|auto_generated|divider|divider|op_4~17_sumout ;
wire \em|Add1~2_combout ;
wire \em|Mod1|auto_generated|divider|divider|op_4~18 ;
wire \em|Mod1|auto_generated|divider|divider|op_4~1_sumout ;
wire \em|Mod1|auto_generated|divider|divider|op_4~13_sumout ;
wire \em|Add1~1_combout ;
wire \em|Mux1~2_combout ;
wire \em|Mux3~1_combout ;
wire \em|Mod0|auto_generated|divider|divider|op_4~22_cout ;
wire \em|Mod0|auto_generated|divider|divider|op_4~6 ;
wire \em|Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \s5|Decoder0~1_combout ;
wire \em|Selector22~0_combout ;
wire \red1|prev~q ;
wire \em|concat~0_combout ;
wire \em|we~q ;
wire \memory|mem[31]~0_combout ;
wire \s5|Decoder0~3_combout ;
wire \em|Selector14~0_combout ;
wire \s5|Decoder0~2_combout ;
wire \em|Selector18~0_combout ;
wire \s5|Decoder0~4_combout ;
wire \em|Selector10~0_combout ;
wire \em|Mux1~5_combout ;
wire \em|Selector2~0_combout ;
wire \s5|Decoder0~0_combout ;
wire \em|Selector6~0_combout ;
wire \em|Mux1~7_combout ;
wire \s5|Decoder0~5_combout ;
wire \em|Selector38~0_combout ;
wire \s5|Decoder0~6_combout ;
wire \em|Selector34~0_combout ;
wire \s5|Decoder0~7_combout ;
wire \em|Selector30~0_combout ;
wire \s5|Decoder0~8_combout ;
wire \em|Selector26~0_combout ;
wire \em|Mux1~6_combout ;
wire \em|Mux1~4_combout ;
wire \em|Mux3~0_combout ;
wire \em|Mux1~1_combout ;
wire \em|Mux1~3_combout ;
wire \em|Add0~0_combout ;
wire \em|Mod0|auto_generated|divider|divider|op_4~10 ;
wire \em|Mod0|auto_generated|divider|divider|op_4~13_sumout ;
wire \em|Selector5~0_combout ;
wire \em|Selector9~0_combout ;
wire \em|Selector17~0_combout ;
wire \memory|mem[22]~feeder_combout ;
wire \em|Selector13~0_combout ;
wire \memory|mem[26]~feeder_combout ;
wire \em|Selector21~0_combout ;
wire \em|Mux2~0_combout ;
wire \em|Mux1~0_combout ;
wire \em|Selector1~0_combout ;
wire \em|Selector33~0_combout ;
wire \em|Selector37~0_combout ;
wire \em|Selector29~0_combout ;
wire \em|Selector25~0_combout ;
wire \em|Mux2~1_combout ;
wire \em|Mux2~2_combout ;
wire \em|Mux2~3_combout ;
wire \em|Mod0|auto_generated|divider|divider|op_4~14 ;
wire \em|Mod0|auto_generated|divider|divider|op_4~17_sumout ;
wire \em|Add0~1_combout ;
wire \em|Selector4~0_combout ;
wire \em|Selector12~0_combout ;
wire \em|Selector16~0_combout ;
wire \em|Selector20~0_combout ;
wire \em|Selector8~0_combout ;
wire \em|Mux3~2_combout ;
wire \em|Selector32~0_combout ;
wire \em|Selector36~0_combout ;
wire \em|Selector28~0_combout ;
wire \em|Selector24~0_combout ;
wire \em|Mux3~3_combout ;
wire \em|Selector0~0_combout ;
wire \em|Mux3~4_combout ;
wire \em|Mux3~5_combout ;
wire \em|Mod0|auto_generated|divider|divider|op_4~18 ;
wire \em|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \em|Selector3~0_combout ;
wire \em|Selector15~0_combout ;
wire \em|Selector19~0_combout ;
wire \memory|mem[20]~feeder_combout ;
wire \em|Selector23~0_combout ;
wire \em|Selector11~0_combout ;
wire \em|Mux0~2_combout ;
wire \em|Selector7~0_combout ;
wire \em|Mux0~3_combout ;
wire \em|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \em|Selector31~0_combout ;
wire \em|Selector35~0_combout ;
wire \em|next_mem_in[0]~0_combout ;
wire \em|Selector27~0_combout ;
wire \memory|mem[12]~feeder_combout ;
wire \em|Mux0~0_combout ;
wire \em|Mux0~1_combout ;
wire \em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout ;
wire \em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout ;
wire \em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ;
wire \em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout ;
wire \s5|Decoder0~9_combout ;
wire \s4|WideOr6~0_combout ;
wire \s4|WideOr5~0_combout ;
wire \s4|WideOr4~0_combout ;
wire \s4|WideOr3~0_combout ;
wire \s4|WideOr2~0_combout ;
wire \s4|WideOr1~0_combout ;
wire \s4|WideOr0~0_combout ;
wire \s0|WideOr6~0_combout ;
wire \s0|WideOr5~0_combout ;
wire \s0|WideOr4~0_combout ;
wire \s0|WideOr3~0_combout ;
wire \s0|WideOr2~0_combout ;
wire \s0|WideOr1~0_combout ;
wire \s0|WideOr0~0_combout ;
wire [3:0] \em|addr ;
wire [39:0] \memory|mem ;
wire [1:0] \sync|out ;
wire [1:0] \sync|buff ;
wire [39:0] \em|mem_in ;


// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \num[0]~output (
	.i(\em|Mux0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(num[0]),
	.obar());
// synopsys translate_off
defparam \num[0]~output .bus_hold = "false";
defparam \num[0]~output .open_drain_output = "false";
defparam \num[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \num[1]~output (
	.i(\em|Mux1~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(num[1]),
	.obar());
// synopsys translate_off
defparam \num[1]~output .bus_hold = "false";
defparam \num[1]~output .open_drain_output = "false";
defparam \num[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \num[2]~output (
	.i(\em|Mux2~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(num[2]),
	.obar());
// synopsys translate_off
defparam \num[2]~output .bus_hold = "false";
defparam \num[2]~output .open_drain_output = "false";
defparam \num[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \num[3]~output (
	.i(\em|Mux3~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(num[3]),
	.obar());
// synopsys translate_off
defparam \num[3]~output .bus_hold = "false";
defparam \num[3]~output .open_drain_output = "false";
defparam \num[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \addr[0]~output (
	.i(\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[0]),
	.obar());
// synopsys translate_off
defparam \addr[0]~output .bus_hold = "false";
defparam \addr[0]~output .open_drain_output = "false";
defparam \addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \addr[1]~output (
	.i(\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[1]),
	.obar());
// synopsys translate_off
defparam \addr[1]~output .bus_hold = "false";
defparam \addr[1]~output .open_drain_output = "false";
defparam \addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \addr[2]~output (
	.i(\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[2]),
	.obar());
// synopsys translate_off
defparam \addr[2]~output .bus_hold = "false";
defparam \addr[2]~output .open_drain_output = "false";
defparam \addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \addr[3]~output (
	.i(\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[3]),
	.obar());
// synopsys translate_off
defparam \addr[3]~output .bus_hold = "false";
defparam \addr[3]~output .open_drain_output = "false";
defparam \addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(\s5|Decoder0~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX5[3]~output (
	.i(\s5|Decoder0~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX5[4]~output (
	.i(\s5|Decoder0~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \HEX5[5]~output (
	.i(\s5|Decoder0~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \HEX4[0]~output (
	.i(\s4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX4[1]~output (
	.i(\s4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \HEX4[2]~output (
	.i(\s4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \HEX4[3]~output (
	.i(\s4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX4[4]~output (
	.i(\s4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \HEX4[5]~output (
	.i(\s4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\s4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\s0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX0[1]~output (
	.i(\s0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX0[2]~output (
	.i(\s0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \HEX0[3]~output (
	.i(\s0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX0[4]~output (
	.i(\s0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \HEX0[5]~output (
	.i(\s0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\s0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N0
cyclonev_lcell_comb \em|Mod1|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \em|Mod1|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\em|Mod1|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \em|Mod1|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \em|Mod1|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \em|Mod1|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N3
cyclonev_lcell_comb \em|Mod1|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \em|Mod1|auto_generated|divider|divider|op_4~5_sumout  = SUM(( !\em|addr [0] ) + ( VCC ) + ( \em|Mod1|auto_generated|divider|divider|op_4~22_cout  ))
// \em|Mod1|auto_generated|divider|divider|op_4~6  = CARRY(( !\em|addr [0] ) + ( VCC ) + ( \em|Mod1|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\em|addr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\em|Mod1|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\em|Mod1|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\em|Mod1|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \em|Mod1|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \em|Mod1|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h000000000000FF00;
defparam \em|Mod1|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N45
cyclonev_lcell_comb \em|addr[0]~_wirecell (
// Equation(s):
// \em|addr[0]~_wirecell_combout  = !\em|addr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em|addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|addr[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|addr[0]~_wirecell .extended_lut = "off";
defparam \em|addr[0]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \em|addr[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N6
cyclonev_lcell_comb \em|Mod1|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \em|Mod1|auto_generated|divider|divider|op_4~9_sumout  = SUM(( !\em|addr [0] $ (!\em|addr [1]) ) + ( GND ) + ( \em|Mod1|auto_generated|divider|divider|op_4~6  ))
// \em|Mod1|auto_generated|divider|divider|op_4~10  = CARRY(( !\em|addr [0] $ (!\em|addr [1]) ) + ( GND ) + ( \em|Mod1|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em|addr [0]),
	.datad(!\em|addr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\em|Mod1|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\em|Mod1|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\em|Mod1|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \em|Mod1|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \em|Mod1|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF00000FF0;
defparam \em|Mod1|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N57
cyclonev_lcell_comb \em|Add1~0 (
// Equation(s):
// \em|Add1~0_combout  = !\em|addr [1] $ (!\em|addr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em|addr [1]),
	.datad(!\em|addr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Add1~0 .extended_lut = "off";
defparam \em|Add1~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \em|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N54
cyclonev_lcell_comb \sync|buff[1]~1 (
// Equation(s):
// \sync|buff[1]~1_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|buff[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|buff[1]~1 .extended_lut = "off";
defparam \sync|buff[1]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \sync|buff[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N56
dffeas \sync|buff[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sync|buff[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|buff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|buff[1] .is_wysiwyg = "true";
defparam \sync|buff[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N59
dffeas \sync|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sync|buff [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|out[1] .is_wysiwyg = "true";
defparam \sync|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N29
dffeas \red1|prev~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sync|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\red1|prev~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \red1|prev~DUPLICATE .is_wysiwyg = "true";
defparam \red1|prev~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N18
cyclonev_lcell_comb \sync|buff[0]~0 (
// Equation(s):
// \sync|buff[0]~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sync|buff[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sync|buff[0]~0 .extended_lut = "off";
defparam \sync|buff[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \sync|buff[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N20
dffeas \sync|buff[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\sync|buff[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|buff[0] .is_wysiwyg = "true";
defparam \sync|buff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N23
dffeas \sync|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sync|buff [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sync|out[0] .is_wysiwyg = "true";
defparam \sync|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N14
dffeas \red0|prev (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sync|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\red0|prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \red0|prev .is_wysiwyg = "true";
defparam \red0|prev .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N12
cyclonev_lcell_comb \em|addr[0]~0 (
// Equation(s):
// \em|addr[0]~0_combout  = ( \red0|prev~q  & ( \reset~input_o  ) ) # ( !\red0|prev~q  & ( ((\sync|out [0] & ((!\sync|out [1]) # (\red1|prev~DUPLICATE_q )))) # (\reset~input_o ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\sync|out [1]),
	.datac(!\red1|prev~DUPLICATE_q ),
	.datad(!\sync|out [0]),
	.datae(gnd),
	.dataf(!\red0|prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|addr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|addr[0]~0 .extended_lut = "off";
defparam \em|addr[0]~0 .lut_mask = 64'h55DF55DF55555555;
defparam \em|addr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N8
dffeas \em|addr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Mod1|auto_generated|divider|divider|op_4~9_sumout ),
	.asdata(\em|Add1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\em|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.ena(\em|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \em|addr[1] .is_wysiwyg = "true";
defparam \em|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N9
cyclonev_lcell_comb \em|Mod1|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \em|Mod1|auto_generated|divider|divider|op_4~13_sumout  = SUM(( !\em|addr [2] $ (((!\em|addr [0]) # (!\em|addr [1]))) ) + ( VCC ) + ( \em|Mod1|auto_generated|divider|divider|op_4~10  ))
// \em|Mod1|auto_generated|divider|divider|op_4~14  = CARRY(( !\em|addr [2] $ (((!\em|addr [0]) # (!\em|addr [1]))) ) + ( VCC ) + ( \em|Mod1|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\em|addr [0]),
	.datab(gnd),
	.datac(!\em|addr [1]),
	.datad(!\em|addr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\em|Mod1|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\em|Mod1|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\em|Mod1|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \em|Mod1|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \em|Mod1|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h00000000000005FA;
defparam \em|Mod1|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N12
cyclonev_lcell_comb \em|Mod1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \em|Mod1|auto_generated|divider|divider|op_4~17_sumout  = SUM(( !\em|addr [3] $ (((!\em|addr [2]) # ((!\em|addr [1]) # (!\em|addr [0])))) ) + ( GND ) + ( \em|Mod1|auto_generated|divider|divider|op_4~14  ))
// \em|Mod1|auto_generated|divider|divider|op_4~18  = CARRY(( !\em|addr [3] $ (((!\em|addr [2]) # ((!\em|addr [1]) # (!\em|addr [0])))) ) + ( GND ) + ( \em|Mod1|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\em|addr [2]),
	.datab(!\em|addr [1]),
	.datac(!\em|addr [0]),
	.datad(!\em|addr [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\em|Mod1|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\em|Mod1|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\em|Mod1|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \em|Mod1|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \em|Mod1|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF000001FE;
defparam \em|Mod1|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N36
cyclonev_lcell_comb \em|Add1~2 (
// Equation(s):
// \em|Add1~2_combout  = ( \em|addr [2] & ( !\em|addr [3] $ (((!\em|addr [0]) # (!\em|addr [1]))) ) ) # ( !\em|addr [2] & ( \em|addr [3] ) )

	.dataa(gnd),
	.datab(!\em|addr [0]),
	.datac(!\em|addr [3]),
	.datad(!\em|addr [1]),
	.datae(gnd),
	.dataf(!\em|addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Add1~2 .extended_lut = "off";
defparam \em|Add1~2 .lut_mask = 64'h0F0F0F0F0F3C0F3C;
defparam \em|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N14
dffeas \em|addr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Mod1|auto_generated|divider|divider|op_4~17_sumout ),
	.asdata(\em|Add1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\em|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.ena(\em|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \em|addr[3] .is_wysiwyg = "true";
defparam \em|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N15
cyclonev_lcell_comb \em|Mod1|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \em|Mod1|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \em|Mod1|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\em|Mod1|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\em|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mod1|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \em|Mod1|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \em|Mod1|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N5
dffeas \em|addr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Mod1|auto_generated|divider|divider|op_4~5_sumout ),
	.asdata(\em|addr[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\em|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.ena(\em|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \em|addr[0] .is_wysiwyg = "true";
defparam \em|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N24
cyclonev_lcell_comb \em|Add1~1 (
// Equation(s):
// \em|Add1~1_combout  = ( \em|addr [0] & ( \em|addr [2] & ( !\em|addr [1] ) ) ) # ( !\em|addr [0] & ( \em|addr [2] ) ) # ( \em|addr [0] & ( !\em|addr [2] & ( \em|addr [1] ) ) )

	.dataa(gnd),
	.datab(!\em|addr [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\em|addr [0]),
	.dataf(!\em|addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Add1~1 .extended_lut = "off";
defparam \em|Add1~1 .lut_mask = 64'h00003333FFFFCCCC;
defparam \em|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N11
dffeas \em|addr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Mod1|auto_generated|divider|divider|op_4~13_sumout ),
	.asdata(\em|Add1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(\em|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.ena(\em|addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \em|addr[2] .is_wysiwyg = "true";
defparam \em|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N36
cyclonev_lcell_comb \em|Mux1~2 (
// Equation(s):
// \em|Mux1~2_combout  = ( \em|addr [3] & ( (!\em|addr [2] & (\em|addr [0] & !\em|addr [1])) ) )

	.dataa(gnd),
	.datab(!\em|addr [2]),
	.datac(!\em|addr [0]),
	.datad(!\em|addr [1]),
	.datae(gnd),
	.dataf(!\em|addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux1~2 .extended_lut = "off";
defparam \em|Mux1~2 .lut_mask = 64'h000000000C000C00;
defparam \em|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N39
cyclonev_lcell_comb \em|Mux3~1 (
// Equation(s):
// \em|Mux3~1_combout  = ( !\em|addr [2] & ( !\em|addr [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em|addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em|addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux3~1 .extended_lut = "off";
defparam \em|Mux3~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \em|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N18
cyclonev_lcell_comb \em|Mod0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \em|Mod0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\em|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \em|Mod0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \em|Mod0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \em|Mod0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N21
cyclonev_lcell_comb \em|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \em|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\em|addr [2] & ((!\em|addr [3] & ((!\em|Mux0~0_combout ))) # (\em|addr [3] & (!\em|Mux0~3_combout )))) # (\em|addr [2] & (((!\em|Mux0~3_combout )))) ) + ( VCC ) + ( 
// \em|Mod0|auto_generated|divider|divider|op_4~22_cout  ))
// \em|Mod0|auto_generated|divider|divider|op_4~6  = CARRY(( (!\em|addr [2] & ((!\em|addr [3] & ((!\em|Mux0~0_combout ))) # (\em|addr [3] & (!\em|Mux0~3_combout )))) # (\em|addr [2] & (((!\em|Mux0~3_combout )))) ) + ( VCC ) + ( 
// \em|Mod0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\em|addr [2]),
	.datab(!\em|addr [3]),
	.datac(!\em|Mux0~3_combout ),
	.datad(!\em|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\em|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\em|Mod0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \em|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \em|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h000000000000F870;
defparam \em|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N24
cyclonev_lcell_comb \em|Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \em|Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( !\em|Mux1~4_combout  $ (((!\em|Mux3~1_combout  & (!\em|Mux0~3_combout )) # (\em|Mux3~1_combout  & ((!\em|Mux0~0_combout ))))) ) + ( GND ) + ( \em|Mod0|auto_generated|divider|divider|op_4~6  ))
// \em|Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( !\em|Mux1~4_combout  $ (((!\em|Mux3~1_combout  & (!\em|Mux0~3_combout )) # (\em|Mux3~1_combout  & ((!\em|Mux0~0_combout ))))) ) + ( GND ) + ( \em|Mod0|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\em|Mux3~1_combout ),
	.datab(!\em|Mux1~4_combout ),
	.datac(!\em|Mux0~3_combout ),
	.datad(!\em|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\em|Mod0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\em|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\em|Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \em|Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \em|Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF0000396C;
defparam \em|Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N42
cyclonev_lcell_comb \s5|Decoder0~1 (
// Equation(s):
// \s5|Decoder0~1_combout  = (!\em|addr [1] & (!\em|addr [0] & (\em|addr [2] & !\em|addr [3])))

	.dataa(!\em|addr [1]),
	.datab(!\em|addr [0]),
	.datac(!\em|addr [2]),
	.datad(!\em|addr [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|Decoder0~1 .extended_lut = "off";
defparam \s5|Decoder0~1 .lut_mask = 64'h0800080008000800;
defparam \s5|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N0
cyclonev_lcell_comb \em|Selector22~0 (
// Equation(s):
// \em|Selector22~0_combout  = ( \s5|Decoder0~1_combout  & ( \memory|mem [17] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Mux0~1_combout  $ (((!\em|Mux1~4_combout ))))) ) ) ) # ( !\s5|Decoder0~1_combout  & ( \memory|mem [17] ) ) # ( \s5|Decoder0~1_combout  & ( !\memory|mem [17] & ( 
// (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Mux0~1_combout  $ (((!\em|Mux1~4_combout ))))) ) ) )

	.dataa(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\em|Mux1~4_combout ),
	.datae(!\s5|Decoder0~1_combout ),
	.dataf(!\memory|mem [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector22~0 .extended_lut = "off";
defparam \em|Selector22~0 .lut_mask = 64'h00001B4EFFFF1B4E;
defparam \em|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N2
dffeas \em|mem_in[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [17]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[17] .is_wysiwyg = "true";
defparam \em|mem_in[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N28
dffeas \red1|prev (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sync|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\red1|prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \red1|prev .is_wysiwyg = "true";
defparam \red1|prev .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N15
cyclonev_lcell_comb \em|concat~0 (
// Equation(s):
// \em|concat~0_combout  = ( !\red1|prev~q  & ( (!\reset~input_o  & \sync|out [1]) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sync|out [1]),
	.datae(gnd),
	.dataf(!\red1|prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|concat~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|concat~0 .extended_lut = "off";
defparam \em|concat~0 .lut_mask = 64'h00AA00AA00000000;
defparam \em|concat~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N16
dffeas \em|we (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|concat~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|we~q ),
	.prn(vcc));
// synopsys translate_off
defparam \em|we .is_wysiwyg = "true";
defparam \em|we .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N39
cyclonev_lcell_comb \memory|mem[31]~0 (
// Equation(s):
// \memory|mem[31]~0_combout  = ( \reset~input_o  ) # ( !\reset~input_o  & ( \em|we~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em|we~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[31]~0 .extended_lut = "off";
defparam \memory|mem[31]~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \memory|mem[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N50
dffeas \memory|mem[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[17] .is_wysiwyg = "true";
defparam \memory|mem[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N24
cyclonev_lcell_comb \s5|Decoder0~3 (
// Equation(s):
// \s5|Decoder0~3_combout  = ( !\em|addr [3] & ( (\em|addr [1] & (\em|addr [2] & !\em|addr [0])) ) )

	.dataa(!\em|addr [1]),
	.datab(!\em|addr [2]),
	.datac(gnd),
	.datad(!\em|addr [0]),
	.datae(!\em|addr [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|Decoder0~3 .extended_lut = "off";
defparam \s5|Decoder0~3 .lut_mask = 64'h1100000011000000;
defparam \s5|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \em|Selector14~0 (
// Equation(s):
// \em|Selector14~0_combout  = ( \s5|Decoder0~3_combout  & ( \memory|mem [25] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Mux1~4_combout  $ ((!\em|Mux0~1_combout )))) ) ) ) # ( !\s5|Decoder0~3_combout  & ( \memory|mem [25] ) ) # ( \s5|Decoder0~3_combout  & ( !\memory|mem [25] & ( 
// (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Mux1~4_combout  $ ((!\em|Mux0~1_combout )))) ) ) )

	.dataa(!\em|Mux1~4_combout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\s5|Decoder0~3_combout ),
	.dataf(!\memory|mem [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector14~0 .extended_lut = "off";
defparam \em|Selector14~0 .lut_mask = 64'h00000F66FFFF0F66;
defparam \em|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N1
dffeas \em|mem_in[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [25]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[25] .is_wysiwyg = "true";
defparam \em|mem_in[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N47
dffeas \memory|mem[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [25]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[25] .is_wysiwyg = "true";
defparam \memory|mem[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N45
cyclonev_lcell_comb \s5|Decoder0~2 (
// Equation(s):
// \s5|Decoder0~2_combout  = ( \em|addr [0] & ( \em|addr [2] & ( (!\em|addr [3] & !\em|addr [1]) ) ) )

	.dataa(!\em|addr [3]),
	.datab(gnd),
	.datac(!\em|addr [1]),
	.datad(gnd),
	.datae(!\em|addr [0]),
	.dataf(!\em|addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|Decoder0~2 .extended_lut = "off";
defparam \s5|Decoder0~2 .lut_mask = 64'h000000000000A0A0;
defparam \s5|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N6
cyclonev_lcell_comb \em|Selector18~0 (
// Equation(s):
// \em|Selector18~0_combout  = ( \s5|Decoder0~2_combout  & ( \memory|mem [21] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((!\em|Mux0~1_combout  $ (!\em|Mux1~4_combout )))) ) ) ) # ( !\s5|Decoder0~2_combout  & ( \memory|mem [21] ) ) # ( \s5|Decoder0~2_combout  & ( !\memory|mem [21] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((!\em|Mux0~1_combout  $ (!\em|Mux1~4_combout )))) ) ) )

	.dataa(!\em|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\em|Mux1~4_combout ),
	.datae(!\s5|Decoder0~2_combout ),
	.dataf(!\memory|mem [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector18~0 .extended_lut = "off";
defparam \em|Selector18~0 .lut_mask = 64'h0000535CFFFF535C;
defparam \em|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N8
dffeas \em|mem_in[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [21]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[21] .is_wysiwyg = "true";
defparam \em|mem_in[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N38
dffeas \memory|mem[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[21] .is_wysiwyg = "true";
defparam \memory|mem[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N51
cyclonev_lcell_comb \s5|Decoder0~4 (
// Equation(s):
// \s5|Decoder0~4_combout  = ( \em|addr [0] & ( \em|addr [2] & ( (!\em|addr [3] & \em|addr [1]) ) ) )

	.dataa(!\em|addr [3]),
	.datab(gnd),
	.datac(!\em|addr [1]),
	.datad(gnd),
	.datae(!\em|addr [0]),
	.dataf(!\em|addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|Decoder0~4 .extended_lut = "off";
defparam \s5|Decoder0~4 .lut_mask = 64'h0000000000000A0A;
defparam \s5|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N3
cyclonev_lcell_comb \em|Selector10~0 (
// Equation(s):
// \em|Selector10~0_combout  = ( \s5|Decoder0~4_combout  & ( \memory|mem [29] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Mux0~1_combout  $ ((!\em|Mux1~4_combout )))) ) ) ) # ( !\s5|Decoder0~4_combout  & ( \memory|mem [29] ) ) # ( \s5|Decoder0~4_combout  & ( !\memory|mem [29] & ( 
// (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Mux0~1_combout  $ ((!\em|Mux1~4_combout )))) ) ) )

	.dataa(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\em|Mux1~4_combout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(!\s5|Decoder0~4_combout ),
	.dataf(!\memory|mem [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector10~0 .extended_lut = "off";
defparam \em|Selector10~0 .lut_mask = 64'h000014BEFFFF14BE;
defparam \em|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N4
dffeas \em|mem_in[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [29]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[29] .is_wysiwyg = "true";
defparam \em|mem_in[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N56
dffeas \memory|mem[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [29]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[29] .is_wysiwyg = "true";
defparam \memory|mem[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N36
cyclonev_lcell_comb \em|Mux1~5 (
// Equation(s):
// \em|Mux1~5_combout  = ( \memory|mem [21] & ( \memory|mem [29] & ( ((!\em|addr [1] & (\memory|mem [17])) # (\em|addr [1] & ((\memory|mem [25])))) # (\em|addr [0]) ) ) ) # ( !\memory|mem [21] & ( \memory|mem [29] & ( (!\em|addr [0] & ((!\em|addr [1] & 
// (\memory|mem [17])) # (\em|addr [1] & ((\memory|mem [25]))))) # (\em|addr [0] & (((\em|addr [1])))) ) ) ) # ( \memory|mem [21] & ( !\memory|mem [29] & ( (!\em|addr [0] & ((!\em|addr [1] & (\memory|mem [17])) # (\em|addr [1] & ((\memory|mem [25]))))) # 
// (\em|addr [0] & (((!\em|addr [1])))) ) ) ) # ( !\memory|mem [21] & ( !\memory|mem [29] & ( (!\em|addr [0] & ((!\em|addr [1] & (\memory|mem [17])) # (\em|addr [1] & ((\memory|mem [25]))))) ) ) )

	.dataa(!\memory|mem [17]),
	.datab(!\memory|mem [25]),
	.datac(!\em|addr [0]),
	.datad(!\em|addr [1]),
	.datae(!\memory|mem [21]),
	.dataf(!\memory|mem [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux1~5 .extended_lut = "off";
defparam \em|Mux1~5 .lut_mask = 64'h50305F30503F5F3F;
defparam \em|Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N48
cyclonev_lcell_comb \em|Selector2~0 (
// Equation(s):
// \em|Selector2~0_combout  = ( \em|Mux1~2_combout  & ( \memory|mem [37] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (!\em|Mux1~4_combout  $ ((!\em|Mux0~1_combout )))) ) ) ) # ( !\em|Mux1~2_combout  & ( \memory|mem [37] ) ) # ( \em|Mux1~2_combout  & ( !\memory|mem [37] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Mux1~4_combout  $ ((!\em|Mux0~1_combout )))) ) ) )

	.dataa(!\em|Mux1~4_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\em|Mux0~1_combout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(!\em|Mux1~2_combout ),
	.dataf(!\memory|mem [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector2~0 .extended_lut = "off";
defparam \em|Selector2~0 .lut_mask = 64'h000012DEFFFF12DE;
defparam \em|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N49
dffeas \em|mem_in[37] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [37]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[37] .is_wysiwyg = "true";
defparam \em|mem_in[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N56
dffeas \memory|mem[37] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [37]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[37] .is_wysiwyg = "true";
defparam \memory|mem[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N0
cyclonev_lcell_comb \s5|Decoder0~0 (
// Equation(s):
// \s5|Decoder0~0_combout  = ( !\em|addr [1] & ( \em|addr [3] & ( (!\em|addr [2] & !\em|addr [0]) ) ) )

	.dataa(gnd),
	.datab(!\em|addr [2]),
	.datac(gnd),
	.datad(!\em|addr [0]),
	.datae(!\em|addr [1]),
	.dataf(!\em|addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|Decoder0~0 .extended_lut = "off";
defparam \s5|Decoder0~0 .lut_mask = 64'h00000000CC000000;
defparam \s5|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N9
cyclonev_lcell_comb \em|Selector6~0 (
// Equation(s):
// \em|Selector6~0_combout  = ( \s5|Decoder0~0_combout  & ( \memory|mem [33] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((!\em|Mux0~1_combout  $ (!\em|Mux1~4_combout )))) ) ) ) # ( !\s5|Decoder0~0_combout  & ( \memory|mem [33] ) ) # ( \s5|Decoder0~0_combout  & ( !\memory|mem [33] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((!\em|Mux0~1_combout  $ (!\em|Mux1~4_combout )))) ) ) )

	.dataa(!\em|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\em|Mux1~4_combout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\s5|Decoder0~0_combout ),
	.dataf(!\memory|mem [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector6~0 .extended_lut = "off";
defparam \em|Selector6~0 .lut_mask = 64'h0000553CFFFF553C;
defparam \em|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N10
dffeas \em|mem_in[33] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [33]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[33] .is_wysiwyg = "true";
defparam \em|mem_in[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N23
dffeas \memory|mem[33] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [33]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[33] .is_wysiwyg = "true";
defparam \memory|mem[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N30
cyclonev_lcell_comb \em|Mux1~7 (
// Equation(s):
// \em|Mux1~7_combout  = ( \memory|mem [33] & ( (!\em|addr [0]) # (\memory|mem [37]) ) ) # ( !\memory|mem [33] & ( (\memory|mem [37] & \em|addr [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory|mem [37]),
	.datad(!\em|addr [0]),
	.datae(gnd),
	.dataf(!\memory|mem [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux1~7 .extended_lut = "off";
defparam \em|Mux1~7 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \em|Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N24
cyclonev_lcell_comb \s5|Decoder0~5 (
// Equation(s):
// \s5|Decoder0~5_combout  = ( !\em|addr [3] & ( (!\em|addr [2] & (!\em|addr [1] & !\em|addr [0])) ) )

	.dataa(!\em|addr [2]),
	.datab(gnd),
	.datac(!\em|addr [1]),
	.datad(!\em|addr [0]),
	.datae(!\em|addr [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|Decoder0~5 .extended_lut = "off";
defparam \s5|Decoder0~5 .lut_mask = 64'hA0000000A0000000;
defparam \s5|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N51
cyclonev_lcell_comb \em|Selector38~0 (
// Equation(s):
// \em|Selector38~0_combout  = ( \s5|Decoder0~5_combout  & ( \memory|mem [1] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout 
//  & (!\em|Mux1~4_combout  $ (((!\em|Mux0~1_combout ))))) ) ) ) # ( !\s5|Decoder0~5_combout  & ( \memory|mem [1] ) ) # ( \s5|Decoder0~5_combout  & ( !\memory|mem [1] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Mux1~4_combout  $ (((!\em|Mux0~1_combout ))))) ) ) )

	.dataa(!\em|Mux1~4_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\em|Mux0~1_combout ),
	.datae(!\s5|Decoder0~5_combout ),
	.dataf(!\memory|mem [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector38~0 .extended_lut = "off";
defparam \em|Selector38~0 .lut_mask = 64'h00001D2EFFFF1D2E;
defparam \em|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N52
dffeas \em|mem_in[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[1] .is_wysiwyg = "true";
defparam \em|mem_in[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N44
dffeas \memory|mem[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[1] .is_wysiwyg = "true";
defparam \memory|mem[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N9
cyclonev_lcell_comb \s5|Decoder0~6 (
// Equation(s):
// \s5|Decoder0~6_combout  = ( \em|addr [0] & ( (!\em|addr [1] & (!\em|addr [3] & !\em|addr [2])) ) )

	.dataa(!\em|addr [1]),
	.datab(gnd),
	.datac(!\em|addr [3]),
	.datad(!\em|addr [2]),
	.datae(gnd),
	.dataf(!\em|addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|Decoder0~6 .extended_lut = "off";
defparam \s5|Decoder0~6 .lut_mask = 64'h00000000A000A000;
defparam \s5|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N3
cyclonev_lcell_comb \em|Selector34~0 (
// Equation(s):
// \em|Selector34~0_combout  = ( \s5|Decoder0~6_combout  & ( \memory|mem [5] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((!\em|Mux0~1_combout  $ (!\em|Mux1~4_combout )))) ) ) ) # ( !\s5|Decoder0~6_combout  & ( \memory|mem [5] ) ) # ( \s5|Decoder0~6_combout  & ( !\memory|mem [5] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((!\em|Mux0~1_combout  $ (!\em|Mux1~4_combout )))) ) ) )

	.dataa(!\em|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\em|Mux1~4_combout ),
	.datae(!\s5|Decoder0~6_combout ),
	.dataf(!\memory|mem [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector34~0 .extended_lut = "off";
defparam \em|Selector34~0 .lut_mask = 64'h0000535CFFFF535C;
defparam \em|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N5
dffeas \em|mem_in[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[5] .is_wysiwyg = "true";
defparam \em|mem_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N41
dffeas \memory|mem[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[5] .is_wysiwyg = "true";
defparam \memory|mem[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N45
cyclonev_lcell_comb \s5|Decoder0~7 (
// Equation(s):
// \s5|Decoder0~7_combout  = (\em|addr [1] & (!\em|addr [0] & (!\em|addr [3] & !\em|addr [2])))

	.dataa(!\em|addr [1]),
	.datab(!\em|addr [0]),
	.datac(!\em|addr [3]),
	.datad(!\em|addr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|Decoder0~7 .extended_lut = "off";
defparam \s5|Decoder0~7 .lut_mask = 64'h4000400040004000;
defparam \s5|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N0
cyclonev_lcell_comb \em|Selector30~0 (
// Equation(s):
// \em|Selector30~0_combout  = ( \s5|Decoder0~7_combout  & ( \memory|mem [9] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((!\em|Mux0~1_combout  $ (!\em|Mux1~4_combout )))) ) ) ) # ( !\s5|Decoder0~7_combout  & ( \memory|mem [9] ) ) # ( \s5|Decoder0~7_combout  & ( !\memory|mem [9] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((!\em|Mux0~1_combout  $ (!\em|Mux1~4_combout )))) ) ) )

	.dataa(!\em|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\em|Mux1~4_combout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\s5|Decoder0~7_combout ),
	.dataf(!\memory|mem [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector30~0 .extended_lut = "off";
defparam \em|Selector30~0 .lut_mask = 64'h0000553CFFFF553C;
defparam \em|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N1
dffeas \em|mem_in[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[9] .is_wysiwyg = "true";
defparam \em|mem_in[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N20
dffeas \memory|mem[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[9] .is_wysiwyg = "true";
defparam \memory|mem[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \s5|Decoder0~8 (
// Equation(s):
// \s5|Decoder0~8_combout  = ( !\em|addr [2] & ( (\em|addr [0] & (\em|addr [1] & !\em|addr [3])) ) )

	.dataa(!\em|addr [0]),
	.datab(!\em|addr [1]),
	.datac(!\em|addr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em|addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|Decoder0~8 .extended_lut = "off";
defparam \s5|Decoder0~8 .lut_mask = 64'h1010101000000000;
defparam \s5|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N3
cyclonev_lcell_comb \em|Selector26~0 (
// Equation(s):
// \em|Selector26~0_combout  = ( \s5|Decoder0~8_combout  & ( \memory|mem [13] & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Mux1~4_combout  $ ((!\em|Mux0~1_combout )))) ) ) ) # ( !\s5|Decoder0~8_combout  & ( \memory|mem [13] ) ) # ( \s5|Decoder0~8_combout  & ( !\memory|mem [13] & ( 
// (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~9_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Mux1~4_combout  $ ((!\em|Mux0~1_combout )))) ) ) )

	.dataa(!\em|Mux1~4_combout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(!\s5|Decoder0~8_combout ),
	.dataf(!\memory|mem [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector26~0 .extended_lut = "off";
defparam \em|Selector26~0 .lut_mask = 64'h000006F6FFFF06F6;
defparam \em|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N4
dffeas \em|mem_in[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [13]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[13] .is_wysiwyg = "true";
defparam \em|mem_in[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N26
dffeas \memory|mem[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[13] .is_wysiwyg = "true";
defparam \memory|mem[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N45
cyclonev_lcell_comb \em|Mux1~6 (
// Equation(s):
// \em|Mux1~6_combout  = ( \em|addr [0] & ( \memory|mem [13] & ( (\memory|mem [5]) # (\em|addr [1]) ) ) ) # ( !\em|addr [0] & ( \memory|mem [13] & ( (!\em|addr [1] & (\memory|mem [1])) # (\em|addr [1] & ((\memory|mem [9]))) ) ) ) # ( \em|addr [0] & ( 
// !\memory|mem [13] & ( (!\em|addr [1] & \memory|mem [5]) ) ) ) # ( !\em|addr [0] & ( !\memory|mem [13] & ( (!\em|addr [1] & (\memory|mem [1])) # (\em|addr [1] & ((\memory|mem [9]))) ) ) )

	.dataa(!\em|addr [1]),
	.datab(!\memory|mem [1]),
	.datac(!\memory|mem [5]),
	.datad(!\memory|mem [9]),
	.datae(!\em|addr [0]),
	.dataf(!\memory|mem [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux1~6 .extended_lut = "off";
defparam \em|Mux1~6 .lut_mask = 64'h22770A0A22775F5F;
defparam \em|Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N42
cyclonev_lcell_comb \em|Mux1~4 (
// Equation(s):
// \em|Mux1~4_combout  = ( \em|addr [2] & ( \em|Mux1~6_combout  & ( (\em|Mux1~5_combout  & !\em|addr [3]) ) ) ) # ( !\em|addr [2] & ( \em|Mux1~6_combout  & ( (!\em|addr [3]) # ((!\em|addr [1] & \em|Mux1~7_combout )) ) ) ) # ( \em|addr [2] & ( 
// !\em|Mux1~6_combout  & ( (\em|Mux1~5_combout  & !\em|addr [3]) ) ) ) # ( !\em|addr [2] & ( !\em|Mux1~6_combout  & ( (!\em|addr [1] & (\em|Mux1~7_combout  & \em|addr [3])) ) ) )

	.dataa(!\em|Mux1~5_combout ),
	.datab(!\em|addr [1]),
	.datac(!\em|Mux1~7_combout ),
	.datad(!\em|addr [3]),
	.datae(!\em|addr [2]),
	.dataf(!\em|Mux1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux1~4 .extended_lut = "off";
defparam \em|Mux1~4 .lut_mask = 64'h000C5500FF0C5500;
defparam \em|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N18
cyclonev_lcell_comb \em|Mux3~0 (
// Equation(s):
// \em|Mux3~0_combout  = ( \em|addr [1] & ( \em|addr [3] ) ) # ( !\em|addr [1] & ( (\em|addr [3] & ((!\em|addr [0]) # (\em|addr [2]))) ) )

	.dataa(!\em|addr [0]),
	.datab(!\em|addr [3]),
	.datac(!\em|addr [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em|addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux3~0 .extended_lut = "off";
defparam \em|Mux3~0 .lut_mask = 64'h2323232333333333;
defparam \em|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N54
cyclonev_lcell_comb \em|Mux1~1 (
// Equation(s):
// \em|Mux1~1_combout  = ( \em|addr [2] & ( \memory|mem [33] & ( (\em|Mux1~5_combout  & !\em|addr [3]) ) ) ) # ( !\em|addr [2] & ( \memory|mem [33] & ( (!\em|addr [0] & (!\em|addr [1] & \em|addr [3])) ) ) ) # ( \em|addr [2] & ( !\memory|mem [33] & ( 
// (\em|Mux1~5_combout  & !\em|addr [3]) ) ) )

	.dataa(!\em|addr [0]),
	.datab(!\em|addr [1]),
	.datac(!\em|Mux1~5_combout ),
	.datad(!\em|addr [3]),
	.datae(!\em|addr [2]),
	.dataf(!\memory|mem [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux1~1 .extended_lut = "off";
defparam \em|Mux1~1 .lut_mask = 64'h00000F0000880F00;
defparam \em|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N18
cyclonev_lcell_comb \em|Mux1~3 (
// Equation(s):
// \em|Mux1~3_combout  = ( \em|addr [0] & ( \em|addr [1] & ( (!\em|addr [3] & (!\em|addr [2] & \em|Mux1~6_combout )) ) ) ) # ( !\em|addr [0] & ( \em|addr [1] & ( (!\em|addr [3] & (!\em|addr [2] & \em|Mux1~6_combout )) ) ) ) # ( \em|addr [0] & ( !\em|addr [1] 
// & ( (!\em|addr [2] & ((!\em|addr [3] & ((\em|Mux1~6_combout ))) # (\em|addr [3] & (\memory|mem [37])))) ) ) ) # ( !\em|addr [0] & ( !\em|addr [1] & ( (!\em|addr [3] & (!\em|addr [2] & \em|Mux1~6_combout )) ) ) )

	.dataa(!\memory|mem [37]),
	.datab(!\em|addr [3]),
	.datac(!\em|addr [2]),
	.datad(!\em|Mux1~6_combout ),
	.datae(!\em|addr [0]),
	.dataf(!\em|addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux1~3 .extended_lut = "off";
defparam \em|Mux1~3 .lut_mask = 64'h00C010D000C000C0;
defparam \em|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \em|Add0~0 (
// Equation(s):
// \em|Add0~0_combout  = ( \em|Mux1~3_combout  & ( (!\em|Mux3~1_combout  & (\em|Mux0~3_combout )) # (\em|Mux3~1_combout  & ((\em|Mux0~0_combout ))) ) ) # ( !\em|Mux1~3_combout  & ( (\em|Mux1~1_combout  & ((!\em|Mux3~1_combout  & (\em|Mux0~3_combout )) # 
// (\em|Mux3~1_combout  & ((\em|Mux0~0_combout ))))) ) )

	.dataa(!\em|Mux0~3_combout ),
	.datab(!\em|Mux0~0_combout ),
	.datac(!\em|Mux3~1_combout ),
	.datad(!\em|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\em|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Add0~0 .extended_lut = "off";
defparam \em|Add0~0 .lut_mask = 64'h0053005353535353;
defparam \em|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N27
cyclonev_lcell_comb \em|Mod0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \em|Mod0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( !\em|Mux2~3_combout  $ (((!\em|Mux1~4_combout ) # (!\em|Mux0~1_combout ))) ) + ( VCC ) + ( \em|Mod0|auto_generated|divider|divider|op_4~10  ))
// \em|Mod0|auto_generated|divider|divider|op_4~14  = CARRY(( !\em|Mux2~3_combout  $ (((!\em|Mux1~4_combout ) # (!\em|Mux0~1_combout ))) ) + ( VCC ) + ( \em|Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(!\em|Mux1~4_combout ),
	.datac(!\em|Mux2~3_combout ),
	.datad(!\em|Mux0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\em|Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\em|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\em|Mod0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \em|Mod0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \em|Mod0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000000000000F3C;
defparam \em|Mod0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N57
cyclonev_lcell_comb \em|Selector5~0 (
// Equation(s):
// \em|Selector5~0_combout  = ( \memory|mem [34] & ( \s5|Decoder0~0_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ ((!\em|Mux2~3_combout )))) ) ) ) # ( !\memory|mem [34] & ( \s5|Decoder0~0_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ ((!\em|Mux2~3_combout )))) ) ) ) # ( \memory|mem [34] & ( !\s5|Decoder0~0_combout  ) )

	.dataa(!\em|Add0~0_combout ),
	.datab(!\em|Mux2~3_combout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(!\memory|mem [34]),
	.dataf(!\s5|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector5~0 .extended_lut = "off";
defparam \em|Selector5~0 .lut_mask = 64'h0000FFFF06F606F6;
defparam \em|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N58
dffeas \em|mem_in[34] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [34]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[34] .is_wysiwyg = "true";
defparam \em|mem_in[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N2
dffeas \memory|mem[34] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [34]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[34] .is_wysiwyg = "true";
defparam \memory|mem[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N48
cyclonev_lcell_comb \em|Selector9~0 (
// Equation(s):
// \em|Selector9~0_combout  = ( \memory|mem [30] & ( \s5|Decoder0~4_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((!\em|Add0~0_combout  $ (!\em|Mux2~3_combout )))) ) ) ) # ( !\memory|mem [30] & ( \s5|Decoder0~4_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((!\em|Add0~0_combout  $ (!\em|Mux2~3_combout )))) ) ) ) # ( \memory|mem [30] & ( !\s5|Decoder0~4_combout  ) )

	.dataa(!\em|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datab(!\em|Add0~0_combout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\em|Mux2~3_combout ),
	.datae(!\memory|mem [30]),
	.dataf(!\s5|Decoder0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector9~0 .extended_lut = "off";
defparam \em|Selector9~0 .lut_mask = 64'h0000FFFF535C535C;
defparam \em|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N49
dffeas \em|mem_in[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [30]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[30] .is_wysiwyg = "true";
defparam \em|mem_in[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N10
dffeas \memory|mem[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [30]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[30] .is_wysiwyg = "true";
defparam \memory|mem[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N33
cyclonev_lcell_comb \em|Selector17~0 (
// Equation(s):
// \em|Selector17~0_combout  = ( \memory|mem [22] & ( \s5|Decoder0~2_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ ((!\em|Mux2~3_combout )))) ) ) ) # ( !\memory|mem [22] & ( \s5|Decoder0~2_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ ((!\em|Mux2~3_combout )))) ) ) ) # ( \memory|mem [22] & ( !\s5|Decoder0~2_combout  ) )

	.dataa(!\em|Add0~0_combout ),
	.datab(!\em|Mux2~3_combout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(!\memory|mem [22]),
	.dataf(!\s5|Decoder0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector17~0 .extended_lut = "off";
defparam \em|Selector17~0 .lut_mask = 64'h0000FFFF06F606F6;
defparam \em|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N34
dffeas \em|mem_in[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [22]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[22] .is_wysiwyg = "true";
defparam \em|mem_in[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N9
cyclonev_lcell_comb \memory|mem[22]~feeder (
// Equation(s):
// \memory|mem[22]~feeder_combout  = \em|mem_in [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em|mem_in [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[22]~feeder .extended_lut = "off";
defparam \memory|mem[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \memory|mem[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N11
dffeas \memory|mem[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\memory|mem[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[22] .is_wysiwyg = "true";
defparam \memory|mem[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N51
cyclonev_lcell_comb \em|Selector13~0 (
// Equation(s):
// \em|Selector13~0_combout  = ( \memory|mem [26] & ( \s5|Decoder0~3_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  
// & ((!\em|Add0~0_combout  $ (!\em|Mux2~3_combout )))) ) ) ) # ( !\memory|mem [26] & ( \s5|Decoder0~3_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((!\em|Add0~0_combout  $ (!\em|Mux2~3_combout )))) ) ) ) # ( \memory|mem [26] & ( !\s5|Decoder0~3_combout  ) )

	.dataa(!\em|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datab(!\em|Add0~0_combout ),
	.datac(!\em|Mux2~3_combout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\memory|mem [26]),
	.dataf(!\s5|Decoder0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector13~0 .extended_lut = "off";
defparam \em|Selector13~0 .lut_mask = 64'h0000FFFF553C553C;
defparam \em|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N52
dffeas \em|mem_in[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [26]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[26] .is_wysiwyg = "true";
defparam \em|mem_in[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N57
cyclonev_lcell_comb \memory|mem[26]~feeder (
// Equation(s):
// \memory|mem[26]~feeder_combout  = ( \em|mem_in [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em|mem_in [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[26]~feeder .extended_lut = "off";
defparam \memory|mem[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N59
dffeas \memory|mem[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\memory|mem[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [26]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[26] .is_wysiwyg = "true";
defparam \memory|mem[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N30
cyclonev_lcell_comb \em|Selector21~0 (
// Equation(s):
// \em|Selector21~0_combout  = ( \memory|mem [18] & ( \s5|Decoder0~1_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ ((!\em|Mux2~3_combout )))) ) ) ) # ( !\memory|mem [18] & ( \s5|Decoder0~1_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ ((!\em|Mux2~3_combout )))) ) ) ) # ( \memory|mem [18] & ( !\s5|Decoder0~1_combout  ) )

	.dataa(!\em|Add0~0_combout ),
	.datab(!\em|Mux2~3_combout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\memory|mem [18]),
	.dataf(!\s5|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector21~0 .extended_lut = "off";
defparam \em|Selector21~0 .lut_mask = 64'h0000FFFF0F660F66;
defparam \em|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N31
dffeas \em|mem_in[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [18]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[18] .is_wysiwyg = "true";
defparam \em|mem_in[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N19
dffeas \memory|mem[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[18] .is_wysiwyg = "true";
defparam \memory|mem[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N0
cyclonev_lcell_comb \em|Mux2~0 (
// Equation(s):
// \em|Mux2~0_combout  = ( \em|addr [0] & ( \em|addr [1] & ( \memory|mem [30] ) ) ) # ( !\em|addr [0] & ( \em|addr [1] & ( \memory|mem [26] ) ) ) # ( \em|addr [0] & ( !\em|addr [1] & ( \memory|mem [22] ) ) ) # ( !\em|addr [0] & ( !\em|addr [1] & ( 
// \memory|mem [18] ) ) )

	.dataa(!\memory|mem [30]),
	.datab(!\memory|mem [22]),
	.datac(!\memory|mem [26]),
	.datad(!\memory|mem [18]),
	.datae(!\em|addr [0]),
	.dataf(!\em|addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux2~0 .extended_lut = "off";
defparam \em|Mux2~0 .lut_mask = 64'h00FF33330F0F5555;
defparam \em|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N21
cyclonev_lcell_comb \em|Mux1~0 (
// Equation(s):
// \em|Mux1~0_combout  = ( \em|addr [1] & ( (!\em|addr [3] & \em|addr [2]) ) ) # ( !\em|addr [1] & ( (!\em|addr [3] & ((\em|addr [2]))) # (\em|addr [3] & (!\em|addr [0] & !\em|addr [2])) ) )

	.dataa(!\em|addr [0]),
	.datab(gnd),
	.datac(!\em|addr [3]),
	.datad(!\em|addr [2]),
	.datae(gnd),
	.dataf(!\em|addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux1~0 .extended_lut = "off";
defparam \em|Mux1~0 .lut_mask = 64'h0AF00AF000F000F0;
defparam \em|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N12
cyclonev_lcell_comb \em|Selector1~0 (
// Equation(s):
// \em|Selector1~0_combout  = ( \memory|mem [38] & ( \em|Mux1~2_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (!\em|Add0~0_combout  $ ((!\em|Mux2~3_combout )))) ) ) ) # ( !\memory|mem [38] & ( \em|Mux1~2_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ ((!\em|Mux2~3_combout )))) ) ) ) # ( \memory|mem [38] & ( !\em|Mux1~2_combout  ) )

	.dataa(!\em|Add0~0_combout ),
	.datab(!\em|Mux2~3_combout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\memory|mem [38]),
	.dataf(!\em|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector1~0 .extended_lut = "off";
defparam \em|Selector1~0 .lut_mask = 64'h0000FFFF0F660F66;
defparam \em|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N14
dffeas \em|mem_in[38] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [38]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[38] .is_wysiwyg = "true";
defparam \em|mem_in[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N43
dffeas \memory|mem[38] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [38]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[38] .is_wysiwyg = "true";
defparam \memory|mem[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N54
cyclonev_lcell_comb \em|Selector33~0 (
// Equation(s):
// \em|Selector33~0_combout  = ( \memory|mem [6] & ( \s5|Decoder0~6_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ ((!\em|Mux2~3_combout )))) ) ) ) # ( !\memory|mem [6] & ( \s5|Decoder0~6_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ ((!\em|Mux2~3_combout )))) ) ) ) # ( \memory|mem [6] & ( !\s5|Decoder0~6_combout  ) )

	.dataa(!\em|Add0~0_combout ),
	.datab(!\em|Mux2~3_combout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\memory|mem [6]),
	.dataf(!\s5|Decoder0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector33~0 .extended_lut = "off";
defparam \em|Selector33~0 .lut_mask = 64'h0000FFFF0F660F66;
defparam \em|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N56
dffeas \em|mem_in[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[6] .is_wysiwyg = "true";
defparam \em|mem_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N5
dffeas \memory|mem[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[6] .is_wysiwyg = "true";
defparam \memory|mem[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N15
cyclonev_lcell_comb \em|Selector37~0 (
// Equation(s):
// \em|Selector37~0_combout  = ( \memory|mem [2] & ( \s5|Decoder0~5_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ ((!\em|Mux2~3_combout )))) ) ) ) # ( !\memory|mem [2] & ( \s5|Decoder0~5_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ ((!\em|Mux2~3_combout )))) ) ) ) # ( \memory|mem [2] & ( !\s5|Decoder0~5_combout  ) )

	.dataa(!\em|Add0~0_combout ),
	.datab(!\em|Mux2~3_combout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(!\memory|mem [2]),
	.dataf(!\s5|Decoder0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector37~0 .extended_lut = "off";
defparam \em|Selector37~0 .lut_mask = 64'h0000FFFF06F606F6;
defparam \em|Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N16
dffeas \em|mem_in[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[2] .is_wysiwyg = "true";
defparam \em|mem_in[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N47
dffeas \memory|mem[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[2] .is_wysiwyg = "true";
defparam \memory|mem[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N36
cyclonev_lcell_comb \em|Selector29~0 (
// Equation(s):
// \em|Selector29~0_combout  = ( \memory|mem [10] & ( \s5|Decoder0~7_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ (((!\em|Mux2~3_combout ))))) ) ) ) # ( !\memory|mem [10] & ( \s5|Decoder0~7_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ (((!\em|Mux2~3_combout ))))) ) ) ) # ( \memory|mem [10] & ( !\s5|Decoder0~7_combout  ) )

	.dataa(!\em|Add0~0_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(!\em|Mux2~3_combout ),
	.datae(!\memory|mem [10]),
	.dataf(!\s5|Decoder0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector29~0 .extended_lut = "off";
defparam \em|Selector29~0 .lut_mask = 64'h0000FFFF1D2E1D2E;
defparam \em|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N38
dffeas \em|mem_in[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [10]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[10] .is_wysiwyg = "true";
defparam \em|mem_in[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N29
dffeas \memory|mem[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[10] .is_wysiwyg = "true";
defparam \memory|mem[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N39
cyclonev_lcell_comb \em|Selector25~0 (
// Equation(s):
// \em|Selector25~0_combout  = ( \memory|mem [14] & ( \s5|Decoder0~8_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ ((!\em|Mux2~3_combout )))) ) ) ) # ( !\memory|mem [14] & ( \s5|Decoder0~8_combout  & ( (!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\em|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\em|Add0~0_combout  $ ((!\em|Mux2~3_combout )))) ) ) ) # ( \memory|mem [14] & ( !\s5|Decoder0~8_combout  ) )

	.dataa(!\em|Add0~0_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\em|Mux2~3_combout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(!\memory|mem [14]),
	.dataf(!\s5|Decoder0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector25~0 .extended_lut = "off";
defparam \em|Selector25~0 .lut_mask = 64'h0000FFFF12DE12DE;
defparam \em|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N41
dffeas \em|mem_in[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [14]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[14] .is_wysiwyg = "true";
defparam \em|mem_in[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N25
dffeas \memory|mem[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[14] .is_wysiwyg = "true";
defparam \memory|mem[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N24
cyclonev_lcell_comb \em|Mux2~1 (
// Equation(s):
// \em|Mux2~1_combout  = ( \memory|mem [14] & ( \em|addr [0] & ( (\em|addr [1]) # (\memory|mem [6]) ) ) ) # ( !\memory|mem [14] & ( \em|addr [0] & ( (\memory|mem [6] & !\em|addr [1]) ) ) ) # ( \memory|mem [14] & ( !\em|addr [0] & ( (!\em|addr [1] & 
// (\memory|mem [2])) # (\em|addr [1] & ((\memory|mem [10]))) ) ) ) # ( !\memory|mem [14] & ( !\em|addr [0] & ( (!\em|addr [1] & (\memory|mem [2])) # (\em|addr [1] & ((\memory|mem [10]))) ) ) )

	.dataa(!\memory|mem [6]),
	.datab(!\memory|mem [2]),
	.datac(!\memory|mem [10]),
	.datad(!\em|addr [1]),
	.datae(!\memory|mem [14]),
	.dataf(!\em|addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux2~1 .extended_lut = "off";
defparam \em|Mux2~1 .lut_mask = 64'h330F330F550055FF;
defparam \em|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N42
cyclonev_lcell_comb \em|Mux2~2 (
// Equation(s):
// \em|Mux2~2_combout  = ( \em|Mux2~1_combout  & ( ((\em|Mux1~2_combout  & \memory|mem [38])) # (\em|Mux3~1_combout ) ) ) # ( !\em|Mux2~1_combout  & ( (\em|Mux1~2_combout  & \memory|mem [38]) ) )

	.dataa(!\em|Mux3~1_combout ),
	.datab(gnd),
	.datac(!\em|Mux1~2_combout ),
	.datad(!\memory|mem [38]),
	.datae(gnd),
	.dataf(!\em|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux2~2 .extended_lut = "off";
defparam \em|Mux2~2 .lut_mask = 64'h000F000F555F555F;
defparam \em|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N6
cyclonev_lcell_comb \em|Mux2~3 (
// Equation(s):
// \em|Mux2~3_combout  = ( \em|Mux2~2_combout  ) # ( !\em|Mux2~2_combout  & ( (\em|Mux1~0_combout  & ((!\em|Mux3~0_combout  & ((\em|Mux2~0_combout ))) # (\em|Mux3~0_combout  & (\memory|mem [34])))) ) )

	.dataa(!\em|Mux3~0_combout ),
	.datab(!\memory|mem [34]),
	.datac(!\em|Mux2~0_combout ),
	.datad(!\em|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\em|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux2~3 .extended_lut = "off";
defparam \em|Mux2~3 .lut_mask = 64'h001B001BFFFFFFFF;
defparam \em|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N30
cyclonev_lcell_comb \em|Mod0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \em|Mod0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( !\em|Mux3~5_combout  $ (((!\em|Mux0~1_combout ) # ((!\em|Mux1~4_combout ) # (!\em|Mux2~3_combout )))) ) + ( GND ) + ( \em|Mod0|auto_generated|divider|divider|op_4~14  ))
// \em|Mod0|auto_generated|divider|divider|op_4~18  = CARRY(( !\em|Mux3~5_combout  $ (((!\em|Mux0~1_combout ) # ((!\em|Mux1~4_combout ) # (!\em|Mux2~3_combout )))) ) + ( GND ) + ( \em|Mod0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\em|Mux0~1_combout ),
	.datab(!\em|Mux1~4_combout ),
	.datac(!\em|Mux2~3_combout ),
	.datad(!\em|Mux3~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\em|Mod0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\em|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\em|Mod0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \em|Mod0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \em|Mod0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF000001FE;
defparam \em|Mod0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N33
cyclonev_lcell_comb \em|Add0~1 (
// Equation(s):
// \em|Add0~1_combout  = ( \em|Add0~0_combout  & ( !\em|Mux2~3_combout  $ (!\em|Mux3~5_combout ) ) ) # ( !\em|Add0~0_combout  & ( \em|Mux3~5_combout  ) )

	.dataa(!\em|Mux2~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\em|Mux3~5_combout ),
	.datae(gnd),
	.dataf(!\em|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Add0~1 .extended_lut = "off";
defparam \em|Add0~1 .lut_mask = 64'h00FF00FF55AA55AA;
defparam \em|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N57
cyclonev_lcell_comb \em|Selector4~0 (
// Equation(s):
// \em|Selector4~0_combout  = ( \memory|mem [35] & ( (!\s5|Decoder0~0_combout ) # ((!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\em|Mod0|auto_generated|divider|divider|op_4~17_sumout )) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  
// & ((\em|Add0~1_combout )))) ) ) # ( !\memory|mem [35] & ( (\s5|Decoder0~0_combout  & ((!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\em|Mod0|auto_generated|divider|divider|op_4~17_sumout )) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\em|Add0~1_combout ))))) ) )

	.dataa(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\em|Add0~1_combout ),
	.datad(!\s5|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\memory|mem [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector4~0 .extended_lut = "off";
defparam \em|Selector4~0 .lut_mask = 64'h00270027FF27FF27;
defparam \em|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N58
dffeas \em|mem_in[35] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [35]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[35] .is_wysiwyg = "true";
defparam \em|mem_in[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N8
dffeas \memory|mem[35] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [35]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[35] .is_wysiwyg = "true";
defparam \memory|mem[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N48
cyclonev_lcell_comb \em|Selector12~0 (
// Equation(s):
// \em|Selector12~0_combout  = ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~3_combout  & ((\memory|mem [27]))) # (\s5|Decoder0~3_combout  & (\em|Add0~1_combout )) ) ) # ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  
// & ( (!\s5|Decoder0~3_combout  & ((\memory|mem [27]))) # (\s5|Decoder0~3_combout  & (\em|Mod0|auto_generated|divider|divider|op_4~17_sumout )) ) )

	.dataa(!\em|Add0~1_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\s5|Decoder0~3_combout ),
	.datad(!\memory|mem [27]),
	.datae(gnd),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector12~0 .extended_lut = "off";
defparam \em|Selector12~0 .lut_mask = 64'h03F303F305F505F5;
defparam \em|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N49
dffeas \em|mem_in[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [27]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[27] .is_wysiwyg = "true";
defparam \em|mem_in[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N23
dffeas \memory|mem[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[27] .is_wysiwyg = "true";
defparam \memory|mem[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \em|Selector16~0 (
// Equation(s):
// \em|Selector16~0_combout  = ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~2_combout  & ((\memory|mem [23]))) # (\s5|Decoder0~2_combout  & (\em|Add0~1_combout )) ) ) # ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  
// & ( (!\s5|Decoder0~2_combout  & ((\memory|mem [23]))) # (\s5|Decoder0~2_combout  & (\em|Mod0|auto_generated|divider|divider|op_4~17_sumout )) ) )

	.dataa(!\em|Add0~1_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\s5|Decoder0~2_combout ),
	.datad(!\memory|mem [23]),
	.datae(gnd),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector16~0 .extended_lut = "off";
defparam \em|Selector16~0 .lut_mask = 64'h03F303F305F505F5;
defparam \em|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N32
dffeas \em|mem_in[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [23]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[23] .is_wysiwyg = "true";
defparam \em|mem_in[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N44
dffeas \memory|mem[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[23] .is_wysiwyg = "true";
defparam \memory|mem[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N51
cyclonev_lcell_comb \em|Selector20~0 (
// Equation(s):
// \em|Selector20~0_combout  = ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~1_combout  & ((\memory|mem [19]))) # (\s5|Decoder0~1_combout  & (\em|Add0~1_combout )) ) ) # ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  
// & ( (!\s5|Decoder0~1_combout  & ((\memory|mem [19]))) # (\s5|Decoder0~1_combout  & (\em|Mod0|auto_generated|divider|divider|op_4~17_sumout )) ) )

	.dataa(!\em|Add0~1_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\s5|Decoder0~1_combout ),
	.datad(!\memory|mem [19]),
	.datae(gnd),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector20~0 .extended_lut = "off";
defparam \em|Selector20~0 .lut_mask = 64'h03F303F305F505F5;
defparam \em|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N53
dffeas \em|mem_in[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [19]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[19] .is_wysiwyg = "true";
defparam \em|mem_in[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N29
dffeas \memory|mem[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[19] .is_wysiwyg = "true";
defparam \memory|mem[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N33
cyclonev_lcell_comb \em|Selector8~0 (
// Equation(s):
// \em|Selector8~0_combout  = ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~4_combout  & ((\memory|mem [31]))) # (\s5|Decoder0~4_combout  & (\em|Add0~1_combout )) ) ) # ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// ( (!\s5|Decoder0~4_combout  & ((\memory|mem [31]))) # (\s5|Decoder0~4_combout  & (\em|Mod0|auto_generated|divider|divider|op_4~17_sumout )) ) )

	.dataa(!\em|Add0~1_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\memory|mem [31]),
	.datad(!\s5|Decoder0~4_combout ),
	.datae(gnd),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector8~0 .extended_lut = "off";
defparam \em|Selector8~0 .lut_mask = 64'h0F330F330F550F55;
defparam \em|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N34
dffeas \em|mem_in[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [31]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[31] .is_wysiwyg = "true";
defparam \em|mem_in[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N14
dffeas \memory|mem[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [31]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[31] .is_wysiwyg = "true";
defparam \memory|mem[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N18
cyclonev_lcell_comb \em|Mux3~2 (
// Equation(s):
// \em|Mux3~2_combout  = ( \em|addr [1] & ( \em|addr [0] & ( \memory|mem [31] ) ) ) # ( !\em|addr [1] & ( \em|addr [0] & ( \memory|mem [23] ) ) ) # ( \em|addr [1] & ( !\em|addr [0] & ( \memory|mem [27] ) ) ) # ( !\em|addr [1] & ( !\em|addr [0] & ( 
// \memory|mem [19] ) ) )

	.dataa(!\memory|mem [27]),
	.datab(!\memory|mem [23]),
	.datac(!\memory|mem [19]),
	.datad(!\memory|mem [31]),
	.datae(!\em|addr [1]),
	.dataf(!\em|addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux3~2 .extended_lut = "off";
defparam \em|Mux3~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \em|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \em|Selector32~0 (
// Equation(s):
// \em|Selector32~0_combout  = ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~6_combout  & ((\memory|mem [7]))) # (\s5|Decoder0~6_combout  & (\em|Add0~1_combout )) ) ) # ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// ( (!\s5|Decoder0~6_combout  & ((\memory|mem [7]))) # (\s5|Decoder0~6_combout  & (\em|Mod0|auto_generated|divider|divider|op_4~17_sumout )) ) )

	.dataa(!\em|Add0~1_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\s5|Decoder0~6_combout ),
	.datad(!\memory|mem [7]),
	.datae(gnd),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector32~0 .extended_lut = "off";
defparam \em|Selector32~0 .lut_mask = 64'h03F303F305F505F5;
defparam \em|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N8
dffeas \em|mem_in[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[7] .is_wysiwyg = "true";
defparam \em|mem_in[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N26
dffeas \memory|mem[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[7] .is_wysiwyg = "true";
defparam \memory|mem[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N36
cyclonev_lcell_comb \em|Selector36~0 (
// Equation(s):
// \em|Selector36~0_combout  = ( \em|Mod0|auto_generated|divider|divider|op_4~17_sumout  & ( (!\s5|Decoder0~5_combout  & (((\memory|mem [3])))) # (\s5|Decoder0~5_combout  & ((!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ) # ((\em|Add0~1_combout 
// )))) ) ) # ( !\em|Mod0|auto_generated|divider|divider|op_4~17_sumout  & ( (!\s5|Decoder0~5_combout  & (((\memory|mem [3])))) # (\s5|Decoder0~5_combout  & (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\em|Add0~1_combout ))) ) )

	.dataa(!\s5|Decoder0~5_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\em|Add0~1_combout ),
	.datad(!\memory|mem [3]),
	.datae(gnd),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector36~0 .extended_lut = "off";
defparam \em|Selector36~0 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \em|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N37
dffeas \em|mem_in[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[3] .is_wysiwyg = "true";
defparam \em|mem_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N47
dffeas \memory|mem[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[3] .is_wysiwyg = "true";
defparam \memory|mem[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N18
cyclonev_lcell_comb \em|Selector28~0 (
// Equation(s):
// \em|Selector28~0_combout  = ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~7_combout  & ((\memory|mem [11]))) # (\s5|Decoder0~7_combout  & (\em|Add0~1_combout )) ) ) # ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  
// & ( (!\s5|Decoder0~7_combout  & ((\memory|mem [11]))) # (\s5|Decoder0~7_combout  & (\em|Mod0|auto_generated|divider|divider|op_4~17_sumout )) ) )

	.dataa(!\em|Add0~1_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\s5|Decoder0~7_combout ),
	.datad(!\memory|mem [11]),
	.datae(gnd),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector28~0 .extended_lut = "off";
defparam \em|Selector28~0 .lut_mask = 64'h03F303F305F505F5;
defparam \em|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N19
dffeas \em|mem_in[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [11]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[11] .is_wysiwyg = "true";
defparam \em|mem_in[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N58
dffeas \memory|mem[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[11] .is_wysiwyg = "true";
defparam \memory|mem[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N9
cyclonev_lcell_comb \em|Selector24~0 (
// Equation(s):
// \em|Selector24~0_combout  = ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~8_combout  & ((\memory|mem [15]))) # (\s5|Decoder0~8_combout  & (\em|Add0~1_combout )) ) ) # ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  
// & ( (!\s5|Decoder0~8_combout  & ((\memory|mem [15]))) # (\s5|Decoder0~8_combout  & (\em|Mod0|auto_generated|divider|divider|op_4~17_sumout )) ) )

	.dataa(!\em|Add0~1_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\memory|mem [15]),
	.datad(!\s5|Decoder0~8_combout ),
	.datae(gnd),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector24~0 .extended_lut = "off";
defparam \em|Selector24~0 .lut_mask = 64'h0F330F330F550F55;
defparam \em|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N11
dffeas \em|mem_in[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [15]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[15] .is_wysiwyg = "true";
defparam \em|mem_in[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N16
dffeas \memory|mem[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[15] .is_wysiwyg = "true";
defparam \memory|mem[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N15
cyclonev_lcell_comb \em|Mux3~3 (
// Equation(s):
// \em|Mux3~3_combout  = ( \memory|mem [15] & ( \em|addr [1] & ( (\memory|mem [11]) # (\em|addr [0]) ) ) ) # ( !\memory|mem [15] & ( \em|addr [1] & ( (!\em|addr [0] & \memory|mem [11]) ) ) ) # ( \memory|mem [15] & ( !\em|addr [1] & ( (!\em|addr [0] & 
// ((\memory|mem [3]))) # (\em|addr [0] & (\memory|mem [7])) ) ) ) # ( !\memory|mem [15] & ( !\em|addr [1] & ( (!\em|addr [0] & ((\memory|mem [3]))) # (\em|addr [0] & (\memory|mem [7])) ) ) )

	.dataa(!\memory|mem [7]),
	.datab(!\memory|mem [3]),
	.datac(!\em|addr [0]),
	.datad(!\memory|mem [11]),
	.datae(!\memory|mem [15]),
	.dataf(!\em|addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux3~3 .extended_lut = "off";
defparam \em|Mux3~3 .lut_mask = 64'h3535353500F00FFF;
defparam \em|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N21
cyclonev_lcell_comb \em|Selector0~0 (
// Equation(s):
// \em|Selector0~0_combout  = ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\em|Mux1~2_combout  & ((\memory|mem [39]))) # (\em|Mux1~2_combout  & (\em|Add0~1_combout )) ) ) # ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// (!\em|Mux1~2_combout  & ((\memory|mem [39]))) # (\em|Mux1~2_combout  & (\em|Mod0|auto_generated|divider|divider|op_4~17_sumout )) ) )

	.dataa(!\em|Add0~1_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(!\memory|mem [39]),
	.datad(!\em|Mux1~2_combout ),
	.datae(gnd),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector0~0 .extended_lut = "off";
defparam \em|Selector0~0 .lut_mask = 64'h0F330F330F550F55;
defparam \em|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N22
dffeas \em|mem_in[39] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [39]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[39] .is_wysiwyg = "true";
defparam \em|mem_in[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y3_N20
dffeas \memory|mem[39] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [39]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[39] .is_wysiwyg = "true";
defparam \memory|mem[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N6
cyclonev_lcell_comb \em|Mux3~4 (
// Equation(s):
// \em|Mux3~4_combout  = ( \em|Mux1~2_combout  & ( ((\em|Mux3~3_combout  & \em|Mux3~1_combout )) # (\memory|mem [39]) ) ) # ( !\em|Mux1~2_combout  & ( (\em|Mux3~3_combout  & \em|Mux3~1_combout ) ) )

	.dataa(gnd),
	.datab(!\em|Mux3~3_combout ),
	.datac(!\memory|mem [39]),
	.datad(!\em|Mux3~1_combout ),
	.datae(gnd),
	.dataf(!\em|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux3~4 .extended_lut = "off";
defparam \em|Mux3~4 .lut_mask = 64'h003300330F3F0F3F;
defparam \em|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N54
cyclonev_lcell_comb \em|Mux3~5 (
// Equation(s):
// \em|Mux3~5_combout  = ( \em|Mux3~4_combout  ) # ( !\em|Mux3~4_combout  & ( (\em|Mux1~0_combout  & ((!\em|Mux3~0_combout  & ((\em|Mux3~2_combout ))) # (\em|Mux3~0_combout  & (\memory|mem [35])))) ) )

	.dataa(!\memory|mem [35]),
	.datab(!\em|Mux3~2_combout ),
	.datac(!\em|Mux1~0_combout ),
	.datad(!\em|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\em|Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux3~5 .extended_lut = "off";
defparam \em|Mux3~5 .lut_mask = 64'h03050305FFFFFFFF;
defparam \em|Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N33
cyclonev_lcell_comb \em|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \em|Mod0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\em|Mod0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \em|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \em|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N48
cyclonev_lcell_comb \em|Selector3~0 (
// Equation(s):
// \em|Selector3~0_combout  = ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\em|Mux1~2_combout  & ((\memory|mem [36]))) # (\em|Mux1~2_combout  & (!\em|Mux0~1_combout )) ) ) # ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// (!\em|Mux1~2_combout  & ((\memory|mem [36]))) # (\em|Mux1~2_combout  & (\em|Mod0|auto_generated|divider|divider|op_4~5_sumout )) ) )

	.dataa(!\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\memory|mem [36]),
	.datad(!\em|Mux1~2_combout ),
	.datae(gnd),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector3~0 .extended_lut = "off";
defparam \em|Selector3~0 .lut_mask = 64'h0F550F550FCC0FCC;
defparam \em|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N50
dffeas \em|mem_in[36] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [36]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[36] .is_wysiwyg = "true";
defparam \em|mem_in[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N17
dffeas \memory|mem[36] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [36]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[36] .is_wysiwyg = "true";
defparam \memory|mem[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N51
cyclonev_lcell_comb \em|Selector15~0 (
// Equation(s):
// \em|Selector15~0_combout  = ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~3_combout  & ((\memory|mem [24]))) # (\s5|Decoder0~3_combout  & (!\em|Mux0~1_combout )) ) ) # ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  
// & ( (!\s5|Decoder0~3_combout  & ((\memory|mem [24]))) # (\s5|Decoder0~3_combout  & (\em|Mod0|auto_generated|divider|divider|op_4~5_sumout )) ) )

	.dataa(!\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\s5|Decoder0~3_combout ),
	.datad(!\memory|mem [24]),
	.datae(gnd),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector15~0 .extended_lut = "off";
defparam \em|Selector15~0 .lut_mask = 64'h05F505F50CFC0CFC;
defparam \em|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N53
dffeas \em|mem_in[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [24]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[24] .is_wysiwyg = "true";
defparam \em|mem_in[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N29
dffeas \memory|mem[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[24] .is_wysiwyg = "true";
defparam \memory|mem[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N36
cyclonev_lcell_comb \em|Selector19~0 (
// Equation(s):
// \em|Selector19~0_combout  = ( \em|Mux0~1_combout  & ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~2_combout  & \memory|mem [20]) ) ) ) # ( !\em|Mux0~1_combout  & ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// (\memory|mem [20]) # (\s5|Decoder0~2_combout ) ) ) ) # ( \em|Mux0~1_combout  & ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~2_combout  & ((\memory|mem [20]))) # (\s5|Decoder0~2_combout  & 
// (\em|Mod0|auto_generated|divider|divider|op_4~5_sumout )) ) ) ) # ( !\em|Mux0~1_combout  & ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~2_combout  & ((\memory|mem [20]))) # (\s5|Decoder0~2_combout  & 
// (\em|Mod0|auto_generated|divider|divider|op_4~5_sumout )) ) ) )

	.dataa(!\s5|Decoder0~2_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datac(!\memory|mem [20]),
	.datad(gnd),
	.datae(!\em|Mux0~1_combout ),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector19~0 .extended_lut = "off";
defparam \em|Selector19~0 .lut_mask = 64'h1B1B1B1B5F5F0A0A;
defparam \em|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N37
dffeas \em|mem_in[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [20]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[20] .is_wysiwyg = "true";
defparam \em|mem_in[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N45
cyclonev_lcell_comb \memory|mem[20]~feeder (
// Equation(s):
// \memory|mem[20]~feeder_combout  = ( \em|mem_in [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em|mem_in [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[20]~feeder .extended_lut = "off";
defparam \memory|mem[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory|mem[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N47
dffeas \memory|mem[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\memory|mem[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[20] .is_wysiwyg = "true";
defparam \memory|mem[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N57
cyclonev_lcell_comb \em|Selector23~0 (
// Equation(s):
// \em|Selector23~0_combout  = ( \memory|mem [16] & ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\em|Mux0~1_combout ) # (!\s5|Decoder0~1_combout ) ) ) ) # ( !\memory|mem [16] & ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// (!\em|Mux0~1_combout  & \s5|Decoder0~1_combout ) ) ) ) # ( \memory|mem [16] & ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~1_combout ) # (\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ) ) ) ) # ( !\memory|mem [16] & 
// ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (\s5|Decoder0~1_combout  & \em|Mod0|auto_generated|divider|divider|op_4~5_sumout ) ) ) )

	.dataa(!\em|Mux0~1_combout ),
	.datab(!\s5|Decoder0~1_combout ),
	.datac(!\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datad(gnd),
	.datae(!\memory|mem [16]),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector23~0 .extended_lut = "off";
defparam \em|Selector23~0 .lut_mask = 64'h0303CFCF2222EEEE;
defparam \em|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N58
dffeas \em|mem_in[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [16]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[16] .is_wysiwyg = "true";
defparam \em|mem_in[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N38
dffeas \memory|mem[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[16] .is_wysiwyg = "true";
defparam \memory|mem[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N30
cyclonev_lcell_comb \em|Selector11~0 (
// Equation(s):
// \em|Selector11~0_combout  = ( \em|Mux0~1_combout  & ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~4_combout  & \memory|mem [28]) ) ) ) # ( !\em|Mux0~1_combout  & ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// (\memory|mem [28]) # (\s5|Decoder0~4_combout ) ) ) ) # ( \em|Mux0~1_combout  & ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~4_combout  & ((\memory|mem [28]))) # (\s5|Decoder0~4_combout  & 
// (\em|Mod0|auto_generated|divider|divider|op_4~5_sumout )) ) ) ) # ( !\em|Mux0~1_combout  & ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~4_combout  & ((\memory|mem [28]))) # (\s5|Decoder0~4_combout  & 
// (\em|Mod0|auto_generated|divider|divider|op_4~5_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datac(!\s5|Decoder0~4_combout ),
	.datad(!\memory|mem [28]),
	.datae(!\em|Mux0~1_combout ),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector11~0 .extended_lut = "off";
defparam \em|Selector11~0 .lut_mask = 64'h03F303F30FFF00F0;
defparam \em|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N31
dffeas \em|mem_in[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [28]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[28] .is_wysiwyg = "true";
defparam \em|mem_in[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N26
dffeas \memory|mem[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [28]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[28] .is_wysiwyg = "true";
defparam \memory|mem[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N57
cyclonev_lcell_comb \em|Mux0~2 (
// Equation(s):
// \em|Mux0~2_combout  = ( \em|addr [1] & ( \em|addr [0] & ( \memory|mem [28] ) ) ) # ( !\em|addr [1] & ( \em|addr [0] & ( \memory|mem [20] ) ) ) # ( \em|addr [1] & ( !\em|addr [0] & ( \memory|mem [24] ) ) ) # ( !\em|addr [1] & ( !\em|addr [0] & ( 
// \memory|mem [16] ) ) )

	.dataa(!\memory|mem [24]),
	.datab(!\memory|mem [20]),
	.datac(!\memory|mem [16]),
	.datad(!\memory|mem [28]),
	.datae(!\em|addr [1]),
	.dataf(!\em|addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux0~2 .extended_lut = "off";
defparam \em|Mux0~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \em|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N27
cyclonev_lcell_comb \em|Selector7~0 (
// Equation(s):
// \em|Selector7~0_combout  = ( \memory|mem [32] & ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\em|Mux0~1_combout ) # (!\s5|Decoder0~0_combout ) ) ) ) # ( !\memory|mem [32] & ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// (!\em|Mux0~1_combout  & \s5|Decoder0~0_combout ) ) ) ) # ( \memory|mem [32] & ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~0_combout ) # (\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ) ) ) ) # ( !\memory|mem [32] & 
// ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (\em|Mod0|auto_generated|divider|divider|op_4~5_sumout  & \s5|Decoder0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datac(!\em|Mux0~1_combout ),
	.datad(!\s5|Decoder0~0_combout ),
	.datae(!\memory|mem [32]),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector7~0 .extended_lut = "off";
defparam \em|Selector7~0 .lut_mask = 64'h0033FF3300F0FFF0;
defparam \em|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N28
dffeas \em|mem_in[32] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [32]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[32] .is_wysiwyg = "true";
defparam \em|mem_in[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N41
dffeas \memory|mem[32] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [32]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[32] .is_wysiwyg = "true";
defparam \memory|mem[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N24
cyclonev_lcell_comb \em|Mux0~3 (
// Equation(s):
// \em|Mux0~3_combout  = ( !\em|addr [0] & ( (!\em|addr [3] & ((((\em|Mux0~2_combout ))))) # (\em|addr [3] & (!\em|addr [2] & (!\em|addr [1] & (\memory|mem [32])))) ) ) # ( \em|addr [0] & ( (!\em|addr [3] & ((((\em|Mux0~2_combout ))))) # (\em|addr [3] & 
// (!\em|addr [2] & (!\em|addr [1] & (\memory|mem [36])))) ) )

	.dataa(!\em|addr [2]),
	.datab(!\em|addr [1]),
	.datac(!\memory|mem [36]),
	.datad(!\em|addr [3]),
	.datae(!\em|addr [0]),
	.dataf(!\em|Mux0~2_combout ),
	.datag(!\memory|mem [32]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux0~3 .extended_lut = "on";
defparam \em|Mux0~3 .lut_mask = 64'h00080008FF08FF08;
defparam \em|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N12
cyclonev_lcell_comb \em|Selector31~0 (
// Equation(s):
// \em|Selector31~0_combout  = ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~7_combout  & ((\memory|mem [8]))) # (\s5|Decoder0~7_combout  & (!\em|Mux0~1_combout )) ) ) # ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  
// & ( (!\s5|Decoder0~7_combout  & ((\memory|mem [8]))) # (\s5|Decoder0~7_combout  & (\em|Mod0|auto_generated|divider|divider|op_4~5_sumout )) ) )

	.dataa(!\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\s5|Decoder0~7_combout ),
	.datad(!\memory|mem [8]),
	.datae(gnd),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector31~0 .extended_lut = "off";
defparam \em|Selector31~0 .lut_mask = 64'h05F505F50CFC0CFC;
defparam \em|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N14
dffeas \em|mem_in[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[8] .is_wysiwyg = "true";
defparam \em|mem_in[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N53
dffeas \memory|mem[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[8] .is_wysiwyg = "true";
defparam \memory|mem[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N30
cyclonev_lcell_comb \em|Selector35~0 (
// Equation(s):
// \em|Selector35~0_combout  = ( \em|Mux0~1_combout  & ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (\memory|mem [4] & !\s5|Decoder0~6_combout ) ) ) ) # ( !\em|Mux0~1_combout  & ( \em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// (\s5|Decoder0~6_combout ) # (\memory|mem [4]) ) ) ) # ( \em|Mux0~1_combout  & ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~6_combout  & (\memory|mem [4])) # (\s5|Decoder0~6_combout  & 
// ((\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) ) ) ) # ( !\em|Mux0~1_combout  & ( !\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\s5|Decoder0~6_combout  & (\memory|mem [4])) # (\s5|Decoder0~6_combout  & 
// ((\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) ) ) )

	.dataa(!\memory|mem [4]),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datac(!\s5|Decoder0~6_combout ),
	.datad(gnd),
	.datae(!\em|Mux0~1_combout ),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector35~0 .extended_lut = "off";
defparam \em|Selector35~0 .lut_mask = 64'h535353535F5F5050;
defparam \em|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N31
dffeas \em|mem_in[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[4] .is_wysiwyg = "true";
defparam \em|mem_in[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N59
dffeas \memory|mem[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[4] .is_wysiwyg = "true";
defparam \memory|mem[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N39
cyclonev_lcell_comb \em|next_mem_in[0]~0 (
// Equation(s):
// \em|next_mem_in[0]~0_combout  = ( \em|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\s5|Decoder0~5_combout  & (((\memory|mem [0])))) # (\s5|Decoder0~5_combout  & ((!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ) # ((!\em|Mux0~1_combout 
// )))) ) ) # ( !\em|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\s5|Decoder0~5_combout  & (((\memory|mem [0])))) # (\s5|Decoder0~5_combout  & (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((!\em|Mux0~1_combout )))) ) )

	.dataa(!\s5|Decoder0~5_combout ),
	.datab(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\memory|mem [0]),
	.datad(!\em|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|next_mem_in[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|next_mem_in[0]~0 .extended_lut = "off";
defparam \em|next_mem_in[0]~0 .lut_mask = 64'h1B0A1B0A5F4E5F4E;
defparam \em|next_mem_in[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N40
dffeas \em|mem_in[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|next_mem_in[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[0] .is_wysiwyg = "true";
defparam \em|mem_in[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N13
dffeas \memory|mem[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\em|mem_in [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[0] .is_wysiwyg = "true";
defparam \memory|mem[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N15
cyclonev_lcell_comb \em|Selector27~0 (
// Equation(s):
// \em|Selector27~0_combout  = ( \memory|mem [12] & ( (!\s5|Decoder0~8_combout ) # ((!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\em|Mod0|auto_generated|divider|divider|op_4~5_sumout )) # (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  
// & ((!\em|Mux0~1_combout )))) ) ) # ( !\memory|mem [12] & ( (\s5|Decoder0~8_combout  & ((!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\em|Mod0|auto_generated|divider|divider|op_4~5_sumout )) # 
// (\em|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((!\em|Mux0~1_combout ))))) ) )

	.dataa(!\em|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\s5|Decoder0~8_combout ),
	.datad(!\em|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\memory|mem [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Selector27~0 .extended_lut = "off";
defparam \em|Selector27~0 .lut_mask = 64'h050C050CF5FCF5FC;
defparam \em|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N17
dffeas \em|mem_in[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\em|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\em|mem_in [12]),
	.prn(vcc));
// synopsys translate_off
defparam \em|mem_in[12] .is_wysiwyg = "true";
defparam \em|mem_in[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N42
cyclonev_lcell_comb \memory|mem[12]~feeder (
// Equation(s):
// \memory|mem[12]~feeder_combout  = \em|mem_in [12]

	.dataa(gnd),
	.datab(!\em|mem_in [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory|mem[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory|mem[12]~feeder .extended_lut = "off";
defparam \memory|mem[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \memory|mem[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N44
dffeas \memory|mem[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\memory|mem[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\memory|mem[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem[12] .is_wysiwyg = "true";
defparam \memory|mem[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N12
cyclonev_lcell_comb \em|Mux0~0 (
// Equation(s):
// \em|Mux0~0_combout  = ( \memory|mem [0] & ( \memory|mem [12] & ( (!\em|addr [1] & (((!\em|addr [0]) # (\memory|mem [4])))) # (\em|addr [1] & (((\em|addr [0])) # (\memory|mem [8]))) ) ) ) # ( !\memory|mem [0] & ( \memory|mem [12] & ( (!\em|addr [1] & 
// (((\memory|mem [4] & \em|addr [0])))) # (\em|addr [1] & (((\em|addr [0])) # (\memory|mem [8]))) ) ) ) # ( \memory|mem [0] & ( !\memory|mem [12] & ( (!\em|addr [1] & (((!\em|addr [0]) # (\memory|mem [4])))) # (\em|addr [1] & (\memory|mem [8] & ((!\em|addr 
// [0])))) ) ) ) # ( !\memory|mem [0] & ( !\memory|mem [12] & ( (!\em|addr [1] & (((\memory|mem [4] & \em|addr [0])))) # (\em|addr [1] & (\memory|mem [8] & ((!\em|addr [0])))) ) ) )

	.dataa(!\memory|mem [8]),
	.datab(!\memory|mem [4]),
	.datac(!\em|addr [1]),
	.datad(!\em|addr [0]),
	.datae(!\memory|mem [0]),
	.dataf(!\memory|mem [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux0~0 .extended_lut = "off";
defparam \em|Mux0~0 .lut_mask = 64'h0530F530053FF53F;
defparam \em|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N54
cyclonev_lcell_comb \em|Mux0~1 (
// Equation(s):
// \em|Mux0~1_combout  = ( \em|Mux0~3_combout  & ( (!\em|Mux3~1_combout ) # (\em|Mux0~0_combout ) ) ) # ( !\em|Mux0~3_combout  & ( (\em|Mux0~0_combout  & \em|Mux3~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em|Mux0~0_combout ),
	.datad(!\em|Mux3~1_combout ),
	.datae(gnd),
	.dataf(!\em|Mux0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mux0~1 .extended_lut = "off";
defparam \em|Mux0~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \em|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N12
cyclonev_lcell_comb \em|Mod1|auto_generated|divider|divider|StageOut[12]~0 (
// Equation(s):
// \em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout  = ( \em|addr [0] & ( \em|Mod1|auto_generated|divider|divider|op_4~5_sumout  & ( !\em|Mod1|auto_generated|divider|divider|op_4~1_sumout  ) ) ) # ( !\em|addr [0] & ( 
// \em|Mod1|auto_generated|divider|divider|op_4~5_sumout  ) ) # ( !\em|addr [0] & ( !\em|Mod1|auto_generated|divider|divider|op_4~5_sumout  & ( \em|Mod1|auto_generated|divider|divider|op_4~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\em|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(!\em|addr [0]),
	.dataf(!\em|Mod1|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mod1|auto_generated|divider|divider|StageOut[12]~0 .extended_lut = "off";
defparam \em|Mod1|auto_generated|divider|divider|StageOut[12]~0 .lut_mask = 64'h0F0F0000FFFFF0F0;
defparam \em|Mod1|auto_generated|divider|divider|StageOut[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N54
cyclonev_lcell_comb \em|Mod1|auto_generated|divider|divider|StageOut[13]~1 (
// Equation(s):
// \em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  = ( \em|Mod1|auto_generated|divider|divider|op_4~9_sumout  & ( (!\em|Mod1|auto_generated|divider|divider|op_4~1_sumout ) # (\em|Add1~0_combout ) ) ) # ( 
// !\em|Mod1|auto_generated|divider|divider|op_4~9_sumout  & ( (\em|Add1~0_combout  & \em|Mod1|auto_generated|divider|divider|op_4~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\em|Add1~0_combout ),
	.datac(!\em|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em|Mod1|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mod1|auto_generated|divider|divider|StageOut[13]~1 .extended_lut = "off";
defparam \em|Mod1|auto_generated|divider|divider|StageOut[13]~1 .lut_mask = 64'h03030303F3F3F3F3;
defparam \em|Mod1|auto_generated|divider|divider|StageOut[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N33
cyclonev_lcell_comb \em|Mod1|auto_generated|divider|divider|StageOut[14]~2 (
// Equation(s):
// \em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout  = ( \em|Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( \em|Mod1|auto_generated|divider|divider|op_4~13_sumout  & ( \em|Add1~1_combout  ) ) ) # ( 
// !\em|Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( \em|Mod1|auto_generated|divider|divider|op_4~13_sumout  ) ) # ( \em|Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( !\em|Mod1|auto_generated|divider|divider|op_4~13_sumout  & ( 
// \em|Add1~1_combout  ) ) )

	.dataa(!\em|Add1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\em|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\em|Mod1|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mod1|auto_generated|divider|divider|StageOut[14]~2 .extended_lut = "off";
defparam \em|Mod1|auto_generated|divider|divider|StageOut[14]~2 .lut_mask = 64'h00005555FFFF5555;
defparam \em|Mod1|auto_generated|divider|divider|StageOut[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N39
cyclonev_lcell_comb \em|Mod1|auto_generated|divider|divider|StageOut[15]~3 (
// Equation(s):
// \em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout  = ( \em|Mod1|auto_generated|divider|divider|op_4~17_sumout  & ( (!\em|Mod1|auto_generated|divider|divider|op_4~1_sumout ) # (\em|Add1~2_combout ) ) ) # ( 
// !\em|Mod1|auto_generated|divider|divider|op_4~17_sumout  & ( (\em|Mod1|auto_generated|divider|divider|op_4~1_sumout  & \em|Add1~2_combout ) ) )

	.dataa(!\em|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\em|Add1~2_combout ),
	.datae(gnd),
	.dataf(!\em|Mod1|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \em|Mod1|auto_generated|divider|divider|StageOut[15]~3 .extended_lut = "off";
defparam \em|Mod1|auto_generated|divider|divider|StageOut[15]~3 .lut_mask = 64'h00550055AAFFAAFF;
defparam \em|Mod1|auto_generated|divider|divider|StageOut[15]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N6
cyclonev_lcell_comb \s5|Decoder0~9 (
// Equation(s):
// \s5|Decoder0~9_combout  = ( \em|addr [1] & ( \em|addr [3] & ( (!\em|addr [2]) # (!\em|addr [0]) ) ) ) # ( !\em|addr [1] & ( \em|addr [3] & ( (\em|addr [0]) # (\em|addr [2]) ) ) )

	.dataa(gnd),
	.datab(!\em|addr [2]),
	.datac(gnd),
	.datad(!\em|addr [0]),
	.datae(!\em|addr [1]),
	.dataf(!\em|addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s5|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s5|Decoder0~9 .extended_lut = "off";
defparam \s5|Decoder0~9 .lut_mask = 64'h0000000033FFFFCC;
defparam \s5|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N0
cyclonev_lcell_comb \s4|WideOr6~0 (
// Equation(s):
// \s4|WideOr6~0_combout  = ( \em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout  & ( (!\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout  & (!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  $ 
// (\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout ))) # (\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout  & (!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  & 
// \em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout )) ) ) # ( !\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout  & ( (\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout  & 
// (!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  & !\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout )) ) )

	.dataa(!\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datab(!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.datac(gnd),
	.datad(!\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.datae(gnd),
	.dataf(!\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr6~0 .extended_lut = "off";
defparam \s4|WideOr6~0 .lut_mask = 64'h4400440088668866;
defparam \s4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N21
cyclonev_lcell_comb \s4|WideOr5~0 (
// Equation(s):
// \s4|WideOr5~0_combout  = ( \em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout  & ( (!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  & (!\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout  $ 
// (!\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout ))) # (\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  & ((!\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout ) # 
// (\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout ))) ) ) # ( !\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout  & ( (\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  & 
// (\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout  & \em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout )) ) )

	.dataa(!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.datab(!\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.datac(!\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr5~0 .extended_lut = "off";
defparam \s4|WideOr5~0 .lut_mask = 64'h010101016D6D6D6D;
defparam \s4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N30
cyclonev_lcell_comb \s4|WideOr4~0 (
// Equation(s):
// \s4|WideOr4~0_combout  = ( \em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout  & ( (\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout  & (\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  & 
// \em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout )) ) ) # ( !\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout  & ( (!\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout  & 
// (\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  & !\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout )) # (\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout  & 
// ((\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout ))) ) )

	.dataa(!\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datab(!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.datac(gnd),
	.datad(!\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.datae(gnd),
	.dataf(!\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr4~0 .extended_lut = "off";
defparam \s4|WideOr4~0 .lut_mask = 64'h2255225500110011;
defparam \s4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N33
cyclonev_lcell_comb \s4|WideOr3~0 (
// Equation(s):
// \s4|WideOr3~0_combout  = ( \em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout  & ( !\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout  $ (\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout ) ) ) # ( 
// !\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout  & ( (!\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout  & (\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  & 
// \em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout )) # (\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout  & (!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  & 
// !\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout )) ) )

	.dataa(!\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datab(!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.datac(!\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr3~0 .extended_lut = "off";
defparam \s4|WideOr3~0 .lut_mask = 64'h4242424299999999;
defparam \s4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N24
cyclonev_lcell_comb \s4|WideOr2~0 (
// Equation(s):
// \s4|WideOr2~0_combout  = ( \em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout  & ( \em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout  & ( (!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  & 
// !\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ) ) ) ) # ( !\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout  & ( \em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout  ) ) # ( 
// !\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout  & ( !\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout  & ( (!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  & 
// \em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.datac(!\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datad(gnd),
	.datae(!\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.dataf(!\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr2~0 .extended_lut = "off";
defparam \s4|WideOr2~0 .lut_mask = 64'h0C0C0000FFFFC0C0;
defparam \s4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N3
cyclonev_lcell_comb \s4|WideOr1~0 (
// Equation(s):
// \s4|WideOr1~0_combout  = ( \em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout  & ( !\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout  $ (((\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout  & 
// !\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout ))) ) ) # ( !\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout  & ( (!\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout  & 
// (\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  & !\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout )) ) )

	.dataa(!\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datab(!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.datac(!\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr1~0 .extended_lut = "off";
defparam \s4|WideOr1~0 .lut_mask = 64'h20202020B4B4B4B4;
defparam \s4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N18
cyclonev_lcell_comb \s4|WideOr0~0 (
// Equation(s):
// \s4|WideOr0~0_combout  = ( \em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout  & ( ((!\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ) # (\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout )) # 
// (\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout ) ) ) # ( !\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout  & ( (!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  & 
// ((\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ))) # (\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout  & ((!\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout ) # 
// (!\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ))) ) )

	.dataa(!\em|Mod1|auto_generated|divider|divider|StageOut[13]~1_combout ),
	.datab(!\em|Mod1|auto_generated|divider|divider|StageOut[12]~0_combout ),
	.datac(!\em|Mod1|auto_generated|divider|divider|StageOut[14]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em|Mod1|auto_generated|divider|divider|StageOut[15]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s4|WideOr0~0 .extended_lut = "off";
defparam \s4|WideOr0~0 .lut_mask = 64'h5E5E5E5EF7F7F7F7;
defparam \s4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N9
cyclonev_lcell_comb \s0|WideOr6~0 (
// Equation(s):
// \s0|WideOr6~0_combout  = ( \em|Mux3~5_combout  & ( (\em|Mux0~1_combout  & (!\em|Mux2~3_combout  $ (!\em|Mux1~4_combout ))) ) ) # ( !\em|Mux3~5_combout  & ( (!\em|Mux1~4_combout  & (!\em|Mux2~3_combout  $ (!\em|Mux0~1_combout ))) ) )

	.dataa(!\em|Mux2~3_combout ),
	.datab(gnd),
	.datac(!\em|Mux1~4_combout ),
	.datad(!\em|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\em|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr6~0 .extended_lut = "off";
defparam \s0|WideOr6~0 .lut_mask = 64'h50A050A0005A005A;
defparam \s0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N48
cyclonev_lcell_comb \s0|WideOr5~0 (
// Equation(s):
// \s0|WideOr5~0_combout  = ( \em|Mux3~5_combout  & ( (!\em|Mux0~1_combout  & (\em|Mux2~3_combout )) # (\em|Mux0~1_combout  & ((\em|Mux1~4_combout ))) ) ) # ( !\em|Mux3~5_combout  & ( (\em|Mux2~3_combout  & (!\em|Mux1~4_combout  $ (!\em|Mux0~1_combout ))) ) 
// )

	.dataa(!\em|Mux2~3_combout ),
	.datab(!\em|Mux1~4_combout ),
	.datac(gnd),
	.datad(!\em|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\em|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr5~0 .extended_lut = "off";
defparam \s0|WideOr5~0 .lut_mask = 64'h1144114455335533;
defparam \s0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N51
cyclonev_lcell_comb \s0|WideOr4~0 (
// Equation(s):
// \s0|WideOr4~0_combout  = ( \em|Mux3~5_combout  & ( (\em|Mux2~3_combout  & ((!\em|Mux0~1_combout ) # (\em|Mux1~4_combout ))) ) ) # ( !\em|Mux3~5_combout  & ( (!\em|Mux2~3_combout  & (\em|Mux1~4_combout  & !\em|Mux0~1_combout )) ) )

	.dataa(!\em|Mux2~3_combout ),
	.datab(!\em|Mux1~4_combout ),
	.datac(gnd),
	.datad(!\em|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\em|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr4~0 .extended_lut = "off";
defparam \s0|WideOr4~0 .lut_mask = 64'h2200220055115511;
defparam \s0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N6
cyclonev_lcell_comb \s0|WideOr3~0 (
// Equation(s):
// \s0|WideOr3~0_combout  = ( \em|Mux3~5_combout  & ( (!\em|Mux1~4_combout  & (!\em|Mux2~3_combout  & \em|Mux0~1_combout )) # (\em|Mux1~4_combout  & (!\em|Mux2~3_combout  $ (\em|Mux0~1_combout ))) ) ) # ( !\em|Mux3~5_combout  & ( (!\em|Mux1~4_combout  & 
// (!\em|Mux2~3_combout  $ (!\em|Mux0~1_combout ))) # (\em|Mux1~4_combout  & (\em|Mux2~3_combout  & \em|Mux0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\em|Mux1~4_combout ),
	.datac(!\em|Mux2~3_combout ),
	.datad(!\em|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\em|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr3~0 .extended_lut = "off";
defparam \s0|WideOr3~0 .lut_mask = 64'h0CC30CC330C330C3;
defparam \s0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N45
cyclonev_lcell_comb \s0|WideOr2~0 (
// Equation(s):
// \s0|WideOr2~0_combout  = ( \em|Mux3~5_combout  & ( (!\em|Mux2~3_combout  & (\em|Mux0~1_combout  & !\em|Mux1~4_combout )) ) ) # ( !\em|Mux3~5_combout  & ( ((\em|Mux2~3_combout  & !\em|Mux1~4_combout )) # (\em|Mux0~1_combout ) ) )

	.dataa(!\em|Mux2~3_combout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\em|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr2~0 .extended_lut = "off";
defparam \s0|WideOr2~0 .lut_mask = 64'h7373737320202020;
defparam \s0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N36
cyclonev_lcell_comb \s0|WideOr1~0 (
// Equation(s):
// \s0|WideOr1~0_combout  = ( \em|Mux3~5_combout  & ( (\em|Mux2~3_combout  & (\em|Mux0~1_combout  & !\em|Mux1~4_combout )) ) ) # ( !\em|Mux3~5_combout  & ( (!\em|Mux2~3_combout  & ((\em|Mux1~4_combout ) # (\em|Mux0~1_combout ))) # (\em|Mux2~3_combout  & 
// (\em|Mux0~1_combout  & \em|Mux1~4_combout )) ) )

	.dataa(!\em|Mux2~3_combout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\em|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr1~0 .extended_lut = "off";
defparam \s0|WideOr1~0 .lut_mask = 64'h2B2B2B2B10101010;
defparam \s0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N42
cyclonev_lcell_comb \s0|WideOr0~0 (
// Equation(s):
// \s0|WideOr0~0_combout  = ( \em|Mux3~5_combout  & ( (!\em|Mux2~3_combout ) # ((\em|Mux1~4_combout ) # (\em|Mux0~1_combout )) ) ) # ( !\em|Mux3~5_combout  & ( (!\em|Mux2~3_combout  & ((\em|Mux1~4_combout ))) # (\em|Mux2~3_combout  & ((!\em|Mux0~1_combout ) 
// # (!\em|Mux1~4_combout ))) ) )

	.dataa(!\em|Mux2~3_combout ),
	.datab(!\em|Mux0~1_combout ),
	.datac(!\em|Mux1~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\em|Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s0|WideOr0~0 .extended_lut = "off";
defparam \s0|WideOr0~0 .lut_mask = 64'h5E5E5E5EBFBFBFBF;
defparam \s0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
