# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/vhdl/alv_MIMD_flow_control_loop_pipe_sequential_init.vhd" \
"../../../../project_1.srcs/sources_1/imports/vhdl/alv_MIMD_mul_32s_32s_32_2_1.vhd" \
"../../../../project_1.srcs/sources_1/imports/vhdl/alv_MIMD_op_data_exe_wb_Pipeline_exe.vhd" \
"../../../../project_1.srcs/sources_1/imports/vhdl/alv_MIMD_sdiv_32s_32s_32_36_1.vhd" \
"../../../../project_1.srcs/sim_1/new/sim_execute.vhd" \

# Do not sort compile order
nosort
