MMIO_INST
=========

Register Listing for MMIO_INST
------------------------------

+------------------------------------------------------------------+-------------------------------------------------+
| Register                                                         | Address                                         |
+==================================================================+=================================================+
| :ref:`MMIO_INST_VELOCITY1 <MMIO_INST_VELOCITY1>`                 | :ref:`0x00000000 <MMIO_INST_VELOCITY1>`         |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_VELOCITY2 <MMIO_INST_VELOCITY2>`                 | :ref:`0x00000004 <MMIO_INST_VELOCITY2>`         |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_VELOCITY3 <MMIO_INST_VELOCITY3>`                 | :ref:`0x00000008 <MMIO_INST_VELOCITY3>`         |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_VELOCITY4 <MMIO_INST_VELOCITY4>`                 | :ref:`0x0000000c <MMIO_INST_VELOCITY4>`         |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_VELOCITY5 <MMIO_INST_VELOCITY5>`                 | :ref:`0x00000010 <MMIO_INST_VELOCITY5>`         |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_VELOCITY6 <MMIO_INST_VELOCITY6>`                 | :ref:`0x00000014 <MMIO_INST_VELOCITY6>`         |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_DIRTIME <MMIO_INST_DIRTIME>`                     | :ref:`0x00000018 <MMIO_INST_DIRTIME>`           |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_STEPTIME <MMIO_INST_STEPTIME>`                   | :ref:`0x0000001c <MMIO_INST_STEPTIME>`          |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_STEPGENS_CTRLWORD <MMIO_INST_STEPGENS_CTRLWORD>` | :ref:`0x00000020 <MMIO_INST_STEPGENS_CTRLWORD>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_APPLY_TIME1 <MMIO_INST_APPLY_TIME1>`             | :ref:`0x00000024 <MMIO_INST_APPLY_TIME1>`       |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_APPLY_TIME0 <MMIO_INST_APPLY_TIME0>`             | :ref:`0x00000028 <MMIO_INST_APPLY_TIME0>`       |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_GPIOS_OUT <MMIO_INST_GPIOS_OUT>`                 | :ref:`0x0000002c <MMIO_INST_GPIOS_OUT>`         |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_PWM0_WIDTH <MMIO_INST_PWM0_WIDTH>`               | :ref:`0x00000030 <MMIO_INST_PWM0_WIDTH>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_PWM0_PERIOD <MMIO_INST_PWM0_PERIOD>`             | :ref:`0x00000034 <MMIO_INST_PWM0_PERIOD>`       |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_PWM1_WIDTH <MMIO_INST_PWM1_WIDTH>`               | :ref:`0x00000038 <MMIO_INST_PWM1_WIDTH>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_PWM1_PERIOD <MMIO_INST_PWM1_PERIOD>`             | :ref:`0x0000003c <MMIO_INST_PWM1_PERIOD>`       |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_PWM2_WIDTH <MMIO_INST_PWM2_WIDTH>`               | :ref:`0x00000040 <MMIO_INST_PWM2_WIDTH>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_PWM2_PERIOD <MMIO_INST_PWM2_PERIOD>`             | :ref:`0x00000044 <MMIO_INST_PWM2_PERIOD>`       |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_PWM3_WIDTH <MMIO_INST_PWM3_WIDTH>`               | :ref:`0x00000048 <MMIO_INST_PWM3_WIDTH>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_PWM3_PERIOD <MMIO_INST_PWM3_PERIOD>`             | :ref:`0x0000004c <MMIO_INST_PWM3_PERIOD>`       |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_PWM4_WIDTH <MMIO_INST_PWM4_WIDTH>`               | :ref:`0x00000050 <MMIO_INST_PWM4_WIDTH>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_PWM4_PERIOD <MMIO_INST_PWM4_PERIOD>`             | :ref:`0x00000054 <MMIO_INST_PWM4_PERIOD>`       |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_PWM5_WIDTH <MMIO_INST_PWM5_WIDTH>`               | :ref:`0x00000058 <MMIO_INST_PWM5_WIDTH>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_PWM5_PERIOD <MMIO_INST_PWM5_PERIOD>`             | :ref:`0x0000005c <MMIO_INST_PWM5_PERIOD>`       |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_POSITION11 <MMIO_INST_POSITION11>`               | :ref:`0x00000060 <MMIO_INST_POSITION11>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_POSITION10 <MMIO_INST_POSITION10>`               | :ref:`0x00000064 <MMIO_INST_POSITION10>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_POSITION21 <MMIO_INST_POSITION21>`               | :ref:`0x00000068 <MMIO_INST_POSITION21>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_POSITION20 <MMIO_INST_POSITION20>`               | :ref:`0x0000006c <MMIO_INST_POSITION20>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_POSITION31 <MMIO_INST_POSITION31>`               | :ref:`0x00000070 <MMIO_INST_POSITION31>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_POSITION30 <MMIO_INST_POSITION30>`               | :ref:`0x00000074 <MMIO_INST_POSITION30>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_POSITION41 <MMIO_INST_POSITION41>`               | :ref:`0x00000078 <MMIO_INST_POSITION41>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_POSITION40 <MMIO_INST_POSITION40>`               | :ref:`0x0000007c <MMIO_INST_POSITION40>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_POSITION51 <MMIO_INST_POSITION51>`               | :ref:`0x00000080 <MMIO_INST_POSITION51>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_POSITION50 <MMIO_INST_POSITION50>`               | :ref:`0x00000084 <MMIO_INST_POSITION50>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_POSITION61 <MMIO_INST_POSITION61>`               | :ref:`0x00000088 <MMIO_INST_POSITION61>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_POSITION60 <MMIO_INST_POSITION60>`               | :ref:`0x0000008c <MMIO_INST_POSITION60>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_WALLCLOCK1 <MMIO_INST_WALLCLOCK1>`               | :ref:`0x00000090 <MMIO_INST_WALLCLOCK1>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_WALLCLOCK0 <MMIO_INST_WALLCLOCK0>`               | :ref:`0x00000094 <MMIO_INST_WALLCLOCK0>`        |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_GPIOS_IN <MMIO_INST_GPIOS_IN>`                   | :ref:`0x00000098 <MMIO_INST_GPIOS_IN>`          |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_ENCODER_POSITION1 <MMIO_INST_ENCODER_POSITION1>` | :ref:`0x0000009c <MMIO_INST_ENCODER_POSITION1>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_ENCODER_POSITION2 <MMIO_INST_ENCODER_POSITION2>` | :ref:`0x000000a0 <MMIO_INST_ENCODER_POSITION2>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_ENCODER_POSITION3 <MMIO_INST_ENCODER_POSITION3>` | :ref:`0x000000a4 <MMIO_INST_ENCODER_POSITION3>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_ENCODER_POSITION4 <MMIO_INST_ENCODER_POSITION4>` | :ref:`0x000000a8 <MMIO_INST_ENCODER_POSITION4>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_ENCODER_POSITION5 <MMIO_INST_ENCODER_POSITION5>` | :ref:`0x000000ac <MMIO_INST_ENCODER_POSITION5>` |
+------------------------------------------------------------------+-------------------------------------------------+
| :ref:`MMIO_INST_ENCODER_POSITION6 <MMIO_INST_ENCODER_POSITION6>` | :ref:`0x000000b0 <MMIO_INST_ENCODER_POSITION6>` |
+------------------------------------------------------------------+-------------------------------------------------+

MMIO_INST_VELOCITY1
^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x0 = 0x00000000`

    Stepgen velocity

    .. wavedrom::
        :caption: MMIO_INST_VELOCITY1

        {
            "reg": [
                {"name": "velocity1[30:0]", "bits": 31},
                {"bits": 1},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_VELOCITY2
^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x4 = 0x00000004`

    Stepgen velocity

    .. wavedrom::
        :caption: MMIO_INST_VELOCITY2

        {
            "reg": [
                {"name": "velocity2[30:0]", "bits": 31},
                {"bits": 1},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_VELOCITY3
^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x8 = 0x00000008`

    Stepgen velocity

    .. wavedrom::
        :caption: MMIO_INST_VELOCITY3

        {
            "reg": [
                {"name": "velocity3[30:0]", "bits": 31},
                {"bits": 1},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_VELOCITY4
^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0xc = 0x0000000c`

    Stepgen velocity

    .. wavedrom::
        :caption: MMIO_INST_VELOCITY4

        {
            "reg": [
                {"name": "velocity4[30:0]", "bits": 31},
                {"bits": 1},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_VELOCITY5
^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x10 = 0x00000010`

    Stepgen velocity

    .. wavedrom::
        :caption: MMIO_INST_VELOCITY5

        {
            "reg": [
                {"name": "velocity5[30:0]", "bits": 31},
                {"bits": 1},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_VELOCITY6
^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x14 = 0x00000014`

    Stepgen velocity

    .. wavedrom::
        :caption: MMIO_INST_VELOCITY6

        {
            "reg": [
                {"name": "velocity6[30:0]", "bits": 31},
                {"bits": 1},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_DIRTIME
^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x18 = 0x00000018`

    Stepgen dirtime

    .. wavedrom::
        :caption: MMIO_INST_DIRTIME

        {
            "reg": [
                {"name": "dirtime[9:0]", "bits": 10},
                {"bits": 22},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_STEPTIME
^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x1c = 0x0000001c`

    Stepgen steptime

    .. wavedrom::
        :caption: MMIO_INST_STEPTIME

        {
            "reg": [
                {"name": "steptime[9:0]", "bits": 10},
                {"bits": 22},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_STEPGENS_CTRLWORD
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x20 = 0x00000020`

    Stepgens control word

    .. wavedrom::
        :caption: MMIO_INST_STEPGENS_CTRLWORD

        {
            "reg": [
                {"name": "stepgens_ctrlword[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_APPLY_TIME1
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x24 = 0x00000024`

    Bits 32-63 of `MMIO_INST_APPLY_TIME`. Apply time

    .. wavedrom::
        :caption: MMIO_INST_APPLY_TIME1

        {
            "reg": [
                {"name": "apply_time[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_APPLY_TIME0
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x28 = 0x00000028`

    Bits 0-31 of `MMIO_INST_APPLY_TIME`.

    .. wavedrom::
        :caption: MMIO_INST_APPLY_TIME0

        {
            "reg": [
                {"name": "apply_time[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_GPIOS_OUT
^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x2c = 0x0000002c`

    gpios_out

    .. wavedrom::
        :caption: MMIO_INST_GPIOS_OUT

        {
            "reg": [
                {"name": "gpios_out[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_PWM0_WIDTH
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x30 = 0x00000030`

    pwm0_width

    .. wavedrom::
        :caption: MMIO_INST_PWM0_WIDTH

        {
            "reg": [
                {"name": "pwm0_width[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_PWM0_PERIOD
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x34 = 0x00000034`

    pwm0_period

    .. wavedrom::
        :caption: MMIO_INST_PWM0_PERIOD

        {
            "reg": [
                {"name": "pwm0_period[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_PWM1_WIDTH
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x38 = 0x00000038`

    pwm1_width

    .. wavedrom::
        :caption: MMIO_INST_PWM1_WIDTH

        {
            "reg": [
                {"name": "pwm1_width[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_PWM1_PERIOD
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x3c = 0x0000003c`

    pwm1_period

    .. wavedrom::
        :caption: MMIO_INST_PWM1_PERIOD

        {
            "reg": [
                {"name": "pwm1_period[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_PWM2_WIDTH
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x40 = 0x00000040`

    pwm2_width

    .. wavedrom::
        :caption: MMIO_INST_PWM2_WIDTH

        {
            "reg": [
                {"name": "pwm2_width[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_PWM2_PERIOD
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x44 = 0x00000044`

    pwm2_period

    .. wavedrom::
        :caption: MMIO_INST_PWM2_PERIOD

        {
            "reg": [
                {"name": "pwm2_period[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_PWM3_WIDTH
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x48 = 0x00000048`

    pwm3_width

    .. wavedrom::
        :caption: MMIO_INST_PWM3_WIDTH

        {
            "reg": [
                {"name": "pwm3_width[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_PWM3_PERIOD
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x4c = 0x0000004c`

    pwm3_period

    .. wavedrom::
        :caption: MMIO_INST_PWM3_PERIOD

        {
            "reg": [
                {"name": "pwm3_period[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_PWM4_WIDTH
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x50 = 0x00000050`

    pwm4_width

    .. wavedrom::
        :caption: MMIO_INST_PWM4_WIDTH

        {
            "reg": [
                {"name": "pwm4_width[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_PWM4_PERIOD
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x54 = 0x00000054`

    pwm4_period

    .. wavedrom::
        :caption: MMIO_INST_PWM4_PERIOD

        {
            "reg": [
                {"name": "pwm4_period[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_PWM5_WIDTH
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x58 = 0x00000058`

    pwm5_width

    .. wavedrom::
        :caption: MMIO_INST_PWM5_WIDTH

        {
            "reg": [
                {"name": "pwm5_width[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_PWM5_PERIOD
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x5c = 0x0000005c`

    pwm5_period

    .. wavedrom::
        :caption: MMIO_INST_PWM5_PERIOD

        {
            "reg": [
                {"name": "pwm5_period[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_POSITION11
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x60 = 0x00000060`

    Bits 32-61 of `MMIO_INST_POSITION1`. Stepgen 1 position

    .. wavedrom::
        :caption: MMIO_INST_POSITION11

        {
            "reg": [
                {"name": "position1[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_POSITION10
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x64 = 0x00000064`

    Bits 0-31 of `MMIO_INST_POSITION1`.

    .. wavedrom::
        :caption: MMIO_INST_POSITION10

        {
            "reg": [
                {"name": "position1[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_POSITION21
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x68 = 0x00000068`

    Bits 32-61 of `MMIO_INST_POSITION2`. Stepgen 2 position

    .. wavedrom::
        :caption: MMIO_INST_POSITION21

        {
            "reg": [
                {"name": "position2[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_POSITION20
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x6c = 0x0000006c`

    Bits 0-31 of `MMIO_INST_POSITION2`.

    .. wavedrom::
        :caption: MMIO_INST_POSITION20

        {
            "reg": [
                {"name": "position2[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_POSITION31
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x70 = 0x00000070`

    Bits 32-61 of `MMIO_INST_POSITION3`. Stepgen 3 position

    .. wavedrom::
        :caption: MMIO_INST_POSITION31

        {
            "reg": [
                {"name": "position3[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_POSITION30
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x74 = 0x00000074`

    Bits 0-31 of `MMIO_INST_POSITION3`.

    .. wavedrom::
        :caption: MMIO_INST_POSITION30

        {
            "reg": [
                {"name": "position3[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_POSITION41
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x78 = 0x00000078`

    Bits 32-61 of `MMIO_INST_POSITION4`. Stepgen 4 position

    .. wavedrom::
        :caption: MMIO_INST_POSITION41

        {
            "reg": [
                {"name": "position4[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_POSITION40
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x7c = 0x0000007c`

    Bits 0-31 of `MMIO_INST_POSITION4`.

    .. wavedrom::
        :caption: MMIO_INST_POSITION40

        {
            "reg": [
                {"name": "position4[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_POSITION51
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x80 = 0x00000080`

    Bits 32-61 of `MMIO_INST_POSITION5`. Stepgen 5 position

    .. wavedrom::
        :caption: MMIO_INST_POSITION51

        {
            "reg": [
                {"name": "position5[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_POSITION50
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x84 = 0x00000084`

    Bits 0-31 of `MMIO_INST_POSITION5`.

    .. wavedrom::
        :caption: MMIO_INST_POSITION50

        {
            "reg": [
                {"name": "position5[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_POSITION61
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x88 = 0x00000088`

    Bits 32-61 of `MMIO_INST_POSITION6`. Stepgen 6 position

    .. wavedrom::
        :caption: MMIO_INST_POSITION61

        {
            "reg": [
                {"name": "position6[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_POSITION60
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x8c = 0x0000008c`

    Bits 0-31 of `MMIO_INST_POSITION6`.

    .. wavedrom::
        :caption: MMIO_INST_POSITION60

        {
            "reg": [
                {"name": "position6[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_WALLCLOCK1
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x90 = 0x00000090`

    Bits 32-63 of `MMIO_INST_WALLCLOCK`. wallclock time

    .. wavedrom::
        :caption: MMIO_INST_WALLCLOCK1

        {
            "reg": [
                {"name": "wallclock[63:32]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_WALLCLOCK0
^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x94 = 0x00000094`

    Bits 0-31 of `MMIO_INST_WALLCLOCK`.

    .. wavedrom::
        :caption: MMIO_INST_WALLCLOCK0

        {
            "reg": [
                {"name": "wallclock[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_GPIOS_IN
^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x98 = 0x00000098`

    gpios_in

    .. wavedrom::
        :caption: MMIO_INST_GPIOS_IN

        {
            "reg": [
                {"name": "gpios_in[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_ENCODER_POSITION1
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0x9c = 0x0000009c`

    Encoder 1 position

    .. wavedrom::
        :caption: MMIO_INST_ENCODER_POSITION1

        {
            "reg": [
                {"name": "encoder_position1[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_ENCODER_POSITION2
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0xa0 = 0x000000a0`

    Encoder 2 position

    .. wavedrom::
        :caption: MMIO_INST_ENCODER_POSITION2

        {
            "reg": [
                {"name": "encoder_position2[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_ENCODER_POSITION3
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0xa4 = 0x000000a4`

    Encoder 3 position

    .. wavedrom::
        :caption: MMIO_INST_ENCODER_POSITION3

        {
            "reg": [
                {"name": "encoder_position3[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_ENCODER_POSITION4
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0xa8 = 0x000000a8`

    Encoder 4 position

    .. wavedrom::
        :caption: MMIO_INST_ENCODER_POSITION4

        {
            "reg": [
                {"name": "encoder_position4[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_ENCODER_POSITION5
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0xac = 0x000000ac`

    Encoder 5 position

    .. wavedrom::
        :caption: MMIO_INST_ENCODER_POSITION5

        {
            "reg": [
                {"name": "encoder_position5[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


MMIO_INST_ENCODER_POSITION6
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x00000000 + 0xb0 = 0x000000b0`

    Encoder 6 position

    .. wavedrom::
        :caption: MMIO_INST_ENCODER_POSITION6

        {
            "reg": [
                {"name": "encoder_position6[31:0]", "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


