<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>Medianut Hardware.<br>
<small>
[<a class="el" href="group__xg_hardware.html">Hardware Layout</a>]</small>
</h1>Ports used by the Medianut MP3 Add-On.  
<a href="#_details">More...</a>
<p>

<p>
<div class="dynheader">
Collaboration diagram for Medianut Hardware.:</div>
<div class="dynsection">
<center><table><tr><td><img src="group__xg_medianut_cfg.png" border="0" alt="" usemap="#group____xg__medianut__cfg_map">
<map name="group____xg__medianut__cfg_map">
<area shape="rect" href="group__xg_hardware.html" title="Definitions of I/O ports." alt="Hardware Layout" coords="17,5,127,26"></map></td></tr></table></center>
</div>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g5bcda01df41fc41eb186dbc28f17d4c0">VS_SCK_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#gaa0530b82b37b2bb4f0f7eff90ed059b">VS_SCK_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g831ac4336fb98388e981dbba478dde1d">VS_SCK_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial control interface clock input bit. The first rising clock edge after XCS has gone low marks the first bit to be written to the decoder.  <a href="#g831ac4336fb98388e981dbba478dde1d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g9e5513597b0976d2137c18b1b771a817">VS_SS_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#gab695409c9e5a3b79a0fc89f9b437d2c">VS_SS_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g964c4c541a0146b78b441585c005ccf0">VS_SS_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial data interface clock input bit.  <a href="#g964c4c541a0146b78b441585c005ccf0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g5f67c21be59b6cc8acfca21f0372764c">VS_SI_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g514c7565daa037c4dcb7114565619cad">VS_SI_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g23b1dfffd10772ef7517c07ad1410234">VS_SI_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial control interface data input. The decoder samples this input on the rising edge of SCK if XCS is low.  <a href="#g23b1dfffd10772ef7517c07ad1410234"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g25f883c01faa822eb9ee519f4259a9d2">VS_SO_PIN</a>&nbsp;&nbsp;&nbsp;PINB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#gc3f00b59435406a7d8098f8637ad3405">VS_SO_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g55b59debae70709960b99f66e1347ec8">VS_SO_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial control interface data output. If data is transfered from the decoder, bits are shifted out on the falling SCK edge. If data is transfered to the decoder, SO is at a high impedance state.  <a href="#g55b59debae70709960b99f66e1347ec8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g4b7e52123a90e7fb48b0cf3dabf56f79">VS_XCS_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g79e39f624e65ffa57f408456578b1c66">VS_XCS_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#gd158b28b3d1edeb4757d744829510eee">VS_XCS_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 active low chip select input. A high level forces the serial interface into standby mode, ending the current operation. A high level also forces serial output (SO) to high impedance state.  <a href="#gd158b28b3d1edeb4757d744829510eee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g9d5ca63393d769e1e1a806fbc5384de4">VS_BSYNC_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g82198070c6c6014d9dc12bcdc60eecaf">VS_BSYNC_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#ga8f05b50736a9b3fa5315f745b459492">VS_BSYNC_BIT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 serial data interface bit sync. The first DCLK sampling edge, during which BSYNC is high, marks the first bit of a data byte.  <a href="#ga8f05b50736a9b3fa5315f745b459492"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g619a423593c5bc45b01fb7bfdcc6b7b8">VS_RESET_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g16e7884c1be3d17fa657d3532cf552e6">VS_RESET_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g00da5f550c529aed96f24956cdd313b0">VS_RESET_BIT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 hardware reset input.  <a href="#g00da5f550c529aed96f24956cdd313b0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g5825c8928e61e9b338ac061c27b92b10">VS_DREQ_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g404e82f60d7c2088ba7f0da8aef82973">VS_DREQ_PIN</a>&nbsp;&nbsp;&nbsp;PINE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g108cd7227b053386e19b9329aa273fc1">VS_DREQ_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g39d7f236cfa8f3c2400303a4b845a658">VS_DREQ_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">VS1001 data request output.  <a href="#g39d7f236cfa8f3c2400303a4b845a658"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g077def6ebb43bf9aee4e7cad468ed726">LCD_DATA_PORT</a>&nbsp;&nbsp;&nbsp;PORTD</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g0c114e723aa4c162c415fb6d4d963dd7">LCD_DATA_DDR</a>&nbsp;&nbsp;&nbsp;DDRD</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g77048d5cabd746839d42ddb66d27916e">LCD_DATA_BITS</a>&nbsp;&nbsp;&nbsp;0xF0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LCD data lines, either upper or lower 4 bits.  <a href="#g77048d5cabd746839d42ddb66d27916e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g2c40e291a1ae3d17bf2eb2d081940568">LCD_ENABLE_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g0df75b6656f6863a6e11baf515a40507">LCD_ENABLE_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g4866f80fce16d8b8a8bc9d7782a83ee5">LCD_ENABLE_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LCD enable output.  <a href="#g4866f80fce16d8b8a8bc9d7782a83ee5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g6908d9591b056ebb4c754a790543a050">LCD_REGSEL_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#gdde57372f7ce19a985f21195ebcc8bf7">LCD_REGSEL_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g5bab0783eedbac900367f85a7fcf0ef1">LCD_REGSEL_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LCD register select output.  <a href="#g5bab0783eedbac900367f85a7fcf0ef1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g15adf932c784496914cff65a3f951f96">LCD_LIGHT_PORT</a>&nbsp;&nbsp;&nbsp;PORTB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g03738546f9ef19e472c8a3bd51e66dfc">LCD_LIGHT_DDR</a>&nbsp;&nbsp;&nbsp;DDRB</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g2349b5cb79678d16e5b9b345b5a1816c">LCD_LIGHT_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">LCD output to switch backlight.  <a href="#g2349b5cb79678d16e5b9b345b5a1816c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#g59d15db8e3dcbe4d3b66e73f32e3f552">IR_SIGNAL_PORT</a>&nbsp;&nbsp;&nbsp;PORTE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#gbe436c7ac4743b9d5293b054024b8ca3">IR_SIGNAL_PIN</a>&nbsp;&nbsp;&nbsp;PINE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#gec3bf1257084853f78d18d1436957a8a">IR_SIGNAL_DDR</a>&nbsp;&nbsp;&nbsp;DDRE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_medianut_cfg.html#ge5a4ff51e30e83d606cc67566f120f06">IR_SIGNAL_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Infrared decoder signal bit.  <a href="#ge5a4ff51e30e83d606cc67566f120f06"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Ports used by the Medianut MP3 Add-On. 
<p>
Medianut is an add-on board and can be attached to the Ethernut expansion port. It contains a VS1001K MP3 decoder, a LCD interface and an infrared receiver. <hr><h2>Define Documentation</h2>
<a class="anchor" name="g5bcda01df41fc41eb186dbc28f17d4c0"></a><!-- doxytag: member="medianut.h::VS_SCK_PORT" ref="g5bcda01df41fc41eb186dbc28f17d4c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_SCK_PORT&nbsp;&nbsp;&nbsp;PORTB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port register of <a class="el" href="group__xg_vs1001.html#g831ac4336fb98388e981dbba478dde1d">VS_SCK_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00066">66</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gaa0530b82b37b2bb4f0f7eff90ed059b"></a><!-- doxytag: member="medianut.h::VS_SCK_DDR" ref="gaa0530b82b37b2bb4f0f7eff90ed059b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_SCK_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="group__xg_vs1001.html#g831ac4336fb98388e981dbba478dde1d">VS_SCK_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00067">67</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g831ac4336fb98388e981dbba478dde1d"></a><!-- doxytag: member="medianut.h::VS_SCK_BIT" ref="g831ac4336fb98388e981dbba478dde1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_SCK_BIT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
VS1001 serial control interface clock input bit. The first rising clock edge after XCS has gone low marks the first bit to be written to the decoder. 
<p>

<p>Definition at line <a class="el" href="medianut_8h-source.html#l00068">68</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9e5513597b0976d2137c18b1b771a817"></a><!-- doxytag: member="medianut.h::VS_SS_PORT" ref="g9e5513597b0976d2137c18b1b771a817" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_SS_PORT&nbsp;&nbsp;&nbsp;PORTB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port output register of <a class="el" href="group__xg_vs1001.html#g964c4c541a0146b78b441585c005ccf0">VS_SS_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00073">73</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gab695409c9e5a3b79a0fc89f9b437d2c"></a><!-- doxytag: member="medianut.h::VS_SS_DDR" ref="gab695409c9e5a3b79a0fc89f9b437d2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_SS_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="group__xg_vs1001.html#g964c4c541a0146b78b441585c005ccf0">VS_SS_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00074">74</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g964c4c541a0146b78b441585c005ccf0"></a><!-- doxytag: member="medianut.h::VS_SS_BIT" ref="g964c4c541a0146b78b441585c005ccf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_SS_BIT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
VS1001 serial data interface clock input bit. 
<p>

<p>Definition at line <a class="el" href="medianut_8h-source.html#l00075">75</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5f67c21be59b6cc8acfca21f0372764c"></a><!-- doxytag: member="medianut.h::VS_SI_PORT" ref="g5f67c21be59b6cc8acfca21f0372764c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_SI_PORT&nbsp;&nbsp;&nbsp;PORTB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port output register of <a class="el" href="group__xg_vs1001.html#g23b1dfffd10772ef7517c07ad1410234">VS_SI_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00077">77</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g514c7565daa037c4dcb7114565619cad"></a><!-- doxytag: member="medianut.h::VS_SI_DDR" ref="g514c7565daa037c4dcb7114565619cad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_SI_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="group__xg_vs1001.html#g23b1dfffd10772ef7517c07ad1410234">VS_SI_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00078">78</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g23b1dfffd10772ef7517c07ad1410234"></a><!-- doxytag: member="medianut.h::VS_SI_BIT" ref="g23b1dfffd10772ef7517c07ad1410234" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_SI_BIT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
VS1001 serial control interface data input. The decoder samples this input on the rising edge of SCK if XCS is low. 
<p>

<p>Definition at line <a class="el" href="medianut_8h-source.html#l00079">79</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g25f883c01faa822eb9ee519f4259a9d2"></a><!-- doxytag: member="medianut.h::VS_SO_PIN" ref="g25f883c01faa822eb9ee519f4259a9d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_SO_PIN&nbsp;&nbsp;&nbsp;PINB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port input register of <a class="el" href="group__xg_vs1001.html#g55b59debae70709960b99f66e1347ec8">VS_SO_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00084">84</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gc3f00b59435406a7d8098f8637ad3405"></a><!-- doxytag: member="medianut.h::VS_SO_DDR" ref="gc3f00b59435406a7d8098f8637ad3405" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_SO_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="group__xg_vs1001.html#g55b59debae70709960b99f66e1347ec8">VS_SO_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00085">85</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g55b59debae70709960b99f66e1347ec8"></a><!-- doxytag: member="medianut.h::VS_SO_BIT" ref="g55b59debae70709960b99f66e1347ec8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_SO_BIT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
VS1001 serial control interface data output. If data is transfered from the decoder, bits are shifted out on the falling SCK edge. If data is transfered to the decoder, SO is at a high impedance state. 
<p>

<p>Definition at line <a class="el" href="medianut_8h-source.html#l00086">86</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4b7e52123a90e7fb48b0cf3dabf56f79"></a><!-- doxytag: member="medianut.h::VS_XCS_PORT" ref="g4b7e52123a90e7fb48b0cf3dabf56f79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_XCS_PORT&nbsp;&nbsp;&nbsp;PORTB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port output register of <a class="el" href="group__xg_vs1001.html#gd158b28b3d1edeb4757d744829510eee">VS_XCS_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00093">93</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g79e39f624e65ffa57f408456578b1c66"></a><!-- doxytag: member="medianut.h::VS_XCS_DDR" ref="g79e39f624e65ffa57f408456578b1c66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_XCS_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="group__xg_vs1001.html#gd158b28b3d1edeb4757d744829510eee">VS_XCS_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00094">94</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd158b28b3d1edeb4757d744829510eee"></a><!-- doxytag: member="medianut.h::VS_XCS_BIT" ref="gd158b28b3d1edeb4757d744829510eee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_XCS_BIT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
VS1001 active low chip select input. A high level forces the serial interface into standby mode, ending the current operation. A high level also forces serial output (SO) to high impedance state. 
<p>

<p>Definition at line <a class="el" href="medianut_8h-source.html#l00095">95</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g9d5ca63393d769e1e1a806fbc5384de4"></a><!-- doxytag: member="medianut.h::VS_BSYNC_PORT" ref="g9d5ca63393d769e1e1a806fbc5384de4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_BSYNC_PORT&nbsp;&nbsp;&nbsp;PORTB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port output register of <a class="el" href="group__xg_vs1001.html#ga8f05b50736a9b3fa5315f745b459492">VS_BSYNC_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00102">102</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g82198070c6c6014d9dc12bcdc60eecaf"></a><!-- doxytag: member="medianut.h::VS_BSYNC_DDR" ref="g82198070c6c6014d9dc12bcdc60eecaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_BSYNC_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="group__xg_vs1001.html#ga8f05b50736a9b3fa5315f745b459492">VS_BSYNC_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00103">103</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ga8f05b50736a9b3fa5315f745b459492"></a><!-- doxytag: member="medianut.h::VS_BSYNC_BIT" ref="ga8f05b50736a9b3fa5315f745b459492" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_BSYNC_BIT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
VS1001 serial data interface bit sync. The first DCLK sampling edge, during which BSYNC is high, marks the first bit of a data byte. 
<p>

<p>Definition at line <a class="el" href="medianut_8h-source.html#l00104">104</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g619a423593c5bc45b01fb7bfdcc6b7b8"></a><!-- doxytag: member="medianut.h::VS_RESET_PORT" ref="g619a423593c5bc45b01fb7bfdcc6b7b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_RESET_PORT&nbsp;&nbsp;&nbsp;PORTB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port output register of <a class="el" href="group__xg_vs1001.html#g00da5f550c529aed96f24956cdd313b0">VS_RESET_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00110">110</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>, and <a class="el" href="vs1001k_8c-source.html#l00865">VsPlayerReset()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g16e7884c1be3d17fa657d3532cf552e6"></a><!-- doxytag: member="medianut.h::VS_RESET_DDR" ref="g16e7884c1be3d17fa657d3532cf552e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_RESET_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="group__xg_vs1001.html#g00da5f550c529aed96f24956cdd313b0">VS_RESET_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00111">111</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g00da5f550c529aed96f24956cdd313b0"></a><!-- doxytag: member="medianut.h::VS_RESET_BIT" ref="g00da5f550c529aed96f24956cdd313b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_RESET_BIT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
VS1001 hardware reset input. 
<p>

<p>Definition at line <a class="el" href="medianut_8h-source.html#l00112">112</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>, and <a class="el" href="vs1001k_8c-source.html#l00865">VsPlayerReset()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5825c8928e61e9b338ac061c27b92b10"></a><!-- doxytag: member="medianut.h::VS_DREQ_PORT" ref="g5825c8928e61e9b338ac061c27b92b10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_DREQ_PORT&nbsp;&nbsp;&nbsp;PORTE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port output register of <a class="el" href="group__xg_vs1001.html#g39d7f236cfa8f3c2400303a4b845a658">VS_DREQ_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00114">114</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g404e82f60d7c2088ba7f0da8aef82973"></a><!-- doxytag: member="medianut.h::VS_DREQ_PIN" ref="g404e82f60d7c2088ba7f0da8aef82973" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_DREQ_PIN&nbsp;&nbsp;&nbsp;PINE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port input register of <a class="el" href="group__xg_vs1001.html#g39d7f236cfa8f3c2400303a4b845a658">VS_DREQ_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00115">115</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00865">VsPlayerReset()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g108cd7227b053386e19b9329aa273fc1"></a><!-- doxytag: member="medianut.h::VS_DREQ_DDR" ref="g108cd7227b053386e19b9329aa273fc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_DREQ_DDR&nbsp;&nbsp;&nbsp;DDRE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="group__xg_vs1001.html#g39d7f236cfa8f3c2400303a4b845a658">VS_DREQ_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00116">116</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g39d7f236cfa8f3c2400303a4b845a658"></a><!-- doxytag: member="medianut.h::VS_DREQ_BIT" ref="g39d7f236cfa8f3c2400303a4b845a658" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VS_DREQ_BIT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
VS1001 data request output. 
<p>

<p>Definition at line <a class="el" href="medianut_8h-source.html#l00117">117</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="vs1001k_8c-source.html#l00781">VsPlayerInit()</a>, and <a class="el" href="vs1001k_8c-source.html#l00865">VsPlayerReset()</a>.</p>

</div>
</div><p>
<a class="anchor" name="g077def6ebb43bf9aee4e7cad468ed726"></a><!-- doxytag: member="medianut.h::LCD_DATA_PORT" ref="g077def6ebb43bf9aee4e7cad468ed726" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_DATA_PORT&nbsp;&nbsp;&nbsp;PORTD          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port output register of <a class="el" href="hd44780_8c.html#77048d5cabd746839d42ddb66d27916e">LCD_DATA_BITS</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00121">121</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0c114e723aa4c162c415fb6d4d963dd7"></a><!-- doxytag: member="medianut.h::LCD_DATA_DDR" ref="g0c114e723aa4c162c415fb6d4d963dd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_DATA_DDR&nbsp;&nbsp;&nbsp;DDRD          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="hd44780_8c.html#77048d5cabd746839d42ddb66d27916e">LCD_DATA_BITS</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00122">122</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g77048d5cabd746839d42ddb66d27916e"></a><!-- doxytag: member="medianut.h::LCD_DATA_BITS" ref="g77048d5cabd746839d42ddb66d27916e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_DATA_BITS&nbsp;&nbsp;&nbsp;0xF0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
LCD data lines, either upper or lower 4 bits. 
<p>

<p>Definition at line <a class="el" href="medianut_8h-source.html#l00123">123</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2c40e291a1ae3d17bf2eb2d081940568"></a><!-- doxytag: member="medianut.h::LCD_ENABLE_PORT" ref="g2c40e291a1ae3d17bf2eb2d081940568" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_ENABLE_PORT&nbsp;&nbsp;&nbsp;PORTE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port output register of <a class="el" href="hd44780__at91_8c.html#4866f80fce16d8b8a8bc9d7782a83ee5">LCD_ENABLE_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00125">125</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g0df75b6656f6863a6e11baf515a40507"></a><!-- doxytag: member="medianut.h::LCD_ENABLE_DDR" ref="g0df75b6656f6863a6e11baf515a40507" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_ENABLE_DDR&nbsp;&nbsp;&nbsp;DDRE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="hd44780__at91_8c.html#4866f80fce16d8b8a8bc9d7782a83ee5">LCD_ENABLE_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00126">126</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4866f80fce16d8b8a8bc9d7782a83ee5"></a><!-- doxytag: member="medianut.h::LCD_ENABLE_BIT" ref="g4866f80fce16d8b8a8bc9d7782a83ee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_ENABLE_BIT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
LCD enable output. 
<p>

<p>Definition at line <a class="el" href="medianut_8h-source.html#l00127">127</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6908d9591b056ebb4c754a790543a050"></a><!-- doxytag: member="medianut.h::LCD_REGSEL_PORT" ref="g6908d9591b056ebb4c754a790543a050" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_REGSEL_PORT&nbsp;&nbsp;&nbsp;PORTE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port output register of <a class="el" href="hd44780__at91_8c.html#5bab0783eedbac900367f85a7fcf0ef1">LCD_REGSEL_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00129">129</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdde57372f7ce19a985f21195ebcc8bf7"></a><!-- doxytag: member="medianut.h::LCD_REGSEL_DDR" ref="gdde57372f7ce19a985f21195ebcc8bf7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_REGSEL_DDR&nbsp;&nbsp;&nbsp;DDRE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="hd44780__at91_8c.html#5bab0783eedbac900367f85a7fcf0ef1">LCD_REGSEL_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00130">130</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5bab0783eedbac900367f85a7fcf0ef1"></a><!-- doxytag: member="medianut.h::LCD_REGSEL_BIT" ref="g5bab0783eedbac900367f85a7fcf0ef1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_REGSEL_BIT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
LCD register select output. 
<p>

<p>Definition at line <a class="el" href="medianut_8h-source.html#l00131">131</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g15adf932c784496914cff65a3f951f96"></a><!-- doxytag: member="medianut.h::LCD_LIGHT_PORT" ref="g15adf932c784496914cff65a3f951f96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_LIGHT_PORT&nbsp;&nbsp;&nbsp;PORTB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port output register of <a class="el" href="group__xg_medianut_cfg.html#g2349b5cb79678d16e5b9b345b5a1816c">LCD_LIGHT_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00133">133</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g03738546f9ef19e472c8a3bd51e66dfc"></a><!-- doxytag: member="medianut.h::LCD_LIGHT_DDR" ref="g03738546f9ef19e472c8a3bd51e66dfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_LIGHT_DDR&nbsp;&nbsp;&nbsp;DDRB          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="group__xg_medianut_cfg.html#g2349b5cb79678d16e5b9b345b5a1816c">LCD_LIGHT_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00134">134</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g2349b5cb79678d16e5b9b345b5a1816c"></a><!-- doxytag: member="medianut.h::LCD_LIGHT_BIT" ref="g2349b5cb79678d16e5b9b345b5a1816c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LCD_LIGHT_BIT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
LCD output to switch backlight. 
<p>

<p>Definition at line <a class="el" href="medianut_8h-source.html#l00135">135</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g59d15db8e3dcbe4d3b66e73f32e3f552"></a><!-- doxytag: member="medianut.h::IR_SIGNAL_PORT" ref="g59d15db8e3dcbe4d3b66e73f32e3f552" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IR_SIGNAL_PORT&nbsp;&nbsp;&nbsp;PORTE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port output register of <a class="el" href="group__xg_medianut_cfg.html#ge5a4ff51e30e83d606cc67566f120f06">IR_SIGNAL_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00137">137</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbe436c7ac4743b9d5293b054024b8ca3"></a><!-- doxytag: member="medianut.h::IR_SIGNAL_PIN" ref="gbe436c7ac4743b9d5293b054024b8ca3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IR_SIGNAL_PIN&nbsp;&nbsp;&nbsp;PINE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Port input register of <a class="el" href="group__xg_medianut_cfg.html#ge5a4ff51e30e83d606cc67566f120f06">IR_SIGNAL_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00138">138</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="irsony_8c-source.html#l00114">SIG_INTERRUPT4()</a>.</p>

</div>
</div><p>
<a class="anchor" name="gec3bf1257084853f78d18d1436957a8a"></a><!-- doxytag: member="medianut.h::IR_SIGNAL_DDR" ref="gec3bf1257084853f78d18d1436957a8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IR_SIGNAL_DDR&nbsp;&nbsp;&nbsp;DDRE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Data direction register of <a class="el" href="group__xg_medianut_cfg.html#ge5a4ff51e30e83d606cc67566f120f06">IR_SIGNAL_BIT</a>. 
<p>Definition at line <a class="el" href="medianut_8h-source.html#l00139">139</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="irsony_8c-source.html#l00168">NutIrInitSony()</a>.</p>

</div>
</div><p>
<a class="anchor" name="ge5a4ff51e30e83d606cc67566f120f06"></a><!-- doxytag: member="medianut.h::IR_SIGNAL_BIT" ref="ge5a4ff51e30e83d606cc67566f120f06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IR_SIGNAL_BIT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Infrared decoder signal bit. 
<p>

<p>Definition at line <a class="el" href="medianut_8h-source.html#l00140">140</a> of file <a class="el" href="medianut_8h-source.html">medianut.h</a>.</p>

<p>Referenced by <a class="el" href="irsony_8c-source.html#l00168">NutIrInitSony()</a>, and <a class="el" href="irsony_8c-source.html#l00114">SIG_INTERRUPT4()</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
