[
{"recid":0,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module sle, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/SLE.v, Line 2.","Module":"sle","Category":"Rtl Design Style","UniqueModuleName":"sle_927588924","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"c0a47c75","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:2","argList":"1=sle","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=2","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":1,"Severity":"Warning","Status":"uninspected","Check":"reset_set_non_const_assign","Alias":"","Message":"Signal is assigned non-constant value under set/reset condition. Signal Qff, Module sle, File D:/Github/DigitalDesign_Diploma/Assignments/Ass3/Base/SLE.v, Line 25.","Module":"sle","Category":"Reset","UniqueModuleName":"sle_927588924","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Implementation","STARC Reference":"","ID":"1bdabee1","IsNew":"0","instanceList":"","signalList":"0","fileLineList":"0:25","argList":"1=sle","argFileList":"2=0","argSignalList":"4=0","argInstanceList":"","argLineList":"3=25","rtlId":"e836b815_00200","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""}]
