
TEC_board.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000017ee  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000108  00800060  000017ee  00001882  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000002c  00800168  000018f6  0000198a  2**0
                  ALLOC
  3 .eeprom       00000003  00810000  00810000  0000198a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .debug_aranges 00000020  00000000  00000000  0000198d  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000204  00000000  00000000  000019ad  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000d22  00000000  00000000  00001bb1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000315  00000000  00000000  000028d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000bb7  00000000  00000000  00002be8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000140  00000000  00000000  000037a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002ea  00000000  00000000  000038e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000725  00000000  00000000  00003bca  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000210  00000000  00000000  000042ef  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 9b 00 	jmp	0x136	; 0x136 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee ee       	ldi	r30, 0xEE	; 238
      68:	f7 e1       	ldi	r31, 0x17	; 23
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 36       	cpi	r26, 0x68	; 104
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a8 e6       	ldi	r26, 0x68	; 104
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a4 39       	cpi	r26, 0x94	; 148
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 45 03 	call	0x68a	; 0x68a <main>
      8a:	0c 94 f5 0b 	jmp	0x17ea	; 0x17ea <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__heap_end>

00000092 <eeprom_read_byte>:

/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
      92:	9c 01       	movw	r18, r24
    do {} while (!eeprom_is_ready ());
      94:	e1 99       	sbic	0x1c, 1	; 28
      96:	fe cf       	rjmp	.-4      	; 0x94 <eeprom_read_byte+0x2>
#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
      98:	3f bb       	out	0x1f, r19	; 31
      9a:	2e bb       	out	0x1e, r18	; 30
#endif
    EECR |= (1 << EERE);
      9c:	e0 9a       	sbi	0x1c, 0	; 28
    return EEDR;
      9e:	8d b3       	in	r24, 0x1d	; 29
}
      a0:	08 95       	ret

000000a2 <eeprom_write_byte>:

/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
      a2:	9c 01       	movw	r18, r24
    do {} while (!eeprom_is_ready ());
      a4:	e1 99       	sbic	0x1c, 1	; 28
      a6:	fe cf       	rjmp	.-4      	; 0xa4 <eeprom_write_byte+0x2>
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
      a8:	3f bb       	out	0x1f, r19	; 31
      aa:	2e bb       	out	0x1e, r18	; 30
#endif
    EEDR = __value;
      ac:	6d bb       	out	0x1d, r22	; 29

    __asm__ __volatile__ (
      ae:	0f b6       	in	r0, 0x3f	; 63
      b0:	f8 94       	cli
      b2:	e2 9a       	sbi	0x1c, 2	; 28
      b4:	e1 9a       	sbi	0x1c, 1	; 28
      b6:	0f be       	out	0x3f, r0	; 63
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
}
      b8:	08 95       	ret

000000ba <uartInit>:

//------------------------------------------------------------------------------------
//UART

void uartInit(void)
{
      ba:	10 bc       	out	0x20, r1	; 32
	UBRRH = (BAUD_PRESCALE >> 8);		// Init UART baudrate
	UBRRL = BAUD_PRESCALE;
      bc:	83 e3       	ldi	r24, 0x33	; 51
      be:	89 b9       	out	0x09, r24	; 9

	UCSRB = (1<<RXEN)|(1<<TXEN)|(1 << RXCIE);	// TX, RX enable, RX interrupt enable
      c0:	88 e9       	ldi	r24, 0x98	; 152
      c2:	8a b9       	out	0x0a, r24	; 10
	UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);
      c4:	86 e8       	ldi	r24, 0x86	; 134
      c6:	80 bd       	out	0x20, r24	; 32
	return;
}
      c8:	08 95       	ret

000000ca <uartTransmitByte>:

//Send byte thought UART
void uartTransmitByte (uint8_t data)
{
      ca:	5d 9b       	sbis	0x0b, 5	; 11
      cc:	fe cf       	rjmp	.-4      	; 0xca <uartTransmitByte>
	while ( !( UCSRA & (1<<UDRE)) );
	UDR = data;
      ce:	8c b9       	out	0x0c, r24	; 12
	return;
}
      d0:	08 95       	ret

000000d2 <uartReceiveByte>:

//Receive byte thought UART
unsigned char uartReceiveByte (void)
{
      d2:	5f 9b       	sbis	0x0b, 7	; 11
      d4:	fe cf       	rjmp	.-4      	; 0xd2 <uartReceiveByte>

	while ( !(UCSRA & (1<<RXC)) )
	;
	return UDR;
      d6:	8c b1       	in	r24, 0x0c	; 12
}
      d8:	08 95       	ret

000000da <uartTransmitMessage>:

//Transmit string to UART
void uartTransmitMessage(char* msg)
{ unsigned char i;
      da:	20 e0       	ldi	r18, 0x00	; 0
      dc:	04 c0       	rjmp	.+8      	; 0xe6 <uartTransmitMessage+0xc>
}

//Send byte thought UART
void uartTransmitByte (uint8_t data)
{
	while ( !( UCSRA & (1<<UDRE)) );
      de:	5d 9b       	sbis	0x0b, 5	; 11
      e0:	fe cf       	rjmp	.-4      	; 0xde <uartTransmitMessage+0x4>
	UDR = data;
      e2:	ec b9       	out	0x0c, r30	; 12
	i=0;

	while ((i<256)&(msg[i]!=0x00) )
	{
		uartTransmitByte(msg[i]);
		i++;
      e4:	2f 5f       	subi	r18, 0xFF	; 255
//Transmit string to UART
void uartTransmitMessage(char* msg)
{ unsigned char i;
	i=0;

	while ((i<256)&(msg[i]!=0x00) )
      e6:	fc 01       	movw	r30, r24
      e8:	e2 0f       	add	r30, r18
      ea:	f1 1d       	adc	r31, r1
      ec:	e0 81       	ld	r30, Z
      ee:	ee 23       	and	r30, r30
      f0:	b1 f7       	brne	.-20     	; 0xde <uartTransmitMessage+0x4>
	{
		uartTransmitByte(msg[i]);
		i++;
	}
	return;
}
      f2:	08 95       	ret

000000f4 <clearRXBuf>:

//------------------------------------------------------------------------------------
//Packets
void clearRXBuf (void)
{
      f4:	ef e7       	ldi	r30, 0x7F	; 127
      f6:	f1 e0       	ldi	r31, 0x01	; 1
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
	rxBuf[i]=0;
      f8:	11 92       	st	Z+, r1
//------------------------------------------------------------------------------------
//Packets
void clearRXBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
      fa:	81 e0       	ldi	r24, 0x01	; 1
      fc:	ea 38       	cpi	r30, 0x8A	; 138
      fe:	f8 07       	cpc	r31, r24
     100:	d9 f7       	brne	.-10     	; 0xf8 <clearRXBuf+0x4>
	rxBuf[i]=0;
	currentRXPacketLen=0;
     102:	10 92 69 01 	sts	0x0169, r1
	return;
}
     106:	08 95       	ret

00000108 <clearTXBuf>:

void clearTXBuf (void)
{
     108:	ed e6       	ldi	r30, 0x6D	; 109
     10a:	f1 e0       	ldi	r31, 0x01	; 1
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
	txBuf[i]=0;
     10c:	11 92       	st	Z+, r1
}

void clearTXBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
     10e:	81 e0       	ldi	r24, 0x01	; 1
     110:	e8 37       	cpi	r30, 0x78	; 120
     112:	f8 07       	cpc	r31, r24
     114:	d9 f7       	brne	.-10     	; 0x10c <clearTXBuf+0x4>
	txBuf[i]=0;
	return;
}
     116:	08 95       	ret

00000118 <clearBuf>:

void clearBuf (void)
{
     118:	80 e0       	ldi	r24, 0x00	; 0
     11a:	90 e0       	ldi	r25, 0x00	; 0
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
	rxBuf[i]=txBuf[i]=0;
     11c:	fc 01       	movw	r30, r24
     11e:	e3 59       	subi	r30, 0x93	; 147
     120:	fe 4f       	sbci	r31, 0xFE	; 254
     122:	10 82       	st	Z, r1
     124:	fc 01       	movw	r30, r24
     126:	e1 58       	subi	r30, 0x81	; 129
     128:	fe 4f       	sbci	r31, 0xFE	; 254
     12a:	10 82       	st	Z, r1
     12c:	01 96       	adiw	r24, 0x01	; 1
}

void clearBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
     12e:	8b 30       	cpi	r24, 0x0B	; 11
     130:	91 05       	cpc	r25, r1
     132:	a1 f7       	brne	.-24     	; 0x11c <clearBuf+0x4>
	rxBuf[i]=txBuf[i]=0;
	return;
}
     134:	08 95       	ret

00000136 <__vector_11>:

//receive packet to RX buffer
ISR(USART_RXC_vect)
{
     136:	1f 92       	push	r1
     138:	0f 92       	push	r0
     13a:	0f b6       	in	r0, 0x3f	; 63
     13c:	0f 92       	push	r0
     13e:	11 24       	eor	r1, r1
     140:	2f 93       	push	r18
     142:	3f 93       	push	r19
     144:	4f 93       	push	r20
     146:	6f 93       	push	r22
     148:	7f 93       	push	r23
     14a:	8f 93       	push	r24
     14c:	9f 93       	push	r25
     14e:	ef 93       	push	r30
     150:	ff 93       	push	r31
	uint16_t i=0;

	if (packetReceived!=0)
     152:	80 91 68 01 	lds	r24, 0x0168
     156:	88 23       	and	r24, r24
     158:	11 f0       	breq	.+4      	; 0x15e <__vector_11+0x28>
	{
		i=UDR;
     15a:	8c b1       	in	r24, 0x0c	; 12
     15c:	25 c0       	rjmp	.+74     	; 0x1a8 <__vector_11+0x72>
		return;
	}

	rxBuf[0]=UDR;
     15e:	8c b1       	in	r24, 0x0c	; 12
     160:	80 93 7f 01 	sts	0x017F, r24
	currentRXPacketLen=1;
     164:	81 e0       	ldi	r24, 0x01	; 1
     166:	80 93 69 01 	sts	0x0169, r24
     16a:	20 e0       	ldi	r18, 0x00	; 0
     16c:	30 e0       	ldi	r19, 0x00	; 0
     16e:	41 e0       	ldi	r20, 0x01	; 1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     170:	61 e0       	ldi	r22, 0x01	; 1
     172:	70 e0       	ldi	r23, 0x00	; 0
     174:	09 c0       	rjmp	.+18     	; 0x188 <__vector_11+0x52>

	while (1)
	{
		while ( !(UCSRA & (1<<RXC)) )
		{
			if (i==10000)
     176:	87 e2       	ldi	r24, 0x27	; 39
     178:	20 31       	cpi	r18, 0x10	; 16
     17a:	38 07       	cpc	r19, r24
     17c:	81 f0       	breq	.+32     	; 0x19e <__vector_11+0x68>
			{
				packetReceived=1;
				return;
			}
			i++;
     17e:	2f 5f       	subi	r18, 0xFF	; 255
     180:	3f 4f       	sbci	r19, 0xFF	; 255
     182:	cb 01       	movw	r24, r22
     184:	01 97       	sbiw	r24, 0x01	; 1
     186:	f1 f7       	brne	.-4      	; 0x184 <__vector_11+0x4e>
	rxBuf[0]=UDR;
	currentRXPacketLen=1;

	while (1)
	{
		while ( !(UCSRA & (1<<RXC)) )
     188:	5f 9b       	sbis	0x0b, 7	; 11
     18a:	f5 cf       	rjmp	.-22     	; 0x176 <__vector_11+0x40>
				return;
			}
			i++;
			_delay_loop_2(1);
		}
		rxBuf[currentRXPacketLen]=UDR;
     18c:	8c b1       	in	r24, 0x0c	; 12
     18e:	e4 2f       	mov	r30, r20
     190:	f0 e0       	ldi	r31, 0x00	; 0
     192:	e1 58       	subi	r30, 0x81	; 129
     194:	fe 4f       	sbci	r31, 0xFE	; 254
     196:	80 83       	st	Z, r24
		currentRXPacketLen++;
     198:	4f 5f       	subi	r20, 0xFF	; 255

		if (currentRXPacketLen>=BUFF_SIZE)
     19a:	4b 30       	cpi	r20, 0x0B	; 11
     19c:	a8 f3       	brcs	.-22     	; 0x188 <__vector_11+0x52>
     19e:	40 93 69 01 	sts	0x0169, r20
		{
			packetReceived=1;
     1a2:	81 e0       	ldi	r24, 0x01	; 1
     1a4:	80 93 68 01 	sts	0x0168, r24
			return;
		}
	}
}
     1a8:	ff 91       	pop	r31
     1aa:	ef 91       	pop	r30
     1ac:	9f 91       	pop	r25
     1ae:	8f 91       	pop	r24
     1b0:	7f 91       	pop	r23
     1b2:	6f 91       	pop	r22
     1b4:	4f 91       	pop	r20
     1b6:	3f 91       	pop	r19
     1b8:	2f 91       	pop	r18
     1ba:	0f 90       	pop	r0
     1bc:	0f be       	out	0x3f, r0	; 63
     1be:	0f 90       	pop	r0
     1c0:	1f 90       	pop	r1
     1c2:	18 95       	reti

000001c4 <uartSendPacket>:

//send packet to host
void uartSendPacket(uint8_t *data, uint8_t length)
{
     1c4:	ed e6       	ldi	r30, 0x6D	; 109
     1c6:	f1 e0       	ldi	r31, 0x01	; 1
	uint8_t i;
	for (i=0;i<length;i++)
     1c8:	70 e0       	ldi	r23, 0x00	; 0
     1ca:	6e 0f       	add	r22, r30
     1cc:	7f 1f       	adc	r23, r31
     1ce:	05 c0       	rjmp	.+10     	; 0x1da <uartSendPacket+0x16>
	uartTransmitByte(txBuf[i]);
     1d0:	80 81       	ld	r24, Z
}

//Send byte thought UART
void uartTransmitByte (uint8_t data)
{
	while ( !( UCSRA & (1<<UDRE)) );
     1d2:	5d 9b       	sbis	0x0b, 5	; 11
     1d4:	fe cf       	rjmp	.-4      	; 0x1d2 <uartSendPacket+0xe>
	UDR = data;
     1d6:	8c b9       	out	0x0c, r24	; 12
     1d8:	31 96       	adiw	r30, 0x01	; 1

//send packet to host
void uartSendPacket(uint8_t *data, uint8_t length)
{
	uint8_t i;
	for (i=0;i<length;i++)
     1da:	e6 17       	cp	r30, r22
     1dc:	f7 07       	cpc	r31, r23
     1de:	c1 f7       	brne	.-16     	; 0x1d0 <uartSendPacket+0xc>
	uartTransmitByte(txBuf[i]);
	return;
}
     1e0:	08 95       	ret

000001e2 <crc8Block>:

//crc calculating function
uint8_t crc8Block(uint8_t *pcBlock, uint8_t len)
{
     1e2:	fc 01       	movw	r30, r24
     1e4:	9f ef       	ldi	r25, 0xFF	; 255
	while (len--)
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     1e6:	21 e3       	ldi	r18, 0x31	; 49
     1e8:	0e c0       	rjmp	.+28     	; 0x206 <crc8Block+0x24>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     1ea:	80 81       	ld	r24, Z
     1ec:	98 27       	eor	r25, r24
     1ee:	80 e0       	ldi	r24, 0x00	; 0
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     1f0:	97 ff       	sbrs	r25, 7
     1f2:	03 c0       	rjmp	.+6      	; 0x1fa <crc8Block+0x18>
     1f4:	99 0f       	add	r25, r25
     1f6:	92 27       	eor	r25, r18
     1f8:	01 c0       	rjmp	.+2      	; 0x1fc <crc8Block+0x1a>
     1fa:	99 0f       	add	r25, r25
	
	while (len--)
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
     1fc:	8f 5f       	subi	r24, 0xFF	; 255
     1fe:	88 30       	cpi	r24, 0x08	; 8
     200:	b9 f7       	brne	.-18     	; 0x1f0 <crc8Block+0xe>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     202:	31 96       	adiw	r30, 0x01	; 1
     204:	61 50       	subi	r22, 0x01	; 1
uint8_t crc8Block(uint8_t *pcBlock, uint8_t len)
{
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
     206:	66 23       	and	r22, r22
     208:	81 f7       	brne	.-32     	; 0x1ea <crc8Block+0x8>
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
	}	
	return crc;
}
     20a:	89 2f       	mov	r24, r25
     20c:	08 95       	ret

0000020e <prepareSystemStatus>:

//prepare TX buffer
void prepareSystemStatus (void)
{
     20e:	84 e6       	ldi	r24, 0x64	; 100
     210:	80 93 6d 01 	sts	0x016D, r24
	txBuf[0]='d';
	txBuf[1]= sensorData[0]>>8;
     214:	90 91 7b 01 	lds	r25, 0x017B
     218:	80 91 7c 01 	lds	r24, 0x017C
     21c:	80 93 6e 01 	sts	0x016E, r24
	txBuf[2]= sensorData[0]&0x00ff;
     220:	90 93 6f 01 	sts	0x016F, r25
	txBuf[3]= sensorData[1]>>8;
     224:	90 91 7d 01 	lds	r25, 0x017D
     228:	80 91 7e 01 	lds	r24, 0x017E
     22c:	80 93 70 01 	sts	0x0170, r24
	txBuf[4]= sensorData[1]&0x00ff;
     230:	90 93 71 01 	sts	0x0171, r25
	txBuf[5]= setData[0]>>8;
     234:	90 91 79 01 	lds	r25, 0x0179
     238:	80 91 7a 01 	lds	r24, 0x017A
     23c:	80 93 72 01 	sts	0x0172, r24
	txBuf[6]= setData[0]&0x00ff;
     240:	90 93 73 01 	sts	0x0173, r25
	txBuf[7]= coolerPower;
     244:	80 91 6c 01 	lds	r24, 0x016C
     248:	80 93 74 01 	sts	0x0174, r24
	txBuf[8]= errorCode;
     24c:	80 91 6a 01 	lds	r24, 0x016A
     250:	80 93 75 01 	sts	0x0175, r24
	txBuf[9]= coolerState;
     254:	80 91 8b 01 	lds	r24, 0x018B
     258:	80 93 76 01 	sts	0x0176, r24
     25c:	9f ef       	ldi	r25, 0xFF	; 255
     25e:	ed e6       	ldi	r30, 0x6D	; 109
     260:	f1 e0       	ldi	r31, 0x01	; 1
	while (len--)
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     262:	21 e3       	ldi	r18, 0x31	; 49
     264:	0d c0       	rjmp	.+26     	; 0x280 <prepareSystemStatus+0x72>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     266:	80 81       	ld	r24, Z
     268:	98 27       	eor	r25, r24
     26a:	80 e0       	ldi	r24, 0x00	; 0
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     26c:	97 ff       	sbrs	r25, 7
     26e:	03 c0       	rjmp	.+6      	; 0x276 <prepareSystemStatus+0x68>
     270:	99 0f       	add	r25, r25
     272:	92 27       	eor	r25, r18
     274:	01 c0       	rjmp	.+2      	; 0x278 <prepareSystemStatus+0x6a>
     276:	99 0f       	add	r25, r25
	
	while (len--)
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
     278:	8f 5f       	subi	r24, 0xFF	; 255
     27a:	88 30       	cpi	r24, 0x08	; 8
     27c:	b9 f7       	brne	.-18     	; 0x26c <prepareSystemStatus+0x5e>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     27e:	31 96       	adiw	r30, 0x01	; 1
uint8_t crc8Block(uint8_t *pcBlock, uint8_t len)
{
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
     280:	81 e0       	ldi	r24, 0x01	; 1
     282:	e7 37       	cpi	r30, 0x77	; 119
     284:	f8 07       	cpc	r31, r24
     286:	79 f7       	brne	.-34     	; 0x266 <prepareSystemStatus+0x58>
	txBuf[5]= setData[0]>>8;
	txBuf[6]= setData[0]&0x00ff;
	txBuf[7]= coolerPower;
	txBuf[8]= errorCode;
	txBuf[9]= coolerState;
	txBuf[10]=crc8Block(txBuf,10);
     288:	90 83       	st	Z, r25
}
     28a:	08 95       	ret

0000028c <presentDS18b20>:

//------------------------------------------------------------------------------------
//DS18B20

uint8_t presentDS18b20(uint8_t sensor_num)
{	uint8_t res, sensor_pin;
     28c:	88 23       	and	r24, r24
     28e:	11 f0       	breq	.+4      	; 0x294 <presentDS18b20+0x8>
     290:	43 e0       	ldi	r20, 0x03	; 3
     292:	01 c0       	rjmp	.+2      	; 0x296 <presentDS18b20+0xa>
     294:	42 e0       	ldi	r20, 0x02	; 2

	if (sensor_num==0)	sensor_pin=SENSOR0_PIN;
	else sensor_pin=SENSOR1_PIN;
	
	SENSOR_DDR|=(1<<sensor_pin);
     296:	84 b3       	in	r24, 0x14	; 20
     298:	21 e0       	ldi	r18, 0x01	; 1
     29a:	30 e0       	ldi	r19, 0x00	; 0
     29c:	92 2f       	mov	r25, r18
     29e:	04 2e       	mov	r0, r20
     2a0:	01 c0       	rjmp	.+2      	; 0x2a4 <presentDS18b20+0x18>
     2a2:	99 0f       	add	r25, r25
     2a4:	0a 94       	dec	r0
     2a6:	ea f7       	brpl	.-6      	; 0x2a2 <presentDS18b20+0x16>
     2a8:	89 2b       	or	r24, r25
     2aa:	84 bb       	out	0x14, r24	; 20
     2ac:	e8 ee       	ldi	r30, 0xE8	; 232
     2ae:	f3 e0       	ldi	r31, 0x03	; 3
     2b0:	31 97       	sbiw	r30, 0x01	; 1
     2b2:	f1 f7       	brne	.-4      	; 0x2b0 <presentDS18b20+0x24>
	_delay_us (500);

	SENSOR_DDR&=~(1<<sensor_pin);
     2b4:	84 b3       	in	r24, 0x14	; 20
     2b6:	90 95       	com	r25
     2b8:	98 23       	and	r25, r24
     2ba:	94 bb       	out	0x14, r25	; 20
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     2bc:	85 ed       	ldi	r24, 0xD5	; 213
     2be:	8a 95       	dec	r24
     2c0:	f1 f7       	brne	.-4      	; 0x2be <presentDS18b20+0x32>
	_delay_us(80);
	
	if ((SENSOR_PIN&(1<<sensor_pin)) == 0x00) res=1;  
     2c2:	83 b3       	in	r24, 0x13	; 19
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     2c4:	e8 e4       	ldi	r30, 0x48	; 72
     2c6:	f3 e0       	ldi	r31, 0x03	; 3
     2c8:	31 97       	sbiw	r30, 0x01	; 1
     2ca:	f1 f7       	brne	.-4      	; 0x2c8 <presentDS18b20+0x3c>
     2cc:	90 e0       	ldi	r25, 0x00	; 0
     2ce:	02 c0       	rjmp	.+4      	; 0x2d4 <presentDS18b20+0x48>
     2d0:	95 95       	asr	r25
     2d2:	87 95       	ror	r24
     2d4:	4a 95       	dec	r20
     2d6:	e2 f7       	brpl	.-8      	; 0x2d0 <presentDS18b20+0x44>
     2d8:	82 27       	eor	r24, r18
     2da:	93 27       	eor	r25, r19
	else res=0;  
	
	_delay_us(420);
	return res;
}
     2dc:	81 70       	andi	r24, 0x01	; 1
     2de:	08 95       	ret

000002e0 <sendDS18b20>:

void sendDS18b20(uint8_t command, uint8_t sensor_num)
{	uint8_t i, data, sensor_pin;
     2e0:	48 2f       	mov	r20, r24

	if (sensor_num==0)	sensor_pin=SENSOR0_PIN;
     2e2:	66 23       	and	r22, r22
     2e4:	11 f0       	breq	.+4      	; 0x2ea <sendDS18b20+0xa>
     2e6:	23 e0       	ldi	r18, 0x03	; 3
     2e8:	01 c0       	rjmp	.+2      	; 0x2ec <sendDS18b20+0xc>
     2ea:	22 e0       	ldi	r18, 0x02	; 2
	data=command;

	for(i=0;i<8;i++)
	{
		if ((data&0x01)==0x01) {    //Send 1 on SDA
			SENSOR_DDR|=(1<<sensor_pin);
     2ec:	81 e0       	ldi	r24, 0x01	; 1
     2ee:	90 e0       	ldi	r25, 0x00	; 0
     2f0:	38 2f       	mov	r19, r24
     2f2:	01 c0       	rjmp	.+2      	; 0x2f6 <sendDS18b20+0x16>
     2f4:	33 0f       	add	r19, r19
     2f6:	2a 95       	dec	r18
     2f8:	ea f7       	brpl	.-6      	; 0x2f4 <sendDS18b20+0x14>
			_delay_us(10);
			SENSOR_DDR&=~(1<<sensor_pin);
     2fa:	53 2f       	mov	r21, r19
     2fc:	50 95       	com	r21
     2fe:	24 2f       	mov	r18, r20
     300:	90 e0       	ldi	r25, 0x00	; 0
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     302:	e0 ea       	ldi	r30, 0xA0	; 160
	else sensor_pin=SENSOR1_PIN;
	data=command;

	for(i=0;i<8;i++)
	{
		if ((data&0x01)==0x01) {    //Send 1 on SDA
     304:	75 e1       	ldi	r23, 0x15	; 21
     306:	6a e1       	ldi	r22, 0x1A	; 26
     308:	4a e9       	ldi	r20, 0x9A	; 154
     30a:	20 ff       	sbrs	r18, 0
     30c:	0b c0       	rjmp	.+22     	; 0x324 <sendDS18b20+0x44>
			SENSOR_DDR|=(1<<sensor_pin);
     30e:	84 b3       	in	r24, 0x14	; 20
     310:	83 2b       	or	r24, r19
     312:	84 bb       	out	0x14, r24	; 20
     314:	86 2f       	mov	r24, r22
     316:	8a 95       	dec	r24
     318:	f1 f7       	brne	.-4      	; 0x316 <sendDS18b20+0x36>
			_delay_us(10);
			SENSOR_DDR&=~(1<<sensor_pin);
     31a:	84 b3       	in	r24, 0x14	; 20
     31c:	85 23       	and	r24, r21
     31e:	84 bb       	out	0x14, r24	; 20
     320:	84 2f       	mov	r24, r20
     322:	0a c0       	rjmp	.+20     	; 0x338 <sendDS18b20+0x58>
			_delay_us(58);
		}
		else {                   	//Send 0 on SDA
			SENSOR_DDR|=(1<<sensor_pin);
     324:	84 b3       	in	r24, 0x14	; 20
     326:	83 2b       	or	r24, r19
     328:	84 bb       	out	0x14, r24	; 20
     32a:	8e 2f       	mov	r24, r30
     32c:	8a 95       	dec	r24
     32e:	f1 f7       	brne	.-4      	; 0x32c <sendDS18b20+0x4c>
			_delay_us(60);
			SENSOR_DDR&=~(1<<sensor_pin);
     330:	84 b3       	in	r24, 0x14	; 20
     332:	85 23       	and	r24, r21
     334:	84 bb       	out	0x14, r24	; 20
     336:	87 2f       	mov	r24, r23
     338:	8a 95       	dec	r24
     33a:	f1 f7       	brne	.-4      	; 0x338 <sendDS18b20+0x58>

	if (sensor_num==0)	sensor_pin=SENSOR0_PIN;
	else sensor_pin=SENSOR1_PIN;
	data=command;

	for(i=0;i<8;i++)
     33c:	9f 5f       	subi	r25, 0xFF	; 255
     33e:	98 30       	cpi	r25, 0x08	; 8
     340:	11 f0       	breq	.+4      	; 0x346 <sendDS18b20+0x66>
			SENSOR_DDR|=(1<<sensor_pin);
			_delay_us(60);
			SENSOR_DDR&=~(1<<sensor_pin);
			_delay_us(8);
		}
		data=data>>1;
     342:	26 95       	lsr	r18
     344:	e2 cf       	rjmp	.-60     	; 0x30a <sendDS18b20+0x2a>
     346:	08 95       	ret

00000348 <receiveDS18b20>:
	}
	return;
}

uint16_t receiveDS18b20(uint8_t sensor_num)
{	uint8_t i, sensor_pin;
     348:	ff 92       	push	r15
     34a:	0f 93       	push	r16
     34c:	1f 93       	push	r17
	uint16_t res=0;

	if (sensor_num==0)	sensor_pin=SENSOR0_PIN;
     34e:	88 23       	and	r24, r24
     350:	11 f0       	breq	.+4      	; 0x356 <receiveDS18b20+0xe>
     352:	83 e0       	ldi	r24, 0x03	; 3
     354:	01 c0       	rjmp	.+2      	; 0x358 <receiveDS18b20+0x10>
     356:	82 e0       	ldi	r24, 0x02	; 2
	else sensor_pin=SENSOR1_PIN;

	for(i=0;i<16;i++)
	{
		SENSOR_DDR|=(1<<sensor_pin);		
     358:	61 e0       	ldi	r22, 0x01	; 1
     35a:	70 e0       	ldi	r23, 0x00	; 0
     35c:	02 c0       	rjmp	.+4      	; 0x362 <receiveDS18b20+0x1a>
     35e:	66 0f       	add	r22, r22
     360:	77 1f       	adc	r23, r23
     362:	8a 95       	dec	r24
     364:	e2 f7       	brpl	.-8      	; 0x35e <receiveDS18b20+0x16>
     366:	a6 2f       	mov	r26, r22
		_delay_us(8);
		SENSOR_DDR&=~(1<<sensor_pin);		
     368:	b6 2f       	mov	r27, r22
     36a:	b0 95       	com	r27
     36c:	20 e0       	ldi	r18, 0x00	; 0
     36e:	30 e0       	ldi	r19, 0x00	; 0
     370:	40 e0       	ldi	r20, 0x00	; 0
     372:	50 e0       	ldi	r21, 0x00	; 0
     374:	85 e1       	ldi	r24, 0x15	; 21
     376:	f8 2e       	mov	r15, r24
		_delay_us(12);

		if ((SENSOR_PIN & (1<<sensor_pin))==0x00) res&=~_BV(i);	//If 0 on SDA
		else 	res|=_BV(i);	    //IF 1 on SDA
     378:	00 e2       	ldi	r16, 0x20	; 32
     37a:	e1 e0       	ldi	r30, 0x01	; 1
     37c:	f0 e0       	ldi	r31, 0x00	; 0
     37e:	18 ea       	ldi	r17, 0xA8	; 168
	if (sensor_num==0)	sensor_pin=SENSOR0_PIN;
	else sensor_pin=SENSOR1_PIN;

	for(i=0;i<16;i++)
	{
		SENSOR_DDR|=(1<<sensor_pin);		
     380:	84 b3       	in	r24, 0x14	; 20
     382:	8a 2b       	or	r24, r26
     384:	84 bb       	out	0x14, r24	; 20
     386:	8f 2d       	mov	r24, r15
     388:	8a 95       	dec	r24
     38a:	f1 f7       	brne	.-4      	; 0x388 <receiveDS18b20+0x40>
		_delay_us(8);
		SENSOR_DDR&=~(1<<sensor_pin);		
     38c:	84 b3       	in	r24, 0x14	; 20
     38e:	8b 23       	and	r24, r27
     390:	84 bb       	out	0x14, r24	; 20
     392:	80 2f       	mov	r24, r16
     394:	8a 95       	dec	r24
     396:	f1 f7       	brne	.-4      	; 0x394 <receiveDS18b20+0x4c>
		_delay_us(12);

		if ((SENSOR_PIN & (1<<sensor_pin))==0x00) res&=~_BV(i);	//If 0 on SDA
     398:	83 b3       	in	r24, 0x13	; 19
     39a:	90 e0       	ldi	r25, 0x00	; 0
     39c:	86 23       	and	r24, r22
     39e:	97 23       	and	r25, r23
     3a0:	89 2b       	or	r24, r25
     3a2:	61 f4       	brne	.+24     	; 0x3bc <receiveDS18b20+0x74>
     3a4:	cf 01       	movw	r24, r30
     3a6:	04 2e       	mov	r0, r20
     3a8:	02 c0       	rjmp	.+4      	; 0x3ae <receiveDS18b20+0x66>
     3aa:	88 0f       	add	r24, r24
     3ac:	99 1f       	adc	r25, r25
     3ae:	0a 94       	dec	r0
     3b0:	e2 f7       	brpl	.-8      	; 0x3aa <receiveDS18b20+0x62>
     3b2:	80 95       	com	r24
     3b4:	90 95       	com	r25
     3b6:	28 23       	and	r18, r24
     3b8:	39 23       	and	r19, r25
     3ba:	09 c0       	rjmp	.+18     	; 0x3ce <receiveDS18b20+0x86>
		else 	res|=_BV(i);	    //IF 1 on SDA
     3bc:	cf 01       	movw	r24, r30
     3be:	04 2e       	mov	r0, r20
     3c0:	02 c0       	rjmp	.+4      	; 0x3c6 <receiveDS18b20+0x7e>
     3c2:	88 0f       	add	r24, r24
     3c4:	99 1f       	adc	r25, r25
     3c6:	0a 94       	dec	r0
     3c8:	e2 f7       	brpl	.-8      	; 0x3c2 <receiveDS18b20+0x7a>
     3ca:	28 2b       	or	r18, r24
     3cc:	39 2b       	or	r19, r25
     3ce:	81 2f       	mov	r24, r17
     3d0:	8a 95       	dec	r24
     3d2:	f1 f7       	brne	.-4      	; 0x3d0 <receiveDS18b20+0x88>
     3d4:	4f 5f       	subi	r20, 0xFF	; 255
     3d6:	5f 4f       	sbci	r21, 0xFF	; 255
	uint16_t res=0;

	if (sensor_num==0)	sensor_pin=SENSOR0_PIN;
	else sensor_pin=SENSOR1_PIN;

	for(i=0;i<16;i++)
     3d8:	40 31       	cpi	r20, 0x10	; 16
     3da:	51 05       	cpc	r21, r1
     3dc:	89 f6       	brne	.-94     	; 0x380 <receiveDS18b20+0x38>
		else 	res|=_BV(i);	    //IF 1 on SDA
				
		_delay_us(63);
	}
	return res;
}
     3de:	c9 01       	movw	r24, r18
     3e0:	1f 91       	pop	r17
     3e2:	0f 91       	pop	r16
     3e4:	ff 90       	pop	r15
     3e6:	08 95       	ret

000003e8 <setup>:

void setup(void)
{
     3e8:	1f 93       	push	r17
    uint8_t i;

	initializationErrorCode=0;
     3ea:	10 92 6b 01 	sts	0x016B, r1
/** \ingroup avr_eeprom
    Read one 16-bit word (little endian) from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint16_t eeprom_read_word (const uint16_t *__p)
{
    return __eerd_word (__p, eeprom_read_byte);
     3ee:	69 e4       	ldi	r22, 0x49	; 73
     3f0:	70 e0       	ldi	r23, 0x00	; 0
     3f2:	80 e0       	ldi	r24, 0x00	; 0
     3f4:	90 e0       	ldi	r25, 0x00	; 0
     3f6:	0e 94 7f 0b 	call	0x16fe	; 0x16fe <__eerd_word>
     3fa:	9c 01       	movw	r18, r24
	//read from EEPROM saved value & coolerState state
#ifdef STANDALONE_MODE
		setData[0]= eeprom_read_word (&savedSetData);
     3fc:	90 93 7a 01 	sts	0x017A, r25
     400:	80 93 79 01 	sts	0x0179, r24
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
     404:	e1 99       	sbic	0x1c, 1	; 28
     406:	fe cf       	rjmp	.-4      	; 0x404 <setup+0x1c>
#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
     408:	82 e0       	ldi	r24, 0x02	; 2
     40a:	90 e0       	ldi	r25, 0x00	; 0
     40c:	9f bb       	out	0x1f, r25	; 31
     40e:	8e bb       	out	0x1e, r24	; 30
#endif
    EECR |= (1 << EERE);
     410:	e0 9a       	sbi	0x1c, 0	; 28
    return EEDR;
     412:	4d b3       	in	r20, 0x1d	; 29
		coolerState = eeprom_read_byte(&savedCoolerState);
     414:	40 93 8b 01 	sts	0x018B, r20
		//if saved settings corrupted - set it by default
		if ( (setData[0]<780)||(setData[0]>1780) ) setData[0]=1730;
     418:	2c 50       	subi	r18, 0x0C	; 12
     41a:	33 40       	sbci	r19, 0x03	; 3
     41c:	29 5e       	subi	r18, 0xE9	; 233
     41e:	33 40       	sbci	r19, 0x03	; 3
     420:	30 f0       	brcs	.+12     	; 0x42e <setup+0x46>
     422:	82 ec       	ldi	r24, 0xC2	; 194
     424:	96 e0       	ldi	r25, 0x06	; 6
     426:	90 93 7a 01 	sts	0x017A, r25
     42a:	80 93 79 01 	sts	0x0179, r24
		if ( (coolerState!=COOLER_ON)&&(coolerState!=COOLER_OFF) ) coolerState=COOLER_OFF;
     42e:	42 30       	cpi	r20, 0x02	; 2
     430:	10 f0       	brcs	.+4      	; 0x436 <setup+0x4e>
     432:	10 92 8b 01 	sts	0x018B, r1
		setData[0]=1730;
		coolerState=COOLER_OFF;
#endif
	//init variables
	for (i=0;i<SENSOR_COUNT;i++)
		sensorData[i]=0;
     436:	10 92 7c 01 	sts	0x017C, r1
     43a:	10 92 7b 01 	sts	0x017B, r1
     43e:	10 92 7e 01 	sts	0x017E, r1
     442:	10 92 7d 01 	sts	0x017D, r1
     446:	80 e0       	ldi	r24, 0x00	; 0
     448:	90 e0       	ldi	r25, 0x00	; 0

void clearBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
	rxBuf[i]=txBuf[i]=0;
     44a:	fc 01       	movw	r30, r24
     44c:	e3 59       	subi	r30, 0x93	; 147
     44e:	fe 4f       	sbci	r31, 0xFE	; 254
     450:	10 82       	st	Z, r1
     452:	fc 01       	movw	r30, r24
     454:	e1 58       	subi	r30, 0x81	; 129
     456:	fe 4f       	sbci	r31, 0xFE	; 254
     458:	10 82       	st	Z, r1
     45a:	01 96       	adiw	r24, 0x01	; 1
}

void clearBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
     45c:	8b 30       	cpi	r24, 0x0B	; 11
     45e:	91 05       	cpc	r25, r1
     460:	a1 f7       	brne	.-24     	; 0x44a <setup+0x62>
#endif
	//init variables
	for (i=0;i<SENSOR_COUNT;i++)
		sensorData[i]=0;
	clearBuf ();
	U=0.0;
     462:	80 e0       	ldi	r24, 0x00	; 0
     464:	90 e0       	ldi	r25, 0x00	; 0
     466:	a0 e0       	ldi	r26, 0x00	; 0
     468:	b0 e0       	ldi	r27, 0x00	; 0
     46a:	80 93 90 01 	sts	0x0190, r24
     46e:	90 93 91 01 	sts	0x0191, r25
     472:	a0 93 92 01 	sts	0x0192, r26
     476:	b0 93 93 01 	sts	0x0193, r27
	E=0;
     47a:	80 93 8c 01 	sts	0x018C, r24
     47e:	90 93 8d 01 	sts	0x018D, r25
     482:	a0 93 8e 01 	sts	0x018E, r26
     486:	b0 93 8f 01 	sts	0x018F, r27
	//Init ports, UART, PWM
	SENSOR_PORT&=~((1<<SENSOR0_PIN)|(1<<SENSOR1_PIN));     	
     48a:	85 b3       	in	r24, 0x15	; 21
     48c:	83 7f       	andi	r24, 0xF3	; 243
     48e:	85 bb       	out	0x15, r24	; 21
	SENSOR_DDR&=~((1<<SENSOR0_PIN)|(1<<SENSOR1_PIN));		
     490:	84 b3       	in	r24, 0x14	; 20
     492:	83 7f       	andi	r24, 0xF3	; 243
     494:	84 bb       	out	0x14, r24	; 20
 
	TEC_PORT&=~(1<<TEC_PIN);
     496:	95 98       	cbi	0x12, 5	; 18
	TEC_DDR|=(1<<TEC_PIN);
     498:	8d 9a       	sbi	0x11, 5	; 17
//------------------------------------------------------------------------------------
//UART

void uartInit(void)
{
	UBRRH = (BAUD_PRESCALE >> 8);		// Init UART baudrate
     49a:	10 bc       	out	0x20, r1	; 32
	UBRRL = BAUD_PRESCALE;
     49c:	83 e3       	ldi	r24, 0x33	; 51
     49e:	89 b9       	out	0x09, r24	; 9

	UCSRB = (1<<RXEN)|(1<<TXEN)|(1 << RXCIE);	// TX, RX enable, RX interrupt enable
     4a0:	88 e9       	ldi	r24, 0x98	; 152
     4a2:	8a b9       	out	0x0a, r24	; 10
	UCSRC = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);
     4a4:	86 e8       	ldi	r24, 0x86	; 134
     4a6:	80 bd       	out	0x20, r24	; 32
     4a8:	10 e0       	ldi	r17, 0x00	; 0
	uartInit();

    //set 12 bit resolution
	for (i=0;i<SENSOR_COUNT;i++)
	{
		if (presentDS18b20(i)==1)
     4aa:	81 2f       	mov	r24, r17
     4ac:	0e 94 46 01 	call	0x28c	; 0x28c <presentDS18b20>
     4b0:	81 30       	cpi	r24, 0x01	; 1
     4b2:	a9 f4       	brne	.+42     	; 0x4de <__stack+0x7f>
		{
			sendDS18b20(SKIP_ROM,i);
     4b4:	61 2f       	mov	r22, r17
     4b6:	8c ec       	ldi	r24, 0xCC	; 204
     4b8:	0e 94 70 01 	call	0x2e0	; 0x2e0 <sendDS18b20>
			// write on scratchPad
			sendDS18b20(0x4E,i);
     4bc:	61 2f       	mov	r22, r17
     4be:	8e e4       	ldi	r24, 0x4E	; 78
     4c0:	0e 94 70 01 	call	0x2e0	; 0x2e0 <sendDS18b20>
			// User byte 0 - Unused
			sendDS18b20(0x00,i);
     4c4:	61 2f       	mov	r22, r17
     4c6:	80 e0       	ldi	r24, 0x00	; 0
     4c8:	0e 94 70 01 	call	0x2e0	; 0x2e0 <sendDS18b20>
			// User byte 1 - Unused
			sendDS18b20(0x00,i);
     4cc:	61 2f       	mov	r22, r17
     4ce:	80 e0       	ldi	r24, 0x00	; 0
     4d0:	0e 94 70 01 	call	0x2e0	; 0x2e0 <sendDS18b20>
			// set up en 12 bits (0x7F)
			sendDS18b20(0x7F,i);
     4d4:	61 2f       	mov	r22, r17
     4d6:	8f e7       	ldi	r24, 0x7F	; 127
     4d8:	0e 94 70 01 	call	0x2e0	; 0x2e0 <sendDS18b20>
     4dc:	09 c0       	rjmp	.+18     	; 0x4f0 <__stack+0x91>
		}
		else
		{
		    if (i==0)
     4de:	11 23       	and	r17, r17
     4e0:	39 f4       	brne	.+14     	; 0x4f0 <__stack+0x91>
			{
			    initializationErrorCode|=(1<<i);
     4e2:	80 91 6b 01 	lds	r24, 0x016B
     4e6:	81 60       	ori	r24, 0x01	; 1
     4e8:	80 93 6b 01 	sts	0x016B, r24
				errorCode = initializationErrorCode;
     4ec:	80 93 6a 01 	sts	0x016A, r24
	TEC_PORT&=~(1<<TEC_PIN);
	TEC_DDR|=(1<<TEC_PIN);
	uartInit();

    //set 12 bit resolution
	for (i=0;i<SENSOR_COUNT;i++)
     4f0:	1f 5f       	subi	r17, 0xFF	; 255
     4f2:	12 30       	cpi	r17, 0x02	; 2
     4f4:	d1 f6       	brne	.-76     	; 0x4aa <__stack+0x4b>
			    initializationErrorCode|=(1<<i);
				errorCode = initializationErrorCode;
			}
		}
	}
	sei();
     4f6:	78 94       	sei
}
     4f8:	1f 91       	pop	r17
     4fa:	08 95       	ret

000004fc <processPacket>:
	txBuf[10]=crc8Block(txBuf,10);
}

//process received packet
void processPacket(void)
{
     4fc:	f8 94       	cli
	cli();
	//check CRC
	if (crc8Block(rxBuf,currentRXPacketLen-1)!=rxBuf[currentRXPacketLen-1])
     4fe:	40 91 69 01 	lds	r20, 0x0169
     502:	41 50       	subi	r20, 0x01	; 1
     504:	9f ef       	ldi	r25, 0xFF	; 255
     506:	ef e7       	ldi	r30, 0x7F	; 127
     508:	f1 e0       	ldi	r31, 0x01	; 1
uint8_t crc8Block(uint8_t *pcBlock, uint8_t len)
{
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
     50a:	24 2f       	mov	r18, r20
     50c:	30 e0       	ldi	r19, 0x00	; 0
     50e:	4f 5f       	subi	r20, 0xFF	; 255
     510:	2e 0f       	add	r18, r30
     512:	3f 1f       	adc	r19, r31
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     514:	51 e3       	ldi	r21, 0x31	; 49
     516:	0d c0       	rjmp	.+26     	; 0x532 <processPacket+0x36>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     518:	80 81       	ld	r24, Z
     51a:	98 27       	eor	r25, r24
     51c:	80 e0       	ldi	r24, 0x00	; 0
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     51e:	97 ff       	sbrs	r25, 7
     520:	03 c0       	rjmp	.+6      	; 0x528 <processPacket+0x2c>
     522:	99 0f       	add	r25, r25
     524:	95 27       	eor	r25, r21
     526:	01 c0       	rjmp	.+2      	; 0x52a <processPacket+0x2e>
     528:	99 0f       	add	r25, r25
	
	while (len--)
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
     52a:	8f 5f       	subi	r24, 0xFF	; 255
     52c:	88 30       	cpi	r24, 0x08	; 8
     52e:	b9 f7       	brne	.-18     	; 0x51e <processPacket+0x22>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     530:	31 96       	adiw	r30, 0x01	; 1
uint8_t crc8Block(uint8_t *pcBlock, uint8_t len)
{
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
     532:	e2 17       	cp	r30, r18
     534:	f3 07       	cpc	r31, r19
     536:	81 f7       	brne	.-32     	; 0x518 <processPacket+0x1c>
//process received packet
void processPacket(void)
{
	cli();
	//check CRC
	if (crc8Block(rxBuf,currentRXPacketLen-1)!=rxBuf[currentRXPacketLen-1])
     538:	e4 2f       	mov	r30, r20
     53a:	f0 e0       	ldi	r31, 0x00	; 0
     53c:	e2 58       	subi	r30, 0x82	; 130
     53e:	fe 4f       	sbci	r31, 0xFE	; 254
     540:	80 81       	ld	r24, Z
     542:	98 17       	cp	r25, r24
     544:	69 f0       	breq	.+26     	; 0x560 <processPacket+0x64>
	{
		packetReceived=0;
     546:	10 92 68 01 	sts	0x0168, r1
     54a:	ef e7       	ldi	r30, 0x7F	; 127
     54c:	f1 e0       	ldi	r31, 0x01	; 1
//Packets
void clearRXBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
	rxBuf[i]=0;
     54e:	11 92       	st	Z+, r1
//------------------------------------------------------------------------------------
//Packets
void clearRXBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
     550:	41 e0       	ldi	r20, 0x01	; 1
     552:	ea 38       	cpi	r30, 0x8A	; 138
     554:	f4 07       	cpc	r31, r20
     556:	d9 f7       	brne	.-10     	; 0x54e <processPacket+0x52>
	rxBuf[i]=0;
	currentRXPacketLen=0;
     558:	10 92 69 01 	sts	0x0169, r1
	//check CRC
	if (crc8Block(rxBuf,currentRXPacketLen-1)!=rxBuf[currentRXPacketLen-1])
	{
		packetReceived=0;
		clearRXBuf();
		sei();
     55c:	78 94       	sei
     55e:	08 95       	ret
		return;
	}
	//differentiate and process packet
	switch (rxBuf[0]) {
     560:	80 91 7f 01 	lds	r24, 0x017F
     564:	89 36       	cpi	r24, 0x69	; 105
     566:	09 f4       	brne	.+2      	; 0x56a <processPacket+0x6e>
     568:	3e c0       	rjmp	.+124    	; 0x5e6 <processPacket+0xea>
     56a:	8a 36       	cpi	r24, 0x6A	; 106
     56c:	20 f4       	brcc	.+8      	; 0x576 <processPacket+0x7a>
     56e:	87 36       	cpi	r24, 0x67	; 103
     570:	09 f0       	breq	.+2      	; 0x574 <processPacket+0x78>
     572:	7e c0       	rjmp	.+252    	; 0x670 <processPacket+0x174>
     574:	07 c0       	rjmp	.+14     	; 0x584 <processPacket+0x88>
     576:	80 37       	cpi	r24, 0x70	; 112
     578:	09 f4       	brne	.+2      	; 0x57c <processPacket+0x80>
     57a:	66 c0       	rjmp	.+204    	; 0x648 <processPacket+0x14c>
     57c:	83 37       	cpi	r24, 0x73	; 115
     57e:	09 f0       	breq	.+2      	; 0x582 <processPacket+0x86>
     580:	77 c0       	rjmp	.+238    	; 0x670 <processPacket+0x174>
     582:	11 c0       	rjmp	.+34     	; 0x5a6 <processPacket+0xaa>
		//if get command
		case 'g' : 	{
			if (currentRXPacketLen==2)
     584:	42 30       	cpi	r20, 0x02	; 2
     586:	09 f0       	breq	.+2      	; 0x58a <processPacket+0x8e>
     588:	73 c0       	rjmp	.+230    	; 0x670 <processPacket+0x174>
			{
				prepareSystemStatus();
     58a:	0e 94 07 01 	call	0x20e	; 0x20e <prepareSystemStatus>
     58e:	ed e6       	ldi	r30, 0x6D	; 109
     590:	f1 e0       	ldi	r31, 0x01	; 1
//send packet to host
void uartSendPacket(uint8_t *data, uint8_t length)
{
	uint8_t i;
	for (i=0;i<length;i++)
	uartTransmitByte(txBuf[i]);
     592:	80 81       	ld	r24, Z
}

//Send byte thought UART
void uartTransmitByte (uint8_t data)
{
	while ( !( UCSRA & (1<<UDRE)) );
     594:	5d 9b       	sbis	0x0b, 5	; 11
     596:	fe cf       	rjmp	.-4      	; 0x594 <processPacket+0x98>
	UDR = data;
     598:	8c b9       	out	0x0c, r24	; 12
     59a:	31 96       	adiw	r30, 0x01	; 1

//send packet to host
void uartSendPacket(uint8_t *data, uint8_t length)
{
	uint8_t i;
	for (i=0;i<length;i++)
     59c:	81 e0       	ldi	r24, 0x01	; 1
     59e:	e8 37       	cpi	r30, 0x78	; 120
     5a0:	f8 07       	cpc	r31, r24
     5a2:	b9 f7       	brne	.-18     	; 0x592 <processPacket+0x96>
     5a4:	65 c0       	rjmp	.+202    	; 0x670 <processPacket+0x174>
			}			
			break;
		}
		//if set command
		case 's' : 	{
			if (currentRXPacketLen==4)
     5a6:	44 30       	cpi	r20, 0x04	; 4
     5a8:	09 f0       	breq	.+2      	; 0x5ac <processPacket+0xb0>
     5aa:	62 c0       	rjmp	.+196    	; 0x670 <processPacket+0x174>
			{
				uint16_t val;

				val=(rxBuf[1]<<8)|(rxBuf[2]);
     5ac:	90 91 80 01 	lds	r25, 0x0180
     5b0:	80 e0       	ldi	r24, 0x00	; 0
     5b2:	20 91 81 01 	lds	r18, 0x0181
     5b6:	30 e0       	ldi	r19, 0x00	; 0
     5b8:	28 2b       	or	r18, r24
     5ba:	39 2b       	or	r19, r25
				if ((val<=1780)&&(val>=780)) setData[0]=val;
     5bc:	c9 01       	movw	r24, r18
     5be:	8c 50       	subi	r24, 0x0C	; 12
     5c0:	93 40       	sbci	r25, 0x03	; 3
     5c2:	89 5e       	subi	r24, 0xE9	; 233
     5c4:	93 40       	sbci	r25, 0x03	; 3
     5c6:	20 f4       	brcc	.+8      	; 0x5d0 <processPacket+0xd4>
     5c8:	30 93 7a 01 	sts	0x017A, r19
     5cc:	20 93 79 01 	sts	0x0179, r18
/** \ingroup avr_eeprom
    Write a word \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_word (uint16_t *__p, uint16_t __value)
{
    __eewr_word (__p, __value, eeprom_write_byte);
     5d0:	60 91 79 01 	lds	r22, 0x0179
     5d4:	70 91 7a 01 	lds	r23, 0x017A
     5d8:	41 e5       	ldi	r20, 0x51	; 81
     5da:	50 e0       	ldi	r21, 0x00	; 0
     5dc:	80 e0       	ldi	r24, 0x00	; 0
     5de:	90 e0       	ldi	r25, 0x00	; 0
     5e0:	0e 94 95 0b 	call	0x172a	; 0x172a <__eewr_word>
     5e4:	45 c0       	rjmp	.+138    	; 0x670 <processPacket+0x174>
			
			break;
		}
		//if info command
		case 'i' :	{
			if (currentRXPacketLen==2)
     5e6:	42 30       	cpi	r20, 0x02	; 2
     5e8:	09 f0       	breq	.+2      	; 0x5ec <processPacket+0xf0>
     5ea:	42 c0       	rjmp	.+132    	; 0x670 <processPacket+0x174>
			{
				txBuf[0]='v';
     5ec:	86 e7       	ldi	r24, 0x76	; 118
     5ee:	80 93 6d 01 	sts	0x016D, r24
				txBuf[1]=HW_REVISION;
     5f2:	81 e0       	ldi	r24, 0x01	; 1
     5f4:	80 93 6e 01 	sts	0x016E, r24
				txBuf[2]=SW_REVISION;
     5f8:	80 93 6f 01 	sts	0x016F, r24
				txBuf[3]=SENSOR_COUNT;
     5fc:	40 93 70 01 	sts	0x0170, r20
				txBuf[4]=VALUE_COUNT;
     600:	80 93 71 01 	sts	0x0171, r24
     604:	9f ef       	ldi	r25, 0xFF	; 255
     606:	ed e6       	ldi	r30, 0x6D	; 109
     608:	f1 e0       	ldi	r31, 0x01	; 1
	while (len--)
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     60a:	21 e3       	ldi	r18, 0x31	; 49
     60c:	0d c0       	rjmp	.+26     	; 0x628 <processPacket+0x12c>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     60e:	80 81       	ld	r24, Z
     610:	98 27       	eor	r25, r24
     612:	80 e0       	ldi	r24, 0x00	; 0
		
		for (i = 0; i < 8; i++)
		crc = crc & 0x80 ? (crc << 1) ^ CRC_POLY : crc << 1;
     614:	97 ff       	sbrs	r25, 7
     616:	03 c0       	rjmp	.+6      	; 0x61e <processPacket+0x122>
     618:	99 0f       	add	r25, r25
     61a:	92 27       	eor	r25, r18
     61c:	01 c0       	rjmp	.+2      	; 0x620 <processPacket+0x124>
     61e:	99 0f       	add	r25, r25
	
	while (len--)
	{
		crc ^= *pcBlock++;
		
		for (i = 0; i < 8; i++)
     620:	8f 5f       	subi	r24, 0xFF	; 255
     622:	88 30       	cpi	r24, 0x08	; 8
     624:	b9 f7       	brne	.-18     	; 0x614 <processPacket+0x118>
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
	{
		crc ^= *pcBlock++;
     626:	31 96       	adiw	r30, 0x01	; 1
uint8_t crc8Block(uint8_t *pcBlock, uint8_t len)
{
	uint8_t crc = 0xFF;
	uint8_t i;
	
	while (len--)
     628:	81 e0       	ldi	r24, 0x01	; 1
     62a:	e2 37       	cpi	r30, 0x72	; 114
     62c:	f8 07       	cpc	r31, r24
     62e:	79 f7       	brne	.-34     	; 0x60e <processPacket+0x112>
				txBuf[0]='v';
				txBuf[1]=HW_REVISION;
				txBuf[2]=SW_REVISION;
				txBuf[3]=SENSOR_COUNT;
				txBuf[4]=VALUE_COUNT;
				txBuf[5]=crc8Block(txBuf,5);
     630:	90 83       	st	Z, r25
     632:	35 97       	sbiw	r30, 0x05	; 5
//send packet to host
void uartSendPacket(uint8_t *data, uint8_t length)
{
	uint8_t i;
	for (i=0;i<length;i++)
	uartTransmitByte(txBuf[i]);
     634:	80 81       	ld	r24, Z
}

//Send byte thought UART
void uartTransmitByte (uint8_t data)
{
	while ( !( UCSRA & (1<<UDRE)) );
     636:	5d 9b       	sbis	0x0b, 5	; 11
     638:	fe cf       	rjmp	.-4      	; 0x636 <processPacket+0x13a>
	UDR = data;
     63a:	8c b9       	out	0x0c, r24	; 12
     63c:	31 96       	adiw	r30, 0x01	; 1

//send packet to host
void uartSendPacket(uint8_t *data, uint8_t length)
{
	uint8_t i;
	for (i=0;i<length;i++)
     63e:	41 e0       	ldi	r20, 0x01	; 1
     640:	e3 37       	cpi	r30, 0x73	; 115
     642:	f4 07       	cpc	r31, r20
     644:	b9 f7       	brne	.-18     	; 0x634 <processPacket+0x138>
     646:	14 c0       	rjmp	.+40     	; 0x670 <processPacket+0x174>

			break;
		}
		//if powern ON/OFF PWM
		case 'p' : 	{
		if (currentRXPacketLen==3)
     648:	43 30       	cpi	r20, 0x03	; 3
     64a:	91 f4       	brne	.+36     	; 0x670 <processPacket+0x174>
		{
			if ((rxBuf[1]==COOLER_OFF)||(rxBuf[1]==COOLER_ON))
     64c:	20 91 80 01 	lds	r18, 0x0180
     650:	22 30       	cpi	r18, 0x02	; 2
     652:	70 f4       	brcc	.+28     	; 0x670 <processPacket+0x174>
			{
				coolerState=rxBuf[1];
     654:	20 93 8b 01 	sts	0x018B, r18
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
     658:	e1 99       	sbic	0x1c, 1	; 28
     65a:	fe cf       	rjmp	.-4      	; 0x658 <processPacket+0x15c>
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
     65c:	82 e0       	ldi	r24, 0x02	; 2
     65e:	90 e0       	ldi	r25, 0x00	; 0
     660:	9f bb       	out	0x1f, r25	; 31
     662:	8e bb       	out	0x1e, r24	; 30
#endif
    EEDR = __value;
     664:	2d bb       	out	0x1d, r18	; 29

    __asm__ __volatile__ (
     666:	0f b6       	in	r0, 0x3f	; 63
     668:	f8 94       	cli
     66a:	e2 9a       	sbi	0x1c, 2	; 28
     66c:	e1 9a       	sbi	0x1c, 1	; 28
     66e:	0f be       	out	0x3f, r0	; 63
		default:
		{
			;
		}
	}
	packetReceived=0;
     670:	10 92 68 01 	sts	0x0168, r1
     674:	ef e7       	ldi	r30, 0x7F	; 127
     676:	f1 e0       	ldi	r31, 0x01	; 1
//Packets
void clearRXBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
	rxBuf[i]=0;
     678:	11 92       	st	Z+, r1
//------------------------------------------------------------------------------------
//Packets
void clearRXBuf (void)
{
	uint8_t i;
	for (i=0;i<BUFF_SIZE;i++)
     67a:	81 e0       	ldi	r24, 0x01	; 1
     67c:	ea 38       	cpi	r30, 0x8A	; 138
     67e:	f8 07       	cpc	r31, r24
     680:	d9 f7       	brne	.-10     	; 0x678 <processPacket+0x17c>
	rxBuf[i]=0;
	currentRXPacketLen=0;
     682:	10 92 69 01 	sts	0x0169, r1
			;
		}
	}
	packetReceived=0;
	clearRXBuf();
	sei();
     686:	78 94       	sei
     688:	08 95       	ret

0000068a <main>:
	sei();
}

//------------------------------------------------------------------------------------
int main(void)
{
     68a:	2f 92       	push	r2
     68c:	3f 92       	push	r3
     68e:	4f 92       	push	r4
     690:	5f 92       	push	r5
     692:	6f 92       	push	r6
     694:	7f 92       	push	r7
     696:	8f 92       	push	r8
     698:	9f 92       	push	r9
     69a:	af 92       	push	r10
     69c:	bf 92       	push	r11
     69e:	cf 92       	push	r12
     6a0:	df 92       	push	r13
     6a2:	ef 92       	push	r14
     6a4:	ff 92       	push	r15
     6a6:	0f 93       	push	r16
     6a8:	1f 93       	push	r17
     6aa:	cf 93       	push	r28
     6ac:	df 93       	push	r29
		    if ( (errorCode == 0) && (coolerState == COOLER_ON) )
		    {
		        E=(double) sensorData[0]-setData[0];
			    U=U+KP*E;
			    if (U>CYCLE) 	U=CYCLE;
			    if (U<=0.0) 	U=0.0;		
     6ae:	0f 2e       	mov	r0, r31
     6b0:	f0 e0       	ldi	r31, 0x00	; 0
     6b2:	2f 2e       	mov	r2, r31
     6b4:	f0 e0       	ldi	r31, 0x00	; 0
     6b6:	3f 2e       	mov	r3, r31
     6b8:	f0 e0       	ldi	r31, 0x00	; 0
     6ba:	4f 2e       	mov	r4, r31
     6bc:	f0 e0       	ldi	r31, 0x00	; 0
     6be:	5f 2e       	mov	r5, r31
     6c0:	f0 2d       	mov	r31, r0
	uint16_t val, fract;

	while (1)
	{
	    retryCount=0;
	    setup();
     6c2:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <setup>
     6c6:	b1 c1       	rjmp	.+866    	; 0xa2a <main+0x3a0>
	    while (initializationErrorCode==0)
	    {
		    errorCode=0;
     6c8:	10 92 6a 01 	sts	0x016A, r1
		    //process packet
		    if (packetReceived!=0)
     6cc:	80 91 68 01 	lds	r24, 0x0168
     6d0:	88 23       	and	r24, r24
     6d2:	11 f0       	breq	.+4      	; 0x6d8 <main+0x4e>
		    {
		        processPacket();
     6d4:	0e 94 7e 02 	call	0x4fc	; 0x4fc <processPacket>
     6d8:	10 e0       	ldi	r17, 0x00	; 0
	        }
		    //start measurement
		    for (i=0;i<SENSOR_COUNT;i++)
		    {
			    if (presentDS18b20(i)==1)
     6da:	81 2f       	mov	r24, r17
     6dc:	0e 94 46 01 	call	0x28c	; 0x28c <presentDS18b20>
     6e0:	81 30       	cpi	r24, 0x01	; 1
     6e2:	49 f4       	brne	.+18     	; 0x6f6 <main+0x6c>
			    {
				    sendDS18b20(SKIP_ROM,i);
     6e4:	61 2f       	mov	r22, r17
     6e6:	8c ec       	ldi	r24, 0xCC	; 204
     6e8:	0e 94 70 01 	call	0x2e0	; 0x2e0 <sendDS18b20>
				    sendDS18b20(START_CONVERSION,i);
     6ec:	61 2f       	mov	r22, r17
     6ee:	84 e4       	ldi	r24, 0x44	; 68
     6f0:	0e 94 70 01 	call	0x2e0	; 0x2e0 <sendDS18b20>
     6f4:	07 c0       	rjmp	.+14     	; 0x704 <main+0x7a>
			    }
			    else
			    {
			        if (i==0) errorCode|=(1<<i);
     6f6:	11 23       	and	r17, r17
     6f8:	29 f4       	brne	.+10     	; 0x704 <main+0x7a>
     6fa:	80 91 6a 01 	lds	r24, 0x016A
     6fe:	81 60       	ori	r24, 0x01	; 1
     700:	80 93 6a 01 	sts	0x016A, r24
		    if (packetReceived!=0)
		    {
		        processPacket();
	        }
		    //start measurement
		    for (i=0;i<SENSOR_COUNT;i++)
     704:	1f 5f       	subi	r17, 0xFF	; 255
     706:	12 30       	cpi	r17, 0x02	; 2
     708:	41 f7       	brne	.-48     	; 0x6da <main+0x50>
			    {
			        if (i==0) errorCode|=(1<<i);
			    }
		    }

            if (coolerState==COOLER_OFF) 
     70a:	90 91 8b 01 	lds	r25, 0x018B
     70e:	99 23       	and	r25, r25
     710:	99 f4       	brne	.+38     	; 0x738 <main+0xae>
		    {
		        coolerPower=0x00;
     712:	10 92 6c 01 	sts	0x016C, r1
			    U=0.0;
     716:	20 92 90 01 	sts	0x0190, r2
     71a:	30 92 91 01 	sts	0x0191, r3
     71e:	40 92 92 01 	sts	0x0192, r4
     722:	50 92 93 01 	sts	0x0193, r5
			    E=0.0;
     726:	20 92 8c 01 	sts	0x018C, r2
     72a:	30 92 8d 01 	sts	0x018D, r3
     72e:	40 92 8e 01 	sts	0x018E, r4
     732:	50 92 8f 01 	sts	0x018F, r5
			    TEC_PORT&=~(1<<TEC_PIN);
     736:	95 98       	cbi	0x12, 5	; 18
		    }
		
		    //P algo, do to put temperature reading to algo if error occured
		    if ( (errorCode == 0) && (coolerState == COOLER_ON) )
     738:	80 91 6a 01 	lds	r24, 0x016A
     73c:	88 23       	and	r24, r24
     73e:	09 f0       	breq	.+2      	; 0x742 <main+0xb8>
     740:	10 c1       	rjmp	.+544    	; 0x962 <main+0x2d8>
     742:	91 30       	cpi	r25, 0x01	; 1
     744:	09 f0       	breq	.+2      	; 0x748 <main+0xbe>
     746:	0d c1       	rjmp	.+538    	; 0x962 <main+0x2d8>
		    {
		        E=(double) sensorData[0]-setData[0];
     748:	60 91 7b 01 	lds	r22, 0x017B
     74c:	70 91 7c 01 	lds	r23, 0x017C
     750:	80 e0       	ldi	r24, 0x00	; 0
     752:	90 e0       	ldi	r25, 0x00	; 0
     754:	0e 94 11 09 	call	0x1222	; 0x1222 <__floatunsisf>
     758:	7b 01       	movw	r14, r22
     75a:	8c 01       	movw	r16, r24
     75c:	60 91 79 01 	lds	r22, 0x0179
     760:	70 91 7a 01 	lds	r23, 0x017A
     764:	80 e0       	ldi	r24, 0x00	; 0
     766:	90 e0       	ldi	r25, 0x00	; 0
     768:	0e 94 11 09 	call	0x1222	; 0x1222 <__floatunsisf>
     76c:	9b 01       	movw	r18, r22
     76e:	ac 01       	movw	r20, r24
     770:	c8 01       	movw	r24, r16
     772:	b7 01       	movw	r22, r14
     774:	0e 94 a5 06 	call	0xd4a	; 0xd4a <__subsf3>
     778:	60 93 8c 01 	sts	0x018C, r22
     77c:	70 93 8d 01 	sts	0x018D, r23
     780:	80 93 8e 01 	sts	0x018E, r24
     784:	90 93 8f 01 	sts	0x018F, r25
			    U=U+KP*E;
     788:	2a e0       	ldi	r18, 0x0A	; 10
     78a:	37 ed       	ldi	r19, 0xD7	; 215
     78c:	43 e2       	ldi	r20, 0x23	; 35
     78e:	5d e3       	ldi	r21, 0x3D	; 61
     790:	0e 94 03 07 	call	0xe06	; 0xe06 <__mulsf3>
     794:	20 91 90 01 	lds	r18, 0x0190
     798:	30 91 91 01 	lds	r19, 0x0191
     79c:	40 91 92 01 	lds	r20, 0x0192
     7a0:	50 91 93 01 	lds	r21, 0x0193
     7a4:	0e 94 d6 06 	call	0xdac	; 0xdac <__addsf3>
     7a8:	60 93 90 01 	sts	0x0190, r22
     7ac:	70 93 91 01 	sts	0x0191, r23
     7b0:	80 93 92 01 	sts	0x0192, r24
     7b4:	90 93 93 01 	sts	0x0193, r25
			    if (U>CYCLE) 	U=CYCLE;
     7b8:	20 e0       	ldi	r18, 0x00	; 0
     7ba:	30 e0       	ldi	r19, 0x00	; 0
     7bc:	4f e7       	ldi	r20, 0x7F	; 127
     7be:	54 e4       	ldi	r21, 0x44	; 68
     7c0:	0e 94 fd 07 	call	0xffa	; 0xffa <__gtsf2>
     7c4:	18 16       	cp	r1, r24
     7c6:	64 f4       	brge	.+24     	; 0x7e0 <main+0x156>
     7c8:	80 e0       	ldi	r24, 0x00	; 0
     7ca:	90 e0       	ldi	r25, 0x00	; 0
     7cc:	af e7       	ldi	r26, 0x7F	; 127
     7ce:	b4 e4       	ldi	r27, 0x44	; 68
     7d0:	80 93 90 01 	sts	0x0190, r24
     7d4:	90 93 91 01 	sts	0x0191, r25
     7d8:	a0 93 92 01 	sts	0x0192, r26
     7dc:	b0 93 93 01 	sts	0x0193, r27
			    if (U<=0.0) 	U=0.0;		
     7e0:	20 e0       	ldi	r18, 0x00	; 0
     7e2:	30 e0       	ldi	r19, 0x00	; 0
     7e4:	40 e0       	ldi	r20, 0x00	; 0
     7e6:	50 e0       	ldi	r21, 0x00	; 0
     7e8:	60 91 90 01 	lds	r22, 0x0190
     7ec:	70 91 91 01 	lds	r23, 0x0191
     7f0:	80 91 92 01 	lds	r24, 0x0192
     7f4:	90 91 93 01 	lds	r25, 0x0193
     7f8:	0e 94 8d 08 	call	0x111a	; 0x111a <__lesf2>
     7fc:	18 16       	cp	r1, r24
     7fe:	44 f0       	brlt	.+16     	; 0x810 <main+0x186>
     800:	20 92 90 01 	sts	0x0190, r2
     804:	30 92 91 01 	sts	0x0191, r3
     808:	40 92 92 01 	sts	0x0192, r4
     80c:	50 92 93 01 	sts	0x0193, r5
			    if (U>0.0) TEC_PORT|=(1<<TEC_PIN);	
     810:	60 90 90 01 	lds	r6, 0x0190
     814:	70 90 91 01 	lds	r7, 0x0191
     818:	80 90 92 01 	lds	r8, 0x0192
     81c:	90 90 93 01 	lds	r9, 0x0193
     820:	20 e0       	ldi	r18, 0x00	; 0
     822:	30 e0       	ldi	r19, 0x00	; 0
     824:	40 e0       	ldi	r20, 0x00	; 0
     826:	50 e0       	ldi	r21, 0x00	; 0
     828:	c4 01       	movw	r24, r8
     82a:	b3 01       	movw	r22, r6
     82c:	0e 94 fd 07 	call	0xffa	; 0xffa <__gtsf2>
     830:	18 16       	cp	r1, r24
     832:	0c f4       	brge	.+2      	; 0x836 <main+0x1ac>
     834:	95 9a       	sbi	0x12, 5	; 18
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     836:	20 e0       	ldi	r18, 0x00	; 0
     838:	30 e0       	ldi	r19, 0x00	; 0
     83a:	4a ef       	ldi	r20, 0xFA	; 250
     83c:	54 e4       	ldi	r21, 0x44	; 68
     83e:	c4 01       	movw	r24, r8
     840:	b3 01       	movw	r22, r6
     842:	0e 94 03 07 	call	0xe06	; 0xe06 <__mulsf3>
     846:	7b 01       	movw	r14, r22
     848:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     84a:	20 e0       	ldi	r18, 0x00	; 0
     84c:	30 e0       	ldi	r19, 0x00	; 0
     84e:	40 e8       	ldi	r20, 0x80	; 128
     850:	5f e3       	ldi	r21, 0x3F	; 63
     852:	0e 94 5d 08 	call	0x10ba	; 0x10ba <__ltsf2>
     856:	88 23       	and	r24, r24
     858:	1c f4       	brge	.+6      	; 0x860 <main+0x1d6>
     85a:	61 e0       	ldi	r22, 0x01	; 1
     85c:	70 e0       	ldi	r23, 0x00	; 0
     85e:	23 c0       	rjmp	.+70     	; 0x8a6 <main+0x21c>
		__ticks = 1;
	else if (__tmp > 65535)
     860:	20 e0       	ldi	r18, 0x00	; 0
     862:	3f ef       	ldi	r19, 0xFF	; 255
     864:	4f e7       	ldi	r20, 0x7F	; 127
     866:	57 e4       	ldi	r21, 0x47	; 71
     868:	c8 01       	movw	r24, r16
     86a:	b7 01       	movw	r22, r14
     86c:	0e 94 fd 07 	call	0xffa	; 0xffa <__gtsf2>
     870:	18 16       	cp	r1, r24
     872:	ac f4       	brge	.+42     	; 0x89e <main+0x214>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     874:	20 e0       	ldi	r18, 0x00	; 0
     876:	30 e0       	ldi	r19, 0x00	; 0
     878:	40 e2       	ldi	r20, 0x20	; 32
     87a:	51 e4       	ldi	r21, 0x41	; 65
     87c:	c4 01       	movw	r24, r8
     87e:	b3 01       	movw	r22, r6
     880:	0e 94 03 07 	call	0xe06	; 0xe06 <__mulsf3>
     884:	0e 94 2d 05 	call	0xa5a	; 0xa5a <__fixunssfsi>
     888:	06 c0       	rjmp	.+12     	; 0x896 <main+0x20c>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     88a:	88 ec       	ldi	r24, 0xC8	; 200
     88c:	90 e0       	ldi	r25, 0x00	; 0
     88e:	01 97       	sbiw	r24, 0x01	; 1
     890:	f1 f7       	brne	.-4      	; 0x88e <main+0x204>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     892:	61 50       	subi	r22, 0x01	; 1
     894:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     896:	61 15       	cp	r22, r1
     898:	71 05       	cpc	r23, r1
     89a:	b9 f7       	brne	.-18     	; 0x88a <main+0x200>
     89c:	07 c0       	rjmp	.+14     	; 0x8ac <main+0x222>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     89e:	c8 01       	movw	r24, r16
     8a0:	b7 01       	movw	r22, r14
     8a2:	0e 94 2d 05 	call	0xa5a	; 0xa5a <__fixunssfsi>
     8a6:	cb 01       	movw	r24, r22
     8a8:	01 97       	sbiw	r24, 0x01	; 1
     8aa:	f1 f7       	brne	.-4      	; 0x8a8 <main+0x21e>
			    _delay_ms(U);								
			    if (((uint16_t) U)!=CYCLE)TEC_PORT&=~(1<<TEC_PIN);
     8ac:	c4 01       	movw	r24, r8
     8ae:	b3 01       	movw	r22, r6
     8b0:	0e 94 2d 05 	call	0xa5a	; 0xa5a <__fixunssfsi>
     8b4:	6c 5f       	subi	r22, 0xFC	; 252
     8b6:	73 40       	sbci	r23, 0x03	; 3
     8b8:	09 f0       	breq	.+2      	; 0x8bc <main+0x232>
     8ba:	95 98       	cbi	0x12, 5	; 18
			    _delay_ms(CYCLE-U);
     8bc:	a4 01       	movw	r20, r8
     8be:	93 01       	movw	r18, r6
     8c0:	60 e0       	ldi	r22, 0x00	; 0
     8c2:	70 e0       	ldi	r23, 0x00	; 0
     8c4:	8f e7       	ldi	r24, 0x7F	; 127
     8c6:	94 e4       	ldi	r25, 0x44	; 68
     8c8:	0e 94 a5 06 	call	0xd4a	; 0xd4a <__subsf3>
     8cc:	5b 01       	movw	r10, r22
     8ce:	6c 01       	movw	r12, r24
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     8d0:	20 e0       	ldi	r18, 0x00	; 0
     8d2:	30 e0       	ldi	r19, 0x00	; 0
     8d4:	4a ef       	ldi	r20, 0xFA	; 250
     8d6:	54 e4       	ldi	r21, 0x44	; 68
     8d8:	0e 94 03 07 	call	0xe06	; 0xe06 <__mulsf3>
     8dc:	7b 01       	movw	r14, r22
     8de:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
     8e0:	20 e0       	ldi	r18, 0x00	; 0
     8e2:	30 e0       	ldi	r19, 0x00	; 0
     8e4:	40 e8       	ldi	r20, 0x80	; 128
     8e6:	5f e3       	ldi	r21, 0x3F	; 63
     8e8:	0e 94 5d 08 	call	0x10ba	; 0x10ba <__ltsf2>
     8ec:	88 23       	and	r24, r24
     8ee:	1c f4       	brge	.+6      	; 0x8f6 <main+0x26c>
     8f0:	61 e0       	ldi	r22, 0x01	; 1
     8f2:	70 e0       	ldi	r23, 0x00	; 0
     8f4:	23 c0       	rjmp	.+70     	; 0x93c <main+0x2b2>
		__ticks = 1;
	else if (__tmp > 65535)
     8f6:	20 e0       	ldi	r18, 0x00	; 0
     8f8:	3f ef       	ldi	r19, 0xFF	; 255
     8fa:	4f e7       	ldi	r20, 0x7F	; 127
     8fc:	57 e4       	ldi	r21, 0x47	; 71
     8fe:	c8 01       	movw	r24, r16
     900:	b7 01       	movw	r22, r14
     902:	0e 94 fd 07 	call	0xffa	; 0xffa <__gtsf2>
     906:	18 16       	cp	r1, r24
     908:	ac f4       	brge	.+42     	; 0x934 <main+0x2aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     90a:	20 e0       	ldi	r18, 0x00	; 0
     90c:	30 e0       	ldi	r19, 0x00	; 0
     90e:	40 e2       	ldi	r20, 0x20	; 32
     910:	51 e4       	ldi	r21, 0x41	; 65
     912:	c6 01       	movw	r24, r12
     914:	b5 01       	movw	r22, r10
     916:	0e 94 03 07 	call	0xe06	; 0xe06 <__mulsf3>
     91a:	0e 94 2d 05 	call	0xa5a	; 0xa5a <__fixunssfsi>
     91e:	06 c0       	rjmp	.+12     	; 0x92c <main+0x2a2>
     920:	88 ec       	ldi	r24, 0xC8	; 200
     922:	90 e0       	ldi	r25, 0x00	; 0
     924:	01 97       	sbiw	r24, 0x01	; 1
     926:	f1 f7       	brne	.-4      	; 0x924 <main+0x29a>
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     928:	61 50       	subi	r22, 0x01	; 1
     92a:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     92c:	61 15       	cp	r22, r1
     92e:	71 05       	cpc	r23, r1
     930:	b9 f7       	brne	.-18     	; 0x920 <main+0x296>
     932:	07 c0       	rjmp	.+14     	; 0x942 <main+0x2b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     934:	c8 01       	movw	r24, r16
     936:	b7 01       	movw	r22, r14
     938:	0e 94 2d 05 	call	0xa5a	; 0xa5a <__fixunssfsi>
     93c:	cb 01       	movw	r24, r22
     93e:	01 97       	sbiw	r24, 0x01	; 1
     940:	f1 f7       	brne	.-4      	; 0x93e <main+0x2b4>
			
			    coolerPower=((uint8_t)(U/4));
     942:	20 e0       	ldi	r18, 0x00	; 0
     944:	30 e0       	ldi	r19, 0x00	; 0
     946:	40 e8       	ldi	r20, 0x80	; 128
     948:	5e e3       	ldi	r21, 0x3E	; 62
     94a:	c4 01       	movw	r24, r8
     94c:	b3 01       	movw	r22, r6
     94e:	0e 94 03 07 	call	0xe06	; 0xe06 <__mulsf3>
     952:	0e 94 2d 05 	call	0xa5a	; 0xa5a <__fixunssfsi>
     956:	60 93 6c 01 	sts	0x016C, r22
     95a:	cb e7       	ldi	r28, 0x7B	; 123
     95c:	d1 e0       	ldi	r29, 0x01	; 1
     95e:	10 e0       	ldi	r17, 0x00	; 0
     960:	09 c0       	rjmp	.+18     	; 0x974 <main+0x2ea>
     962:	80 e0       	ldi	r24, 0x00	; 0
     964:	98 e2       	ldi	r25, 0x28	; 40
     966:	e8 ec       	ldi	r30, 0xC8	; 200
     968:	f0 e0       	ldi	r31, 0x00	; 0
     96a:	31 97       	sbiw	r30, 0x01	; 1
     96c:	f1 f7       	brne	.-4      	; 0x96a <main+0x2e0>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     96e:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     970:	d1 f7       	brne	.-12     	; 0x966 <main+0x2dc>
     972:	f3 cf       	rjmp	.-26     	; 0x95a <main+0x2d0>
		    }

		    //receive measured data from sensors
		    for (i=0;i<SENSOR_COUNT;i++)
		    {
		        if (presentDS18b20(i)==1)
     974:	81 2f       	mov	r24, r17
     976:	0e 94 46 01 	call	0x28c	; 0x28c <presentDS18b20>
     97a:	81 30       	cpi	r24, 0x01	; 1
     97c:	09 f0       	breq	.+2      	; 0x980 <main+0x2f6>
     97e:	49 c0       	rjmp	.+146    	; 0xa12 <main+0x388>
			    {
				    sendDS18b20(SKIP_ROM,i);
     980:	61 2f       	mov	r22, r17
     982:	8c ec       	ldi	r24, 0xCC	; 204
     984:	0e 94 70 01 	call	0x2e0	; 0x2e0 <sendDS18b20>
				    sendDS18b20(GET_DATA,i);
     988:	61 2f       	mov	r22, r17
     98a:	8e eb       	ldi	r24, 0xBE	; 190
     98c:	0e 94 70 01 	call	0x2e0	; 0x2e0 <sendDS18b20>
				    val=receiveDS18b20(i);
     990:	81 2f       	mov	r24, r17
     992:	0e 94 a4 01 	call	0x348	; 0x348 <receiveDS18b20>
				    if ((val&0x8000)!=0x00)
     996:	97 fd       	sbrc	r25, 7
     998:	02 c0       	rjmp	.+4      	; 0x99e <main+0x314>
     99a:	e0 e0       	ldi	r30, 0x00	; 0
     99c:	04 c0       	rjmp	.+8      	; 0x9a6 <main+0x31c>
				    {
				        sign=1;
					    val=0xffff-val+1;
     99e:	90 95       	com	r25
     9a0:	81 95       	neg	r24
     9a2:	9f 4f       	sbci	r25, 0xFF	; 255
     9a4:	e1 e0       	ldi	r30, 0x01	; 1
				    }
				    else sign=0;
				    fract=0;
				    if ((val&0x01)!=0x00) fract=fract+65;
     9a6:	80 fd       	sbrc	r24, 0
     9a8:	03 c0       	rjmp	.+6      	; 0x9b0 <main+0x326>
     9aa:	40 e0       	ldi	r20, 0x00	; 0
     9ac:	50 e0       	ldi	r21, 0x00	; 0
     9ae:	02 c0       	rjmp	.+4      	; 0x9b4 <main+0x32a>
     9b0:	41 e4       	ldi	r20, 0x41	; 65
     9b2:	50 e0       	ldi	r21, 0x00	; 0
				    if ((val&0x02)!=0x00) fract=fract+125;
     9b4:	81 ff       	sbrs	r24, 1
     9b6:	02 c0       	rjmp	.+4      	; 0x9bc <main+0x332>
     9b8:	43 58       	subi	r20, 0x83	; 131
     9ba:	5f 4f       	sbci	r21, 0xFF	; 255
				    if ((val&0x04)!=0x00) fract=fract+250;
     9bc:	82 ff       	sbrs	r24, 2
     9be:	02 c0       	rjmp	.+4      	; 0x9c4 <main+0x33a>
     9c0:	46 50       	subi	r20, 0x06	; 6
     9c2:	5f 4f       	sbci	r21, 0xFF	; 255
				    if ((val&0x08)!=0x00) fract=fract+500;
     9c4:	83 ff       	sbrs	r24, 3
     9c6:	02 c0       	rjmp	.+4      	; 0x9cc <main+0x342>
     9c8:	4c 50       	subi	r20, 0x0C	; 12
     9ca:	5e 4f       	sbci	r21, 0xFE	; 254
				    val=(val>>4)*10+fract/100;
     9cc:	f4 e0       	ldi	r31, 0x04	; 4
     9ce:	96 95       	lsr	r25
     9d0:	87 95       	ror	r24
     9d2:	fa 95       	dec	r31
     9d4:	e1 f7       	brne	.-8      	; 0x9ce <main+0x344>
     9d6:	9c 01       	movw	r18, r24
     9d8:	73 e0       	ldi	r23, 0x03	; 3
     9da:	22 0f       	add	r18, r18
     9dc:	33 1f       	adc	r19, r19
     9de:	7a 95       	dec	r23
     9e0:	e1 f7       	brne	.-8      	; 0x9da <main+0x350>
     9e2:	88 0f       	add	r24, r24
     9e4:	99 1f       	adc	r25, r25
     9e6:	28 0f       	add	r18, r24
     9e8:	39 1f       	adc	r19, r25
     9ea:	ca 01       	movw	r24, r20
     9ec:	64 e6       	ldi	r22, 0x64	; 100
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	0e 94 aa 0b 	call	0x1754	; 0x1754 <__udivmodhi4>
     9f4:	62 0f       	add	r22, r18
     9f6:	73 1f       	adc	r23, r19
				    if (sign==1) val=OFFSET-val;
     9f8:	e1 30       	cpi	r30, 0x01	; 1
     9fa:	31 f4       	brne	.+12     	; 0xa08 <main+0x37e>
     9fc:	80 e0       	ldi	r24, 0x00	; 0
     9fe:	95 e0       	ldi	r25, 0x05	; 5
     a00:	86 1b       	sub	r24, r22
     a02:	97 0b       	sbc	r25, r23
     a04:	bc 01       	movw	r22, r24
     a06:	02 c0       	rjmp	.+4      	; 0xa0c <main+0x382>
				    else val=val+OFFSET;
     a08:	60 50       	subi	r22, 0x00	; 0
     a0a:	7b 4f       	sbci	r23, 0xFB	; 251
				    sensorData[i]=val;
     a0c:	79 83       	std	Y+1, r23	; 0x01
     a0e:	68 83       	st	Y, r22
     a10:	07 c0       	rjmp	.+14     	; 0xa20 <main+0x396>
			    }
			    else
			    {
			        if (i==0) errorCode|=(1<<i);
     a12:	11 23       	and	r17, r17
     a14:	29 f4       	brne	.+10     	; 0xa20 <main+0x396>
     a16:	80 91 6a 01 	lds	r24, 0x016A
     a1a:	81 60       	ori	r24, 0x01	; 1
     a1c:	80 93 6a 01 	sts	0x016A, r24
		    {
			    _delay_ms(1024);
		    }

		    //receive measured data from sensors
		    for (i=0;i<SENSOR_COUNT;i++)
     a20:	1f 5f       	subi	r17, 0xFF	; 255
     a22:	22 96       	adiw	r28, 0x02	; 2
     a24:	12 30       	cpi	r17, 0x02	; 2
     a26:	09 f0       	breq	.+2      	; 0xa2a <main+0x3a0>
     a28:	a5 cf       	rjmp	.-182    	; 0x974 <main+0x2ea>

	while (1)
	{
	    retryCount=0;
	    setup();
	    while (initializationErrorCode==0)
     a2a:	80 91 6b 01 	lds	r24, 0x016B
     a2e:	88 23       	and	r24, r24
     a30:	09 f4       	brne	.+2      	; 0xa34 <main+0x3aa>
     a32:	4a ce       	rjmp	.-876    	; 0x6c8 <main+0x3e>
     a34:	10 e0       	ldi	r17, 0x00	; 0
			    }
		    }		
	    }
		while (retryCount<MAX_INIT_RETRY)
		{
		    retryCount++;
     a36:	1f 5f       	subi	r17, 0xFF	; 255
     a38:	88 ed       	ldi	r24, 0xD8	; 216
     a3a:	97 e2       	ldi	r25, 0x27	; 39
     a3c:	e8 ec       	ldi	r30, 0xC8	; 200
     a3e:	f0 e0       	ldi	r31, 0x00	; 0
     a40:	31 97       	sbiw	r30, 0x01	; 1
     a42:	f1 f7       	brne	.-4      	; 0xa40 <main+0x3b6>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     a44:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     a46:	d1 f7       	brne	.-12     	; 0xa3c <main+0x3b2>
		    _delay_ms(CYCLE);
		    //process packet
		    if (packetReceived!=0)
     a48:	80 91 68 01 	lds	r24, 0x0168
     a4c:	88 23       	and	r24, r24
     a4e:	11 f0       	breq	.+4      	; 0xa54 <main+0x3ca>
		    {
		        processPacket();
     a50:	0e 94 7e 02 	call	0x4fc	; 0x4fc <processPacket>
			    {
			        if (i==0) errorCode|=(1<<i);
			    }
		    }		
	    }
		while (retryCount<MAX_INIT_RETRY)
     a54:	1c 33       	cpi	r17, 0x3C	; 60
     a56:	79 f7       	brne	.-34     	; 0xa36 <main+0x3ac>
     a58:	34 ce       	rjmp	.-920    	; 0x6c2 <main+0x38>

00000a5a <__fixunssfsi>:
     a5a:	ef 92       	push	r14
     a5c:	ff 92       	push	r15
     a5e:	0f 93       	push	r16
     a60:	1f 93       	push	r17
     a62:	7b 01       	movw	r14, r22
     a64:	8c 01       	movw	r16, r24
     a66:	20 e0       	ldi	r18, 0x00	; 0
     a68:	30 e0       	ldi	r19, 0x00	; 0
     a6a:	40 e0       	ldi	r20, 0x00	; 0
     a6c:	5f e4       	ldi	r21, 0x4F	; 79
     a6e:	0e 94 2d 08 	call	0x105a	; 0x105a <__gesf2>
     a72:	88 23       	and	r24, r24
     a74:	8c f0       	brlt	.+34     	; 0xa98 <__fixunssfsi+0x3e>
     a76:	20 e0       	ldi	r18, 0x00	; 0
     a78:	30 e0       	ldi	r19, 0x00	; 0
     a7a:	40 e0       	ldi	r20, 0x00	; 0
     a7c:	5f e4       	ldi	r21, 0x4F	; 79
     a7e:	c8 01       	movw	r24, r16
     a80:	b7 01       	movw	r22, r14
     a82:	0e 94 a5 06 	call	0xd4a	; 0xd4a <__subsf3>
     a86:	0e 94 bd 08 	call	0x117a	; 0x117a <__fixsfsi>
     a8a:	9b 01       	movw	r18, r22
     a8c:	ac 01       	movw	r20, r24
     a8e:	20 50       	subi	r18, 0x00	; 0
     a90:	30 40       	sbci	r19, 0x00	; 0
     a92:	40 40       	sbci	r20, 0x00	; 0
     a94:	50 48       	sbci	r21, 0x80	; 128
     a96:	06 c0       	rjmp	.+12     	; 0xaa4 <__fixunssfsi+0x4a>
     a98:	c8 01       	movw	r24, r16
     a9a:	b7 01       	movw	r22, r14
     a9c:	0e 94 bd 08 	call	0x117a	; 0x117a <__fixsfsi>
     aa0:	9b 01       	movw	r18, r22
     aa2:	ac 01       	movw	r20, r24
     aa4:	b9 01       	movw	r22, r18
     aa6:	ca 01       	movw	r24, r20
     aa8:	1f 91       	pop	r17
     aaa:	0f 91       	pop	r16
     aac:	ff 90       	pop	r15
     aae:	ef 90       	pop	r14
     ab0:	08 95       	ret

00000ab2 <_fpadd_parts>:
     ab2:	a0 e0       	ldi	r26, 0x00	; 0
     ab4:	b0 e0       	ldi	r27, 0x00	; 0
     ab6:	ef e5       	ldi	r30, 0x5F	; 95
     ab8:	f5 e0       	ldi	r31, 0x05	; 5
     aba:	0c 94 be 0b 	jmp	0x177c	; 0x177c <__prologue_saves__>
     abe:	dc 01       	movw	r26, r24
     ac0:	2b 01       	movw	r4, r22
     ac2:	fa 01       	movw	r30, r20
     ac4:	9c 91       	ld	r25, X
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	08 f4       	brcc	.+2      	; 0xacc <_fpadd_parts+0x1a>
     aca:	39 c1       	rjmp	.+626    	; 0xd3e <_fpadd_parts+0x28c>
     acc:	eb 01       	movw	r28, r22
     ace:	88 81       	ld	r24, Y
     ad0:	82 30       	cpi	r24, 0x02	; 2
     ad2:	08 f4       	brcc	.+2      	; 0xad6 <_fpadd_parts+0x24>
     ad4:	33 c1       	rjmp	.+614    	; 0xd3c <_fpadd_parts+0x28a>
     ad6:	94 30       	cpi	r25, 0x04	; 4
     ad8:	69 f4       	brne	.+26     	; 0xaf4 <_fpadd_parts+0x42>
     ada:	84 30       	cpi	r24, 0x04	; 4
     adc:	09 f0       	breq	.+2      	; 0xae0 <_fpadd_parts+0x2e>
     ade:	2f c1       	rjmp	.+606    	; 0xd3e <_fpadd_parts+0x28c>
     ae0:	11 96       	adiw	r26, 0x01	; 1
     ae2:	9c 91       	ld	r25, X
     ae4:	11 97       	sbiw	r26, 0x01	; 1
     ae6:	89 81       	ldd	r24, Y+1	; 0x01
     ae8:	98 17       	cp	r25, r24
     aea:	09 f4       	brne	.+2      	; 0xaee <_fpadd_parts+0x3c>
     aec:	28 c1       	rjmp	.+592    	; 0xd3e <_fpadd_parts+0x28c>
     aee:	a0 e6       	ldi	r26, 0x60	; 96
     af0:	b0 e0       	ldi	r27, 0x00	; 0
     af2:	25 c1       	rjmp	.+586    	; 0xd3e <_fpadd_parts+0x28c>
     af4:	84 30       	cpi	r24, 0x04	; 4
     af6:	09 f4       	brne	.+2      	; 0xafa <_fpadd_parts+0x48>
     af8:	21 c1       	rjmp	.+578    	; 0xd3c <_fpadd_parts+0x28a>
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	a9 f4       	brne	.+42     	; 0xb28 <_fpadd_parts+0x76>
     afe:	92 30       	cpi	r25, 0x02	; 2
     b00:	09 f0       	breq	.+2      	; 0xb04 <_fpadd_parts+0x52>
     b02:	1d c1       	rjmp	.+570    	; 0xd3e <_fpadd_parts+0x28c>
     b04:	9a 01       	movw	r18, r20
     b06:	ad 01       	movw	r20, r26
     b08:	88 e0       	ldi	r24, 0x08	; 8
     b0a:	ea 01       	movw	r28, r20
     b0c:	09 90       	ld	r0, Y+
     b0e:	ae 01       	movw	r20, r28
     b10:	e9 01       	movw	r28, r18
     b12:	09 92       	st	Y+, r0
     b14:	9e 01       	movw	r18, r28
     b16:	81 50       	subi	r24, 0x01	; 1
     b18:	c1 f7       	brne	.-16     	; 0xb0a <_fpadd_parts+0x58>
     b1a:	e2 01       	movw	r28, r4
     b1c:	89 81       	ldd	r24, Y+1	; 0x01
     b1e:	11 96       	adiw	r26, 0x01	; 1
     b20:	9c 91       	ld	r25, X
     b22:	89 23       	and	r24, r25
     b24:	81 83       	std	Z+1, r24	; 0x01
     b26:	08 c1       	rjmp	.+528    	; 0xd38 <_fpadd_parts+0x286>
     b28:	92 30       	cpi	r25, 0x02	; 2
     b2a:	09 f4       	brne	.+2      	; 0xb2e <_fpadd_parts+0x7c>
     b2c:	07 c1       	rjmp	.+526    	; 0xd3c <_fpadd_parts+0x28a>
     b2e:	12 96       	adiw	r26, 0x02	; 2
     b30:	2d 90       	ld	r2, X+
     b32:	3c 90       	ld	r3, X
     b34:	13 97       	sbiw	r26, 0x03	; 3
     b36:	eb 01       	movw	r28, r22
     b38:	8a 81       	ldd	r24, Y+2	; 0x02
     b3a:	9b 81       	ldd	r25, Y+3	; 0x03
     b3c:	14 96       	adiw	r26, 0x04	; 4
     b3e:	ad 90       	ld	r10, X+
     b40:	bd 90       	ld	r11, X+
     b42:	cd 90       	ld	r12, X+
     b44:	dc 90       	ld	r13, X
     b46:	17 97       	sbiw	r26, 0x07	; 7
     b48:	ec 80       	ldd	r14, Y+4	; 0x04
     b4a:	fd 80       	ldd	r15, Y+5	; 0x05
     b4c:	0e 81       	ldd	r16, Y+6	; 0x06
     b4e:	1f 81       	ldd	r17, Y+7	; 0x07
     b50:	91 01       	movw	r18, r2
     b52:	28 1b       	sub	r18, r24
     b54:	39 0b       	sbc	r19, r25
     b56:	b9 01       	movw	r22, r18
     b58:	37 ff       	sbrs	r19, 7
     b5a:	04 c0       	rjmp	.+8      	; 0xb64 <_fpadd_parts+0xb2>
     b5c:	66 27       	eor	r22, r22
     b5e:	77 27       	eor	r23, r23
     b60:	62 1b       	sub	r22, r18
     b62:	73 0b       	sbc	r23, r19
     b64:	60 32       	cpi	r22, 0x20	; 32
     b66:	71 05       	cpc	r23, r1
     b68:	0c f0       	brlt	.+2      	; 0xb6c <_fpadd_parts+0xba>
     b6a:	61 c0       	rjmp	.+194    	; 0xc2e <_fpadd_parts+0x17c>
     b6c:	12 16       	cp	r1, r18
     b6e:	13 06       	cpc	r1, r19
     b70:	6c f5       	brge	.+90     	; 0xbcc <_fpadd_parts+0x11a>
     b72:	37 01       	movw	r6, r14
     b74:	48 01       	movw	r8, r16
     b76:	06 2e       	mov	r0, r22
     b78:	04 c0       	rjmp	.+8      	; 0xb82 <_fpadd_parts+0xd0>
     b7a:	96 94       	lsr	r9
     b7c:	87 94       	ror	r8
     b7e:	77 94       	ror	r7
     b80:	67 94       	ror	r6
     b82:	0a 94       	dec	r0
     b84:	d2 f7       	brpl	.-12     	; 0xb7a <_fpadd_parts+0xc8>
     b86:	21 e0       	ldi	r18, 0x01	; 1
     b88:	30 e0       	ldi	r19, 0x00	; 0
     b8a:	40 e0       	ldi	r20, 0x00	; 0
     b8c:	50 e0       	ldi	r21, 0x00	; 0
     b8e:	04 c0       	rjmp	.+8      	; 0xb98 <_fpadd_parts+0xe6>
     b90:	22 0f       	add	r18, r18
     b92:	33 1f       	adc	r19, r19
     b94:	44 1f       	adc	r20, r20
     b96:	55 1f       	adc	r21, r21
     b98:	6a 95       	dec	r22
     b9a:	d2 f7       	brpl	.-12     	; 0xb90 <_fpadd_parts+0xde>
     b9c:	21 50       	subi	r18, 0x01	; 1
     b9e:	30 40       	sbci	r19, 0x00	; 0
     ba0:	40 40       	sbci	r20, 0x00	; 0
     ba2:	50 40       	sbci	r21, 0x00	; 0
     ba4:	2e 21       	and	r18, r14
     ba6:	3f 21       	and	r19, r15
     ba8:	40 23       	and	r20, r16
     baa:	51 23       	and	r21, r17
     bac:	21 15       	cp	r18, r1
     bae:	31 05       	cpc	r19, r1
     bb0:	41 05       	cpc	r20, r1
     bb2:	51 05       	cpc	r21, r1
     bb4:	21 f0       	breq	.+8      	; 0xbbe <_fpadd_parts+0x10c>
     bb6:	21 e0       	ldi	r18, 0x01	; 1
     bb8:	30 e0       	ldi	r19, 0x00	; 0
     bba:	40 e0       	ldi	r20, 0x00	; 0
     bbc:	50 e0       	ldi	r21, 0x00	; 0
     bbe:	79 01       	movw	r14, r18
     bc0:	8a 01       	movw	r16, r20
     bc2:	e6 28       	or	r14, r6
     bc4:	f7 28       	or	r15, r7
     bc6:	08 29       	or	r16, r8
     bc8:	19 29       	or	r17, r9
     bca:	3c c0       	rjmp	.+120    	; 0xc44 <_fpadd_parts+0x192>
     bcc:	23 2b       	or	r18, r19
     bce:	d1 f1       	breq	.+116    	; 0xc44 <_fpadd_parts+0x192>
     bd0:	26 0e       	add	r2, r22
     bd2:	37 1e       	adc	r3, r23
     bd4:	35 01       	movw	r6, r10
     bd6:	46 01       	movw	r8, r12
     bd8:	06 2e       	mov	r0, r22
     bda:	04 c0       	rjmp	.+8      	; 0xbe4 <_fpadd_parts+0x132>
     bdc:	96 94       	lsr	r9
     bde:	87 94       	ror	r8
     be0:	77 94       	ror	r7
     be2:	67 94       	ror	r6
     be4:	0a 94       	dec	r0
     be6:	d2 f7       	brpl	.-12     	; 0xbdc <_fpadd_parts+0x12a>
     be8:	21 e0       	ldi	r18, 0x01	; 1
     bea:	30 e0       	ldi	r19, 0x00	; 0
     bec:	40 e0       	ldi	r20, 0x00	; 0
     bee:	50 e0       	ldi	r21, 0x00	; 0
     bf0:	04 c0       	rjmp	.+8      	; 0xbfa <_fpadd_parts+0x148>
     bf2:	22 0f       	add	r18, r18
     bf4:	33 1f       	adc	r19, r19
     bf6:	44 1f       	adc	r20, r20
     bf8:	55 1f       	adc	r21, r21
     bfa:	6a 95       	dec	r22
     bfc:	d2 f7       	brpl	.-12     	; 0xbf2 <_fpadd_parts+0x140>
     bfe:	21 50       	subi	r18, 0x01	; 1
     c00:	30 40       	sbci	r19, 0x00	; 0
     c02:	40 40       	sbci	r20, 0x00	; 0
     c04:	50 40       	sbci	r21, 0x00	; 0
     c06:	2a 21       	and	r18, r10
     c08:	3b 21       	and	r19, r11
     c0a:	4c 21       	and	r20, r12
     c0c:	5d 21       	and	r21, r13
     c0e:	21 15       	cp	r18, r1
     c10:	31 05       	cpc	r19, r1
     c12:	41 05       	cpc	r20, r1
     c14:	51 05       	cpc	r21, r1
     c16:	21 f0       	breq	.+8      	; 0xc20 <_fpadd_parts+0x16e>
     c18:	21 e0       	ldi	r18, 0x01	; 1
     c1a:	30 e0       	ldi	r19, 0x00	; 0
     c1c:	40 e0       	ldi	r20, 0x00	; 0
     c1e:	50 e0       	ldi	r21, 0x00	; 0
     c20:	59 01       	movw	r10, r18
     c22:	6a 01       	movw	r12, r20
     c24:	a6 28       	or	r10, r6
     c26:	b7 28       	or	r11, r7
     c28:	c8 28       	or	r12, r8
     c2a:	d9 28       	or	r13, r9
     c2c:	0b c0       	rjmp	.+22     	; 0xc44 <_fpadd_parts+0x192>
     c2e:	82 15       	cp	r24, r2
     c30:	93 05       	cpc	r25, r3
     c32:	2c f0       	brlt	.+10     	; 0xc3e <_fpadd_parts+0x18c>
     c34:	1c 01       	movw	r2, r24
     c36:	aa 24       	eor	r10, r10
     c38:	bb 24       	eor	r11, r11
     c3a:	65 01       	movw	r12, r10
     c3c:	03 c0       	rjmp	.+6      	; 0xc44 <_fpadd_parts+0x192>
     c3e:	ee 24       	eor	r14, r14
     c40:	ff 24       	eor	r15, r15
     c42:	87 01       	movw	r16, r14
     c44:	11 96       	adiw	r26, 0x01	; 1
     c46:	9c 91       	ld	r25, X
     c48:	d2 01       	movw	r26, r4
     c4a:	11 96       	adiw	r26, 0x01	; 1
     c4c:	8c 91       	ld	r24, X
     c4e:	98 17       	cp	r25, r24
     c50:	09 f4       	brne	.+2      	; 0xc54 <_fpadd_parts+0x1a2>
     c52:	45 c0       	rjmp	.+138    	; 0xcde <_fpadd_parts+0x22c>
     c54:	99 23       	and	r25, r25
     c56:	39 f0       	breq	.+14     	; 0xc66 <_fpadd_parts+0x1b4>
     c58:	a8 01       	movw	r20, r16
     c5a:	97 01       	movw	r18, r14
     c5c:	2a 19       	sub	r18, r10
     c5e:	3b 09       	sbc	r19, r11
     c60:	4c 09       	sbc	r20, r12
     c62:	5d 09       	sbc	r21, r13
     c64:	06 c0       	rjmp	.+12     	; 0xc72 <_fpadd_parts+0x1c0>
     c66:	a6 01       	movw	r20, r12
     c68:	95 01       	movw	r18, r10
     c6a:	2e 19       	sub	r18, r14
     c6c:	3f 09       	sbc	r19, r15
     c6e:	40 0b       	sbc	r20, r16
     c70:	51 0b       	sbc	r21, r17
     c72:	57 fd       	sbrc	r21, 7
     c74:	08 c0       	rjmp	.+16     	; 0xc86 <_fpadd_parts+0x1d4>
     c76:	11 82       	std	Z+1, r1	; 0x01
     c78:	33 82       	std	Z+3, r3	; 0x03
     c7a:	22 82       	std	Z+2, r2	; 0x02
     c7c:	24 83       	std	Z+4, r18	; 0x04
     c7e:	35 83       	std	Z+5, r19	; 0x05
     c80:	46 83       	std	Z+6, r20	; 0x06
     c82:	57 83       	std	Z+7, r21	; 0x07
     c84:	1d c0       	rjmp	.+58     	; 0xcc0 <_fpadd_parts+0x20e>
     c86:	81 e0       	ldi	r24, 0x01	; 1
     c88:	81 83       	std	Z+1, r24	; 0x01
     c8a:	33 82       	std	Z+3, r3	; 0x03
     c8c:	22 82       	std	Z+2, r2	; 0x02
     c8e:	88 27       	eor	r24, r24
     c90:	99 27       	eor	r25, r25
     c92:	dc 01       	movw	r26, r24
     c94:	82 1b       	sub	r24, r18
     c96:	93 0b       	sbc	r25, r19
     c98:	a4 0b       	sbc	r26, r20
     c9a:	b5 0b       	sbc	r27, r21
     c9c:	84 83       	std	Z+4, r24	; 0x04
     c9e:	95 83       	std	Z+5, r25	; 0x05
     ca0:	a6 83       	std	Z+6, r26	; 0x06
     ca2:	b7 83       	std	Z+7, r27	; 0x07
     ca4:	0d c0       	rjmp	.+26     	; 0xcc0 <_fpadd_parts+0x20e>
     ca6:	22 0f       	add	r18, r18
     ca8:	33 1f       	adc	r19, r19
     caa:	44 1f       	adc	r20, r20
     cac:	55 1f       	adc	r21, r21
     cae:	24 83       	std	Z+4, r18	; 0x04
     cb0:	35 83       	std	Z+5, r19	; 0x05
     cb2:	46 83       	std	Z+6, r20	; 0x06
     cb4:	57 83       	std	Z+7, r21	; 0x07
     cb6:	82 81       	ldd	r24, Z+2	; 0x02
     cb8:	93 81       	ldd	r25, Z+3	; 0x03
     cba:	01 97       	sbiw	r24, 0x01	; 1
     cbc:	93 83       	std	Z+3, r25	; 0x03
     cbe:	82 83       	std	Z+2, r24	; 0x02
     cc0:	24 81       	ldd	r18, Z+4	; 0x04
     cc2:	35 81       	ldd	r19, Z+5	; 0x05
     cc4:	46 81       	ldd	r20, Z+6	; 0x06
     cc6:	57 81       	ldd	r21, Z+7	; 0x07
     cc8:	da 01       	movw	r26, r20
     cca:	c9 01       	movw	r24, r18
     ccc:	01 97       	sbiw	r24, 0x01	; 1
     cce:	a1 09       	sbc	r26, r1
     cd0:	b1 09       	sbc	r27, r1
     cd2:	8f 5f       	subi	r24, 0xFF	; 255
     cd4:	9f 4f       	sbci	r25, 0xFF	; 255
     cd6:	af 4f       	sbci	r26, 0xFF	; 255
     cd8:	bf 43       	sbci	r27, 0x3F	; 63
     cda:	28 f3       	brcs	.-54     	; 0xca6 <_fpadd_parts+0x1f4>
     cdc:	0b c0       	rjmp	.+22     	; 0xcf4 <_fpadd_parts+0x242>
     cde:	91 83       	std	Z+1, r25	; 0x01
     ce0:	33 82       	std	Z+3, r3	; 0x03
     ce2:	22 82       	std	Z+2, r2	; 0x02
     ce4:	ea 0c       	add	r14, r10
     ce6:	fb 1c       	adc	r15, r11
     ce8:	0c 1d       	adc	r16, r12
     cea:	1d 1d       	adc	r17, r13
     cec:	e4 82       	std	Z+4, r14	; 0x04
     cee:	f5 82       	std	Z+5, r15	; 0x05
     cf0:	06 83       	std	Z+6, r16	; 0x06
     cf2:	17 83       	std	Z+7, r17	; 0x07
     cf4:	83 e0       	ldi	r24, 0x03	; 3
     cf6:	80 83       	st	Z, r24
     cf8:	24 81       	ldd	r18, Z+4	; 0x04
     cfa:	35 81       	ldd	r19, Z+5	; 0x05
     cfc:	46 81       	ldd	r20, Z+6	; 0x06
     cfe:	57 81       	ldd	r21, Z+7	; 0x07
     d00:	57 ff       	sbrs	r21, 7
     d02:	1a c0       	rjmp	.+52     	; 0xd38 <_fpadd_parts+0x286>
     d04:	c9 01       	movw	r24, r18
     d06:	aa 27       	eor	r26, r26
     d08:	97 fd       	sbrc	r25, 7
     d0a:	a0 95       	com	r26
     d0c:	ba 2f       	mov	r27, r26
     d0e:	81 70       	andi	r24, 0x01	; 1
     d10:	90 70       	andi	r25, 0x00	; 0
     d12:	a0 70       	andi	r26, 0x00	; 0
     d14:	b0 70       	andi	r27, 0x00	; 0
     d16:	56 95       	lsr	r21
     d18:	47 95       	ror	r20
     d1a:	37 95       	ror	r19
     d1c:	27 95       	ror	r18
     d1e:	82 2b       	or	r24, r18
     d20:	93 2b       	or	r25, r19
     d22:	a4 2b       	or	r26, r20
     d24:	b5 2b       	or	r27, r21
     d26:	84 83       	std	Z+4, r24	; 0x04
     d28:	95 83       	std	Z+5, r25	; 0x05
     d2a:	a6 83       	std	Z+6, r26	; 0x06
     d2c:	b7 83       	std	Z+7, r27	; 0x07
     d2e:	82 81       	ldd	r24, Z+2	; 0x02
     d30:	93 81       	ldd	r25, Z+3	; 0x03
     d32:	01 96       	adiw	r24, 0x01	; 1
     d34:	93 83       	std	Z+3, r25	; 0x03
     d36:	82 83       	std	Z+2, r24	; 0x02
     d38:	df 01       	movw	r26, r30
     d3a:	01 c0       	rjmp	.+2      	; 0xd3e <_fpadd_parts+0x28c>
     d3c:	d2 01       	movw	r26, r4
     d3e:	cd 01       	movw	r24, r26
     d40:	cd b7       	in	r28, 0x3d	; 61
     d42:	de b7       	in	r29, 0x3e	; 62
     d44:	e2 e1       	ldi	r30, 0x12	; 18
     d46:	0c 94 da 0b 	jmp	0x17b4	; 0x17b4 <__epilogue_restores__>

00000d4a <__subsf3>:
     d4a:	a0 e2       	ldi	r26, 0x20	; 32
     d4c:	b0 e0       	ldi	r27, 0x00	; 0
     d4e:	eb ea       	ldi	r30, 0xAB	; 171
     d50:	f6 e0       	ldi	r31, 0x06	; 6
     d52:	0c 94 ca 0b 	jmp	0x1794	; 0x1794 <__prologue_saves__+0x18>
     d56:	69 83       	std	Y+1, r22	; 0x01
     d58:	7a 83       	std	Y+2, r23	; 0x02
     d5a:	8b 83       	std	Y+3, r24	; 0x03
     d5c:	9c 83       	std	Y+4, r25	; 0x04
     d5e:	2d 83       	std	Y+5, r18	; 0x05
     d60:	3e 83       	std	Y+6, r19	; 0x06
     d62:	4f 83       	std	Y+7, r20	; 0x07
     d64:	58 87       	std	Y+8, r21	; 0x08
     d66:	e9 e0       	ldi	r30, 0x09	; 9
     d68:	ee 2e       	mov	r14, r30
     d6a:	f1 2c       	mov	r15, r1
     d6c:	ec 0e       	add	r14, r28
     d6e:	fd 1e       	adc	r15, r29
     d70:	b7 01       	movw	r22, r14
     d72:	ce 01       	movw	r24, r28
     d74:	01 96       	adiw	r24, 0x01	; 1
     d76:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
     d7a:	8e 01       	movw	r16, r28
     d7c:	0f 5e       	subi	r16, 0xEF	; 239
     d7e:	1f 4f       	sbci	r17, 0xFF	; 255
     d80:	b8 01       	movw	r22, r16
     d82:	ce 01       	movw	r24, r28
     d84:	05 96       	adiw	r24, 0x05	; 5
     d86:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
     d8a:	8a 89       	ldd	r24, Y+18	; 0x12
     d8c:	91 e0       	ldi	r25, 0x01	; 1
     d8e:	89 27       	eor	r24, r25
     d90:	8a 8b       	std	Y+18, r24	; 0x12
     d92:	ae 01       	movw	r20, r28
     d94:	47 5e       	subi	r20, 0xE7	; 231
     d96:	5f 4f       	sbci	r21, 0xFF	; 255
     d98:	b8 01       	movw	r22, r16
     d9a:	c7 01       	movw	r24, r14
     d9c:	0e 94 59 05 	call	0xab2	; 0xab2 <_fpadd_parts>
     da0:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <__pack_f>
     da4:	a0 96       	adiw	r28, 0x20	; 32
     da6:	e6 e0       	ldi	r30, 0x06	; 6
     da8:	0c 94 e6 0b 	jmp	0x17cc	; 0x17cc <__epilogue_restores__+0x18>

00000dac <__addsf3>:
     dac:	a0 e2       	ldi	r26, 0x20	; 32
     dae:	b0 e0       	ldi	r27, 0x00	; 0
     db0:	ec ed       	ldi	r30, 0xDC	; 220
     db2:	f6 e0       	ldi	r31, 0x06	; 6
     db4:	0c 94 ca 0b 	jmp	0x1794	; 0x1794 <__prologue_saves__+0x18>
     db8:	69 83       	std	Y+1, r22	; 0x01
     dba:	7a 83       	std	Y+2, r23	; 0x02
     dbc:	8b 83       	std	Y+3, r24	; 0x03
     dbe:	9c 83       	std	Y+4, r25	; 0x04
     dc0:	2d 83       	std	Y+5, r18	; 0x05
     dc2:	3e 83       	std	Y+6, r19	; 0x06
     dc4:	4f 83       	std	Y+7, r20	; 0x07
     dc6:	58 87       	std	Y+8, r21	; 0x08
     dc8:	f9 e0       	ldi	r31, 0x09	; 9
     dca:	ef 2e       	mov	r14, r31
     dcc:	f1 2c       	mov	r15, r1
     dce:	ec 0e       	add	r14, r28
     dd0:	fd 1e       	adc	r15, r29
     dd2:	b7 01       	movw	r22, r14
     dd4:	ce 01       	movw	r24, r28
     dd6:	01 96       	adiw	r24, 0x01	; 1
     dd8:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
     ddc:	8e 01       	movw	r16, r28
     dde:	0f 5e       	subi	r16, 0xEF	; 239
     de0:	1f 4f       	sbci	r17, 0xFF	; 255
     de2:	b8 01       	movw	r22, r16
     de4:	ce 01       	movw	r24, r28
     de6:	05 96       	adiw	r24, 0x05	; 5
     de8:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
     dec:	ae 01       	movw	r20, r28
     dee:	47 5e       	subi	r20, 0xE7	; 231
     df0:	5f 4f       	sbci	r21, 0xFF	; 255
     df2:	b8 01       	movw	r22, r16
     df4:	c7 01       	movw	r24, r14
     df6:	0e 94 59 05 	call	0xab2	; 0xab2 <_fpadd_parts>
     dfa:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <__pack_f>
     dfe:	a0 96       	adiw	r28, 0x20	; 32
     e00:	e6 e0       	ldi	r30, 0x06	; 6
     e02:	0c 94 e6 0b 	jmp	0x17cc	; 0x17cc <__epilogue_restores__+0x18>

00000e06 <__mulsf3>:
     e06:	a0 e2       	ldi	r26, 0x20	; 32
     e08:	b0 e0       	ldi	r27, 0x00	; 0
     e0a:	e9 e0       	ldi	r30, 0x09	; 9
     e0c:	f7 e0       	ldi	r31, 0x07	; 7
     e0e:	0c 94 be 0b 	jmp	0x177c	; 0x177c <__prologue_saves__>
     e12:	69 83       	std	Y+1, r22	; 0x01
     e14:	7a 83       	std	Y+2, r23	; 0x02
     e16:	8b 83       	std	Y+3, r24	; 0x03
     e18:	9c 83       	std	Y+4, r25	; 0x04
     e1a:	2d 83       	std	Y+5, r18	; 0x05
     e1c:	3e 83       	std	Y+6, r19	; 0x06
     e1e:	4f 83       	std	Y+7, r20	; 0x07
     e20:	58 87       	std	Y+8, r21	; 0x08
     e22:	be 01       	movw	r22, r28
     e24:	67 5f       	subi	r22, 0xF7	; 247
     e26:	7f 4f       	sbci	r23, 0xFF	; 255
     e28:	ce 01       	movw	r24, r28
     e2a:	01 96       	adiw	r24, 0x01	; 1
     e2c:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
     e30:	be 01       	movw	r22, r28
     e32:	6f 5e       	subi	r22, 0xEF	; 239
     e34:	7f 4f       	sbci	r23, 0xFF	; 255
     e36:	ce 01       	movw	r24, r28
     e38:	05 96       	adiw	r24, 0x05	; 5
     e3a:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
     e3e:	99 85       	ldd	r25, Y+9	; 0x09
     e40:	92 30       	cpi	r25, 0x02	; 2
     e42:	88 f0       	brcs	.+34     	; 0xe66 <__mulsf3+0x60>
     e44:	89 89       	ldd	r24, Y+17	; 0x11
     e46:	82 30       	cpi	r24, 0x02	; 2
     e48:	c8 f0       	brcs	.+50     	; 0xe7c <__mulsf3+0x76>
     e4a:	94 30       	cpi	r25, 0x04	; 4
     e4c:	19 f4       	brne	.+6      	; 0xe54 <__mulsf3+0x4e>
     e4e:	82 30       	cpi	r24, 0x02	; 2
     e50:	51 f4       	brne	.+20     	; 0xe66 <__mulsf3+0x60>
     e52:	04 c0       	rjmp	.+8      	; 0xe5c <__mulsf3+0x56>
     e54:	84 30       	cpi	r24, 0x04	; 4
     e56:	29 f4       	brne	.+10     	; 0xe62 <__mulsf3+0x5c>
     e58:	92 30       	cpi	r25, 0x02	; 2
     e5a:	81 f4       	brne	.+32     	; 0xe7c <__mulsf3+0x76>
     e5c:	80 e6       	ldi	r24, 0x60	; 96
     e5e:	90 e0       	ldi	r25, 0x00	; 0
     e60:	c6 c0       	rjmp	.+396    	; 0xfee <__mulsf3+0x1e8>
     e62:	92 30       	cpi	r25, 0x02	; 2
     e64:	49 f4       	brne	.+18     	; 0xe78 <__mulsf3+0x72>
     e66:	20 e0       	ldi	r18, 0x00	; 0
     e68:	9a 85       	ldd	r25, Y+10	; 0x0a
     e6a:	8a 89       	ldd	r24, Y+18	; 0x12
     e6c:	98 13       	cpse	r25, r24
     e6e:	21 e0       	ldi	r18, 0x01	; 1
     e70:	2a 87       	std	Y+10, r18	; 0x0a
     e72:	ce 01       	movw	r24, r28
     e74:	09 96       	adiw	r24, 0x09	; 9
     e76:	bb c0       	rjmp	.+374    	; 0xfee <__mulsf3+0x1e8>
     e78:	82 30       	cpi	r24, 0x02	; 2
     e7a:	49 f4       	brne	.+18     	; 0xe8e <__mulsf3+0x88>
     e7c:	20 e0       	ldi	r18, 0x00	; 0
     e7e:	9a 85       	ldd	r25, Y+10	; 0x0a
     e80:	8a 89       	ldd	r24, Y+18	; 0x12
     e82:	98 13       	cpse	r25, r24
     e84:	21 e0       	ldi	r18, 0x01	; 1
     e86:	2a 8b       	std	Y+18, r18	; 0x12
     e88:	ce 01       	movw	r24, r28
     e8a:	41 96       	adiw	r24, 0x11	; 17
     e8c:	b0 c0       	rjmp	.+352    	; 0xfee <__mulsf3+0x1e8>
     e8e:	2d 84       	ldd	r2, Y+13	; 0x0d
     e90:	3e 84       	ldd	r3, Y+14	; 0x0e
     e92:	4f 84       	ldd	r4, Y+15	; 0x0f
     e94:	58 88       	ldd	r5, Y+16	; 0x10
     e96:	6d 88       	ldd	r6, Y+21	; 0x15
     e98:	7e 88       	ldd	r7, Y+22	; 0x16
     e9a:	8f 88       	ldd	r8, Y+23	; 0x17
     e9c:	98 8c       	ldd	r9, Y+24	; 0x18
     e9e:	ee 24       	eor	r14, r14
     ea0:	ff 24       	eor	r15, r15
     ea2:	87 01       	movw	r16, r14
     ea4:	aa 24       	eor	r10, r10
     ea6:	bb 24       	eor	r11, r11
     ea8:	65 01       	movw	r12, r10
     eaa:	40 e0       	ldi	r20, 0x00	; 0
     eac:	50 e0       	ldi	r21, 0x00	; 0
     eae:	60 e0       	ldi	r22, 0x00	; 0
     eb0:	70 e0       	ldi	r23, 0x00	; 0
     eb2:	e0 e0       	ldi	r30, 0x00	; 0
     eb4:	f0 e0       	ldi	r31, 0x00	; 0
     eb6:	c1 01       	movw	r24, r2
     eb8:	81 70       	andi	r24, 0x01	; 1
     eba:	90 70       	andi	r25, 0x00	; 0
     ebc:	89 2b       	or	r24, r25
     ebe:	e9 f0       	breq	.+58     	; 0xefa <__mulsf3+0xf4>
     ec0:	e6 0c       	add	r14, r6
     ec2:	f7 1c       	adc	r15, r7
     ec4:	08 1d       	adc	r16, r8
     ec6:	19 1d       	adc	r17, r9
     ec8:	9a 01       	movw	r18, r20
     eca:	ab 01       	movw	r20, r22
     ecc:	2a 0d       	add	r18, r10
     ece:	3b 1d       	adc	r19, r11
     ed0:	4c 1d       	adc	r20, r12
     ed2:	5d 1d       	adc	r21, r13
     ed4:	80 e0       	ldi	r24, 0x00	; 0
     ed6:	90 e0       	ldi	r25, 0x00	; 0
     ed8:	a0 e0       	ldi	r26, 0x00	; 0
     eda:	b0 e0       	ldi	r27, 0x00	; 0
     edc:	e6 14       	cp	r14, r6
     ede:	f7 04       	cpc	r15, r7
     ee0:	08 05       	cpc	r16, r8
     ee2:	19 05       	cpc	r17, r9
     ee4:	20 f4       	brcc	.+8      	; 0xeee <__mulsf3+0xe8>
     ee6:	81 e0       	ldi	r24, 0x01	; 1
     ee8:	90 e0       	ldi	r25, 0x00	; 0
     eea:	a0 e0       	ldi	r26, 0x00	; 0
     eec:	b0 e0       	ldi	r27, 0x00	; 0
     eee:	ba 01       	movw	r22, r20
     ef0:	a9 01       	movw	r20, r18
     ef2:	48 0f       	add	r20, r24
     ef4:	59 1f       	adc	r21, r25
     ef6:	6a 1f       	adc	r22, r26
     ef8:	7b 1f       	adc	r23, r27
     efa:	aa 0c       	add	r10, r10
     efc:	bb 1c       	adc	r11, r11
     efe:	cc 1c       	adc	r12, r12
     f00:	dd 1c       	adc	r13, r13
     f02:	97 fe       	sbrs	r9, 7
     f04:	08 c0       	rjmp	.+16     	; 0xf16 <__mulsf3+0x110>
     f06:	81 e0       	ldi	r24, 0x01	; 1
     f08:	90 e0       	ldi	r25, 0x00	; 0
     f0a:	a0 e0       	ldi	r26, 0x00	; 0
     f0c:	b0 e0       	ldi	r27, 0x00	; 0
     f0e:	a8 2a       	or	r10, r24
     f10:	b9 2a       	or	r11, r25
     f12:	ca 2a       	or	r12, r26
     f14:	db 2a       	or	r13, r27
     f16:	31 96       	adiw	r30, 0x01	; 1
     f18:	e0 32       	cpi	r30, 0x20	; 32
     f1a:	f1 05       	cpc	r31, r1
     f1c:	49 f0       	breq	.+18     	; 0xf30 <__mulsf3+0x12a>
     f1e:	66 0c       	add	r6, r6
     f20:	77 1c       	adc	r7, r7
     f22:	88 1c       	adc	r8, r8
     f24:	99 1c       	adc	r9, r9
     f26:	56 94       	lsr	r5
     f28:	47 94       	ror	r4
     f2a:	37 94       	ror	r3
     f2c:	27 94       	ror	r2
     f2e:	c3 cf       	rjmp	.-122    	; 0xeb6 <__mulsf3+0xb0>
     f30:	fa 85       	ldd	r31, Y+10	; 0x0a
     f32:	ea 89       	ldd	r30, Y+18	; 0x12
     f34:	2b 89       	ldd	r18, Y+19	; 0x13
     f36:	3c 89       	ldd	r19, Y+20	; 0x14
     f38:	8b 85       	ldd	r24, Y+11	; 0x0b
     f3a:	9c 85       	ldd	r25, Y+12	; 0x0c
     f3c:	28 0f       	add	r18, r24
     f3e:	39 1f       	adc	r19, r25
     f40:	2e 5f       	subi	r18, 0xFE	; 254
     f42:	3f 4f       	sbci	r19, 0xFF	; 255
     f44:	17 c0       	rjmp	.+46     	; 0xf74 <__mulsf3+0x16e>
     f46:	ca 01       	movw	r24, r20
     f48:	81 70       	andi	r24, 0x01	; 1
     f4a:	90 70       	andi	r25, 0x00	; 0
     f4c:	89 2b       	or	r24, r25
     f4e:	61 f0       	breq	.+24     	; 0xf68 <__mulsf3+0x162>
     f50:	16 95       	lsr	r17
     f52:	07 95       	ror	r16
     f54:	f7 94       	ror	r15
     f56:	e7 94       	ror	r14
     f58:	80 e0       	ldi	r24, 0x00	; 0
     f5a:	90 e0       	ldi	r25, 0x00	; 0
     f5c:	a0 e0       	ldi	r26, 0x00	; 0
     f5e:	b0 e8       	ldi	r27, 0x80	; 128
     f60:	e8 2a       	or	r14, r24
     f62:	f9 2a       	or	r15, r25
     f64:	0a 2b       	or	r16, r26
     f66:	1b 2b       	or	r17, r27
     f68:	76 95       	lsr	r23
     f6a:	67 95       	ror	r22
     f6c:	57 95       	ror	r21
     f6e:	47 95       	ror	r20
     f70:	2f 5f       	subi	r18, 0xFF	; 255
     f72:	3f 4f       	sbci	r19, 0xFF	; 255
     f74:	77 fd       	sbrc	r23, 7
     f76:	e7 cf       	rjmp	.-50     	; 0xf46 <__mulsf3+0x140>
     f78:	0c c0       	rjmp	.+24     	; 0xf92 <__mulsf3+0x18c>
     f7a:	44 0f       	add	r20, r20
     f7c:	55 1f       	adc	r21, r21
     f7e:	66 1f       	adc	r22, r22
     f80:	77 1f       	adc	r23, r23
     f82:	17 fd       	sbrc	r17, 7
     f84:	41 60       	ori	r20, 0x01	; 1
     f86:	ee 0c       	add	r14, r14
     f88:	ff 1c       	adc	r15, r15
     f8a:	00 1f       	adc	r16, r16
     f8c:	11 1f       	adc	r17, r17
     f8e:	21 50       	subi	r18, 0x01	; 1
     f90:	30 40       	sbci	r19, 0x00	; 0
     f92:	40 30       	cpi	r20, 0x00	; 0
     f94:	90 e0       	ldi	r25, 0x00	; 0
     f96:	59 07       	cpc	r21, r25
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	69 07       	cpc	r22, r25
     f9c:	90 e4       	ldi	r25, 0x40	; 64
     f9e:	79 07       	cpc	r23, r25
     fa0:	60 f3       	brcs	.-40     	; 0xf7a <__mulsf3+0x174>
     fa2:	2b 8f       	std	Y+27, r18	; 0x1b
     fa4:	3c 8f       	std	Y+28, r19	; 0x1c
     fa6:	db 01       	movw	r26, r22
     fa8:	ca 01       	movw	r24, r20
     faa:	8f 77       	andi	r24, 0x7F	; 127
     fac:	90 70       	andi	r25, 0x00	; 0
     fae:	a0 70       	andi	r26, 0x00	; 0
     fb0:	b0 70       	andi	r27, 0x00	; 0
     fb2:	80 34       	cpi	r24, 0x40	; 64
     fb4:	91 05       	cpc	r25, r1
     fb6:	a1 05       	cpc	r26, r1
     fb8:	b1 05       	cpc	r27, r1
     fba:	61 f4       	brne	.+24     	; 0xfd4 <__mulsf3+0x1ce>
     fbc:	47 fd       	sbrc	r20, 7
     fbe:	0a c0       	rjmp	.+20     	; 0xfd4 <__mulsf3+0x1ce>
     fc0:	e1 14       	cp	r14, r1
     fc2:	f1 04       	cpc	r15, r1
     fc4:	01 05       	cpc	r16, r1
     fc6:	11 05       	cpc	r17, r1
     fc8:	29 f0       	breq	.+10     	; 0xfd4 <__mulsf3+0x1ce>
     fca:	40 5c       	subi	r20, 0xC0	; 192
     fcc:	5f 4f       	sbci	r21, 0xFF	; 255
     fce:	6f 4f       	sbci	r22, 0xFF	; 255
     fd0:	7f 4f       	sbci	r23, 0xFF	; 255
     fd2:	40 78       	andi	r20, 0x80	; 128
     fd4:	1a 8e       	std	Y+26, r1	; 0x1a
     fd6:	fe 17       	cp	r31, r30
     fd8:	11 f0       	breq	.+4      	; 0xfde <__mulsf3+0x1d8>
     fda:	81 e0       	ldi	r24, 0x01	; 1
     fdc:	8a 8f       	std	Y+26, r24	; 0x1a
     fde:	4d 8f       	std	Y+29, r20	; 0x1d
     fe0:	5e 8f       	std	Y+30, r21	; 0x1e
     fe2:	6f 8f       	std	Y+31, r22	; 0x1f
     fe4:	78 a3       	std	Y+32, r23	; 0x20
     fe6:	83 e0       	ldi	r24, 0x03	; 3
     fe8:	89 8f       	std	Y+25, r24	; 0x19
     fea:	ce 01       	movw	r24, r28
     fec:	49 96       	adiw	r24, 0x19	; 25
     fee:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <__pack_f>
     ff2:	a0 96       	adiw	r28, 0x20	; 32
     ff4:	e2 e1       	ldi	r30, 0x12	; 18
     ff6:	0c 94 da 0b 	jmp	0x17b4	; 0x17b4 <__epilogue_restores__>

00000ffa <__gtsf2>:
     ffa:	a8 e1       	ldi	r26, 0x18	; 24
     ffc:	b0 e0       	ldi	r27, 0x00	; 0
     ffe:	e3 e0       	ldi	r30, 0x03	; 3
    1000:	f8 e0       	ldi	r31, 0x08	; 8
    1002:	0c 94 ca 0b 	jmp	0x1794	; 0x1794 <__prologue_saves__+0x18>
    1006:	69 83       	std	Y+1, r22	; 0x01
    1008:	7a 83       	std	Y+2, r23	; 0x02
    100a:	8b 83       	std	Y+3, r24	; 0x03
    100c:	9c 83       	std	Y+4, r25	; 0x04
    100e:	2d 83       	std	Y+5, r18	; 0x05
    1010:	3e 83       	std	Y+6, r19	; 0x06
    1012:	4f 83       	std	Y+7, r20	; 0x07
    1014:	58 87       	std	Y+8, r21	; 0x08
    1016:	89 e0       	ldi	r24, 0x09	; 9
    1018:	e8 2e       	mov	r14, r24
    101a:	f1 2c       	mov	r15, r1
    101c:	ec 0e       	add	r14, r28
    101e:	fd 1e       	adc	r15, r29
    1020:	b7 01       	movw	r22, r14
    1022:	ce 01       	movw	r24, r28
    1024:	01 96       	adiw	r24, 0x01	; 1
    1026:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
    102a:	8e 01       	movw	r16, r28
    102c:	0f 5e       	subi	r16, 0xEF	; 239
    102e:	1f 4f       	sbci	r17, 0xFF	; 255
    1030:	b8 01       	movw	r22, r16
    1032:	ce 01       	movw	r24, r28
    1034:	05 96       	adiw	r24, 0x05	; 5
    1036:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
    103a:	89 85       	ldd	r24, Y+9	; 0x09
    103c:	82 30       	cpi	r24, 0x02	; 2
    103e:	40 f0       	brcs	.+16     	; 0x1050 <__gtsf2+0x56>
    1040:	89 89       	ldd	r24, Y+17	; 0x11
    1042:	82 30       	cpi	r24, 0x02	; 2
    1044:	28 f0       	brcs	.+10     	; 0x1050 <__gtsf2+0x56>
    1046:	b8 01       	movw	r22, r16
    1048:	c7 01       	movw	r24, r14
    104a:	0e 94 26 0b 	call	0x164c	; 0x164c <__fpcmp_parts_f>
    104e:	01 c0       	rjmp	.+2      	; 0x1052 <__gtsf2+0x58>
    1050:	8f ef       	ldi	r24, 0xFF	; 255
    1052:	68 96       	adiw	r28, 0x18	; 24
    1054:	e6 e0       	ldi	r30, 0x06	; 6
    1056:	0c 94 e6 0b 	jmp	0x17cc	; 0x17cc <__epilogue_restores__+0x18>

0000105a <__gesf2>:
    105a:	a8 e1       	ldi	r26, 0x18	; 24
    105c:	b0 e0       	ldi	r27, 0x00	; 0
    105e:	e3 e3       	ldi	r30, 0x33	; 51
    1060:	f8 e0       	ldi	r31, 0x08	; 8
    1062:	0c 94 ca 0b 	jmp	0x1794	; 0x1794 <__prologue_saves__+0x18>
    1066:	69 83       	std	Y+1, r22	; 0x01
    1068:	7a 83       	std	Y+2, r23	; 0x02
    106a:	8b 83       	std	Y+3, r24	; 0x03
    106c:	9c 83       	std	Y+4, r25	; 0x04
    106e:	2d 83       	std	Y+5, r18	; 0x05
    1070:	3e 83       	std	Y+6, r19	; 0x06
    1072:	4f 83       	std	Y+7, r20	; 0x07
    1074:	58 87       	std	Y+8, r21	; 0x08
    1076:	89 e0       	ldi	r24, 0x09	; 9
    1078:	e8 2e       	mov	r14, r24
    107a:	f1 2c       	mov	r15, r1
    107c:	ec 0e       	add	r14, r28
    107e:	fd 1e       	adc	r15, r29
    1080:	b7 01       	movw	r22, r14
    1082:	ce 01       	movw	r24, r28
    1084:	01 96       	adiw	r24, 0x01	; 1
    1086:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
    108a:	8e 01       	movw	r16, r28
    108c:	0f 5e       	subi	r16, 0xEF	; 239
    108e:	1f 4f       	sbci	r17, 0xFF	; 255
    1090:	b8 01       	movw	r22, r16
    1092:	ce 01       	movw	r24, r28
    1094:	05 96       	adiw	r24, 0x05	; 5
    1096:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
    109a:	89 85       	ldd	r24, Y+9	; 0x09
    109c:	82 30       	cpi	r24, 0x02	; 2
    109e:	40 f0       	brcs	.+16     	; 0x10b0 <__gesf2+0x56>
    10a0:	89 89       	ldd	r24, Y+17	; 0x11
    10a2:	82 30       	cpi	r24, 0x02	; 2
    10a4:	28 f0       	brcs	.+10     	; 0x10b0 <__gesf2+0x56>
    10a6:	b8 01       	movw	r22, r16
    10a8:	c7 01       	movw	r24, r14
    10aa:	0e 94 26 0b 	call	0x164c	; 0x164c <__fpcmp_parts_f>
    10ae:	01 c0       	rjmp	.+2      	; 0x10b2 <__gesf2+0x58>
    10b0:	8f ef       	ldi	r24, 0xFF	; 255
    10b2:	68 96       	adiw	r28, 0x18	; 24
    10b4:	e6 e0       	ldi	r30, 0x06	; 6
    10b6:	0c 94 e6 0b 	jmp	0x17cc	; 0x17cc <__epilogue_restores__+0x18>

000010ba <__ltsf2>:
    10ba:	a8 e1       	ldi	r26, 0x18	; 24
    10bc:	b0 e0       	ldi	r27, 0x00	; 0
    10be:	e3 e6       	ldi	r30, 0x63	; 99
    10c0:	f8 e0       	ldi	r31, 0x08	; 8
    10c2:	0c 94 ca 0b 	jmp	0x1794	; 0x1794 <__prologue_saves__+0x18>
    10c6:	69 83       	std	Y+1, r22	; 0x01
    10c8:	7a 83       	std	Y+2, r23	; 0x02
    10ca:	8b 83       	std	Y+3, r24	; 0x03
    10cc:	9c 83       	std	Y+4, r25	; 0x04
    10ce:	2d 83       	std	Y+5, r18	; 0x05
    10d0:	3e 83       	std	Y+6, r19	; 0x06
    10d2:	4f 83       	std	Y+7, r20	; 0x07
    10d4:	58 87       	std	Y+8, r21	; 0x08
    10d6:	89 e0       	ldi	r24, 0x09	; 9
    10d8:	e8 2e       	mov	r14, r24
    10da:	f1 2c       	mov	r15, r1
    10dc:	ec 0e       	add	r14, r28
    10de:	fd 1e       	adc	r15, r29
    10e0:	b7 01       	movw	r22, r14
    10e2:	ce 01       	movw	r24, r28
    10e4:	01 96       	adiw	r24, 0x01	; 1
    10e6:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
    10ea:	8e 01       	movw	r16, r28
    10ec:	0f 5e       	subi	r16, 0xEF	; 239
    10ee:	1f 4f       	sbci	r17, 0xFF	; 255
    10f0:	b8 01       	movw	r22, r16
    10f2:	ce 01       	movw	r24, r28
    10f4:	05 96       	adiw	r24, 0x05	; 5
    10f6:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
    10fa:	89 85       	ldd	r24, Y+9	; 0x09
    10fc:	82 30       	cpi	r24, 0x02	; 2
    10fe:	40 f0       	brcs	.+16     	; 0x1110 <__ltsf2+0x56>
    1100:	89 89       	ldd	r24, Y+17	; 0x11
    1102:	82 30       	cpi	r24, 0x02	; 2
    1104:	28 f0       	brcs	.+10     	; 0x1110 <__ltsf2+0x56>
    1106:	b8 01       	movw	r22, r16
    1108:	c7 01       	movw	r24, r14
    110a:	0e 94 26 0b 	call	0x164c	; 0x164c <__fpcmp_parts_f>
    110e:	01 c0       	rjmp	.+2      	; 0x1112 <__ltsf2+0x58>
    1110:	81 e0       	ldi	r24, 0x01	; 1
    1112:	68 96       	adiw	r28, 0x18	; 24
    1114:	e6 e0       	ldi	r30, 0x06	; 6
    1116:	0c 94 e6 0b 	jmp	0x17cc	; 0x17cc <__epilogue_restores__+0x18>

0000111a <__lesf2>:
    111a:	a8 e1       	ldi	r26, 0x18	; 24
    111c:	b0 e0       	ldi	r27, 0x00	; 0
    111e:	e3 e9       	ldi	r30, 0x93	; 147
    1120:	f8 e0       	ldi	r31, 0x08	; 8
    1122:	0c 94 ca 0b 	jmp	0x1794	; 0x1794 <__prologue_saves__+0x18>
    1126:	69 83       	std	Y+1, r22	; 0x01
    1128:	7a 83       	std	Y+2, r23	; 0x02
    112a:	8b 83       	std	Y+3, r24	; 0x03
    112c:	9c 83       	std	Y+4, r25	; 0x04
    112e:	2d 83       	std	Y+5, r18	; 0x05
    1130:	3e 83       	std	Y+6, r19	; 0x06
    1132:	4f 83       	std	Y+7, r20	; 0x07
    1134:	58 87       	std	Y+8, r21	; 0x08
    1136:	89 e0       	ldi	r24, 0x09	; 9
    1138:	e8 2e       	mov	r14, r24
    113a:	f1 2c       	mov	r15, r1
    113c:	ec 0e       	add	r14, r28
    113e:	fd 1e       	adc	r15, r29
    1140:	b7 01       	movw	r22, r14
    1142:	ce 01       	movw	r24, r28
    1144:	01 96       	adiw	r24, 0x01	; 1
    1146:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
    114a:	8e 01       	movw	r16, r28
    114c:	0f 5e       	subi	r16, 0xEF	; 239
    114e:	1f 4f       	sbci	r17, 0xFF	; 255
    1150:	b8 01       	movw	r22, r16
    1152:	ce 01       	movw	r24, r28
    1154:	05 96       	adiw	r24, 0x05	; 5
    1156:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
    115a:	89 85       	ldd	r24, Y+9	; 0x09
    115c:	82 30       	cpi	r24, 0x02	; 2
    115e:	40 f0       	brcs	.+16     	; 0x1170 <__lesf2+0x56>
    1160:	89 89       	ldd	r24, Y+17	; 0x11
    1162:	82 30       	cpi	r24, 0x02	; 2
    1164:	28 f0       	brcs	.+10     	; 0x1170 <__lesf2+0x56>
    1166:	b8 01       	movw	r22, r16
    1168:	c7 01       	movw	r24, r14
    116a:	0e 94 26 0b 	call	0x164c	; 0x164c <__fpcmp_parts_f>
    116e:	01 c0       	rjmp	.+2      	; 0x1172 <__lesf2+0x58>
    1170:	81 e0       	ldi	r24, 0x01	; 1
    1172:	68 96       	adiw	r28, 0x18	; 24
    1174:	e6 e0       	ldi	r30, 0x06	; 6
    1176:	0c 94 e6 0b 	jmp	0x17cc	; 0x17cc <__epilogue_restores__+0x18>

0000117a <__fixsfsi>:
    117a:	ac e0       	ldi	r26, 0x0C	; 12
    117c:	b0 e0       	ldi	r27, 0x00	; 0
    117e:	e3 ec       	ldi	r30, 0xC3	; 195
    1180:	f8 e0       	ldi	r31, 0x08	; 8
    1182:	0c 94 ce 0b 	jmp	0x179c	; 0x179c <__prologue_saves__+0x20>
    1186:	69 83       	std	Y+1, r22	; 0x01
    1188:	7a 83       	std	Y+2, r23	; 0x02
    118a:	8b 83       	std	Y+3, r24	; 0x03
    118c:	9c 83       	std	Y+4, r25	; 0x04
    118e:	be 01       	movw	r22, r28
    1190:	6b 5f       	subi	r22, 0xFB	; 251
    1192:	7f 4f       	sbci	r23, 0xFF	; 255
    1194:	ce 01       	movw	r24, r28
    1196:	01 96       	adiw	r24, 0x01	; 1
    1198:	0e 94 ae 0a 	call	0x155c	; 0x155c <__unpack_f>
    119c:	8d 81       	ldd	r24, Y+5	; 0x05
    119e:	82 30       	cpi	r24, 0x02	; 2
    11a0:	61 f1       	breq	.+88     	; 0x11fa <__fixsfsi+0x80>
    11a2:	82 30       	cpi	r24, 0x02	; 2
    11a4:	50 f1       	brcs	.+84     	; 0x11fa <__fixsfsi+0x80>
    11a6:	84 30       	cpi	r24, 0x04	; 4
    11a8:	21 f4       	brne	.+8      	; 0x11b2 <__fixsfsi+0x38>
    11aa:	8e 81       	ldd	r24, Y+6	; 0x06
    11ac:	88 23       	and	r24, r24
    11ae:	51 f1       	breq	.+84     	; 0x1204 <__fixsfsi+0x8a>
    11b0:	2e c0       	rjmp	.+92     	; 0x120e <__fixsfsi+0x94>
    11b2:	2f 81       	ldd	r18, Y+7	; 0x07
    11b4:	38 85       	ldd	r19, Y+8	; 0x08
    11b6:	37 fd       	sbrc	r19, 7
    11b8:	20 c0       	rjmp	.+64     	; 0x11fa <__fixsfsi+0x80>
    11ba:	6e 81       	ldd	r22, Y+6	; 0x06
    11bc:	2f 31       	cpi	r18, 0x1F	; 31
    11be:	31 05       	cpc	r19, r1
    11c0:	1c f0       	brlt	.+6      	; 0x11c8 <__fixsfsi+0x4e>
    11c2:	66 23       	and	r22, r22
    11c4:	f9 f0       	breq	.+62     	; 0x1204 <__fixsfsi+0x8a>
    11c6:	23 c0       	rjmp	.+70     	; 0x120e <__fixsfsi+0x94>
    11c8:	8e e1       	ldi	r24, 0x1E	; 30
    11ca:	90 e0       	ldi	r25, 0x00	; 0
    11cc:	82 1b       	sub	r24, r18
    11ce:	93 0b       	sbc	r25, r19
    11d0:	29 85       	ldd	r18, Y+9	; 0x09
    11d2:	3a 85       	ldd	r19, Y+10	; 0x0a
    11d4:	4b 85       	ldd	r20, Y+11	; 0x0b
    11d6:	5c 85       	ldd	r21, Y+12	; 0x0c
    11d8:	04 c0       	rjmp	.+8      	; 0x11e2 <__fixsfsi+0x68>
    11da:	56 95       	lsr	r21
    11dc:	47 95       	ror	r20
    11de:	37 95       	ror	r19
    11e0:	27 95       	ror	r18
    11e2:	8a 95       	dec	r24
    11e4:	d2 f7       	brpl	.-12     	; 0x11da <__fixsfsi+0x60>
    11e6:	66 23       	and	r22, r22
    11e8:	b1 f0       	breq	.+44     	; 0x1216 <__fixsfsi+0x9c>
    11ea:	50 95       	com	r21
    11ec:	40 95       	com	r20
    11ee:	30 95       	com	r19
    11f0:	21 95       	neg	r18
    11f2:	3f 4f       	sbci	r19, 0xFF	; 255
    11f4:	4f 4f       	sbci	r20, 0xFF	; 255
    11f6:	5f 4f       	sbci	r21, 0xFF	; 255
    11f8:	0e c0       	rjmp	.+28     	; 0x1216 <__fixsfsi+0x9c>
    11fa:	20 e0       	ldi	r18, 0x00	; 0
    11fc:	30 e0       	ldi	r19, 0x00	; 0
    11fe:	40 e0       	ldi	r20, 0x00	; 0
    1200:	50 e0       	ldi	r21, 0x00	; 0
    1202:	09 c0       	rjmp	.+18     	; 0x1216 <__fixsfsi+0x9c>
    1204:	2f ef       	ldi	r18, 0xFF	; 255
    1206:	3f ef       	ldi	r19, 0xFF	; 255
    1208:	4f ef       	ldi	r20, 0xFF	; 255
    120a:	5f e7       	ldi	r21, 0x7F	; 127
    120c:	04 c0       	rjmp	.+8      	; 0x1216 <__fixsfsi+0x9c>
    120e:	20 e0       	ldi	r18, 0x00	; 0
    1210:	30 e0       	ldi	r19, 0x00	; 0
    1212:	40 e0       	ldi	r20, 0x00	; 0
    1214:	50 e8       	ldi	r21, 0x80	; 128
    1216:	b9 01       	movw	r22, r18
    1218:	ca 01       	movw	r24, r20
    121a:	2c 96       	adiw	r28, 0x0c	; 12
    121c:	e2 e0       	ldi	r30, 0x02	; 2
    121e:	0c 94 ea 0b 	jmp	0x17d4	; 0x17d4 <__epilogue_restores__+0x20>

00001222 <__floatunsisf>:
    1222:	a8 e0       	ldi	r26, 0x08	; 8
    1224:	b0 e0       	ldi	r27, 0x00	; 0
    1226:	e7 e1       	ldi	r30, 0x17	; 23
    1228:	f9 e0       	ldi	r31, 0x09	; 9
    122a:	0c 94 c8 0b 	jmp	0x1790	; 0x1790 <__prologue_saves__+0x14>
    122e:	7b 01       	movw	r14, r22
    1230:	8c 01       	movw	r16, r24
    1232:	61 15       	cp	r22, r1
    1234:	71 05       	cpc	r23, r1
    1236:	81 05       	cpc	r24, r1
    1238:	91 05       	cpc	r25, r1
    123a:	19 f4       	brne	.+6      	; 0x1242 <__floatunsisf+0x20>
    123c:	82 e0       	ldi	r24, 0x02	; 2
    123e:	89 83       	std	Y+1, r24	; 0x01
    1240:	60 c0       	rjmp	.+192    	; 0x1302 <__floatunsisf+0xe0>
    1242:	83 e0       	ldi	r24, 0x03	; 3
    1244:	89 83       	std	Y+1, r24	; 0x01
    1246:	8e e1       	ldi	r24, 0x1E	; 30
    1248:	c8 2e       	mov	r12, r24
    124a:	d1 2c       	mov	r13, r1
    124c:	dc 82       	std	Y+4, r13	; 0x04
    124e:	cb 82       	std	Y+3, r12	; 0x03
    1250:	ed 82       	std	Y+5, r14	; 0x05
    1252:	fe 82       	std	Y+6, r15	; 0x06
    1254:	0f 83       	std	Y+7, r16	; 0x07
    1256:	18 87       	std	Y+8, r17	; 0x08
    1258:	c8 01       	movw	r24, r16
    125a:	b7 01       	movw	r22, r14
    125c:	0e 94 8a 09 	call	0x1314	; 0x1314 <__clzsi2>
    1260:	bc 01       	movw	r22, r24
    1262:	61 50       	subi	r22, 0x01	; 1
    1264:	70 40       	sbci	r23, 0x00	; 0
    1266:	77 ff       	sbrs	r23, 7
    1268:	39 c0       	rjmp	.+114    	; 0x12dc <__floatunsisf+0xba>
    126a:	ee 27       	eor	r30, r30
    126c:	ff 27       	eor	r31, r31
    126e:	e6 1b       	sub	r30, r22
    1270:	f7 0b       	sbc	r31, r23
    1272:	20 e0       	ldi	r18, 0x00	; 0
    1274:	30 e0       	ldi	r19, 0x00	; 0
    1276:	40 e0       	ldi	r20, 0x00	; 0
    1278:	50 e0       	ldi	r21, 0x00	; 0
    127a:	81 e0       	ldi	r24, 0x01	; 1
    127c:	90 e0       	ldi	r25, 0x00	; 0
    127e:	a0 e0       	ldi	r26, 0x00	; 0
    1280:	b0 e0       	ldi	r27, 0x00	; 0
    1282:	0e 2e       	mov	r0, r30
    1284:	04 c0       	rjmp	.+8      	; 0x128e <__floatunsisf+0x6c>
    1286:	88 0f       	add	r24, r24
    1288:	99 1f       	adc	r25, r25
    128a:	aa 1f       	adc	r26, r26
    128c:	bb 1f       	adc	r27, r27
    128e:	0a 94       	dec	r0
    1290:	d2 f7       	brpl	.-12     	; 0x1286 <__floatunsisf+0x64>
    1292:	01 97       	sbiw	r24, 0x01	; 1
    1294:	a1 09       	sbc	r26, r1
    1296:	b1 09       	sbc	r27, r1
    1298:	8e 21       	and	r24, r14
    129a:	9f 21       	and	r25, r15
    129c:	a0 23       	and	r26, r16
    129e:	b1 23       	and	r27, r17
    12a0:	00 97       	sbiw	r24, 0x00	; 0
    12a2:	a1 05       	cpc	r26, r1
    12a4:	b1 05       	cpc	r27, r1
    12a6:	21 f0       	breq	.+8      	; 0x12b0 <__floatunsisf+0x8e>
    12a8:	21 e0       	ldi	r18, 0x01	; 1
    12aa:	30 e0       	ldi	r19, 0x00	; 0
    12ac:	40 e0       	ldi	r20, 0x00	; 0
    12ae:	50 e0       	ldi	r21, 0x00	; 0
    12b0:	04 c0       	rjmp	.+8      	; 0x12ba <__floatunsisf+0x98>
    12b2:	16 95       	lsr	r17
    12b4:	07 95       	ror	r16
    12b6:	f7 94       	ror	r15
    12b8:	e7 94       	ror	r14
    12ba:	ea 95       	dec	r30
    12bc:	d2 f7       	brpl	.-12     	; 0x12b2 <__floatunsisf+0x90>
    12be:	2e 29       	or	r18, r14
    12c0:	3f 29       	or	r19, r15
    12c2:	40 2b       	or	r20, r16
    12c4:	51 2b       	or	r21, r17
    12c6:	2d 83       	std	Y+5, r18	; 0x05
    12c8:	3e 83       	std	Y+6, r19	; 0x06
    12ca:	4f 83       	std	Y+7, r20	; 0x07
    12cc:	58 87       	std	Y+8, r21	; 0x08
    12ce:	8e e1       	ldi	r24, 0x1E	; 30
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	86 1b       	sub	r24, r22
    12d4:	97 0b       	sbc	r25, r23
    12d6:	9c 83       	std	Y+4, r25	; 0x04
    12d8:	8b 83       	std	Y+3, r24	; 0x03
    12da:	13 c0       	rjmp	.+38     	; 0x1302 <__floatunsisf+0xe0>
    12dc:	61 15       	cp	r22, r1
    12de:	71 05       	cpc	r23, r1
    12e0:	81 f0       	breq	.+32     	; 0x1302 <__floatunsisf+0xe0>
    12e2:	06 2e       	mov	r0, r22
    12e4:	04 c0       	rjmp	.+8      	; 0x12ee <__floatunsisf+0xcc>
    12e6:	ee 0c       	add	r14, r14
    12e8:	ff 1c       	adc	r15, r15
    12ea:	00 1f       	adc	r16, r16
    12ec:	11 1f       	adc	r17, r17
    12ee:	0a 94       	dec	r0
    12f0:	d2 f7       	brpl	.-12     	; 0x12e6 <__floatunsisf+0xc4>
    12f2:	ed 82       	std	Y+5, r14	; 0x05
    12f4:	fe 82       	std	Y+6, r15	; 0x06
    12f6:	0f 83       	std	Y+7, r16	; 0x07
    12f8:	18 87       	std	Y+8, r17	; 0x08
    12fa:	c6 1a       	sub	r12, r22
    12fc:	d7 0a       	sbc	r13, r23
    12fe:	dc 82       	std	Y+4, r13	; 0x04
    1300:	cb 82       	std	Y+3, r12	; 0x03
    1302:	1a 82       	std	Y+2, r1	; 0x02
    1304:	ce 01       	movw	r24, r28
    1306:	01 96       	adiw	r24, 0x01	; 1
    1308:	0e 94 d9 09 	call	0x13b2	; 0x13b2 <__pack_f>
    130c:	28 96       	adiw	r28, 0x08	; 8
    130e:	e8 e0       	ldi	r30, 0x08	; 8
    1310:	0c 94 e4 0b 	jmp	0x17c8	; 0x17c8 <__epilogue_restores__+0x14>

00001314 <__clzsi2>:
    1314:	ef 92       	push	r14
    1316:	ff 92       	push	r15
    1318:	0f 93       	push	r16
    131a:	1f 93       	push	r17
    131c:	7b 01       	movw	r14, r22
    131e:	8c 01       	movw	r16, r24
    1320:	80 e0       	ldi	r24, 0x00	; 0
    1322:	e8 16       	cp	r14, r24
    1324:	80 e0       	ldi	r24, 0x00	; 0
    1326:	f8 06       	cpc	r15, r24
    1328:	81 e0       	ldi	r24, 0x01	; 1
    132a:	08 07       	cpc	r16, r24
    132c:	80 e0       	ldi	r24, 0x00	; 0
    132e:	18 07       	cpc	r17, r24
    1330:	88 f4       	brcc	.+34     	; 0x1354 <__clzsi2+0x40>
    1332:	8f ef       	ldi	r24, 0xFF	; 255
    1334:	e8 16       	cp	r14, r24
    1336:	f1 04       	cpc	r15, r1
    1338:	01 05       	cpc	r16, r1
    133a:	11 05       	cpc	r17, r1
    133c:	31 f0       	breq	.+12     	; 0x134a <__clzsi2+0x36>
    133e:	28 f0       	brcs	.+10     	; 0x134a <__clzsi2+0x36>
    1340:	88 e0       	ldi	r24, 0x08	; 8
    1342:	90 e0       	ldi	r25, 0x00	; 0
    1344:	a0 e0       	ldi	r26, 0x00	; 0
    1346:	b0 e0       	ldi	r27, 0x00	; 0
    1348:	17 c0       	rjmp	.+46     	; 0x1378 <__clzsi2+0x64>
    134a:	80 e0       	ldi	r24, 0x00	; 0
    134c:	90 e0       	ldi	r25, 0x00	; 0
    134e:	a0 e0       	ldi	r26, 0x00	; 0
    1350:	b0 e0       	ldi	r27, 0x00	; 0
    1352:	12 c0       	rjmp	.+36     	; 0x1378 <__clzsi2+0x64>
    1354:	80 e0       	ldi	r24, 0x00	; 0
    1356:	e8 16       	cp	r14, r24
    1358:	80 e0       	ldi	r24, 0x00	; 0
    135a:	f8 06       	cpc	r15, r24
    135c:	80 e0       	ldi	r24, 0x00	; 0
    135e:	08 07       	cpc	r16, r24
    1360:	81 e0       	ldi	r24, 0x01	; 1
    1362:	18 07       	cpc	r17, r24
    1364:	28 f0       	brcs	.+10     	; 0x1370 <__clzsi2+0x5c>
    1366:	88 e1       	ldi	r24, 0x18	; 24
    1368:	90 e0       	ldi	r25, 0x00	; 0
    136a:	a0 e0       	ldi	r26, 0x00	; 0
    136c:	b0 e0       	ldi	r27, 0x00	; 0
    136e:	04 c0       	rjmp	.+8      	; 0x1378 <__clzsi2+0x64>
    1370:	80 e1       	ldi	r24, 0x10	; 16
    1372:	90 e0       	ldi	r25, 0x00	; 0
    1374:	a0 e0       	ldi	r26, 0x00	; 0
    1376:	b0 e0       	ldi	r27, 0x00	; 0
    1378:	20 e2       	ldi	r18, 0x20	; 32
    137a:	30 e0       	ldi	r19, 0x00	; 0
    137c:	40 e0       	ldi	r20, 0x00	; 0
    137e:	50 e0       	ldi	r21, 0x00	; 0
    1380:	28 1b       	sub	r18, r24
    1382:	39 0b       	sbc	r19, r25
    1384:	4a 0b       	sbc	r20, r26
    1386:	5b 0b       	sbc	r21, r27
    1388:	04 c0       	rjmp	.+8      	; 0x1392 <__clzsi2+0x7e>
    138a:	16 95       	lsr	r17
    138c:	07 95       	ror	r16
    138e:	f7 94       	ror	r15
    1390:	e7 94       	ror	r14
    1392:	8a 95       	dec	r24
    1394:	d2 f7       	brpl	.-12     	; 0x138a <__clzsi2+0x76>
    1396:	f7 01       	movw	r30, r14
    1398:	e8 59       	subi	r30, 0x98	; 152
    139a:	ff 4f       	sbci	r31, 0xFF	; 255
    139c:	80 81       	ld	r24, Z
    139e:	28 1b       	sub	r18, r24
    13a0:	31 09       	sbc	r19, r1
    13a2:	41 09       	sbc	r20, r1
    13a4:	51 09       	sbc	r21, r1
    13a6:	c9 01       	movw	r24, r18
    13a8:	1f 91       	pop	r17
    13aa:	0f 91       	pop	r16
    13ac:	ff 90       	pop	r15
    13ae:	ef 90       	pop	r14
    13b0:	08 95       	ret

000013b2 <__pack_f>:
    13b2:	df 92       	push	r13
    13b4:	ef 92       	push	r14
    13b6:	ff 92       	push	r15
    13b8:	0f 93       	push	r16
    13ba:	1f 93       	push	r17
    13bc:	fc 01       	movw	r30, r24
    13be:	e4 80       	ldd	r14, Z+4	; 0x04
    13c0:	f5 80       	ldd	r15, Z+5	; 0x05
    13c2:	06 81       	ldd	r16, Z+6	; 0x06
    13c4:	17 81       	ldd	r17, Z+7	; 0x07
    13c6:	d1 80       	ldd	r13, Z+1	; 0x01
    13c8:	80 81       	ld	r24, Z
    13ca:	82 30       	cpi	r24, 0x02	; 2
    13cc:	48 f4       	brcc	.+18     	; 0x13e0 <__pack_f+0x2e>
    13ce:	80 e0       	ldi	r24, 0x00	; 0
    13d0:	90 e0       	ldi	r25, 0x00	; 0
    13d2:	a0 e1       	ldi	r26, 0x10	; 16
    13d4:	b0 e0       	ldi	r27, 0x00	; 0
    13d6:	e8 2a       	or	r14, r24
    13d8:	f9 2a       	or	r15, r25
    13da:	0a 2b       	or	r16, r26
    13dc:	1b 2b       	or	r17, r27
    13de:	a5 c0       	rjmp	.+330    	; 0x152a <__pack_f+0x178>
    13e0:	84 30       	cpi	r24, 0x04	; 4
    13e2:	09 f4       	brne	.+2      	; 0x13e6 <__pack_f+0x34>
    13e4:	9f c0       	rjmp	.+318    	; 0x1524 <__pack_f+0x172>
    13e6:	82 30       	cpi	r24, 0x02	; 2
    13e8:	21 f4       	brne	.+8      	; 0x13f2 <__pack_f+0x40>
    13ea:	ee 24       	eor	r14, r14
    13ec:	ff 24       	eor	r15, r15
    13ee:	87 01       	movw	r16, r14
    13f0:	05 c0       	rjmp	.+10     	; 0x13fc <__pack_f+0x4a>
    13f2:	e1 14       	cp	r14, r1
    13f4:	f1 04       	cpc	r15, r1
    13f6:	01 05       	cpc	r16, r1
    13f8:	11 05       	cpc	r17, r1
    13fa:	19 f4       	brne	.+6      	; 0x1402 <__pack_f+0x50>
    13fc:	e0 e0       	ldi	r30, 0x00	; 0
    13fe:	f0 e0       	ldi	r31, 0x00	; 0
    1400:	96 c0       	rjmp	.+300    	; 0x152e <__pack_f+0x17c>
    1402:	62 81       	ldd	r22, Z+2	; 0x02
    1404:	73 81       	ldd	r23, Z+3	; 0x03
    1406:	9f ef       	ldi	r25, 0xFF	; 255
    1408:	62 38       	cpi	r22, 0x82	; 130
    140a:	79 07       	cpc	r23, r25
    140c:	0c f0       	brlt	.+2      	; 0x1410 <__pack_f+0x5e>
    140e:	5b c0       	rjmp	.+182    	; 0x14c6 <__pack_f+0x114>
    1410:	22 e8       	ldi	r18, 0x82	; 130
    1412:	3f ef       	ldi	r19, 0xFF	; 255
    1414:	26 1b       	sub	r18, r22
    1416:	37 0b       	sbc	r19, r23
    1418:	2a 31       	cpi	r18, 0x1A	; 26
    141a:	31 05       	cpc	r19, r1
    141c:	2c f0       	brlt	.+10     	; 0x1428 <__pack_f+0x76>
    141e:	20 e0       	ldi	r18, 0x00	; 0
    1420:	30 e0       	ldi	r19, 0x00	; 0
    1422:	40 e0       	ldi	r20, 0x00	; 0
    1424:	50 e0       	ldi	r21, 0x00	; 0
    1426:	2a c0       	rjmp	.+84     	; 0x147c <__pack_f+0xca>
    1428:	b8 01       	movw	r22, r16
    142a:	a7 01       	movw	r20, r14
    142c:	02 2e       	mov	r0, r18
    142e:	04 c0       	rjmp	.+8      	; 0x1438 <__pack_f+0x86>
    1430:	76 95       	lsr	r23
    1432:	67 95       	ror	r22
    1434:	57 95       	ror	r21
    1436:	47 95       	ror	r20
    1438:	0a 94       	dec	r0
    143a:	d2 f7       	brpl	.-12     	; 0x1430 <__pack_f+0x7e>
    143c:	81 e0       	ldi	r24, 0x01	; 1
    143e:	90 e0       	ldi	r25, 0x00	; 0
    1440:	a0 e0       	ldi	r26, 0x00	; 0
    1442:	b0 e0       	ldi	r27, 0x00	; 0
    1444:	04 c0       	rjmp	.+8      	; 0x144e <__pack_f+0x9c>
    1446:	88 0f       	add	r24, r24
    1448:	99 1f       	adc	r25, r25
    144a:	aa 1f       	adc	r26, r26
    144c:	bb 1f       	adc	r27, r27
    144e:	2a 95       	dec	r18
    1450:	d2 f7       	brpl	.-12     	; 0x1446 <__pack_f+0x94>
    1452:	01 97       	sbiw	r24, 0x01	; 1
    1454:	a1 09       	sbc	r26, r1
    1456:	b1 09       	sbc	r27, r1
    1458:	8e 21       	and	r24, r14
    145a:	9f 21       	and	r25, r15
    145c:	a0 23       	and	r26, r16
    145e:	b1 23       	and	r27, r17
    1460:	00 97       	sbiw	r24, 0x00	; 0
    1462:	a1 05       	cpc	r26, r1
    1464:	b1 05       	cpc	r27, r1
    1466:	21 f0       	breq	.+8      	; 0x1470 <__pack_f+0xbe>
    1468:	81 e0       	ldi	r24, 0x01	; 1
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	a0 e0       	ldi	r26, 0x00	; 0
    146e:	b0 e0       	ldi	r27, 0x00	; 0
    1470:	9a 01       	movw	r18, r20
    1472:	ab 01       	movw	r20, r22
    1474:	28 2b       	or	r18, r24
    1476:	39 2b       	or	r19, r25
    1478:	4a 2b       	or	r20, r26
    147a:	5b 2b       	or	r21, r27
    147c:	da 01       	movw	r26, r20
    147e:	c9 01       	movw	r24, r18
    1480:	8f 77       	andi	r24, 0x7F	; 127
    1482:	90 70       	andi	r25, 0x00	; 0
    1484:	a0 70       	andi	r26, 0x00	; 0
    1486:	b0 70       	andi	r27, 0x00	; 0
    1488:	80 34       	cpi	r24, 0x40	; 64
    148a:	91 05       	cpc	r25, r1
    148c:	a1 05       	cpc	r26, r1
    148e:	b1 05       	cpc	r27, r1
    1490:	39 f4       	brne	.+14     	; 0x14a0 <__pack_f+0xee>
    1492:	27 ff       	sbrs	r18, 7
    1494:	09 c0       	rjmp	.+18     	; 0x14a8 <__pack_f+0xf6>
    1496:	20 5c       	subi	r18, 0xC0	; 192
    1498:	3f 4f       	sbci	r19, 0xFF	; 255
    149a:	4f 4f       	sbci	r20, 0xFF	; 255
    149c:	5f 4f       	sbci	r21, 0xFF	; 255
    149e:	04 c0       	rjmp	.+8      	; 0x14a8 <__pack_f+0xf6>
    14a0:	21 5c       	subi	r18, 0xC1	; 193
    14a2:	3f 4f       	sbci	r19, 0xFF	; 255
    14a4:	4f 4f       	sbci	r20, 0xFF	; 255
    14a6:	5f 4f       	sbci	r21, 0xFF	; 255
    14a8:	e0 e0       	ldi	r30, 0x00	; 0
    14aa:	f0 e0       	ldi	r31, 0x00	; 0
    14ac:	20 30       	cpi	r18, 0x00	; 0
    14ae:	a0 e0       	ldi	r26, 0x00	; 0
    14b0:	3a 07       	cpc	r19, r26
    14b2:	a0 e0       	ldi	r26, 0x00	; 0
    14b4:	4a 07       	cpc	r20, r26
    14b6:	a0 e4       	ldi	r26, 0x40	; 64
    14b8:	5a 07       	cpc	r21, r26
    14ba:	10 f0       	brcs	.+4      	; 0x14c0 <__pack_f+0x10e>
    14bc:	e1 e0       	ldi	r30, 0x01	; 1
    14be:	f0 e0       	ldi	r31, 0x00	; 0
    14c0:	79 01       	movw	r14, r18
    14c2:	8a 01       	movw	r16, r20
    14c4:	27 c0       	rjmp	.+78     	; 0x1514 <__pack_f+0x162>
    14c6:	60 38       	cpi	r22, 0x80	; 128
    14c8:	71 05       	cpc	r23, r1
    14ca:	64 f5       	brge	.+88     	; 0x1524 <__pack_f+0x172>
    14cc:	fb 01       	movw	r30, r22
    14ce:	e1 58       	subi	r30, 0x81	; 129
    14d0:	ff 4f       	sbci	r31, 0xFF	; 255
    14d2:	d8 01       	movw	r26, r16
    14d4:	c7 01       	movw	r24, r14
    14d6:	8f 77       	andi	r24, 0x7F	; 127
    14d8:	90 70       	andi	r25, 0x00	; 0
    14da:	a0 70       	andi	r26, 0x00	; 0
    14dc:	b0 70       	andi	r27, 0x00	; 0
    14de:	80 34       	cpi	r24, 0x40	; 64
    14e0:	91 05       	cpc	r25, r1
    14e2:	a1 05       	cpc	r26, r1
    14e4:	b1 05       	cpc	r27, r1
    14e6:	39 f4       	brne	.+14     	; 0x14f6 <__pack_f+0x144>
    14e8:	e7 fe       	sbrs	r14, 7
    14ea:	0d c0       	rjmp	.+26     	; 0x1506 <__pack_f+0x154>
    14ec:	80 e4       	ldi	r24, 0x40	; 64
    14ee:	90 e0       	ldi	r25, 0x00	; 0
    14f0:	a0 e0       	ldi	r26, 0x00	; 0
    14f2:	b0 e0       	ldi	r27, 0x00	; 0
    14f4:	04 c0       	rjmp	.+8      	; 0x14fe <__pack_f+0x14c>
    14f6:	8f e3       	ldi	r24, 0x3F	; 63
    14f8:	90 e0       	ldi	r25, 0x00	; 0
    14fa:	a0 e0       	ldi	r26, 0x00	; 0
    14fc:	b0 e0       	ldi	r27, 0x00	; 0
    14fe:	e8 0e       	add	r14, r24
    1500:	f9 1e       	adc	r15, r25
    1502:	0a 1f       	adc	r16, r26
    1504:	1b 1f       	adc	r17, r27
    1506:	17 ff       	sbrs	r17, 7
    1508:	05 c0       	rjmp	.+10     	; 0x1514 <__pack_f+0x162>
    150a:	16 95       	lsr	r17
    150c:	07 95       	ror	r16
    150e:	f7 94       	ror	r15
    1510:	e7 94       	ror	r14
    1512:	31 96       	adiw	r30, 0x01	; 1
    1514:	87 e0       	ldi	r24, 0x07	; 7
    1516:	16 95       	lsr	r17
    1518:	07 95       	ror	r16
    151a:	f7 94       	ror	r15
    151c:	e7 94       	ror	r14
    151e:	8a 95       	dec	r24
    1520:	d1 f7       	brne	.-12     	; 0x1516 <__pack_f+0x164>
    1522:	05 c0       	rjmp	.+10     	; 0x152e <__pack_f+0x17c>
    1524:	ee 24       	eor	r14, r14
    1526:	ff 24       	eor	r15, r15
    1528:	87 01       	movw	r16, r14
    152a:	ef ef       	ldi	r30, 0xFF	; 255
    152c:	f0 e0       	ldi	r31, 0x00	; 0
    152e:	6e 2f       	mov	r22, r30
    1530:	67 95       	ror	r22
    1532:	66 27       	eor	r22, r22
    1534:	67 95       	ror	r22
    1536:	90 2f       	mov	r25, r16
    1538:	9f 77       	andi	r25, 0x7F	; 127
    153a:	d7 94       	ror	r13
    153c:	dd 24       	eor	r13, r13
    153e:	d7 94       	ror	r13
    1540:	8e 2f       	mov	r24, r30
    1542:	86 95       	lsr	r24
    1544:	49 2f       	mov	r20, r25
    1546:	46 2b       	or	r20, r22
    1548:	58 2f       	mov	r21, r24
    154a:	5d 29       	or	r21, r13
    154c:	b7 01       	movw	r22, r14
    154e:	ca 01       	movw	r24, r20
    1550:	1f 91       	pop	r17
    1552:	0f 91       	pop	r16
    1554:	ff 90       	pop	r15
    1556:	ef 90       	pop	r14
    1558:	df 90       	pop	r13
    155a:	08 95       	ret

0000155c <__unpack_f>:
    155c:	fc 01       	movw	r30, r24
    155e:	db 01       	movw	r26, r22
    1560:	40 81       	ld	r20, Z
    1562:	51 81       	ldd	r21, Z+1	; 0x01
    1564:	22 81       	ldd	r18, Z+2	; 0x02
    1566:	62 2f       	mov	r22, r18
    1568:	6f 77       	andi	r22, 0x7F	; 127
    156a:	70 e0       	ldi	r23, 0x00	; 0
    156c:	22 1f       	adc	r18, r18
    156e:	22 27       	eor	r18, r18
    1570:	22 1f       	adc	r18, r18
    1572:	93 81       	ldd	r25, Z+3	; 0x03
    1574:	89 2f       	mov	r24, r25
    1576:	88 0f       	add	r24, r24
    1578:	82 2b       	or	r24, r18
    157a:	28 2f       	mov	r18, r24
    157c:	30 e0       	ldi	r19, 0x00	; 0
    157e:	99 1f       	adc	r25, r25
    1580:	99 27       	eor	r25, r25
    1582:	99 1f       	adc	r25, r25
    1584:	11 96       	adiw	r26, 0x01	; 1
    1586:	9c 93       	st	X, r25
    1588:	11 97       	sbiw	r26, 0x01	; 1
    158a:	21 15       	cp	r18, r1
    158c:	31 05       	cpc	r19, r1
    158e:	a9 f5       	brne	.+106    	; 0x15fa <__unpack_f+0x9e>
    1590:	41 15       	cp	r20, r1
    1592:	51 05       	cpc	r21, r1
    1594:	61 05       	cpc	r22, r1
    1596:	71 05       	cpc	r23, r1
    1598:	11 f4       	brne	.+4      	; 0x159e <__unpack_f+0x42>
    159a:	82 e0       	ldi	r24, 0x02	; 2
    159c:	37 c0       	rjmp	.+110    	; 0x160c <__unpack_f+0xb0>
    159e:	82 e8       	ldi	r24, 0x82	; 130
    15a0:	9f ef       	ldi	r25, 0xFF	; 255
    15a2:	13 96       	adiw	r26, 0x03	; 3
    15a4:	9c 93       	st	X, r25
    15a6:	8e 93       	st	-X, r24
    15a8:	12 97       	sbiw	r26, 0x02	; 2
    15aa:	9a 01       	movw	r18, r20
    15ac:	ab 01       	movw	r20, r22
    15ae:	67 e0       	ldi	r22, 0x07	; 7
    15b0:	22 0f       	add	r18, r18
    15b2:	33 1f       	adc	r19, r19
    15b4:	44 1f       	adc	r20, r20
    15b6:	55 1f       	adc	r21, r21
    15b8:	6a 95       	dec	r22
    15ba:	d1 f7       	brne	.-12     	; 0x15b0 <__unpack_f+0x54>
    15bc:	83 e0       	ldi	r24, 0x03	; 3
    15be:	8c 93       	st	X, r24
    15c0:	0d c0       	rjmp	.+26     	; 0x15dc <__unpack_f+0x80>
    15c2:	22 0f       	add	r18, r18
    15c4:	33 1f       	adc	r19, r19
    15c6:	44 1f       	adc	r20, r20
    15c8:	55 1f       	adc	r21, r21
    15ca:	12 96       	adiw	r26, 0x02	; 2
    15cc:	8d 91       	ld	r24, X+
    15ce:	9c 91       	ld	r25, X
    15d0:	13 97       	sbiw	r26, 0x03	; 3
    15d2:	01 97       	sbiw	r24, 0x01	; 1
    15d4:	13 96       	adiw	r26, 0x03	; 3
    15d6:	9c 93       	st	X, r25
    15d8:	8e 93       	st	-X, r24
    15da:	12 97       	sbiw	r26, 0x02	; 2
    15dc:	20 30       	cpi	r18, 0x00	; 0
    15de:	80 e0       	ldi	r24, 0x00	; 0
    15e0:	38 07       	cpc	r19, r24
    15e2:	80 e0       	ldi	r24, 0x00	; 0
    15e4:	48 07       	cpc	r20, r24
    15e6:	80 e4       	ldi	r24, 0x40	; 64
    15e8:	58 07       	cpc	r21, r24
    15ea:	58 f3       	brcs	.-42     	; 0x15c2 <__unpack_f+0x66>
    15ec:	14 96       	adiw	r26, 0x04	; 4
    15ee:	2d 93       	st	X+, r18
    15f0:	3d 93       	st	X+, r19
    15f2:	4d 93       	st	X+, r20
    15f4:	5c 93       	st	X, r21
    15f6:	17 97       	sbiw	r26, 0x07	; 7
    15f8:	08 95       	ret
    15fa:	2f 3f       	cpi	r18, 0xFF	; 255
    15fc:	31 05       	cpc	r19, r1
    15fe:	79 f4       	brne	.+30     	; 0x161e <__unpack_f+0xc2>
    1600:	41 15       	cp	r20, r1
    1602:	51 05       	cpc	r21, r1
    1604:	61 05       	cpc	r22, r1
    1606:	71 05       	cpc	r23, r1
    1608:	19 f4       	brne	.+6      	; 0x1610 <__unpack_f+0xb4>
    160a:	84 e0       	ldi	r24, 0x04	; 4
    160c:	8c 93       	st	X, r24
    160e:	08 95       	ret
    1610:	64 ff       	sbrs	r22, 4
    1612:	03 c0       	rjmp	.+6      	; 0x161a <__unpack_f+0xbe>
    1614:	81 e0       	ldi	r24, 0x01	; 1
    1616:	8c 93       	st	X, r24
    1618:	12 c0       	rjmp	.+36     	; 0x163e <__unpack_f+0xe2>
    161a:	1c 92       	st	X, r1
    161c:	10 c0       	rjmp	.+32     	; 0x163e <__unpack_f+0xe2>
    161e:	2f 57       	subi	r18, 0x7F	; 127
    1620:	30 40       	sbci	r19, 0x00	; 0
    1622:	13 96       	adiw	r26, 0x03	; 3
    1624:	3c 93       	st	X, r19
    1626:	2e 93       	st	-X, r18
    1628:	12 97       	sbiw	r26, 0x02	; 2
    162a:	83 e0       	ldi	r24, 0x03	; 3
    162c:	8c 93       	st	X, r24
    162e:	87 e0       	ldi	r24, 0x07	; 7
    1630:	44 0f       	add	r20, r20
    1632:	55 1f       	adc	r21, r21
    1634:	66 1f       	adc	r22, r22
    1636:	77 1f       	adc	r23, r23
    1638:	8a 95       	dec	r24
    163a:	d1 f7       	brne	.-12     	; 0x1630 <__unpack_f+0xd4>
    163c:	70 64       	ori	r23, 0x40	; 64
    163e:	14 96       	adiw	r26, 0x04	; 4
    1640:	4d 93       	st	X+, r20
    1642:	5d 93       	st	X+, r21
    1644:	6d 93       	st	X+, r22
    1646:	7c 93       	st	X, r23
    1648:	17 97       	sbiw	r26, 0x07	; 7
    164a:	08 95       	ret

0000164c <__fpcmp_parts_f>:
    164c:	1f 93       	push	r17
    164e:	dc 01       	movw	r26, r24
    1650:	fb 01       	movw	r30, r22
    1652:	9c 91       	ld	r25, X
    1654:	92 30       	cpi	r25, 0x02	; 2
    1656:	08 f4       	brcc	.+2      	; 0x165a <__fpcmp_parts_f+0xe>
    1658:	47 c0       	rjmp	.+142    	; 0x16e8 <__fpcmp_parts_f+0x9c>
    165a:	80 81       	ld	r24, Z
    165c:	82 30       	cpi	r24, 0x02	; 2
    165e:	08 f4       	brcc	.+2      	; 0x1662 <__fpcmp_parts_f+0x16>
    1660:	43 c0       	rjmp	.+134    	; 0x16e8 <__fpcmp_parts_f+0x9c>
    1662:	94 30       	cpi	r25, 0x04	; 4
    1664:	51 f4       	brne	.+20     	; 0x167a <__fpcmp_parts_f+0x2e>
    1666:	11 96       	adiw	r26, 0x01	; 1
    1668:	1c 91       	ld	r17, X
    166a:	84 30       	cpi	r24, 0x04	; 4
    166c:	99 f5       	brne	.+102    	; 0x16d4 <__fpcmp_parts_f+0x88>
    166e:	81 81       	ldd	r24, Z+1	; 0x01
    1670:	68 2f       	mov	r22, r24
    1672:	70 e0       	ldi	r23, 0x00	; 0
    1674:	61 1b       	sub	r22, r17
    1676:	71 09       	sbc	r23, r1
    1678:	3f c0       	rjmp	.+126    	; 0x16f8 <__fpcmp_parts_f+0xac>
    167a:	84 30       	cpi	r24, 0x04	; 4
    167c:	21 f0       	breq	.+8      	; 0x1686 <__fpcmp_parts_f+0x3a>
    167e:	92 30       	cpi	r25, 0x02	; 2
    1680:	31 f4       	brne	.+12     	; 0x168e <__fpcmp_parts_f+0x42>
    1682:	82 30       	cpi	r24, 0x02	; 2
    1684:	b9 f1       	breq	.+110    	; 0x16f4 <__fpcmp_parts_f+0xa8>
    1686:	81 81       	ldd	r24, Z+1	; 0x01
    1688:	88 23       	and	r24, r24
    168a:	89 f1       	breq	.+98     	; 0x16ee <__fpcmp_parts_f+0xa2>
    168c:	2d c0       	rjmp	.+90     	; 0x16e8 <__fpcmp_parts_f+0x9c>
    168e:	11 96       	adiw	r26, 0x01	; 1
    1690:	1c 91       	ld	r17, X
    1692:	11 97       	sbiw	r26, 0x01	; 1
    1694:	82 30       	cpi	r24, 0x02	; 2
    1696:	f1 f0       	breq	.+60     	; 0x16d4 <__fpcmp_parts_f+0x88>
    1698:	81 81       	ldd	r24, Z+1	; 0x01
    169a:	18 17       	cp	r17, r24
    169c:	d9 f4       	brne	.+54     	; 0x16d4 <__fpcmp_parts_f+0x88>
    169e:	12 96       	adiw	r26, 0x02	; 2
    16a0:	2d 91       	ld	r18, X+
    16a2:	3c 91       	ld	r19, X
    16a4:	13 97       	sbiw	r26, 0x03	; 3
    16a6:	82 81       	ldd	r24, Z+2	; 0x02
    16a8:	93 81       	ldd	r25, Z+3	; 0x03
    16aa:	82 17       	cp	r24, r18
    16ac:	93 07       	cpc	r25, r19
    16ae:	94 f0       	brlt	.+36     	; 0x16d4 <__fpcmp_parts_f+0x88>
    16b0:	28 17       	cp	r18, r24
    16b2:	39 07       	cpc	r19, r25
    16b4:	bc f0       	brlt	.+46     	; 0x16e4 <__fpcmp_parts_f+0x98>
    16b6:	14 96       	adiw	r26, 0x04	; 4
    16b8:	8d 91       	ld	r24, X+
    16ba:	9d 91       	ld	r25, X+
    16bc:	0d 90       	ld	r0, X+
    16be:	bc 91       	ld	r27, X
    16c0:	a0 2d       	mov	r26, r0
    16c2:	24 81       	ldd	r18, Z+4	; 0x04
    16c4:	35 81       	ldd	r19, Z+5	; 0x05
    16c6:	46 81       	ldd	r20, Z+6	; 0x06
    16c8:	57 81       	ldd	r21, Z+7	; 0x07
    16ca:	28 17       	cp	r18, r24
    16cc:	39 07       	cpc	r19, r25
    16ce:	4a 07       	cpc	r20, r26
    16d0:	5b 07       	cpc	r21, r27
    16d2:	18 f4       	brcc	.+6      	; 0x16da <__fpcmp_parts_f+0x8e>
    16d4:	11 23       	and	r17, r17
    16d6:	41 f0       	breq	.+16     	; 0x16e8 <__fpcmp_parts_f+0x9c>
    16d8:	0a c0       	rjmp	.+20     	; 0x16ee <__fpcmp_parts_f+0xa2>
    16da:	82 17       	cp	r24, r18
    16dc:	93 07       	cpc	r25, r19
    16de:	a4 07       	cpc	r26, r20
    16e0:	b5 07       	cpc	r27, r21
    16e2:	40 f4       	brcc	.+16     	; 0x16f4 <__fpcmp_parts_f+0xa8>
    16e4:	11 23       	and	r17, r17
    16e6:	19 f0       	breq	.+6      	; 0x16ee <__fpcmp_parts_f+0xa2>
    16e8:	61 e0       	ldi	r22, 0x01	; 1
    16ea:	70 e0       	ldi	r23, 0x00	; 0
    16ec:	05 c0       	rjmp	.+10     	; 0x16f8 <__fpcmp_parts_f+0xac>
    16ee:	6f ef       	ldi	r22, 0xFF	; 255
    16f0:	7f ef       	ldi	r23, 0xFF	; 255
    16f2:	02 c0       	rjmp	.+4      	; 0x16f8 <__fpcmp_parts_f+0xac>
    16f4:	60 e0       	ldi	r22, 0x00	; 0
    16f6:	70 e0       	ldi	r23, 0x00	; 0
    16f8:	cb 01       	movw	r24, r22
    16fa:	1f 91       	pop	r17
    16fc:	08 95       	ret

000016fe <__eerd_word>:
    16fe:	df 92       	push	r13
    1700:	ef 92       	push	r14
    1702:	ff 92       	push	r15
    1704:	0f 93       	push	r16
    1706:	1f 93       	push	r17
    1708:	7b 01       	movw	r14, r22
    170a:	8c 01       	movw	r16, r24
    170c:	fb 01       	movw	r30, r22
    170e:	09 95       	icall
    1710:	d8 2e       	mov	r13, r24
    1712:	c8 01       	movw	r24, r16
    1714:	01 96       	adiw	r24, 0x01	; 1
    1716:	f7 01       	movw	r30, r14
    1718:	09 95       	icall
    171a:	98 2f       	mov	r25, r24
    171c:	8d 2d       	mov	r24, r13
    171e:	1f 91       	pop	r17
    1720:	0f 91       	pop	r16
    1722:	ff 90       	pop	r15
    1724:	ef 90       	pop	r14
    1726:	df 90       	pop	r13
    1728:	08 95       	ret

0000172a <__eewr_word>:
    172a:	df 92       	push	r13
    172c:	ef 92       	push	r14
    172e:	ff 92       	push	r15
    1730:	0f 93       	push	r16
    1732:	1f 93       	push	r17
    1734:	d7 2e       	mov	r13, r23
    1736:	7a 01       	movw	r14, r20
    1738:	8c 01       	movw	r16, r24
    173a:	fa 01       	movw	r30, r20
    173c:	09 95       	icall
    173e:	6d 2d       	mov	r22, r13
    1740:	c8 01       	movw	r24, r16
    1742:	01 96       	adiw	r24, 0x01	; 1
    1744:	f7 01       	movw	r30, r14
    1746:	09 95       	icall
    1748:	1f 91       	pop	r17
    174a:	0f 91       	pop	r16
    174c:	ff 90       	pop	r15
    174e:	ef 90       	pop	r14
    1750:	df 90       	pop	r13
    1752:	08 95       	ret

00001754 <__udivmodhi4>:
    1754:	aa 1b       	sub	r26, r26
    1756:	bb 1b       	sub	r27, r27
    1758:	51 e1       	ldi	r21, 0x11	; 17
    175a:	07 c0       	rjmp	.+14     	; 0x176a <__udivmodhi4_ep>

0000175c <__udivmodhi4_loop>:
    175c:	aa 1f       	adc	r26, r26
    175e:	bb 1f       	adc	r27, r27
    1760:	a6 17       	cp	r26, r22
    1762:	b7 07       	cpc	r27, r23
    1764:	10 f0       	brcs	.+4      	; 0x176a <__udivmodhi4_ep>
    1766:	a6 1b       	sub	r26, r22
    1768:	b7 0b       	sbc	r27, r23

0000176a <__udivmodhi4_ep>:
    176a:	88 1f       	adc	r24, r24
    176c:	99 1f       	adc	r25, r25
    176e:	5a 95       	dec	r21
    1770:	a9 f7       	brne	.-22     	; 0x175c <__udivmodhi4_loop>
    1772:	80 95       	com	r24
    1774:	90 95       	com	r25
    1776:	bc 01       	movw	r22, r24
    1778:	cd 01       	movw	r24, r26
    177a:	08 95       	ret

0000177c <__prologue_saves__>:
    177c:	2f 92       	push	r2
    177e:	3f 92       	push	r3
    1780:	4f 92       	push	r4
    1782:	5f 92       	push	r5
    1784:	6f 92       	push	r6
    1786:	7f 92       	push	r7
    1788:	8f 92       	push	r8
    178a:	9f 92       	push	r9
    178c:	af 92       	push	r10
    178e:	bf 92       	push	r11
    1790:	cf 92       	push	r12
    1792:	df 92       	push	r13
    1794:	ef 92       	push	r14
    1796:	ff 92       	push	r15
    1798:	0f 93       	push	r16
    179a:	1f 93       	push	r17
    179c:	cf 93       	push	r28
    179e:	df 93       	push	r29
    17a0:	cd b7       	in	r28, 0x3d	; 61
    17a2:	de b7       	in	r29, 0x3e	; 62
    17a4:	ca 1b       	sub	r28, r26
    17a6:	db 0b       	sbc	r29, r27
    17a8:	0f b6       	in	r0, 0x3f	; 63
    17aa:	f8 94       	cli
    17ac:	de bf       	out	0x3e, r29	; 62
    17ae:	0f be       	out	0x3f, r0	; 63
    17b0:	cd bf       	out	0x3d, r28	; 61
    17b2:	09 94       	ijmp

000017b4 <__epilogue_restores__>:
    17b4:	2a 88       	ldd	r2, Y+18	; 0x12
    17b6:	39 88       	ldd	r3, Y+17	; 0x11
    17b8:	48 88       	ldd	r4, Y+16	; 0x10
    17ba:	5f 84       	ldd	r5, Y+15	; 0x0f
    17bc:	6e 84       	ldd	r6, Y+14	; 0x0e
    17be:	7d 84       	ldd	r7, Y+13	; 0x0d
    17c0:	8c 84       	ldd	r8, Y+12	; 0x0c
    17c2:	9b 84       	ldd	r9, Y+11	; 0x0b
    17c4:	aa 84       	ldd	r10, Y+10	; 0x0a
    17c6:	b9 84       	ldd	r11, Y+9	; 0x09
    17c8:	c8 84       	ldd	r12, Y+8	; 0x08
    17ca:	df 80       	ldd	r13, Y+7	; 0x07
    17cc:	ee 80       	ldd	r14, Y+6	; 0x06
    17ce:	fd 80       	ldd	r15, Y+5	; 0x05
    17d0:	0c 81       	ldd	r16, Y+4	; 0x04
    17d2:	1b 81       	ldd	r17, Y+3	; 0x03
    17d4:	aa 81       	ldd	r26, Y+2	; 0x02
    17d6:	b9 81       	ldd	r27, Y+1	; 0x01
    17d8:	ce 0f       	add	r28, r30
    17da:	d1 1d       	adc	r29, r1
    17dc:	0f b6       	in	r0, 0x3f	; 63
    17de:	f8 94       	cli
    17e0:	de bf       	out	0x3e, r29	; 62
    17e2:	0f be       	out	0x3f, r0	; 63
    17e4:	cd bf       	out	0x3d, r28	; 61
    17e6:	ed 01       	movw	r28, r26
    17e8:	08 95       	ret

000017ea <_exit>:
    17ea:	f8 94       	cli

000017ec <__stop_program>:
    17ec:	ff cf       	rjmp	.-2      	; 0x17ec <__stop_program>
