INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Master/DCD/MagLev/lab4_MagLev_Aitor_post_implementacionzip/lab4_MagLev_copia2.gen/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Master/DCD/MagLev/lab4_MagLev_Aitor_post_implementacionzip/lab4_MagLev_copia2.gen/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chris/Master/DCD/MagLev/lab4_MagLev_Aitor_post_implementacionzip/lab4_MagLev_copia2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chris/Master/DCD/MagLev/lab4_MagLev_Aitor_post_implementacionzip/lab4_MagLev_copia2.srcs/sources_1/new/Bloq_Register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bloq_Register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chris/Master/DCD/MagLev/lab4_MagLev_Aitor_post_implementacionzip/lab4_MagLev_copia2.srcs/sources_1/new/Top_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Top_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chris/Master/DCD/MagLev/lab4_MagLev_Aitor_post_implementacionzip/lab4_MagLev_copia2.srcs/sources_1/new/controller_delta_adc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controller_delta_adc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/chris/Master/DCD/MagLev/lab4_MagLev_Aitor_post_implementacionzip/lab4_MagLev_copia2.srcs/sim_1/new/tb_top_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_controller'
