Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,20
design__inferred_latch__count,0
design__instance__count,1006
design__instance__area,13544.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00008100239210762084
power__switching__total,0.00002173224675061647
power__leakage__total,0.0000010423217418065178
power__total,0.00010377696162322536
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25081737396942155
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25081737396942155
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.08923845248672756
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.261041529114656
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.089238
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.066223
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25075867092533427
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25075867092533427
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5550131067382879
timing__setup__ws__corner:nom_slow_1p08V_125C,4.5692384502662815
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.555013
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.116432
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.250790867393959
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.250790867393959
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2628484171383357
timing__setup__ws__corner:nom_typ_1p20V_25C,5.014606649636585
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.262848
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.726900
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25075867092533427
clock__skew__worst_setup,0.25075867092533427
timing__hold__ws,0.08923845248672756
timing__setup__ws,4.5692384502662815
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.089238
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.116432
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1006
design__instance__area__stdcell,13544.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.467996
design__instance__utilization__stdcell,0.467996
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,154
design__instance__area__class:inverter,845.51
design__instance__count__class:sequential_cell,69
design__instance__area__class:sequential_cell,4234.81
design__instance__count__class:multi_input_combinational_cell,685
design__instance__area__class:multi_input_combinational_cell,7331.99
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,81
design__instance__area__class:timing_repair_buffer,988.848
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,15294.9
design__violations,0
design__instance__count__class:clock_buffer,16
design__instance__area__class:clock_buffer,137.894
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,22
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1089
route__net__special,2
route__drc_errors__iter:0,288
route__wirelength__iter:0,17075
route__drc_errors__iter:1,99
route__wirelength__iter:1,16937
route__drc_errors__iter:2,104
route__wirelength__iter:2,16980
route__drc_errors__iter:3,36
route__wirelength__iter:3,16888
route__drc_errors__iter:4,0
route__wirelength__iter:4,16869
route__drc_errors,0
route__wirelength,16869
route__vias,4705
route__vias__singlecut,4705
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,182.67
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,968
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,968
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,968
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,968
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000669956
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000516899
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000104096
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000516899
design_powergrid__voltage__worst,0.00000516899
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000669956
design_powergrid__drop__worst__net:VPWR,0.00000669956
design_powergrid__voltage__worst__net:VGND,0.00000516899
design_powergrid__drop__worst__net:VGND,0.00000516899
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000128000000000000002678087786256444502441809163428843021392822265625
ir__drop__worst,0.000006700000000000000226207941267375645111314952373504638671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
