<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='577' type='void llvm::CodeGenRegBank::inferCommonSubClass(llvm::CodeGenRegisterClass * RC)'/>
<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2119' ll='2150' type='void llvm::CodeGenRegBank::inferCommonSubClass(llvm::CodeGenRegisterClass * RC)'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2294' u='c' c='_ZN4llvm14CodeGenRegBank30computeInferredRegisterClassesEv'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2113'>//
// Synthesize missing register class intersections.
//
// Make sure that sub-classes of RC exists such that getCommonSubClass(RC, X)
// returns a maximal register class for all X.
//</doc>
