<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T20:44:30.218-0700"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:56:29.399-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_BREADY' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:50.499-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:49.627-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:49.610-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:49.591-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:49.567-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:49.547-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:49.511-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:49.496-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:49.480-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:49.464-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:49.441-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:49.425-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5/m_axi_gmem_out_AWVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:49.409-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:47.875-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:47.851-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:47.833-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:47.815-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:47.797-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:47.779-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:47.758-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:47.724-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:47.709-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:47.686-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:47.668-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3/m_axi_gmem_in_ARVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:47.653-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:23.916-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:18.839-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:18.807-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:18.776-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:13.940-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:13.894-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5' (loop 'VITIS_LOOP_50_4_VITIS_LOOP_51_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81) and bus write operation ('gmem_out_addr_write_ln81', lane_seg_hls/lane_seg_support.cpp:81) on port 'gmem_out' (lane_seg_hls/lane_seg_support.cpp:81).&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-19T13:55:13.877-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
