<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Laser Range Finder: Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_ll_dma.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Laser Range Finder<span id="projectnumber">&#160;v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bb6a392354d207333b00bd1cb9328973.html">STM32F1xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_1a1855b043853774b7feae02fcb02080.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f1xx_ll_dma.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__ll__dma_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef __STM32F1xx_LL_DMA_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define __STM32F1xx_LL_DMA_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f1xx_8h.html">stm32f1xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (DMA1) || defined (DMA2)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/* Array used to get the DMA channel register offset versus channel index LL_DMA_CHANNEL_x */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CHANNEL_OFFSET_TAB[] =</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>{</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(DMA1_Channel1_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(DMA1_Channel2_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(DMA1_Channel3_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(DMA1_Channel4_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(DMA1_Channel5_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(DMA1_Channel6_BASE - DMA1_BASE),</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  (<a class="code hl_typedef" href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>)(DMA1_Channel7_BASE - DMA1_BASE)</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>};</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>{</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PeriphOrM2MSrcAddress;  </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryOrM2MDstAddress;  </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Direction;              </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Mode;                   </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PeriphOrM2MSrcIncMode;  </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryOrM2MDstIncMode;  </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PeriphOrM2MSrcDataSize; </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryOrM2MDstDataSize; </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NbData;                 </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Priority;               </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>} LL_DMA_InitTypeDef;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF1                 DMA_IFCR_CGIF1        </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF1                DMA_IFCR_CTCIF1       </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF1                DMA_IFCR_CHTIF1       </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF1                DMA_IFCR_CTEIF1       </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF2                 DMA_IFCR_CGIF2        </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF2                DMA_IFCR_CTCIF2       </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF2                DMA_IFCR_CHTIF2       </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF2                DMA_IFCR_CTEIF2       </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF3                 DMA_IFCR_CGIF3        </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF3                DMA_IFCR_CTCIF3       </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF3                DMA_IFCR_CHTIF3       </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF3                DMA_IFCR_CTEIF3       </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF4                 DMA_IFCR_CGIF4        </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF4                DMA_IFCR_CTCIF4       </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF4                DMA_IFCR_CHTIF4       </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF4                DMA_IFCR_CTEIF4       </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF5                 DMA_IFCR_CGIF5        </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF5                DMA_IFCR_CTCIF5       </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF5                DMA_IFCR_CHTIF5       </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF5                DMA_IFCR_CTEIF5       </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF6                 DMA_IFCR_CGIF6        </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF6                DMA_IFCR_CTCIF6       </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF6                DMA_IFCR_CHTIF6       </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF6                DMA_IFCR_CTEIF6       </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define LL_DMA_IFCR_CGIF7                 DMA_IFCR_CGIF7        </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define LL_DMA_IFCR_CTCIF7                DMA_IFCR_CTCIF7       </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define LL_DMA_IFCR_CHTIF7                DMA_IFCR_CHTIF7       </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define LL_DMA_IFCR_CTEIF7                DMA_IFCR_CTEIF7       </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define LL_DMA_ISR_GIF1                   DMA_ISR_GIF1          </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define LL_DMA_ISR_TCIF1                  DMA_ISR_TCIF1         </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define LL_DMA_ISR_HTIF1                  DMA_ISR_HTIF1         </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define LL_DMA_ISR_TEIF1                  DMA_ISR_TEIF1         </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define LL_DMA_ISR_GIF2                   DMA_ISR_GIF2          </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define LL_DMA_ISR_TCIF2                  DMA_ISR_TCIF2         </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define LL_DMA_ISR_HTIF2                  DMA_ISR_HTIF2         </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define LL_DMA_ISR_TEIF2                  DMA_ISR_TEIF2         </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define LL_DMA_ISR_GIF3                   DMA_ISR_GIF3          </span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define LL_DMA_ISR_TCIF3                  DMA_ISR_TCIF3         </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define LL_DMA_ISR_HTIF3                  DMA_ISR_HTIF3         </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#define LL_DMA_ISR_TEIF3                  DMA_ISR_TEIF3         </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define LL_DMA_ISR_GIF4                   DMA_ISR_GIF4          </span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define LL_DMA_ISR_TCIF4                  DMA_ISR_TCIF4         </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define LL_DMA_ISR_HTIF4                  DMA_ISR_HTIF4         </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define LL_DMA_ISR_TEIF4                  DMA_ISR_TEIF4         </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define LL_DMA_ISR_GIF5                   DMA_ISR_GIF5          </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define LL_DMA_ISR_TCIF5                  DMA_ISR_TCIF5         </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define LL_DMA_ISR_HTIF5                  DMA_ISR_HTIF5         </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define LL_DMA_ISR_TEIF5                  DMA_ISR_TEIF5         </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define LL_DMA_ISR_GIF6                   DMA_ISR_GIF6          </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define LL_DMA_ISR_TCIF6                  DMA_ISR_TCIF6         </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define LL_DMA_ISR_HTIF6                  DMA_ISR_HTIF6         </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define LL_DMA_ISR_TEIF6                  DMA_ISR_TEIF6         </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define LL_DMA_ISR_GIF7                   DMA_ISR_GIF7          </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define LL_DMA_ISR_TCIF7                  DMA_ISR_TCIF7         </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define LL_DMA_ISR_HTIF7                  DMA_ISR_HTIF7         </span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define LL_DMA_ISR_TEIF7                  DMA_ISR_TEIF7         </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define LL_DMA_CCR_TCIE                   DMA_CCR_TCIE          </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define LL_DMA_CCR_HTIE                   DMA_CCR_HTIE          </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define LL_DMA_CCR_TEIE                   DMA_CCR_TEIE          </span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define LL_DMA_CHANNEL_1                  0x00000001U </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define LL_DMA_CHANNEL_2                  0x00000002U </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define LL_DMA_CHANNEL_3                  0x00000003U </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define LL_DMA_CHANNEL_4                  0x00000004U </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define LL_DMA_CHANNEL_5                  0x00000005U </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define LL_DMA_CHANNEL_6                  0x00000006U </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define LL_DMA_CHANNEL_7                  0x00000007U </span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define LL_DMA_CHANNEL_ALL                0xFFFF0000U </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U             </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR             </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM         </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define LL_DMA_MODE_NORMAL                0x00000000U             </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define LL_DMA_MODE_CIRCULAR              DMA_CCR_CIRC            </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define LL_DMA_PERIPH_INCREMENT           DMA_CCR_PINC            </span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U             </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define LL_DMA_MEMORY_INCREMENT           DMA_CCR_MINC            </span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U             </span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_BYTE            0x00000000U             </span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_HALFWORD        DMA_CCR_PSIZE_0         </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define LL_DMA_PDATAALIGN_WORD            DMA_CCR_PSIZE_1         </span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_BYTE            0x00000000U             </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_HALFWORD        DMA_CCR_MSIZE_0         </span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#define LL_DMA_MDATAALIGN_WORD            DMA_CCR_MSIZE_1         </span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#define LL_DMA_PRIORITY_LOW               0x00000000U             </span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">#define LL_DMA_PRIORITY_MEDIUM            DMA_CCR_PL_0            </span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#define LL_DMA_PRIORITY_HIGH              DMA_CCR_PL_1            </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define LL_DMA_PRIORITY_VERYHIGH          DMA_CCR_PL              </span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="preprocessor">#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__-&gt;__REG__)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#if defined(DMA2)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) &gt; ((uint32_t)DMA1_Channel7)) ?  DMA2 : DMA1)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__)  (DMA1)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#if defined (DMA2)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor"> LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__)   \</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor"> ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor"> LL_DMA_CHANNEL_7)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#if defined (DMA2)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor"> DMA1_Channel7)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__)   \</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor"> (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) &amp;&amp; ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor"> DMA1_Channel7)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableChannel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>{</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>);</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>}</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableChannel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>{</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>);</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>}</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsEnabledChannel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>{</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>));</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>}</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ConfigTransfer(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Configuration)</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>{</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>,</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>             Configuration);</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>}</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetDataTransferDirection(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Direction)</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>{</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>, Direction);</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>}</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetDataTransferDirection(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>{</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>));</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>}</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Mode)</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>{</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>,</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>             Mode);</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>}</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>{</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>));</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>}</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span> </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PeriphOrM2MSrcIncMode)</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>{</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>,</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>             PeriphOrM2MSrcIncMode);</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>}</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetPeriphIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>{</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>));</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>}</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span> </div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemoryIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryOrM2MDstIncMode)</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>{</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>,</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>             MemoryOrM2MDstIncMode);</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>}</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span> </div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetMemoryIncMode(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>{</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>));</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>}</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphSize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PeriphOrM2MSrcDataSize)</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>{</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>,</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>             PeriphOrM2MSrcDataSize);</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>}</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span> </div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetPeriphSize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>{</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>));</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>}</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span> </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemorySize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryOrM2MDstDataSize)</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>{</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>,</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>             MemoryOrM2MDstDataSize);</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>}</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetMemorySize(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>{</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>));</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>}</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span> </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetChannelPriorityLevel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Priority)</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>{</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>,</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>             Priority);</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>}</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span> </div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetChannelPriorityLevel(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>{</div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>));</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>}</div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetDataLength(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> NbData)</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>{</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>  MODIFY_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CNDTR,</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>             <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>, NbData);</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>}</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetDataLength(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>{</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CNDTR,</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>));</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>}</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span> </div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ConfigAddresses(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> SrcAddress,</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>                                            <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> DstAddress, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Direction)</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>{</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>  <span class="comment">/* Direction Memory to Periph */</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>  <span class="keywordflow">if</span> (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  {</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>    WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, SrcAddress);</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>    WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, DstAddress);</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>  }</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>  <span class="comment">/* Direction Periph to Memory and Memory to Memory */</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>  {</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>    WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, SrcAddress);</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>    WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, DstAddress);</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>  }</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>}</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span> </div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetMemoryAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryAddress)</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>{</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>  WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, MemoryAddress);</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>}</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetPeriphAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> PeriphAddress)</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>{</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, PeriphAddress);</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>}</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span> </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetMemoryAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>{</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR));</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>}</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span> </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetPeriphAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>{</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR));</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>}</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetM2MSrcAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryAddress)</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>{</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>  WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR, MemoryAddress);</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>}</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span> </div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_SetM2MDstAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> MemoryAddress)</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>{</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>  WRITE_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR, MemoryAddress);</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>}</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span> </div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetM2MSrcAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>{</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CPAR));</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>}</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span> </div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_GetM2MDstAddress(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>{</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>  <span class="keywordflow">return</span> (READ_REG(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CMAR));</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>}</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span> </div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_GI1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>{</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>));</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>}</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span> </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_GI2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>{</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>));</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>}</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_GI3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>{</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>));</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>}</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span> </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_GI4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>{</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>));</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>}</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span> </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_GI5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>{</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>));</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>}</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span> </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_GI6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>{</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>));</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>}</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span> </div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_GI7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>{</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>));</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>}</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span> </div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TC1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>{</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>));</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>}</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span> </div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TC2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>{</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>));</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>}</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span> </div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TC3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>{</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>));</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>}</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span> </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TC4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>{</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>));</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>}</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span> </div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TC5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>{</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>));</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>}</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span> </div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TC6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>{</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>));</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>}</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span> </div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TC7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>{</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>));</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>}</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span> </div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_HT1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>{</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>));</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>}</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_HT2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>{</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>));</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>}</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span> </div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_HT3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>{</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>));</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>}</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span> </div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_HT4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>{</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>));</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>}</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span> </div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_HT5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>{</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>));</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>}</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span> </div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_HT6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>{</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>));</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>}</div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_HT7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>{</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>));</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>}</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span> </div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TE1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>{</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>));</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>}</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span> </div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TE2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>{</div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>));</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>}</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span> </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TE3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>{</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>));</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>}</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span> </div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TE4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>{</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>));</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>}</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span> </div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TE5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>{</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>));</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>}</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span> </div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TE6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>{</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>));</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>}</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span> </div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsActiveFlag_TE7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>{</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>  <span class="keywordflow">return</span> (READ_BIT(DMAx-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>));</div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>}</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span> </div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>{</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>);</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>}</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span> </div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>{</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>);</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>}</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span> </div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>{</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>);</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>}</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span> </div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>{</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>);</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>}</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span> </div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>{</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>);</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>}</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span> </div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>{</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>);</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>}</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span> </div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_GI7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>{</div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>);</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>}</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span> </div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>{</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>);</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>}</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span> </div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>{</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>);</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>}</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span> </div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span>{</div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>);</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>}</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span> </div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>{</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>);</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>}</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span> </div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>{</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>);</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>}</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span> </div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>{</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>);</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>}</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span> </div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TC7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>{</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>);</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>}</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span> </div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>{</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>);</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>}</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span> </div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>{</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>);</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>}</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span> </div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>{</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>);</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>}</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span> </div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>{</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>);</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span>}</div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span> </div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>{</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>);</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>}</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span> </div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>{</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>);</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>}</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span> </div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_HT7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>{</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>);</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>}</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span> </div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE1(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>{</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>);</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>}</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span> </div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE2(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>{</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>);</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>}</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span> </div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE3(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>{</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>);</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>}</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span> </div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE4(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>{</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>);</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>}</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span> </div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE5(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>{</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>);</div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>}</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span> </div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE6(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>{</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>);</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>}</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span> </div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_ClearFlag_TE7(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx)</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>{</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>  WRITE_REG(DMAx-&gt;IFCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>);</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>}</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span> </div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>{</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>);</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>}</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span> </div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>{</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>);</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>}</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span> </div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_EnableIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>{</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>  SET_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>);</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>}</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span> </div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>{</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>);</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>}</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span> </div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>{</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>);</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>}</div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span> </div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_DMA_DisableIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>{</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>  CLEAR_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>);</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>}</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span> </div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsEnabledIT_TC(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>{</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>));</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>}</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span> </div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsEnabledIT_HT(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>{</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>));</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>}</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span> </div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>__STATIC_INLINE <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_IsEnabledIT_TE(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel)</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>{</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>  <span class="keywordflow">return</span> (READ_BIT(((<a class="code hl_struct" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)((<a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))-&gt;CCR,</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>                   <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>) == (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>));</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>}</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span> </div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_Init(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel, LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span><a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> LL_DMA_DeInit(<a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *DMAx, <a class="code hl_typedef" href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> Channel);</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="keywordtype">void</span> LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct);</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span> </div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span> </div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="preprocessor">#endif </span><span class="comment">/* DMA1 || DMA2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span> </div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>}</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span> </div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_LL_DMA_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span> </div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga028cb96357bd24868a74ee1134a35b7e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a></div><div class="ttdeci">#define DMA_CCR_PINC</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3235</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0d98e88c334091e20e931372646a6b0d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a></div><div class="ttdeci">#define DMA_IFCR_CGIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3155</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f0fae31377ab1d33e36cead97b1811b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a></div><div class="ttdeci">#define DMA_CCR_HTIE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3223</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga12fcc1471918f3e7b293b2d825177253"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a></div><div class="ttdeci">#define DMA_ISR_TEIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3090</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1a1522414af27c7fff2cc27edac1d680"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a></div><div class="ttdeci">#define DMA_ISR_TCIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3048</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1a8d824b9bff520523fccfbe57b07516"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a></div><div class="ttdeci">#define DMA_CCR_PSIZE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3242</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e523c5cbf5594ffe8540c317bce6933"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3200</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga26bfd55e965445ae253a5c5fa8f1769a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a></div><div class="ttdeci">#define DMA_ISR_TEIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3054</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga28664595df654d9d8052fb6f9cc48495"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a></div><div class="ttdeci">#define DMA_ISR_TCIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3072</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2d76395cf6c6ef50e05c96d7ae723058"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a></div><div class="ttdeci">#define DMA_ISR_TCIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3108</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2dea86ca2ec8aa945b840f2c1866e1f6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3161</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3475228c998897d0f408a4c5da066186"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a></div><div class="ttdeci">#define DMA_ISR_GIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3045</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga34b431fd4e034f8333e44594712f75eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3170</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3c23c727a4dbbc45a356c8418299275d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3185</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3d1f2b8c82b1e20b4311af8ca9576736"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a></div><div class="ttdeci">#define DMA_ISR_HTIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3099</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3dd2204c9046500140e3c720fb5a415f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a></div><div class="ttdeci">#define DMA_CCR_TEIE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3226</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e769c78024a22b4d1f528ce03ccc760"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3149</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4076bf1ed67fb39d4a0175e5943d5f2d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3212</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga41b6d9787aeff76a51581d9488b4604f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a></div><div class="ttdeci">#define DMA_ISR_HTIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3111</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga42f9b12c4c80cbb7cd0f94f139c73de3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a></div><div class="ttdeci">#define DMA_ISR_TEIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3102</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga445471396e741418bcd6f63404f4052c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a></div><div class="ttdeci">#define DMA_CCR_CIRC</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3232</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga44fa823dbb15b829621961efc60d6a95"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a></div><div class="ttdeci">#define DMA_ISR_GIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3057</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4528af54928542c09502c01827418732"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a></div><div class="ttdeci">#define DMA_ISR_TCIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3120</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga492495253fe3f05ea83dd3c3dbb5dddf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a></div><div class="ttdeci">#define DMA_CCR_MSIZE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3248</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4abb0afb7dbe362c150bf80c4c751a67"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3152</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga53bb9a00737c52faffaaa91ff08b34a1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a></div><div class="ttdeci">#define DMA_ISR_HTIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3075</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga59bad79f1ae37b69b048834808e8d067"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3164</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5bcd07efcadd5fef598edec1cca70e38"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a></div><div class="ttdeci">#define DMA_ISR_TEIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3066</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c87a41026384e25fe2312d03af76215"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a></div><div class="ttdeci">#define DMA_CCR_MEM2MEM</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3260</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5ea57d09f13edbd6ad8afe9465e0fa70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a></div><div class="ttdeci">#define DMA_ISR_TCIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3096</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5f83359698adf05854b55705f78d8a5c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a></div><div class="ttdeci">#define DMA_ISR_HTIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3051</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga60085fa798cf77f80365839e7d88c8f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3134</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga631741eb4843eda3578808a3d8b527b2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a></div><div class="ttdeci">#define DMA_ISR_TCIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3060</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga66e9aa2475130fbf63db304ceea019eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3137</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga684cf326c770f1ab21c604a5f62907ad"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a></div><div class="ttdeci">#define DMA_ISR_HTIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3087</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ec6326d337a773b4ced9d8a680c05a9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3188</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6fdda8f7f2507c1d3988c7310a35d46c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3176</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga73d22139e4567c89e2afcb4aef71104c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a></div><div class="ttdeci">#define DMA_IFCR_CGIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3167</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga75ad797334d9fb70750ace14b16e0122"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a></div><div class="ttdeci">#define DMA_IFCR_CGIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3131</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga769016c2b0bf22ff3ad6967b3dc0e2bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a></div><div class="ttdeci">#define DMA_ISR_HTIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3123</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7fc61098c5cf9a7d53ddcb155e34c984"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a></div><div class="ttdeci">#define DMA_IFCR_CGIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3191</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga83d4d9cba635d1e33e3477b773379cfd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a></div><div class="ttdeci">#define DMA_ISR_GIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3093</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8505b947a04834750e164dc320dfae09"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3146</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga86f178e879b2d8ceeea351e4750272dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a></div><div class="ttdeci">#define DMA_ISR_GIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3117</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8ee1947aef188f437f37d3ff444f8646"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a></div><div class="ttdeci">#define DMA_ISR_HTIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3063</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f1ece172cf3c3e696b86d401d7345a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a></div><div class="ttdeci">#define DMA_CCR_DIR</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3229</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga943245d2a8300854d53fd07bb957a6fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a></div><div class="ttdeci">#define DMA_IFCR_CGIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3179</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga950664b81ec2d4d843f89ef102107d7b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3173</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga97726688157629243aa59bb60e33c284"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a></div><div class="ttdeci">#define DMA_CCR_PL</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3254</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga989699cace2fa87efa867b825c1deb29"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a></div><div class="ttdeci">#define DMA_IFCR_CTEIF1</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3140</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa189138f534283d876f654ec9474987e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a></div><div class="ttdeci">#define DMA_CCR_MINC</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3238</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa624379143a2535d7a60d87d59834d10"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a></div><div class="ttdeci">#define DMA_ISR_TEIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3078</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7378f7a26730bfd5c950b7c7efb9272"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3209</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaba9cd82cab0cca23de038e946f81c6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a></div><div class="ttdeci">#define DMA_CCR_TCIE</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3220</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaad9f01dfeb289156448f5a5a0ad54099"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a></div><div class="ttdeci">#define DMA_IFCR_CGIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3203</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaae4c7d1d10beb535aec39de9a8bdc327"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF5</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3182</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab907e446bbf1e1400dc5fdbd929d0e5f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a></div><div class="ttdeci">#define DMA_IFCR_CGIF2</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3143</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gababa3817d21a78079be76bc26b2c10f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a></div><div class="ttdeci">#define DMA_CCR_EN</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3217</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac26181e8c2bd1fddc1e774cb7b621e5b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3206</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac3dca486df2f235aac8f3975f5f4ab75"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3194</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac55f4836aa8e6cfc9bdcadfabf65b5d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a></div><div class="ttdeci">#define DMA_ISR_GIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3105</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacb0bd8fb0e580688c5cf617b618bbc17"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a></div><div class="ttdeci">#define DMA_ISR_GIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3069</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaccb4c0c5e0f2e01dec12ba366b83cb4d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a></div><div class="ttdeci">#define DMA_IFCR_CTCIF3</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3158</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad42c0abbace3b816e7669e27b3676d2a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a></div><div class="ttdeci">#define DMA_CNDTR_NDT</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3265</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad7d4e46949a35cf037a303bd65a0c87a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a></div><div class="ttdeci">#define DMA_ISR_TCIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3084</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae47d914969922381708ae06c1c71123a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a></div><div class="ttdeci">#define DMA_ISR_TEIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3114</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae67273db02ffd8f2bfe0a5c93e9282a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a></div><div class="ttdeci">#define DMA_IFCR_CHTIF6</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3197</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf4f69823d44810c353af1f0a89eaf180"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a></div><div class="ttdeci">#define DMA_ISR_GIF4</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3081</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf8333b3c78b7d0a07bd4b1e91e902b31"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a></div><div class="ttdeci">#define DMA_ISR_TEIF7</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:3126</div></div>
<div class="ttc" id="astm32f1xx_8h_html"><div class="ttname"><a href="stm32f1xx_8h.html">stm32f1xx.h</a></div><div class="ttdoc">CMSIS STM32F1xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition</b> stm32f103xb.h:291</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32f103xb.h:299</div></div>
<div class="ttc" id="avl53l0x__types_8h_html_a435d1572bf3f880d55459d9805097f62"><div class="ttname"><a href="vl53l0x__types_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></div><div class="ttdeci">unsigned int uint32_t</div><div class="ttdoc">Typedef defining 32 bit unsigned int type. The developer should modify this to suit the platform bein...</div><div class="ttdef"><b>Definition</b> vl53l0x_types.h:75</div></div>
<div class="ttc" id="avl53l0x__types_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="vl53l0x__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdoc">Typedef defining 8 bit unsigned char type. The developer should modify this to suit the platform bein...</div><div class="ttdef"><b>Definition</b> vl53l0x_types.h:95</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
