lib_name: bag_testbenches_kh
cell_name: photonic_link_tb
pins: [  ]
instances:
  XDUT:
    lib_name: bag_testbenches_kh
    cell_name: dut_model
    instpins:
      out:
        direction: output
        net_name: "out"
        num_bits: 1
      in:
        direction: input
        net_name: "in"
        num_bits: 1
  VGND:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  VSUP:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "net2"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "net3"
        num_bits: 1
  I2:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  Itran_in:
    lib_name: analogLib
    cell_name: ipulse
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "PLUS"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "MINUS"
        num_bits: 1
  CLOAD:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "out"
        num_bits: 1
  CPD:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "in"
        num_bits: 1
  Istream:
    lib_name: analogLib
    cell_name: ipwlf
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "net6"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "net7"
        num_bits: 1
  IBIAS:
    lib_name: analogLib
    cell_name: idc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "net8"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "net9"
        num_bits: 1
  VCLK:
    lib_name: analogLib
    cell_name: vpulse
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "net08"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "net09"
        num_bits: 1
