
../repos/charybdis/modules/.libs/m_cap.so:     file format elf32-littlearm


Disassembly of section .init:

00000654 <_init>:
 654:	push	{r3, lr}
 658:	bl	710 <call_weak_fn>
 65c:	pop	{r3, pc}

Disassembly of section .plt:

00000660 <.plt>:
 660:	push	{lr}		; (str lr, [sp, #-4]!)
 664:	ldr	lr, [pc, #4]	; 670 <.plt+0x10>
 668:	add	lr, pc, lr
 66c:	ldr	pc, [lr, #8]!
 670:	.word	0x00011990

00000674 <__cxa_finalize@plt>:
 674:	add	ip, pc, #0, 12
 678:	add	ip, ip, #69632	; 0x11000
 67c:	ldr	pc, [ip, #2448]!	; 0x990

00000680 <strtol@plt>:
 680:	add	ip, pc, #0, 12
 684:	add	ip, ip, #69632	; 0x11000
 688:	ldr	pc, [ip, #2440]!	; 0x988

0000068c <sendto_one@plt>:
 68c:	add	ip, pc, #0, 12
 690:	add	ip, ip, #69632	; 0x11000
 694:	ldr	pc, [ip, #2432]!	; 0x980

00000698 <rb_snprintf_try_append@plt>:
 698:	add	ip, pc, #0, 12
 69c:	add	ip, ip, #69632	; 0x11000
 6a0:	ldr	pc, [ip, #2424]!	; 0x978

000006a4 <rb_dictionary_foreach_start@plt>:
 6a4:	add	ip, pc, #0, 12
 6a8:	add	ip, ip, #69632	; 0x11000
 6ac:	ldr	pc, [ip, #2416]!	; 0x970

000006b0 <__gmon_start__@plt>:
 6b0:	add	ip, pc, #0, 12
 6b4:	add	ip, ip, #69632	; 0x11000
 6b8:	ldr	pc, [ip, #2408]!	; 0x968

000006bc <strchr@plt>:
 6bc:	add	ip, pc, #0, 12
 6c0:	add	ip, ip, #69632	; 0x11000
 6c4:	ldr	pc, [ip, #2400]!	; 0x960

000006c8 <capability_find@plt>:
 6c8:	add	ip, pc, #0, 12
 6cc:	add	ip, ip, #69632	; 0x11000
 6d0:	ldr	pc, [ip, #2392]!	; 0x958

000006d4 <rb_dictionary_foreach_cur@plt>:
 6d4:	add	ip, pc, #0, 12
 6d8:	add	ip, ip, #69632	; 0x11000
 6dc:	ldr	pc, [ip, #2384]!	; 0x950

000006e0 <rb_strlcpy@plt>:
 6e0:	add	ip, pc, #0, 12
 6e4:	add	ip, ip, #69632	; 0x11000
 6e8:	ldr	pc, [ip, #2376]!	; 0x948

000006ec <register_local_user@plt>:
 6ec:	add	ip, pc, #0, 12
 6f0:	add	ip, ip, #69632	; 0x11000
 6f4:	ldr	pc, [ip, #2368]!	; 0x940

000006f8 <rb_dictionary_foreach_next@plt>:
 6f8:	add	ip, pc, #0, 12
 6fc:	add	ip, ip, #69632	; 0x11000
 700:	ldr	pc, [ip, #2360]!	; 0x938

00000704 <irccmp@plt>:
 704:	add	ip, pc, #0, 12
 708:	add	ip, ip, #69632	; 0x11000
 70c:	ldr	pc, [ip, #2352]!	; 0x930

Disassembly of section .text:

00000710 <call_weak_fn>:
     710:	ldr	r3, [pc, #20]	; 72c <call_weak_fn+0x1c>
     714:	ldr	r2, [pc, #20]	; 730 <call_weak_fn+0x20>
     718:	add	r3, pc, r3
     71c:	ldr	r2, [r3, r2]
     720:	cmp	r2, #0
     724:	bxeq	lr
     728:	b	6b0 <__gmon_start__@plt>
     72c:	.word	0x000118e0
     730:	.word	0x00000048

00000734 <deregister_tm_clones>:
     734:	ldr	r3, [pc, #52]	; 770 <deregister_tm_clones+0x3c>
     738:	ldr	r0, [pc, #52]	; 774 <deregister_tm_clones+0x40>
     73c:	add	r3, pc, r3
     740:	add	r0, pc, r0
     744:	add	r3, r3, #3
     748:	sub	r3, r3, r0
     74c:	cmp	r3, #6
     750:	ldr	r3, [pc, #32]	; 778 <deregister_tm_clones+0x44>
     754:	add	r3, pc, r3
     758:	bxls	lr
     75c:	ldr	r2, [pc, #24]	; 77c <deregister_tm_clones+0x48>
     760:	ldr	r3, [r3, r2]
     764:	cmp	r3, #0
     768:	bxeq	lr
     76c:	bx	r3
     770:	.word	0x000119c0
     774:	.word	0x000119bc
     778:	.word	0x000118a4
     77c:	.word	0x00000044

00000780 <register_tm_clones>:
     780:	ldr	r1, [pc, #56]	; 7c0 <register_tm_clones+0x40>
     784:	ldr	r0, [pc, #56]	; 7c4 <register_tm_clones+0x44>
     788:	add	r1, pc, r1
     78c:	add	r0, pc, r0
     790:	sub	r1, r1, r0
     794:	ldr	r3, [pc, #44]	; 7c8 <register_tm_clones+0x48>
     798:	asr	r1, r1, #2
     79c:	add	r3, pc, r3
     7a0:	add	r1, r1, r1, lsr #31
     7a4:	asrs	r1, r1, #1
     7a8:	bxeq	lr
     7ac:	ldr	r2, [pc, #24]	; 7cc <register_tm_clones+0x4c>
     7b0:	ldr	r3, [r3, r2]
     7b4:	cmp	r3, #0
     7b8:	bxeq	lr
     7bc:	bx	r3
     7c0:	.word	0x00011974
     7c4:	.word	0x00011970
     7c8:	.word	0x0001185c
     7cc:	.word	0x0000005c

000007d0 <__do_global_dtors_aux>:
     7d0:	ldr	r3, [pc, #76]	; 824 <__do_global_dtors_aux+0x54>
     7d4:	ldr	r2, [pc, #76]	; 828 <__do_global_dtors_aux+0x58>
     7d8:	add	r3, pc, r3
     7dc:	add	r2, pc, r2
     7e0:	ldrb	r3, [r3]
     7e4:	cmp	r3, #0
     7e8:	bxne	lr
     7ec:	ldr	r3, [pc, #56]	; 82c <__do_global_dtors_aux+0x5c>
     7f0:	push	{r4, lr}
     7f4:	ldr	r3, [r2, r3]
     7f8:	cmp	r3, #0
     7fc:	beq	80c <__do_global_dtors_aux+0x3c>
     800:	ldr	r3, [pc, #40]	; 830 <__do_global_dtors_aux+0x60>
     804:	ldr	r0, [pc, r3]
     808:	bl	674 <__cxa_finalize@plt>
     80c:	bl	734 <deregister_tm_clones>
     810:	ldr	r3, [pc, #28]	; 834 <__do_global_dtors_aux+0x64>
     814:	mov	r2, #1
     818:	add	r3, pc, r3
     81c:	strb	r2, [r3]
     820:	pop	{r4, pc}
     824:	.word	0x00011924
     828:	.word	0x0001181c
     82c:	.word	0x00000040
     830:	.word	0x00011858
     834:	.word	0x000118e4

00000838 <frame_dummy>:
     838:	ldr	r0, [pc, #56]	; 878 <frame_dummy+0x40>
     83c:	ldr	r3, [pc, #56]	; 87c <frame_dummy+0x44>
     840:	add	r0, pc, r0
     844:	ldr	r2, [r0]
     848:	add	r3, pc, r3
     84c:	cmp	r2, #0
     850:	bne	858 <frame_dummy+0x20>
     854:	b	780 <register_tm_clones>
     858:	ldr	r2, [pc, #32]	; 880 <frame_dummy+0x48>
     85c:	ldr	r3, [r3, r2]
     860:	cmp	r3, #0
     864:	beq	854 <frame_dummy+0x1c>
     868:	push	{r4, lr}
     86c:	blx	r3
     870:	pop	{r4, lr}
     874:	b	780 <register_tm_clones>
     878:	.word	0x000116b4
     87c:	.word	0x000117b0
     880:	.word	0x00000058

00000884 <clicap_generate>:
     884:	ldr	r3, [pc, #800]	; bac <clicap_generate+0x328>
     888:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
     88c:	add	r3, pc, r3
     890:	ldr	r4, [pc, #792]	; bb0 <clicap_generate+0x32c>
     894:	mov	fp, r0
     898:	mov	ip, #0
     89c:	adds	r0, r0, #88	; 0x58
     8a0:	sub	sp, sp, #76	; 0x4c
     8a4:	strb	ip, [r3]
     8a8:	mov	r7, r2
     8ac:	add	r4, pc, r4
     8b0:	beq	ba0 <clicap_generate+0x31c>
     8b4:	ldrb	r3, [fp, #88]	; 0x58
     8b8:	cmp	r3, ip
     8bc:	beq	b70 <clicap_generate+0x2ec>
     8c0:	ldr	r3, [pc, #748]	; bb4 <clicap_generate+0x330>
     8c4:	ldr	r5, [pc, #748]	; bb8 <clicap_generate+0x334>
     8c8:	ldr	r2, [pc, #748]	; bbc <clicap_generate+0x338>
     8cc:	ldr	r3, [r4, r3]
     8d0:	add	r5, pc, r5
     8d4:	add	r3, r3, #88	; 0x58
     8d8:	str	r1, [sp, #4]
     8dc:	str	r0, [sp]
     8e0:	add	r2, pc, r2
     8e4:	mov	r0, r5
     8e8:	ldr	r1, [pc, #720]	; bc0 <clicap_generate+0x33c>
     8ec:	bl	698 <rb_snprintf_try_append@plt>
     8f0:	cmn	r7, #1
     8f4:	movne	r3, #0
     8f8:	moveq	r3, #1
     8fc:	orrs	r3, r3, r0, lsr #31
     900:	bne	b7c <clicap_generate+0x2f8>
     904:	ldr	r2, [pc, #696]	; bc4 <clicap_generate+0x340>
     908:	strb	r3, [r5, #512]	; 0x200
     90c:	rsb	r3, r0, #504	; 0x1f8
     910:	ldr	r6, [r4, r2]
     914:	mov	r2, r3
     918:	add	r9, sp, #64	; 0x40
     91c:	ldr	r3, [r6]
     920:	mov	r1, r9
     924:	add	r2, r2, #3
     928:	ldr	r0, [r3, #4]
     92c:	str	r2, [sp, #44]	; 0x2c
     930:	bl	6a4 <rb_dictionary_foreach_start@plt>
     934:	ldr	r3, [pc, #652]	; bc8 <clicap_generate+0x344>
     938:	ldr	r8, [pc, #652]	; bcc <clicap_generate+0x348>
     93c:	add	r3, pc, r3
     940:	str	r3, [sp, #52]	; 0x34
     944:	ldr	r3, [pc, #644]	; bd0 <clicap_generate+0x34c>
     948:	add	r8, pc, r8
     94c:	add	r3, pc, r3
     950:	str	r3, [sp, #56]	; 0x38
     954:	ldr	r3, [pc, #632]	; bd4 <clicap_generate+0x350>
     958:	add	sl, r8, #512	; 0x200
     95c:	add	r3, pc, r3
     960:	str	r3, [sp, #60]	; 0x3c
     964:	ldr	r3, [pc, #620]	; bd8 <clicap_generate+0x354>
     968:	mov	r5, r9
     96c:	add	r3, pc, r3
     970:	mov	r9, sl
     974:	str	r3, [sp, #48]	; 0x30
     978:	mov	sl, r8
     97c:	mov	r8, r7
     980:	b	9b0 <clicap_generate+0x12c>
     984:	ldr	r1, [r4, #4]
     988:	ldr	r2, [fp, #432]	; 0x1b0
     98c:	mov	r3, #1
     990:	ldr	r2, [r2, #296]	; 0x128
     994:	lsl	r3, r3, r1
     998:	bics	r3, r3, r2
     99c:	beq	9d0 <clicap_generate+0x14c>
     9a0:	ldr	r3, [r6]
     9a4:	mov	r1, r5
     9a8:	ldr	r0, [r3, #4]
     9ac:	bl	6f8 <rb_dictionary_foreach_next@plt>
     9b0:	ldr	r3, [r6]
     9b4:	mov	r1, r5
     9b8:	ldr	r0, [r3, #4]
     9bc:	bl	6d4 <rb_dictionary_foreach_cur@plt>
     9c0:	subs	r4, r0, #0
     9c4:	beq	b40 <clicap_generate+0x2bc>
     9c8:	cmp	r8, #0
     9cc:	bne	984 <clicap_generate+0x100>
     9d0:	ldr	r3, [r4, #8]
     9d4:	tst	r3, #1
     9d8:	bne	9a0 <clicap_generate+0x11c>
     9dc:	ldr	r7, [r4, #12]
     9e0:	cmp	r7, #0
     9e4:	beq	a38 <clicap_generate+0x1b4>
     9e8:	ldr	r3, [r7]
     9ec:	cmp	r3, #0
     9f0:	beq	a04 <clicap_generate+0x180>
     9f4:	mov	r0, fp
     9f8:	blx	r3
     9fc:	cmp	r0, #0
     a00:	beq	9a0 <clicap_generate+0x11c>
     a04:	cmp	r8, #0
     a08:	bne	a38 <clicap_generate+0x1b4>
     a0c:	ldrd	r2, [fp, #64]	; 0x40
     a10:	mov	r3, #0
     a14:	and	r2, r2, #524288	; 0x80000
     a18:	orrs	r3, r2, r3
     a1c:	beq	a38 <clicap_generate+0x1b4>
     a20:	ldr	r3, [r7, #4]
     a24:	cmp	r3, #0
     a28:	beq	a38 <clicap_generate+0x1b4>
     a2c:	mov	r0, fp
     a30:	blx	r3
     a34:	b	a3c <clicap_generate+0x1b8>
     a38:	mov	r0, #0
     a3c:	ldr	r3, [sp, #60]	; 0x3c
     a40:	ldr	r2, [sp, #52]	; 0x34
     a44:	cmp	r0, #0
     a48:	ldrb	r3, [r3, #512]	; 0x200
     a4c:	movne	r1, r0
     a50:	moveq	r1, r2
     a54:	str	r1, [sp, #28]
     a58:	ldr	r1, [sp, #56]	; 0x38
     a5c:	moveq	r1, r2
     a60:	cmp	r3, #0
     a64:	str	r1, [sp, #32]
     a68:	moveq	r3, r2
     a6c:	ldrne	r3, [pc, #360]	; bdc <clicap_generate+0x358>
     a70:	addne	r3, pc, r3
     a74:	ldr	r2, [pc, #356]	; be0 <clicap_generate+0x35c>
     a78:	str	r8, [sp, #36]	; 0x24
     a7c:	add	r2, pc, r2
     a80:	str	r2, [sp, #16]
     a84:	ldr	r2, [pc, #344]	; be4 <clicap_generate+0x360>
     a88:	mov	r8, r6
     a8c:	add	r2, pc, r2
     a90:	str	r2, [sp, #20]
     a94:	ldr	r2, [pc, #332]	; be8 <clicap_generate+0x364>
     a98:	mov	r7, #2
     a9c:	mov	r6, r4
     aa0:	add	r2, pc, r2
     aa4:	str	r2, [sp, #24]
     aa8:	str	r5, [sp, #40]	; 0x28
     aac:	ldr	r2, [sp, #28]
     ab0:	ldr	r1, [sp, #44]	; 0x2c
     ab4:	str	r2, [sp, #8]
     ab8:	ldr	r2, [sp, #32]
     abc:	mov	r0, r9
     ac0:	str	r2, [sp, #4]
     ac4:	ldr	r2, [r6]
     ac8:	str	r2, [sp]
     acc:	ldr	r2, [sp, #48]	; 0x30
     ad0:	bl	698 <rb_snprintf_try_append@plt>
     ad4:	ldr	r3, [sp, #16]
     ad8:	mov	r2, sl
     adc:	ldr	r1, [sp, #20]
     ae0:	cmp	r0, #0
     ae4:	mov	r0, fp
     ae8:	bge	b28 <clicap_generate+0x2a4>
     aec:	ldrb	ip, [sl, #512]	; 0x200
     af0:	cmp	ip, #0
     af4:	beq	b28 <clicap_generate+0x2a4>
     af8:	ldrd	r4, [fp, #64]	; 0x40
     afc:	mov	r5, #0
     b00:	and	r4, r4, #524288	; 0x80000
     b04:	orrs	ip, r4, r5
     b08:	beq	b28 <clicap_generate+0x2a4>
     b0c:	str	r9, [sp]
     b10:	bl	68c <sendto_one@plt>
     b14:	mov	r3, #0
     b18:	cmp	r7, #1
     b1c:	strb	r3, [sl, #512]	; 0x200
     b20:	ldr	r3, [sp, #24]
     b24:	bne	b38 <clicap_generate+0x2b4>
     b28:	mov	r6, r8
     b2c:	ldr	r5, [sp, #40]	; 0x28
     b30:	ldr	r8, [sp, #36]	; 0x24
     b34:	b	9a0 <clicap_generate+0x11c>
     b38:	mov	r7, #1
     b3c:	b	aac <clicap_generate+0x228>
     b40:	ldr	r2, [pc, #164]	; bec <clicap_generate+0x368>
     b44:	ldr	r1, [pc, #164]	; bf0 <clicap_generate+0x36c>
     b48:	add	r2, pc, r2
     b4c:	add	r3, r2, #512	; 0x200
     b50:	str	r3, [sp]
     b54:	ldr	r3, [pc, #152]	; bf4 <clicap_generate+0x370>
     b58:	mov	r0, fp
     b5c:	add	r3, pc, r3
     b60:	add	r1, pc, r1
     b64:	bl	68c <sendto_one@plt>
     b68:	add	sp, sp, #76	; 0x4c
     b6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
     b70:	ldr	r0, [pc, #128]	; bf8 <clicap_generate+0x374>
     b74:	add	r0, pc, r0
     b78:	b	8c0 <clicap_generate+0x3c>
     b7c:	ldr	r3, [pc, #120]	; bfc <clicap_generate+0x378>
     b80:	ldr	r1, [pc, #120]	; c00 <clicap_generate+0x37c>
     b84:	mov	r2, r5
     b88:	mov	r0, fp
     b8c:	add	r3, pc, r3
     b90:	add	r1, pc, r1
     b94:	bl	68c <sendto_one@plt>
     b98:	add	sp, sp, #76	; 0x4c
     b9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
     ba0:	ldr	r0, [pc, #92]	; c04 <clicap_generate+0x380>
     ba4:	add	r0, pc, r0
     ba8:	b	8c0 <clicap_generate+0x3c>
     bac:	.word	0x00011874
     bb0:	.word	0x0001174c
     bb4:	.word	0x00000060
     bb8:	.word	0x00011830
     bbc:	.word	0x00000f30
     bc0:	.word	0x000001ff
     bc4:	.word	0x0000004c
     bc8:	.word	0x00000efc
     bcc:	.word	0x000117b8
     bd0:	.word	0x00000ed8
     bd4:	.word	0x000117a4
     bd8:	.word	0x00000ebc
     bdc:	.word	0x00000d9c
     be0:	.word	0x00000db8
     be4:	.word	0x00000db0
     be8:	.word	0x00000d98
     bec:	.word	0x000115b8
     bf0:	.word	0x00000cdc
     bf4:	.word	0x00000cc4
     bf8:	.word	0x00000c94
     bfc:	.word	0x00000c94
     c00:	.word	0x00000c9c
     c04:	.word	0x00000c64

00000c08 <cap_ls>:
     c08:	ldrh	r3, [r0, #80]	; 0x50
     c0c:	push	{r4, r5, r6, lr}
     c10:	mov	r4, r0
     c14:	ldr	r5, [pc, #136]	; ca4 <cap_ls+0x9c>
     c18:	cmp	r3, #16
     c1c:	cmpne	r3, #8
     c20:	add	r5, pc, r5
     c24:	ldrdls	r2, [r0, #64]	; 0x40
     c28:	orrls	r2, r2, #16
     c2c:	strdls	r2, [r0, #64]	; 0x40
     c30:	cmp	r1, #0
     c34:	beq	c44 <cap_ls+0x3c>
     c38:	ldrb	r3, [r1]
     c3c:	cmp	r3, #0
     c40:	bne	c5c <cap_ls+0x54>
     c44:	ldr	r1, [pc, #92]	; ca8 <cap_ls+0xa0>
     c48:	mov	r0, r4
     c4c:	mov	r2, #0
     c50:	add	r1, pc, r1
     c54:	pop	{r4, r5, r6, lr}
     c58:	b	884 <clicap_generate>
     c5c:	mov	r0, r1
     c60:	mov	r2, #10
     c64:	mov	r1, #0
     c68:	bl	680 <strtol@plt>
     c6c:	ldr	r3, [pc, #56]	; cac <cap_ls+0xa4>
     c70:	cmp	r0, r3
     c74:	ble	c44 <cap_ls+0x3c>
     c78:	ldrd	r2, [r4, #64]	; 0x40
     c7c:	ldr	r1, [pc, #44]	; cb0 <cap_ls+0xa8>
     c80:	ldr	r0, [r4, #432]	; 0x1b0
     c84:	orr	r2, r2, #524288	; 0x80000
     c88:	strd	r2, [r4, #64]	; 0x40
     c8c:	ldr	r2, [r5, r1]
     c90:	ldr	r3, [r0, #296]	; 0x128
     c94:	ldr	r2, [r2]
     c98:	orr	r3, r3, r2
     c9c:	str	r3, [r0, #296]	; 0x128
     ca0:	b	c44 <cap_ls+0x3c>
     ca4:	.word	0x000113d8
     ca8:	.word	0x00000bf4
     cac:	.word	0x0000012d
     cb0:	.word	0x00000054

00000cb4 <cap_list>:
     cb4:	ldr	r3, [r0, #432]	; 0x1b0
     cb8:	ldr	r1, [pc, #16]	; cd0 <cap_list+0x1c>
     cbc:	ldr	r2, [r3, #296]	; 0x128
     cc0:	add	r1, pc, r1
     cc4:	cmp	r2, #0
     cc8:	mvneq	r2, #0
     ccc:	b	884 <clicap_generate>
     cd0:	.word	0x00000b88

00000cd4 <m_cap>:
     cd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
     cd8:	sub	sp, sp, #4
     cdc:	ldr	sl, [pc, #204]	; db0 <m_cap+0xdc>
     ce0:	ldr	r8, [sp, #40]	; 0x28
     ce4:	ldr	r9, [pc, #200]	; db4 <m_cap+0xe0>
     ce8:	add	sl, pc, sl
     cec:	mov	r7, r2
     cf0:	ldr	r6, [r8, #4]
     cf4:	mov	fp, #5
     cf8:	mov	r5, #0
     cfc:	add	r9, pc, r9
     d00:	b	d14 <m_cap+0x40>
     d04:	beq	d80 <m_cap+0xac>
     d08:	add	r5, r4, #1
     d0c:	cmp	r5, fp
     d10:	bcs	d40 <m_cap+0x6c>
     d14:	add	r4, r5, fp
     d18:	mov	r0, r6
     d1c:	lsr	r4, r4, #1
     d20:	ldr	r1, [sl, r4, lsl #3]
     d24:	bl	704 <irccmp@plt>
     d28:	add	r3, sl, r4, lsl #3
     d2c:	cmp	r0, #0
     d30:	bge	d04 <m_cap+0x30>
     d34:	mov	fp, r4
     d38:	cmp	r5, fp
     d3c:	bcc	d14 <m_cap+0x40>
     d40:	adds	r3, r7, #88	; 0x58
     d44:	beq	da4 <m_cap+0xd0>
     d48:	ldrb	r2, [r7, #88]	; 0x58
     d4c:	cmp	r2, #0
     d50:	beq	d98 <m_cap+0xc4>
     d54:	ldr	r2, [pc, #92]	; db8 <m_cap+0xe4>
     d58:	ldr	r1, [r8, #4]
     d5c:	mov	r0, r7
     d60:	ldr	r2, [r9, r2]
     d64:	str	r1, [sp, #40]	; 0x28
     d68:	ldr	r1, [pc, #76]	; dbc <m_cap+0xe8>
     d6c:	add	r2, r2, #88	; 0x58
     d70:	add	r1, pc, r1
     d74:	add	sp, sp, #4
     d78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
     d7c:	b	68c <sendto_one@plt>
     d80:	ldr	r3, [r3, #4]
     d84:	ldr	r1, [r8, #8]
     d88:	mov	r0, r7
     d8c:	add	sp, sp, #4
     d90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
     d94:	bx	r3
     d98:	ldr	r3, [pc, #32]	; dc0 <m_cap+0xec>
     d9c:	add	r3, pc, r3
     da0:	b	d54 <m_cap+0x80>
     da4:	ldr	r3, [pc, #24]	; dc4 <m_cap+0xf0>
     da8:	add	r3, pc, r3
     dac:	b	d54 <m_cap+0x80>
     db0:	.word	0x000113ec
     db4:	.word	0x000112fc
     db8:	.word	0x00000060
     dbc:	.word	0x00000ae0
     dc0:	.word	0x00000a6c
     dc4:	.word	0x00000a60

00000dc8 <cap_end>:
     dc8:	ldrh	r3, [r0, #80]	; 0x50
     dcc:	cmp	r3, #16
     dd0:	cmpne	r3, #8
     dd4:	bxhi	lr
     dd8:	ldrd	r2, [r0, #64]	; 0x40
     ddc:	push	{r4, r5}
     de0:	mov	r1, r0
     de4:	ldrb	ip, [r0, #88]	; 0x58
     de8:	bic	r4, r2, #16
     dec:	mov	r5, r3
     df0:	cmp	ip, #0
     df4:	strd	r4, [r0, #64]	; 0x40
     df8:	beq	e0c <cap_end+0x44>
     dfc:	and	r2, r2, #8
     e00:	mov	r3, #0
     e04:	orrs	r3, r2, r3
     e08:	bne	e14 <cap_end+0x4c>
     e0c:	pop	{r4, r5}
     e10:	bx	lr
     e14:	pop	{r4, r5}
     e18:	b	6ec <register_local_user@plt>

00000e1c <cap_req>:
     e1c:	ldrh	r3, [r0, #80]	; 0x50
     e20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
     e24:	sub	sp, sp, #68	; 0x44
     e28:	ldr	r5, [pc, #1468]	; 13ec <cap_req+0x5d0>
     e2c:	cmp	r3, #16
     e30:	cmpne	r3, #8
     e34:	add	r5, pc, r5
     e38:	ldrdls	r2, [r0, #64]	; 0x40
     e3c:	orrls	r2, r2, #16
     e40:	strdls	r2, [r0, #64]	; 0x40
     e44:	cmp	r1, #0
     e48:	beq	11c8 <cap_req+0x3ac>
     e4c:	ldrb	r3, [r1]
     e50:	cmp	r3, #0
     e54:	beq	11c8 <cap_req+0x3ac>
     e58:	ldr	r3, [pc, #1424]	; 13f0 <cap_req+0x5d4>
     e5c:	mov	r2, #0
     e60:	add	r3, pc, r3
     e64:	add	ip, r0, #88	; 0x58
     e68:	strb	r2, [r3, #1536]	; 0x600
     e6c:	ldrb	r3, [r0, #88]	; 0x58
     e70:	str	ip, [sp, #52]	; 0x34
     e74:	ldr	r7, [pc, #1400]	; 13f4 <cap_req+0x5d8>
     e78:	cmp	r3, r2
     e7c:	ldr	r3, [pc, #1396]	; 13f8 <cap_req+0x5dc>
     e80:	ldr	ip, [pc, #1396]	; 13fc <cap_req+0x5e0>
     e84:	str	r1, [sp, #60]	; 0x3c
     e88:	ldr	r2, [pc, #1392]	; 1400 <cap_req+0x5e4>
     e8c:	ldr	r3, [r5, r3]
     e90:	add	r7, pc, r7
     e94:	add	ip, pc, ip
     e98:	addne	ip, r0, #88	; 0x58
     e9c:	mov	r8, r1
     ea0:	add	r2, pc, r2
     ea4:	str	r3, [sp, #56]	; 0x38
     ea8:	str	ip, [sp]
     eac:	add	r3, r3, #88	; 0x58
     eb0:	ldr	r1, [pc, #1356]	; 1404 <cap_req+0x5e8>
     eb4:	mov	sl, r0
     eb8:	add	r0, r7, #1536	; 0x600
     ebc:	bl	698 <rb_snprintf_try_append@plt>
     ec0:	add	r4, r7, #1024	; 0x400
     ec4:	mov	r3, #0
     ec8:	mov	r2, #512	; 0x200
     ecc:	mov	r1, r8
     ed0:	strb	r3, [r7, #2048]	; 0x800
     ed4:	strb	r3, [r7, #2559]	; 0x9ff
     ed8:	mov	r6, r0
     edc:	mov	r0, r4
     ee0:	bl	6e0 <rb_strlcpy@plt>
     ee4:	ldrb	r3, [r7, #1024]	; 0x400
     ee8:	str	r4, [r7, #3072]	; 0xc00
     eec:	cmp	r3, #0
     ef0:	beq	f34 <cap_req+0x118>
     ef4:	ldr	r2, [pc, #1292]	; 1408 <cap_req+0x5ec>
     ef8:	mov	r7, r4
     efc:	ldr	fp, [r5, r2]
     f00:	ldr	r2, [fp, r3, lsl #2]
     f04:	tst	r2, #32
     f08:	bne	f1c <cap_req+0x100>
     f0c:	b	f7c <cap_req+0x160>
     f10:	ldr	r2, [fp, r3, lsl #2]
     f14:	tst	r2, #32
     f18:	beq	f70 <cap_req+0x154>
     f1c:	ldrb	r3, [r7, #1]!
     f20:	cmp	r3, #0
     f24:	bne	f10 <cap_req+0xf4>
     f28:	ldr	r3, [pc, #1244]	; 140c <cap_req+0x5f0>
     f2c:	add	r3, pc, r3
     f30:	str	r7, [r3, #3072]	; 0xc00
     f34:	mvn	r4, #0
     f38:	mov	r3, #0
     f3c:	str	r3, [sp, #24]
     f40:	ldr	r2, [pc, #1224]	; 1410 <cap_req+0x5f4>
     f44:	ldr	r3, [pc, #1224]	; 1414 <cap_req+0x5f8>
     f48:	add	r2, pc, r2
     f4c:	add	r1, r2, #2048	; 0x800
     f50:	str	r1, [sp]
     f54:	ldr	r1, [pc, #1212]	; 1418 <cap_req+0x5fc>
     f58:	add	r3, pc, r3
     f5c:	add	r2, r2, #1536	; 0x600
     f60:	add	r1, pc, r1
     f64:	mov	r0, sl
     f68:	bl	68c <sendto_one@plt>
     f6c:	b	11b0 <cap_req+0x394>
     f70:	ldr	r2, [pc, #1188]	; 141c <cap_req+0x600>
     f74:	add	r2, pc, r2
     f78:	str	r7, [r2, #3072]	; 0xc00
     f7c:	cmp	r3, #45	; 0x2d
     f80:	movne	r4, #0
     f84:	beq	139c <cap_req+0x580>
     f88:	mov	r1, #32
     f8c:	mov	r0, r7
     f90:	bl	6bc <strchr@plt>
     f94:	ldr	r3, [pc, #1156]	; 1420 <cap_req+0x604>
     f98:	cmp	r0, #0
     f9c:	beq	13c4 <cap_req+0x5a8>
     fa0:	mov	r8, #0
     fa4:	strb	r8, [r0]
     fa8:	ldr	r3, [r5, r3]
     fac:	mov	r1, r7
     fb0:	add	r7, r0, #1
     fb4:	ldr	r0, [r3]
     fb8:	str	r3, [sp, #44]	; 0x2c
     fbc:	bl	6c8 <capability_find@plt>
     fc0:	subs	r5, r0, #0
     fc4:	beq	130c <cap_req+0x4f0>
     fc8:	cmp	r7, r8
     fcc:	beq	13e0 <cap_req+0x5c4>
     fd0:	ldr	r3, [pc, #1100]	; 1424 <cap_req+0x608>
     fd4:	str	r8, [sp, #20]
     fd8:	add	r3, pc, r3
     fdc:	str	r7, [r3, #3072]	; 0xc00
     fe0:	ldr	r3, [pc, #1088]	; 1428 <cap_req+0x60c>
     fe4:	rsb	r2, r6, #504	; 0x1f8
     fe8:	add	r3, pc, r3
     fec:	add	r3, r3, #2048	; 0x800
     ff0:	str	r3, [sp, #32]
     ff4:	ldr	r3, [pc, #1072]	; 142c <cap_req+0x610>
     ff8:	mov	r1, r2
     ffc:	add	r3, pc, r3
    1000:	str	r3, [sp, #40]	; 0x28
    1004:	ldr	r3, [pc, #1060]	; 1430 <cap_req+0x614>
    1008:	mov	r2, #0
    100c:	add	r3, pc, r3
    1010:	str	r3, [sp, #36]	; 0x24
    1014:	ldr	r3, [pc, #1048]	; 1434 <cap_req+0x618>
    1018:	mov	r7, r2
    101c:	add	r3, pc, r3
    1020:	str	r3, [sp, #48]	; 0x30
    1024:	mov	r3, sl
    1028:	mov	sl, fp
    102c:	mov	fp, r3
    1030:	add	r1, r1, #3
    1034:	str	r2, [sp, #28]
    1038:	str	r1, [sp, #16]
    103c:	str	r2, [sp, #24]
    1040:	cmp	r4, #0
    1044:	beq	11d0 <cap_req+0x3b4>
    1048:	ldr	r3, [r5, #12]
    104c:	cmp	r3, #0
    1050:	beq	1060 <cap_req+0x244>
    1054:	ldr	r2, [r3, #8]
    1058:	tst	r2, #1
    105c:	bne	1308 <cap_req+0x4ec>
    1060:	ldr	r2, [r5, #4]
    1064:	ldr	r0, [sp, #28]
    1068:	mov	r1, #1
    106c:	ldr	r6, [pc, #964]	; 1438 <cap_req+0x61c>
    1070:	orr	r2, r0, r1, lsl r2
    1074:	add	r6, pc, r6
    1078:	str	r2, [sp, #28]
    107c:	cmp	r3, #0
    1080:	beq	1090 <cap_req+0x274>
    1084:	ldr	r3, [r3, #8]
    1088:	tst	r3, #2
    108c:	ldrne	r6, [sp, #40]	; 0x28
    1090:	ldr	r3, [pc, #932]	; 143c <cap_req+0x620>
    1094:	ldr	r9, [pc, #932]	; 1440 <cap_req+0x624>
    1098:	add	r3, pc, r3
    109c:	ldr	r8, [pc, #928]	; 1444 <cap_req+0x628>
    10a0:	str	r3, [sp, #8]
    10a4:	ldr	r3, [sp, #32]
    10a8:	rsb	r4, r7, r7, lsl #9
    10ac:	add	r9, pc, r9
    10b0:	add	r8, pc, r8
    10b4:	add	r4, r3, r4
    10b8:	add	r3, r7, #2
    10bc:	str	r3, [sp, #12]
    10c0:	ldrb	r3, [r4]
    10c4:	ldr	r1, [r5]
    10c8:	ldr	r2, [sp, #8]
    10cc:	cmp	r3, #0
    10d0:	movne	r3, r9
    10d4:	moveq	r3, r8
    10d8:	str	r1, [sp, #4]
    10dc:	str	r6, [sp]
    10e0:	ldr	r1, [sp, #16]
    10e4:	mov	r0, r4
    10e8:	bl	698 <rb_snprintf_try_append@plt>
    10ec:	add	r2, r4, #508	; 0x1fc
    10f0:	cmp	r0, #0
    10f4:	bge	1138 <cap_req+0x31c>
    10f8:	ldrb	r3, [r4]
    10fc:	cmp	r3, #0
    1100:	beq	1138 <cap_req+0x31c>
    1104:	ldr	r1, [fp, #64]	; 0x40
    1108:	cmp	r7, #1
    110c:	movgt	r3, #0
    1110:	movle	r3, #1
    1114:	ands	r3, r3, r1, lsr #19
    1118:	beq	1138 <cap_req+0x31c>
    111c:	ldr	r3, [sp, #12]
    1120:	add	r7, r7, #1
    1124:	cmp	r7, r3
    1128:	mov	r3, #0
    112c:	strb	r3, [r4, #511]	; 0x1ff
    1130:	add	r4, r2, #3
    1134:	bne	10c0 <cap_req+0x2a4>
    1138:	ldr	r3, [sp, #20]
    113c:	cmp	r3, #0
    1140:	beq	1224 <cap_req+0x408>
    1144:	cmp	r7, #0
    1148:	mov	sl, fp
    114c:	beq	127c <cap_req+0x460>
    1150:	ldr	r4, [pc, #752]	; 1448 <cap_req+0x62c>
    1154:	ldr	r6, [pc, #752]	; 144c <cap_req+0x630>
    1158:	add	r4, pc, r4
    115c:	ldr	r3, [pc, #748]	; 1450 <cap_req+0x634>
    1160:	add	r5, r4, #1536	; 0x600
    1164:	add	r6, pc, r6
    1168:	add	r4, r4, #2048	; 0x800
    116c:	str	r4, [sp]
    1170:	mov	r2, r5
    1174:	mov	r1, r6
    1178:	add	r3, pc, r3
    117c:	mov	r0, sl
    1180:	bl	68c <sendto_one@plt>
    1184:	add	r3, r4, #508	; 0x1fc
    1188:	add	r3, r3, #3
    118c:	str	r3, [sp]
    1190:	ldr	r3, [pc, #700]	; 1454 <cap_req+0x638>
    1194:	ldr	ip, [sp, #28]
    1198:	mov	r2, r5
    119c:	mov	r1, r6
    11a0:	add	r3, pc, r3
    11a4:	mov	r0, sl
    11a8:	mvn	r4, ip
    11ac:	bl	68c <sendto_one@plt>
    11b0:	ldr	r2, [sl, #432]	; 0x1b0
    11b4:	ldr	r1, [sp, #24]
    11b8:	ldr	r3, [r2, #296]	; 0x128
    11bc:	orr	r3, r1, r3
    11c0:	and	r3, r3, r4
    11c4:	str	r3, [r2, #296]	; 0x128
    11c8:	add	sp, sp, #68	; 0x44
    11cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    11d0:	ldr	r3, [r5, #8]
    11d4:	tst	r3, #1
    11d8:	bne	1308 <cap_req+0x4ec>
    11dc:	ldr	r3, [r5, #12]
    11e0:	cmp	r3, #0
    11e4:	beq	1344 <cap_req+0x528>
    11e8:	ldr	r2, [r3]
    11ec:	cmp	r2, #0
    11f0:	beq	1208 <cap_req+0x3ec>
    11f4:	mov	r0, fp
    11f8:	blx	r2
    11fc:	cmp	r0, #0
    1200:	beq	1308 <cap_req+0x4ec>
    1204:	ldr	r3, [r5, #12]
    1208:	ldr	r2, [r5, #4]
    120c:	ldr	r0, [sp, #24]
    1210:	mov	r1, #1
    1214:	ldr	r6, [sp, #36]	; 0x24
    1218:	orr	r2, r0, r1, lsl r2
    121c:	str	r2, [sp, #24]
    1220:	b	107c <cap_req+0x260>
    1224:	ldr	r3, [pc, #556]	; 1458 <cap_req+0x63c>
    1228:	add	r3, pc, r3
    122c:	ldr	r5, [r3, #3072]	; 0xc00
    1230:	ldrb	r3, [r5]
    1234:	cmp	r3, #0
    1238:	beq	1144 <cap_req+0x328>
    123c:	ldr	r2, [sl, r3, lsl #2]
    1240:	tst	r2, #32
    1244:	bne	1258 <cap_req+0x43c>
    1248:	b	1294 <cap_req+0x478>
    124c:	ldr	r2, [sl, r3, lsl #2]
    1250:	tst	r2, #32
    1254:	beq	1288 <cap_req+0x46c>
    1258:	ldrb	r3, [r5, #1]!
    125c:	cmp	r3, #0
    1260:	bne	124c <cap_req+0x430>
    1264:	ldr	r3, [pc, #496]	; 145c <cap_req+0x640>
    1268:	cmp	r7, #0
    126c:	add	r3, pc, r3
    1270:	mov	sl, fp
    1274:	str	r5, [r3, #3072]	; 0xc00
    1278:	bne	1150 <cap_req+0x334>
    127c:	ldr	r3, [sp, #28]
    1280:	mvn	r4, r3
    1284:	b	f40 <cap_req+0x124>
    1288:	ldr	r2, [pc, #464]	; 1460 <cap_req+0x644>
    128c:	add	r2, pc, r2
    1290:	str	r5, [r2, #3072]	; 0xc00
    1294:	cmp	r3, #45	; 0x2d
    1298:	beq	136c <cap_req+0x550>
    129c:	ldr	r4, [sp, #20]
    12a0:	mov	r1, #32
    12a4:	mov	r0, r5
    12a8:	bl	6bc <strchr@plt>
    12ac:	subs	r6, r0, #0
    12b0:	beq	12f0 <cap_req+0x4d4>
    12b4:	ldr	r3, [sp, #44]	; 0x2c
    12b8:	mov	r2, #0
    12bc:	strb	r2, [r6]
    12c0:	mov	r1, r5
    12c4:	ldr	r0, [r3]
    12c8:	bl	6c8 <capability_find@plt>
    12cc:	add	r6, r6, #1
    12d0:	subs	r5, r0, #0
    12d4:	beq	1308 <cap_req+0x4ec>
    12d8:	cmp	r6, #0
    12dc:	beq	1360 <cap_req+0x544>
    12e0:	ldr	r3, [pc, #380]	; 1464 <cap_req+0x648>
    12e4:	add	r3, pc, r3
    12e8:	str	r6, [r3, #3072]	; 0xc00
    12ec:	b	1040 <cap_req+0x224>
    12f0:	ldr	r3, [sp, #44]	; 0x2c
    12f4:	mov	r1, r5
    12f8:	ldr	r0, [r3]
    12fc:	bl	6c8 <capability_find@plt>
    1300:	subs	r5, r0, #0
    1304:	bne	1360 <cap_req+0x544>
    1308:	mov	sl, fp
    130c:	ldrb	r3, [sl, #88]	; 0x58
    1310:	cmp	r3, #0
    1314:	beq	1390 <cap_req+0x574>
    1318:	ldr	r3, [sp, #52]	; 0x34
    131c:	ldr	r2, [sp, #60]	; 0x3c
    1320:	ldr	r1, [pc, #320]	; 1468 <cap_req+0x64c>
    1324:	str	r2, [sp]
    1328:	ldr	r2, [sp, #56]	; 0x38
    132c:	mov	r0, sl
    1330:	add	r2, r2, #88	; 0x58
    1334:	add	r1, pc, r1
    1338:	bl	68c <sendto_one@plt>
    133c:	add	sp, sp, #68	; 0x44
    1340:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1344:	ldr	r3, [r5, #4]
    1348:	ldr	r1, [sp, #24]
    134c:	mov	r2, #1
    1350:	ldr	r6, [sp, #48]	; 0x30
    1354:	orr	r3, r1, r2, lsl r3
    1358:	str	r3, [sp, #24]
    135c:	b	1090 <cap_req+0x274>
    1360:	mov	r3, #1
    1364:	str	r3, [sp, #20]
    1368:	b	1040 <cap_req+0x224>
    136c:	ldrb	r2, [r5, #1]
    1370:	ldr	r3, [pc, #244]	; 146c <cap_req+0x650>
    1374:	add	r5, r5, #1
    1378:	add	r3, pc, r3
    137c:	cmp	r2, #0
    1380:	str	r5, [r3, #3072]	; 0xc00
    1384:	beq	1308 <cap_req+0x4ec>
    1388:	mov	r4, #1
    138c:	b	12a0 <cap_req+0x484>
    1390:	ldr	r3, [pc, #216]	; 1470 <cap_req+0x654>
    1394:	add	r3, pc, r3
    1398:	b	131c <cap_req+0x500>
    139c:	ldrb	r2, [r7, #1]
    13a0:	ldr	r3, [pc, #204]	; 1474 <cap_req+0x658>
    13a4:	add	r4, r7, #1
    13a8:	add	r3, pc, r3
    13ac:	cmp	r2, #0
    13b0:	str	r4, [r3, #3072]	; 0xc00
    13b4:	beq	130c <cap_req+0x4f0>
    13b8:	mov	r7, r4
    13bc:	mov	r4, #1
    13c0:	b	f88 <cap_req+0x16c>
    13c4:	ldr	r3, [r5, r3]
    13c8:	mov	r1, r7
    13cc:	str	r3, [sp, #44]	; 0x2c
    13d0:	ldr	r0, [r3]
    13d4:	bl	6c8 <capability_find@plt>
    13d8:	subs	r5, r0, #0
    13dc:	beq	130c <cap_req+0x4f0>
    13e0:	mov	r3, #1
    13e4:	str	r3, [sp, #20]
    13e8:	b	fe0 <cap_req+0x1c4>
    13ec:	.word	0x000111c4
    13f0:	.word	0x000112a0
    13f4:	.word	0x00011270
    13f8:	.word	0x00000060
    13fc:	.word	0x00000974
    1400:	.word	0x000009e0
    1404:	.word	0x000001ff
    1408:	.word	0x00000050
    140c:	.word	0x000111d4
    1410:	.word	0x000111b8
    1414:	.word	0x000008c8
    1418:	.word	0x000008dc
    141c:	.word	0x0001118c
    1420:	.word	0x0000004c
    1424:	.word	0x00011128
    1428:	.word	0x00011118
    142c:	.word	0x00000880
    1430:	.word	0x0000082c
    1434:	.word	0x0000081c
    1438:	.word	0x00000804
    143c:	.word	0x000007a4
    1440:	.word	0x00000760
    1444:	.word	0x00000788
    1448:	.word	0x00010fa8
    144c:	.word	0x000006d8
    1450:	.word	0x000006bc
    1454:	.word	0x00000680
    1458:	.word	0x00010ed8
    145c:	.word	0x00010e94
    1460:	.word	0x00010e74
    1464:	.word	0x00010e1c
    1468:	.word	0x0000055c
    146c:	.word	0x00010d88
    1470:	.word	0x00000474
    1474:	.word	0x00010d58

00001478 <cap_ack>:
    1478:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    147c:	subs	r3, r1, #0
    1480:	ldr	r6, [pc, #780]	; 1794 <cap_ack+0x31c>
    1484:	sub	sp, sp, #28
    1488:	add	r6, pc, r6
    148c:	beq	149c <cap_ack+0x24>
    1490:	ldrb	r3, [r3]
    1494:	cmp	r3, #0
    1498:	bne	14a4 <cap_ack+0x2c>
    149c:	add	sp, sp, #28
    14a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    14a4:	ldr	r5, [pc, #748]	; 1798 <cap_ack+0x320>
    14a8:	mov	r7, r0
    14ac:	add	r5, pc, r5
    14b0:	add	r4, r5, #1024	; 0x400
    14b4:	mov	r2, #512	; 0x200
    14b8:	mov	r0, r4
    14bc:	bl	6e0 <rb_strlcpy@plt>
    14c0:	ldrb	r3, [r5, #1024]	; 0x400
    14c4:	str	r4, [r5, #3072]	; 0xc00
    14c8:	cmp	r3, #0
    14cc:	beq	150c <cap_ack+0x94>
    14d0:	ldr	r2, [pc, #708]	; 179c <cap_ack+0x324>
    14d4:	ldr	r5, [r6, r2]
    14d8:	ldr	r2, [r5, r3, lsl #2]
    14dc:	tst	r2, #32
    14e0:	bne	14f4 <cap_ack+0x7c>
    14e4:	b	153c <cap_ack+0xc4>
    14e8:	ldr	r2, [r5, r3, lsl #2]
    14ec:	tst	r2, #32
    14f0:	beq	1530 <cap_ack+0xb8>
    14f4:	ldrb	r3, [r4, #1]!
    14f8:	cmp	r3, #0
    14fc:	bne	14e8 <cap_ack+0x70>
    1500:	ldr	r3, [pc, #664]	; 17a0 <cap_ack+0x328>
    1504:	add	r3, pc, r3
    1508:	str	r4, [r3, #3072]	; 0xc00
    150c:	ldr	lr, [r7, #432]	; 0x1b0
    1510:	mvn	r6, #0
    1514:	mov	r9, #0
    1518:	ldr	ip, [lr, #296]	; 0x128
    151c:	orr	r9, r9, ip
    1520:	and	r6, r6, r9
    1524:	str	r6, [lr, #296]	; 0x128
    1528:	add	sp, sp, #28
    152c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1530:	ldr	r2, [pc, #620]	; 17a4 <cap_ack+0x32c>
    1534:	add	r2, pc, r2
    1538:	str	r4, [r2, #3072]	; 0xc00
    153c:	cmp	r3, #45	; 0x2d
    1540:	movne	r8, #0
    1544:	beq	1728 <cap_ack+0x2b0>
    1548:	mov	r1, #32
    154c:	mov	r0, r4
    1550:	bl	6bc <strchr@plt>
    1554:	ldr	r3, [pc, #588]	; 17a8 <cap_ack+0x330>
    1558:	cmp	r0, #0
    155c:	beq	1754 <cap_ack+0x2dc>
    1560:	mov	sl, #0
    1564:	strb	sl, [r0]
    1568:	ldr	r3, [r6, r3]
    156c:	mov	r1, r4
    1570:	add	r4, r0, #1
    1574:	ldr	r0, [r3]
    1578:	str	r3, [sp, #8]
    157c:	bl	6c8 <capability_find@plt>
    1580:	cmp	r0, #0
    1584:	beq	1770 <cap_ack+0x2f8>
    1588:	cmp	r4, #0
    158c:	beq	174c <cap_ack+0x2d4>
    1590:	ldr	r2, [pc, #532]	; 17ac <cap_ack+0x334>
    1594:	add	r2, pc, r2
    1598:	str	r4, [r2, #3072]	; 0xc00
    159c:	ldr	r3, [pc, #524]	; 17b0 <cap_ack+0x338>
    15a0:	mov	r6, #0
    15a4:	add	r3, pc, r3
    15a8:	str	r3, [sp, #4]
    15ac:	ldr	r3, [pc, #512]	; 17b4 <cap_ack+0x33c>
    15b0:	mov	r9, r6
    15b4:	add	r3, pc, r3
    15b8:	str	r3, [sp, #16]
    15bc:	ldr	r3, [pc, #500]	; 17b8 <cap_ack+0x340>
    15c0:	mov	fp, #1
    15c4:	add	r3, pc, r3
    15c8:	str	r3, [sp, #20]
    15cc:	ldr	r3, [pc, #488]	; 17bc <cap_ack+0x344>
    15d0:	add	r3, pc, r3
    15d4:	str	r3, [sp, #12]
    15d8:	ldr	lr, [r7, #432]	; 0x1b0
    15dc:	ldr	r3, [r0, #4]
    15e0:	ldr	ip, [lr, #296]	; 0x128
    15e4:	lsl	r3, fp, r3
    15e8:	bics	r2, r3, ip
    15ec:	beq	164c <cap_ack+0x1d4>
    15f0:	cmp	sl, #0
    15f4:	beq	1600 <cap_ack+0x188>
    15f8:	mvn	r6, r6
    15fc:	b	151c <cap_ack+0xa4>
    1600:	ldr	r3, [sp, #4]
    1604:	ldr	r4, [r3, #3072]	; 0xc00
    1608:	ldrb	r3, [r4]
    160c:	cmp	r3, #0
    1610:	beq	15f8 <cap_ack+0x180>
    1614:	ldr	r2, [r5, r3, lsl #2]
    1618:	tst	r2, #32
    161c:	bne	1630 <cap_ack+0x1b8>
    1620:	b	1680 <cap_ack+0x208>
    1624:	ldr	r2, [r5, r3, lsl #2]
    1628:	tst	r2, #32
    162c:	beq	1678 <cap_ack+0x200>
    1630:	ldrb	r3, [r4, #1]!
    1634:	cmp	r3, #0
    1638:	bne	1624 <cap_ack+0x1ac>
    163c:	ldr	r3, [pc, #380]	; 17c0 <cap_ack+0x348>
    1640:	add	r3, pc, r3
    1644:	str	r4, [r3, #3072]	; 0xc00
    1648:	b	15f8 <cap_ack+0x180>
    164c:	cmp	r8, #0
    1650:	orreq	r9, r9, r3
    1654:	beq	15f0 <cap_ack+0x178>
    1658:	ldr	r2, [r0, #12]
    165c:	cmp	r2, #0
    1660:	beq	1670 <cap_ack+0x1f8>
    1664:	ldr	r2, [r2, #8]
    1668:	tst	r2, #1
    166c:	bne	15f0 <cap_ack+0x178>
    1670:	orr	r6, r6, r3
    1674:	b	15f0 <cap_ack+0x178>
    1678:	ldr	r2, [sp, #16]
    167c:	str	r4, [r2, #3072]	; 0xc00
    1680:	cmp	r3, #45	; 0x2d
    1684:	movne	r8, sl
    1688:	beq	16f8 <cap_ack+0x280>
    168c:	mov	r1, #32
    1690:	mov	r0, r4
    1694:	bl	6bc <strchr@plt>
    1698:	subs	r3, r0, #0
    169c:	beq	16d8 <cap_ack+0x260>
    16a0:	mov	r2, #0
    16a4:	strb	r2, [r3]
    16a8:	ldr	r2, [sp, #8]
    16ac:	mov	r1, r4
    16b0:	add	r4, r3, #1
    16b4:	ldr	r0, [r2]
    16b8:	bl	6c8 <capability_find@plt>
    16bc:	cmp	r0, #0
    16c0:	beq	1718 <cap_ack+0x2a0>
    16c4:	cmp	r4, #0
    16c8:	beq	16f0 <cap_ack+0x278>
    16cc:	ldr	r3, [sp, #12]
    16d0:	str	r4, [r3, #3072]	; 0xc00
    16d4:	b	15d8 <cap_ack+0x160>
    16d8:	ldr	r3, [sp, #8]
    16dc:	mov	r1, r4
    16e0:	ldr	r0, [r3]
    16e4:	bl	6c8 <capability_find@plt>
    16e8:	cmp	r0, #0
    16ec:	beq	1718 <cap_ack+0x2a0>
    16f0:	mov	sl, fp
    16f4:	b	15d8 <cap_ack+0x160>
    16f8:	ldrb	r3, [r4, #1]
    16fc:	ldr	r2, [sp, #20]
    1700:	add	r4, r4, #1
    1704:	cmp	r3, #0
    1708:	str	r4, [r2, #3072]	; 0xc00
    170c:	beq	15f8 <cap_ack+0x180>
    1710:	mov	r8, fp
    1714:	b	168c <cap_ack+0x214>
    1718:	ldr	lr, [r7, #432]	; 0x1b0
    171c:	mvn	r6, r6
    1720:	ldr	ip, [lr, #296]	; 0x128
    1724:	b	151c <cap_ack+0xa4>
    1728:	ldrb	r9, [r4, #1]
    172c:	ldr	r3, [pc, #144]	; 17c4 <cap_ack+0x34c>
    1730:	add	r4, r4, #1
    1734:	add	r3, pc, r3
    1738:	cmp	r9, #0
    173c:	str	r4, [r3, #3072]	; 0xc00
    1740:	beq	1784 <cap_ack+0x30c>
    1744:	mov	r8, #1
    1748:	b	1548 <cap_ack+0xd0>
    174c:	mov	sl, #1
    1750:	b	159c <cap_ack+0x124>
    1754:	ldr	r3, [r6, r3]
    1758:	mov	r1, r4
    175c:	str	r3, [sp, #8]
    1760:	ldr	r0, [r3]
    1764:	bl	6c8 <capability_find@plt>
    1768:	cmp	r0, #0
    176c:	bne	174c <cap_ack+0x2d4>
    1770:	ldr	lr, [r7, #432]	; 0x1b0
    1774:	mov	r9, r0
    1778:	mvn	r6, #0
    177c:	ldr	ip, [lr, #296]	; 0x128
    1780:	b	151c <cap_ack+0xa4>
    1784:	ldr	lr, [r7, #432]	; 0x1b0
    1788:	mvn	r6, #0
    178c:	ldr	ip, [lr, #296]	; 0x128
    1790:	b	151c <cap_ack+0xa4>
    1794:	.word	0x00010b70
    1798:	.word	0x00010c54
    179c:	.word	0x00000050
    17a0:	.word	0x00010bfc
    17a4:	.word	0x00010bcc
    17a8:	.word	0x0000004c
    17ac:	.word	0x00010b6c
    17b0:	.word	0x00010b5c
    17b4:	.word	0x00010b4c
    17b8:	.word	0x00010b3c
    17bc:	.word	0x00010b30
    17c0:	.word	0x00010ac0
    17c4:	.word	0x000109cc

Disassembly of section .fini:

000017c8 <_fini>:
    17c8:	push	{r3, lr}
    17cc:	pop	{r3, pc}
