<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="trab2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="commutator.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="commutator.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="commutator.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_result_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="operative_block.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="operative_block.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="operative_block.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="operative_block.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="operative_block_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="operative_block_tb1_verification_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="operative_block_tb1_verification_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="operative_block_tb1_verification_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="operative_block_tb1_verification_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reg_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1530062169" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1530062169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530062209" xil_pn:in_ck="2767404912276211857" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1530062209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="adder_one.vhd"/>
      <outfile xil_pn:name="commutator.vhd"/>
      <outfile xil_pn:name="comparator.vhd"/>
      <outfile xil_pn:name="comparator_or.vhd"/>
      <outfile xil_pn:name="comparator_zero.vhd"/>
      <outfile xil_pn:name="control_block.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="logic_and.vhd"/>
      <outfile xil_pn:name="logic_or.vhd"/>
      <outfile xil_pn:name="memoria.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="mux_result.vhd"/>
      <outfile xil_pn:name="not_logic.vhd"/>
      <outfile xil_pn:name="operative_block.vhd"/>
      <outfile xil_pn:name="operative_block_tb1_verification.vhd"/>
      <outfile xil_pn:name="reg_tb.vhd"/>
      <outfile xil_pn:name="register.vhd"/>
      <outfile xil_pn:name="subtractor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1530062169" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8765327071696432791" xil_pn:start_ts="1530062169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530062169" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5268668368695285493" xil_pn:start_ts="1530062169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530062169" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1008935736810201868" xil_pn:start_ts="1530062169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530062209" xil_pn:in_ck="2767404912276211857" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1530062209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="adder_one.vhd"/>
      <outfile xil_pn:name="commutator.vhd"/>
      <outfile xil_pn:name="comparator.vhd"/>
      <outfile xil_pn:name="comparator_or.vhd"/>
      <outfile xil_pn:name="comparator_zero.vhd"/>
      <outfile xil_pn:name="control_block.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="logic_and.vhd"/>
      <outfile xil_pn:name="logic_or.vhd"/>
      <outfile xil_pn:name="memoria.vhd"/>
      <outfile xil_pn:name="mux.vhd"/>
      <outfile xil_pn:name="mux_result.vhd"/>
      <outfile xil_pn:name="not_logic.vhd"/>
      <outfile xil_pn:name="operative_block.vhd"/>
      <outfile xil_pn:name="operative_block_tb1_verification.vhd"/>
      <outfile xil_pn:name="reg_tb.vhd"/>
      <outfile xil_pn:name="register.vhd"/>
      <outfile xil_pn:name="subtractor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1530062211" xil_pn:in_ck="2767404912276211857" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1754644854510157662" xil_pn:start_ts="1530062209">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="operative_block_tb1_verification_beh.prj"/>
      <outfile xil_pn:name="operative_block_tb1_verification_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1530062285" xil_pn:in_ck="4313184936676473561" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1927030116984179962" xil_pn:start_ts="1530062285">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="operative_block_tb1_verification_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1530051263" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1530051263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530051263" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6007592741468736762" xil_pn:start_ts="1530051263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530051263" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1008935736810201868" xil_pn:start_ts="1530051263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530051263" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1530051263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530051263" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4399938120147762084" xil_pn:start_ts="1530051263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530051263" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3907739381874762399" xil_pn:start_ts="1530051263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530051263" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3797578442084087934" xil_pn:start_ts="1530051263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530051268" xil_pn:in_ck="8094138015978352221" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-133068375414161221" xil_pn:start_ts="1530051263">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="operative_block.prj"/>
      <outfile xil_pn:name="operative_block.xst"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
