# Ok, And?

Hardware accelerated 16-bit bitwise AND-er.

## Why

Going to build a real accelerator, writing this to figure out how to manage 
FPGA <-> Host I/O.
