# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../proj_1.ip_user_files/bd/AXI4S_to_Vid_Out_bd/ip/AXI4S_to_Vid_Out_bd_v_tc_0_1/sim/AXI4S_to_Vid_Out_bd_v_tc_0_1.vhd" \

# Do not sort compile order
nosort
