Analysis & Synthesis report for sisa
Thu Apr 12 15:51:16 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |sisa|MemoryController:mem_ctrl0|SRAMController:controller0|state
 11. State Machine - |sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1
 20. Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0
 21. Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1
 22. lpm_mult Parameter Settings by Entity Instance
 23. SignalTap II Logic Analyzer Settings
 24. Elapsed Time Per Partition
 25. Connections to In-System Debugging Instance "auto_signaltap_0"
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 12 15:51:16 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; sisa                                            ;
; Top-level Entity Name              ; sisa                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 11,916                                          ;
;     Total combinational functions  ; 5,748                                           ;
;     Dedicated logic registers      ; 6,867                                           ;
; Total registers                    ; 6867                                            ;
; Total pins                         ; 98                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 192,512                                         ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; sisa               ; sisa               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; display16.vhd                    ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/display16.vhd              ;         ;
; SRAMController.vhd               ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/SRAMController.vhd         ;         ;
; unidad_control.vhd               ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/unidad_control.vhd         ;         ;
; sisa.vhd                         ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/sisa.vhd                   ;         ;
; regfile.vhd                      ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/regfile.vhd                ;         ;
; proc.vhd                         ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/proc.vhd                   ;         ;
; multi.vhd                        ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/multi.vhd                  ;         ;
; MemoryController.vhd             ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/MemoryController.vhd       ;         ;
; datapath.vhd                     ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/datapath.vhd               ;         ;
; control_l.vhd                    ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/control_l.vhd              ;         ;
; alu.vhd                          ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/alu.vhd                    ;         ;
; controladoresIO.vhd              ; yes             ; User VHDL File               ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/controladoresIO.vhd        ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd               ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                  ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                    ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_4024.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/altsyncram_4024.tdf     ;         ;
; db/altsyncram_ckq1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/altsyncram_ckq1.tdf     ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                      ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                    ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                       ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                    ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                       ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                      ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                      ;         ;
; db/mux_7oc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/mux_7oc.tdf             ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                    ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                        ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                   ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/decode_rqf.tdf          ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                   ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                   ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;         ;
; db/cntr_rdi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/cntr_rdi.tdf            ;         ;
; db/cmpr_ccc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/cmpr_ccc.tdf            ;         ;
; db/cntr_m4j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/cntr_m4j.tdf            ;         ;
; db/cntr_qbi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/cntr_qbi.tdf            ;         ;
; db/cmpr_9cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/cmpr_9cc.tdf            ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/cntr_gui.tdf            ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/cmpr_5cc.tdf            ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                       ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                    ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                   ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc               ;         ;
; db/lpm_divide_3gm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/lpm_divide_3gm.tdf      ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/sign_div_unsign_dnh.tdf ;         ;
; db/alt_u_div_s5f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/alt_u_div_s5f.tdf       ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/add_sub_lkc.tdf         ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/add_sub_mkc.tdf         ;         ;
; db/lpm_divide_rto.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/lpm_divide_rto.tdf      ;         ;
; db/abs_divider_8dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/abs_divider_8dg.tdf     ;         ;
; db/lpm_abs_2s9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/lpm_abs_2s9.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                      ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                      ;         ;
; db/mult_l8t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/mult_l8t.tdf            ;         ;
; db/mult_h1t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec02/Documents/pec-2018/ProcesadorMulticicleIO/db/mult_h1t.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 11,916   ;
;                                             ;          ;
; Total combinational functions               ; 5748     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 4394     ;
;     -- 3 input functions                    ; 1074     ;
;     -- <=2 input functions                  ; 280      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 5289     ;
;     -- arithmetic mode                      ; 459      ;
;                                             ;          ;
; Total registers                             ; 6867     ;
;     -- Dedicated logic registers            ; 6867     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 98       ;
; Total memory bits                           ; 192512   ;
; Embedded Multiplier 9-bit elements          ; 4        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 5910     ;
; Total fan-out                               ; 45918    ;
; Average fan-out                             ; 3.56     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sisa                                                                                                   ; 5748 (5)          ; 6867 (4)     ; 192512      ; 4            ; 0       ; 2         ; 98   ; 0            ; |sisa                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Display7:display0|                                                                                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|Display7:display0                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |Display7:display1|                                                                                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|Display7:display1                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |Display7:display2|                                                                                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|Display7:display2                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |Display7:display3|                                                                                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|Display7:display3                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |MemoryController:mem_ctrl0|                                                                         ; 79 (2)            ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|MemoryController:mem_ctrl0                                                                                                                                                                                                                                                                                                            ; work         ;
;       |SRAMController:controller0|                                                                      ; 77 (77)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|MemoryController:mem_ctrl0|SRAMController:controller0                                                                                                                                                                                                                                                                                 ; work         ;
;    |controladores_IO:controladores_IO0|                                                                 ; 3032 (3032)       ; 4076 (4076)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0                                                                                                                                                                                                                                                                                                    ; work         ;
;    |proc:proc0|                                                                                         ; 1580 (0)          ; 168 (0)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|proc:proc0                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |datapath:datapath0|                                                                              ; 1473 (83)         ; 133 (0)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0                                                                                                                                                                                                                                                                                                         ; work         ;
;          |alu:alu0|                                                                                     ; 1222 (577)        ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0                                                                                                                                                                                                                                                                                                ; work         ;
;             |lpm_divide:Div0|                                                                           ; 285 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0                                                                                                                                                                                                                                                                                ; work         ;
;                |lpm_divide_3gm:auto_generated|                                                          ; 285 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0|lpm_divide_3gm:auto_generated                                                                                                                                                                                                                                                  ; work         ;
;                   |sign_div_unsign_dnh:divider|                                                         ; 285 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                      ; work         ;
;                      |alt_u_div_s5f:divider|                                                            ; 285 (284)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider                                                                                                                                                                                                ; work         ;
;                         |add_sub_mkc:add_sub_1|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1                                                                                                                                                                          ; work         ;
;             |lpm_divide:Div1|                                                                           ; 360 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1                                                                                                                                                                                                                                                                                ; work         ;
;                |lpm_divide_rto:auto_generated|                                                          ; 360 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated                                                                                                                                                                                                                                                  ; work         ;
;                   |abs_divider_8dg:divider|                                                             ; 360 (26)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider                                                                                                                                                                                                                          ; work         ;
;                      |alt_u_div_s5f:divider|                                                            ; 285 (282)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider                                                                                                                                                                                                    ; work         ;
;                         |add_sub_lkc:add_sub_0|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_lkc:add_sub_0                                                                                                                                                                              ; work         ;
;                         |add_sub_mkc:add_sub_1|                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1                                                                                                                                                                              ; work         ;
;                      |lpm_abs_2s9:my_abs_den|                                                           ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den                                                                                                                                                                                                   ; work         ;
;                      |lpm_abs_2s9:my_abs_num|                                                           ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num                                                                                                                                                                                                   ; work         ;
;             |lpm_mult:Mult0|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                 ; work         ;
;                |mult_l8t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0|mult_l8t:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;             |lpm_mult:Mult1|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1                                                                                                                                                                                                                                                                                 ; work         ;
;                |mult_h1t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1|mult_h1t:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;          |regfile:regfile0|                                                                             ; 168 (168)         ; 133 (133)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0                                                                                                                                                                                                                                                                                        ; work         ;
;       |unidad_control:unidad_control0|                                                                  ; 107 (67)          ; 35 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|unidad_control:unidad_control0                                                                                                                                                                                                                                                                                             ; work         ;
;          |control_l:control_l0|                                                                         ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0                                                                                                                                                                                                                                                                        ; work         ;
;          |multi:multi0|                                                                                 ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0                                                                                                                                                                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 121 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 120 (82)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 875 (1)           ; 2528 (376)   ; 192512      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 874 (0)           ; 2152 (0)     ; 192512      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 874 (21)          ; 2152 (784)   ; 192512      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_7oc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 192512      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_4024:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 192512      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4024:auto_generated                                                                                                                                            ; work         ;
;                   |altsyncram_ckq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 192512      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4024:auto_generated|altsyncram_ckq1:altsyncram1                                                                                                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 82 (82)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 441 (1)           ; 956 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 376 (0)           ; 940 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 564 (564)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 376 (0)           ; 376 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 64 (64)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 271 (11)          ; 254 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_rdi:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_rdi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_m4j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_qbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 188 (188)         ; 188 (188)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4024:auto_generated|altsyncram_ckq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 188          ; 1024         ; 188          ; 192512 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |sisa|MemoryController:mem_ctrl0|SRAMController:controller0|state            ;
+-----------------+--------------+-------------+-------------+-----------------+---------------+
; Name            ; state.RES_ST ; state.WR_ST ; state.RD_ST ; state.BRANCH_ST ; state.IDLE_ST ;
+-----------------+--------------+-------------+-------------+-----------------+---------------+
; state.IDLE_ST   ; 0            ; 0           ; 0           ; 0               ; 0             ;
; state.BRANCH_ST ; 0            ; 0           ; 0           ; 1               ; 1             ;
; state.RD_ST     ; 0            ; 0           ; 1           ; 0               ; 1             ;
; state.WR_ST     ; 0            ; 1           ; 0           ; 0               ; 1             ;
; state.RES_ST    ; 1            ; 0           ; 0           ; 0               ; 1             ;
+-----------------+--------------+-------------+-------------+-----------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0|state ;
+-------------+------------+-------------+-------------------------------------------+
; Name        ; state.DEMW ; state.FETCH ; state.IDLE                                ;
+-------------+------------+-------------+-------------------------------------------+
; state.IDLE  ; 0          ; 0           ; 0                                         ;
; state.FETCH ; 0          ; 1           ; 1                                         ;
; state.DEMW  ; 1          ; 0           ; 1                                         ;
+-------------+------------+-------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                       ;
+-------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
; Latch Name                                                              ; Latch Enable Signal                                                    ; Free of Timing Hazards ;
+-------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N         ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N        ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_LB_N         ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N        ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_OE_N         ; MemoryController:mem_ctrl0|SRAMController:controller0|WideOr0          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_WE_N         ; MemoryController:mem_ctrl0|SRAMController:controller0|WideOr1          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]      ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]     ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[14]      ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]     ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[13]      ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]     ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[12]      ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]     ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[5]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]      ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[4]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]      ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[3]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]      ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[8]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]     ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[15]                            ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[10]      ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]     ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[1]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]      ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[9]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]     ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[0]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]      ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[11]      ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]     ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[2]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]      ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]      ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[6]       ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]      ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[14]                            ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[13]                            ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[12]                            ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[11]                            ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[10]                            ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[9]                             ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[8]                             ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[7]                             ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[6]                             ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[5]                             ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[4]                             ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[3]                             ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[2]                             ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[1]                             ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[0]                             ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[0]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[0]_464    ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[1]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[2]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[3]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[4]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[5]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[6]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[7]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[8]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[9]$latch  ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[10]$latch ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[11]$latch ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[12]$latch ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[13]$latch ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[14]$latch ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[15]$latch ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST  ; yes                    ;
; Number of user-specified and inferred latches = 53                      ;                                                                        ;                        ;
+-------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; controladores_IO:controladores_IO0|ports[7][4]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[7][5]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[7][6]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[7][7]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[7][8]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[7][9]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[7][10]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[7][11]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[7][12]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[7][13]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[7][14]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[7][15]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[8][8]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[8][9]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[8][10]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[8][11]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[8][12]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[8][13]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[8][14]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controladores_IO0|ports[8][15]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 20                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                            ;
; Total Number of Removed Registers = 21                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6867  ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 48    ;
; Number of registers using Asynchronous Clear ; 917   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5028  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 15                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:proc0|unidad_control:unidad_control0|bus_ir[3]                                                                                                                 ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |sisa|proc:proc0|unidad_control:unidad_control0|new_pc[11]                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sisa|proc:proc0|datapath:datapath0|mux_immed_reg[1]                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sisa|proc:proc0|datapath:datapath0|Mux0                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0|op[2]                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sisa|MemoryController:mem_ctrl0|SRAMController:controller0|data_ext                                                                                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w_dummy                                                                                                                      ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 1352 LEs             ; 8 LEs                  ; No         ; |sisa|controladores_IO:controladores_IO0|Mux6                                                                                                                             ;
; 256:1              ; 4 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; No         ; |sisa|controladores_IO:controladores_IO0|Mux8                                                                                                                             ;
; 256:1              ; 4 bits    ; 680 LEs       ; 680 LEs              ; 0 LEs                  ; No         ; |sisa|controladores_IO:controladores_IO0|Mux12                                                                                                                            ;
; 62:1               ; 3 bits    ; 123 LEs       ; 33 LEs               ; 90 LEs                 ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w[9]                                                                                                                         ;
; 61:1               ; 3 bits    ; 120 LEs       ; 30 LEs               ; 90 LEs                 ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w[4]                                                                                                                         ;
; 63:1               ; 2 bits    ; 84 LEs        ; 24 LEs               ; 60 LEs                 ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w[12]                                                                                                                        ;
; 62:1               ; 2 bits    ; 82 LEs        ; 22 LEs               ; 60 LEs                 ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w[3]                                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 188                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 188                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 32853                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 29506                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 588                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                       ;
; LPM_WIDTHD             ; 16             ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_3gm ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                       ;
; LPM_WIDTHD             ; 16             ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_rto ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                     ;
+------------------------------------------------+------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                  ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                  ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                  ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                  ;
; LATENCY                                        ; 0          ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                  ;
; USE_EAB                                        ; OFF        ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                  ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                  ;
+------------------------------------------------+------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1 ;
+------------------------------------------------+------------+------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                     ;
+------------------------------------------------+------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                  ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                  ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                  ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                  ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                  ;
; LATENCY                                        ; 0          ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                  ;
; USE_EAB                                        ; OFF        ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                  ;
; CBXI_PARAMETER                                 ; mult_h1t   ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                  ;
+------------------------------------------------+------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                ;
+---------------------------------------+-------------------------------------------------------+
; Name                                  ; Value                                                 ;
+---------------------------------------+-------------------------------------------------------+
; Number of entity instances            ; 2                                                     ;
; Entity Instance                       ; proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                    ;
;     -- LPM_WIDTHB                     ; 16                                                    ;
;     -- LPM_WIDTHP                     ; 32                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
; Entity Instance                       ; proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                    ;
;     -- LPM_WIDTHB                     ; 16                                                    ;
;     -- LPM_WIDTHP                     ; 32                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
+---------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 188                 ; 188              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:16     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                ;
+-------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------+---------+
; Name                                                  ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                          ; Details ;
+-------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------+---------+
; CLOCK_50                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                                   ; N/A     ;
; HEX0[0]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display0|bitsCaracter[0]~0                                        ; N/A     ;
; HEX0[0]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display0|bitsCaracter[0]~0                                        ; N/A     ;
; HEX0[1]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display0|bitsCaracter[1]~1                                        ; N/A     ;
; HEX0[1]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display0|bitsCaracter[1]~1                                        ; N/A     ;
; HEX0[2]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display0|bitsCaracter[2]~2                                        ; N/A     ;
; HEX0[2]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display0|bitsCaracter[2]~2                                        ; N/A     ;
; HEX0[3]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display0|bitsCaracter[3]~3                                        ; N/A     ;
; HEX0[3]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display0|bitsCaracter[3]~3                                        ; N/A     ;
; HEX0[4]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display0|bitsCaracter[4]~4                                        ; N/A     ;
; HEX0[4]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display0|bitsCaracter[4]~4                                        ; N/A     ;
; HEX0[5]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display0|bitsCaracter[5]~5                                        ; N/A     ;
; HEX0[5]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display0|bitsCaracter[5]~5                                        ; N/A     ;
; HEX0[6]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display0|bitsCaracter[6]~6                                        ; N/A     ;
; HEX0[6]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display0|bitsCaracter[6]~6                                        ; N/A     ;
; HEX1[0]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display1|bitsCaracter[0]~0                                        ; N/A     ;
; HEX1[0]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display1|bitsCaracter[0]~0                                        ; N/A     ;
; HEX1[1]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display1|bitsCaracter[1]~1                                        ; N/A     ;
; HEX1[1]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display1|bitsCaracter[1]~1                                        ; N/A     ;
; HEX1[2]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display1|bitsCaracter[2]~2                                        ; N/A     ;
; HEX1[2]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display1|bitsCaracter[2]~2                                        ; N/A     ;
; HEX1[3]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display1|bitsCaracter[3]~3                                        ; N/A     ;
; HEX1[3]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display1|bitsCaracter[3]~3                                        ; N/A     ;
; HEX1[4]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display1|bitsCaracter[4]~4                                        ; N/A     ;
; HEX1[4]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display1|bitsCaracter[4]~4                                        ; N/A     ;
; HEX1[5]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display1|bitsCaracter[5]~5                                        ; N/A     ;
; HEX1[5]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display1|bitsCaracter[5]~5                                        ; N/A     ;
; HEX1[6]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display1|bitsCaracter[6]~6                                        ; N/A     ;
; HEX1[6]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display1|bitsCaracter[6]~6                                        ; N/A     ;
; HEX2[0]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display2|bitsCaracter[0]~0                                        ; N/A     ;
; HEX2[0]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display2|bitsCaracter[0]~0                                        ; N/A     ;
; HEX2[1]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display2|bitsCaracter[1]~1                                        ; N/A     ;
; HEX2[1]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display2|bitsCaracter[1]~1                                        ; N/A     ;
; HEX2[2]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display2|bitsCaracter[2]~2                                        ; N/A     ;
; HEX2[2]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display2|bitsCaracter[2]~2                                        ; N/A     ;
; HEX2[3]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display2|bitsCaracter[3]~3                                        ; N/A     ;
; HEX2[3]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display2|bitsCaracter[3]~3                                        ; N/A     ;
; HEX2[4]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display2|bitsCaracter[4]~4                                        ; N/A     ;
; HEX2[4]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display2|bitsCaracter[4]~4                                        ; N/A     ;
; HEX2[5]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display2|bitsCaracter[5]~5                                        ; N/A     ;
; HEX2[5]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display2|bitsCaracter[5]~5                                        ; N/A     ;
; HEX2[6]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display2|bitsCaracter[6]~6                                        ; N/A     ;
; HEX2[6]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display2|bitsCaracter[6]~6                                        ; N/A     ;
; HEX3[0]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display3|bitsCaracter[0]~0                                        ; N/A     ;
; HEX3[0]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display3|bitsCaracter[0]~0                                        ; N/A     ;
; HEX3[1]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display3|bitsCaracter[1]~1                                        ; N/A     ;
; HEX3[1]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display3|bitsCaracter[1]~1                                        ; N/A     ;
; HEX3[2]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display3|bitsCaracter[2]~2                                        ; N/A     ;
; HEX3[2]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display3|bitsCaracter[2]~2                                        ; N/A     ;
; HEX3[3]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display3|bitsCaracter[3]~3                                        ; N/A     ;
; HEX3[3]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display3|bitsCaracter[3]~3                                        ; N/A     ;
; HEX3[4]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display3|bitsCaracter[4]~4                                        ; N/A     ;
; HEX3[4]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display3|bitsCaracter[4]~4                                        ; N/A     ;
; HEX3[5]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display3|bitsCaracter[5]~5                                        ; N/A     ;
; HEX3[5]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display3|bitsCaracter[5]~5                                        ; N/A     ;
; HEX3[6]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display3|bitsCaracter[6]~6                                        ; N/A     ;
; HEX3[6]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Display7:display3|bitsCaracter[6]~6                                        ; N/A     ;
; LEDG[0]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][0]                             ; N/A     ;
; LEDG[0]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][0]                             ; N/A     ;
; LEDG[1]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][1]                             ; N/A     ;
; LEDG[1]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][1]                             ; N/A     ;
; LEDG[2]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][2]                             ; N/A     ;
; LEDG[2]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][2]                             ; N/A     ;
; LEDG[3]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][3]                             ; N/A     ;
; LEDG[3]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][3]                             ; N/A     ;
; LEDG[4]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][4]                             ; N/A     ;
; LEDG[4]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][4]                             ; N/A     ;
; LEDG[5]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][5]                             ; N/A     ;
; LEDG[5]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][5]                             ; N/A     ;
; LEDG[6]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][6]                             ; N/A     ;
; LEDG[6]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][6]                             ; N/A     ;
; LEDG[7]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][7]                             ; N/A     ;
; LEDG[7]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][7]                             ; N/A     ;
; LEDR[0]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][0]                             ; N/A     ;
; LEDR[0]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][0]                             ; N/A     ;
; LEDR[1]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][1]                             ; N/A     ;
; LEDR[1]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][1]                             ; N/A     ;
; LEDR[2]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][2]                             ; N/A     ;
; LEDR[2]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][2]                             ; N/A     ;
; LEDR[3]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][3]                             ; N/A     ;
; LEDR[3]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][3]                             ; N/A     ;
; LEDR[4]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][4]                             ; N/A     ;
; LEDR[4]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][4]                             ; N/A     ;
; LEDR[5]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][5]                             ; N/A     ;
; LEDR[5]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][5]                             ; N/A     ;
; LEDR[6]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][6]                             ; N/A     ;
; LEDR[6]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][6]                             ; N/A     ;
; LEDR[7]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][7]                             ; N/A     ;
; LEDR[7]                                               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][7]                             ; N/A     ;
; clk_proc                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_proc                                                                   ; N/A     ;
; clk_proc                                              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_proc                                                                   ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[0]                        ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[0]                        ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[1]                        ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[1]                        ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[2]                        ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[2]                        ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[3]                        ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[3]                        ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[4]                        ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[4]                        ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[5]                        ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[5]                        ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[6]~2  ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[6]~2  ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~1 ; N/A     ;
; controladores_IO:controladores_IO0|addr_io[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~1 ; N/A     ;
; controladores_IO:controladores_IO0|display[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][0]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][0]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][10]                           ; N/A     ;
; controladores_IO:controladores_IO0|display[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][10]                           ; N/A     ;
; controladores_IO:controladores_IO0|display[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][11]                           ; N/A     ;
; controladores_IO:controladores_IO0|display[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][11]                           ; N/A     ;
; controladores_IO:controladores_IO0|display[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][12]                           ; N/A     ;
; controladores_IO:controladores_IO0|display[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][12]                           ; N/A     ;
; controladores_IO:controladores_IO0|display[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][13]                           ; N/A     ;
; controladores_IO:controladores_IO0|display[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][13]                           ; N/A     ;
; controladores_IO:controladores_IO0|display[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][14]                           ; N/A     ;
; controladores_IO:controladores_IO0|display[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][14]                           ; N/A     ;
; controladores_IO:controladores_IO0|display[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][15]                           ; N/A     ;
; controladores_IO:controladores_IO0|display[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][15]                           ; N/A     ;
; controladores_IO:controladores_IO0|display[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][1]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][1]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][2]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][2]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][3]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][3]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][4]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][4]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][5]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][5]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][6]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][6]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][7]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][7]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][8]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][8]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][9]                            ; N/A     ;
; controladores_IO:controladores_IO0|display[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][9]                            ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][0]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][0]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][1]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][1]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][2]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][2]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][3]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][3]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][4]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][4]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][5]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][5]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][6]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][6]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][7]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_rojos[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][7]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][0]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][0]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][1]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][1]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][2]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][2]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][3]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][3]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][4]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][4]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][5]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][5]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][6]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][6]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][7]                             ; N/A     ;
; controladores_IO:controladores_IO0|led_verdes[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][7]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][0]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][0]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][10]                           ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][10]                           ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][11]                           ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][11]                           ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][12]                           ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][12]                           ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][13]                           ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][13]                           ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][14]                           ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][14]                           ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][15]                           ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][15]                           ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][1]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][1]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][2]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][2]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][3]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][3]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][4]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][4]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][5]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][5]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][6]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][6]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][7]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][7]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][8]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][8]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][9]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[10][9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[10][9]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][0]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][0]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][10]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][10]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][11]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][11]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][12]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][12]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][13]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][13]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][14]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][14]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][15]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][15]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][1]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][1]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][2]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][2]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][3]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][3]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][4]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][4]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][5]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][5]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][6]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][6]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][7]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][7]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][8]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][8]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][9]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[5][9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[5][9]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][0]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][0]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][10]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][10]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][11]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][11]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][12]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][12]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][13]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][13]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][14]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][14]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][15]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][15]                            ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][1]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][1]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][2]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][2]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][3]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][3]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][4]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][4]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][5]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][5]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][6]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][6]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][7]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][7]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][8]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][8]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][9]                             ; N/A     ;
; controladores_IO:controladores_IO0|ports[6][9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; controladores_IO:controladores_IO0|ports[6][9]                             ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[0]~264                            ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[0]~264                            ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[10]~173                           ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[10]~173                           ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[11]~184                           ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[11]~184                           ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[12]~197                           ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[12]~197                           ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[13]~208                           ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[13]~208                           ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[14]~274                           ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[14]~274                           ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[15]~244                           ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[15]~244                           ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[1]~266                            ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[1]~266                            ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[2]~65                             ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[2]~65                             ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[3]~76                             ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[3]~76                             ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[4]~95                             ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[4]~95                             ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[5]~105                            ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[5]~105                            ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[6]~115                            ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[6]~115                            ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[7]~268                            ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[7]~268                            ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[8]~269                            ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[8]~269                            ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[9]~162                            ; N/A     ;
; controladores_IO:controladores_IO0|wr_io[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[9]~162                            ; N/A     ;
; controladores_IO:controladores_IO0|wr_out             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|wr_port     ; N/A     ;
; controladores_IO:controladores_IO0|wr_out             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|wr_port     ; N/A     ;
; proc:proc0|boot                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[9]                                                                      ; N/A     ;
; proc:proc0|boot                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[9]                                                                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|regs~1 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~1                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|regs~1 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~1                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|regs~2 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~2                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|regs~2 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~2                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|regs~3 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~3                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|regs~3 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~3                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|regs~4 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~4                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|regs~4 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~4                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|regs~5 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~5                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|regs~5 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|regs~5                      ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[0]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[0]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[10]                       ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[10]                       ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[11]                       ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[11]                       ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[12]                       ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[12]                       ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[13]                       ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[13]                       ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[14]                       ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[14]                       ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[15]                       ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[15]                       ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[1]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[1]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[2]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[2]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[3]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[3]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[4]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[4]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[5]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[5]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[6]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[6]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[7]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[7]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[8]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[8]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[9]                        ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[9]                        ; N/A     ;
; proc:proc0|wr_io[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[0]~264                            ; N/A     ;
; proc:proc0|wr_io[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[0]~264                            ; N/A     ;
; proc:proc0|wr_io[10]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[10]~173                           ; N/A     ;
; proc:proc0|wr_io[10]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[10]~173                           ; N/A     ;
; proc:proc0|wr_io[11]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[11]~184                           ; N/A     ;
; proc:proc0|wr_io[11]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[11]~184                           ; N/A     ;
; proc:proc0|wr_io[12]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[12]~197                           ; N/A     ;
; proc:proc0|wr_io[12]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[12]~197                           ; N/A     ;
; proc:proc0|wr_io[13]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[13]~208                           ; N/A     ;
; proc:proc0|wr_io[13]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[13]~208                           ; N/A     ;
; proc:proc0|wr_io[14]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[14]~274                           ; N/A     ;
; proc:proc0|wr_io[14]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[14]~274                           ; N/A     ;
; proc:proc0|wr_io[15]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[15]~244                           ; N/A     ;
; proc:proc0|wr_io[15]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[15]~244                           ; N/A     ;
; proc:proc0|wr_io[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[1]~266                            ; N/A     ;
; proc:proc0|wr_io[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[1]~266                            ; N/A     ;
; proc:proc0|wr_io[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[2]~65                             ; N/A     ;
; proc:proc0|wr_io[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[2]~65                             ; N/A     ;
; proc:proc0|wr_io[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[3]~76                             ; N/A     ;
; proc:proc0|wr_io[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[3]~76                             ; N/A     ;
; proc:proc0|wr_io[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[4]~95                             ; N/A     ;
; proc:proc0|wr_io[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[4]~95                             ; N/A     ;
; proc:proc0|wr_io[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[5]~105                            ; N/A     ;
; proc:proc0|wr_io[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[5]~105                            ; N/A     ;
; proc:proc0|wr_io[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[6]~115                            ; N/A     ;
; proc:proc0|wr_io[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[6]~115                            ; N/A     ;
; proc:proc0|wr_io[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[7]~268                            ; N/A     ;
; proc:proc0|wr_io[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[7]~268                            ; N/A     ;
; proc:proc0|wr_io[8]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[8]~269                            ; N/A     ;
; proc:proc0|wr_io[8]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[8]~269                            ; N/A     ;
; proc:proc0|wr_io[9]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[9]~162                            ; N/A     ;
; proc:proc0|wr_io[9]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|alu:alu0|w[9]~162                            ; N/A     ;
+-------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Apr 12 15:50:50 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sisa -c sisa
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file display16.vhd
    Info (12022): Found design unit 1: Display7-Structure
    Info (12023): Found entity 1: Display7
Info (12021): Found 2 design units, including 1 entities, in source file sramcontroller.vhd
    Info (12022): Found design unit 1: SRAMController-comportament
    Info (12023): Found entity 1: SRAMController
Info (12021): Found 2 design units, including 1 entities, in source file unidad_control.vhd
    Info (12022): Found design unit 1: unidad_control-Structure
    Info (12023): Found entity 1: unidad_control
Info (12021): Found 2 design units, including 1 entities, in source file test_sisa.vhd
    Info (12022): Found design unit 1: test_sisa-comportament
    Info (12023): Found entity 1: test_sisa
Info (12021): Found 2 design units, including 1 entities, in source file sisa.vhd
    Info (12022): Found design unit 1: sisa-Structure
    Info (12023): Found entity 1: sisa
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: regfile-Structure
    Info (12023): Found entity 1: regfile
Info (12021): Found 2 design units, including 1 entities, in source file proc.vhd
    Info (12022): Found design unit 1: proc-Structure
    Info (12023): Found entity 1: proc
Info (12021): Found 2 design units, including 1 entities, in source file multi.vhd
    Info (12022): Found design unit 1: multi-Structure
    Info (12023): Found entity 1: multi
Info (12021): Found 2 design units, including 1 entities, in source file memorycontroller.vhd
    Info (12022): Found design unit 1: MemoryController-comportament
    Info (12023): Found entity 1: MemoryController
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-Structure
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file control_l.vhd
    Info (12022): Found design unit 1: control_l-Structure
    Info (12023): Found entity 1: control_l
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Structure
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file controladoresio.vhd
    Info (12022): Found design unit 1: controladores_IO-Structure
    Info (12023): Found entity 1: controladores_IO
Info (12127): Elaborating entity "sisa" for the top level hierarchy
Info (12128): Elaborating entity "proc" for hierarchy "proc:proc0"
Info (12128): Elaborating entity "unidad_control" for hierarchy "proc:proc0|unidad_control:unidad_control0"
Info (12128): Elaborating entity "control_l" for hierarchy "proc:proc0|unidad_control:unidad_control0|control_l:control_l0"
Info (12128): Elaborating entity "multi" for hierarchy "proc:proc0|unidad_control:unidad_control0|multi:multi0"
Warning (10492): VHDL Process Statement warning at multi.vhd(30): signal "boot" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "datapath" for hierarchy "proc:proc0|datapath:datapath0"
Info (12128): Elaborating entity "alu" for hierarchy "proc:proc0|datapath:datapath0|alu:alu0"
Info (12128): Elaborating entity "regfile" for hierarchy "proc:proc0|datapath:datapath0|regfile:regfile0"
Warning (10492): VHDL Process Statement warning at regfile.vhd(26): signal "wrd" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "MemoryController" for hierarchy "MemoryController:mem_ctrl0"
Warning (10540): VHDL Signal Declaration warning at MemoryController.vhd(48): used explicit default value for signal "instr_memory_limit" because signal was never assigned a value
Info (12128): Elaborating entity "SRAMController" for hierarchy "MemoryController:mem_ctrl0|SRAMController:controller0"
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(58): signal "WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(62): signal "dataToWrite" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(68): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(69): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(70): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(80): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(81): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(82): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(91): signal "WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(94): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(94): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(95): signal "SRAM_DQ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(97): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(97): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(98): signal "data_ext" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(100): signal "SRAM_DQ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable "SRAM_OE_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable "SRAM_CE_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable "SRAM_WE_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable "SRAM_LB_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable "SRAM_UB_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable "SRAM_DQ", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(44): inferring latch(es) for signal or variable "data_ext", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "data_ext[0]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[1]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[2]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[3]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[4]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[5]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[6]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[7]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[8]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[9]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[10]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[11]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[12]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[13]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[14]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "data_ext[15]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[0]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[1]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[2]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[3]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[4]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[5]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[6]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[7]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[8]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[9]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[10]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[11]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[12]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[13]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[14]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_DQ[15]" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_UB_N" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_LB_N" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_WE_N" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_CE_N" at SRAMController.vhd(44)
Info (10041): Inferred latch for "SRAM_OE_N" at SRAMController.vhd(44)
Info (12128): Elaborating entity "controladores_IO" for hierarchy "controladores_IO:controladores_IO0"
Info (10041): Inferred latch for "rd_io[0]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[1]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[2]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[3]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[4]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[5]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[6]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[7]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[8]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[9]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[10]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[11]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[12]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[13]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[14]" at controladoresIO.vhd(43)
Info (10041): Inferred latch for "rd_io[15]" at controladoresIO.vhd(43)
Info (12128): Elaborating entity "Display7" for hierarchy "Display7:display0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4024.tdf
    Info (12023): Found entity 1: altsyncram_4024
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ckq1.tdf
    Info (12023): Found entity 1: altsyncram_ckq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf
    Info (12023): Found entity 1: mux_7oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rdi.tdf
    Info (12023): Found entity 1: cntr_rdi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info (12023): Found entity 1: cmpr_ccc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf
    Info (12023): Found entity 1: cntr_m4j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf
    Info (12023): Found entity 1: cntr_qbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "proc:proc0|datapath:datapath0|regfile:regfile0|regs" is uninferred due to inappropriate RAM size
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "proc:proc0|datapath:datapath0|alu:alu0|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "proc:proc0|datapath:datapath0|alu:alu0|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "proc:proc0|datapath:datapath0|alu:alu0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "proc:proc0|datapath:datapath0|alu:alu0|Mult1"
Info (12130): Elaborated megafunction instantiation "proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0"
Info (12133): Instantiated megafunction "proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf
    Info (12023): Found entity 1: lpm_divide_3gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf
    Info (12023): Found entity 1: alt_u_div_s5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1"
Info (12133): Instantiated megafunction "proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rto.tdf
    Info (12023): Found entity 1: lpm_divide_rto
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf
    Info (12023): Found entity 1: abs_divider_8dg
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf
    Info (12023): Found entity 1: lpm_abs_2s9
Info (12130): Elaborated megafunction instantiation "proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Info (12130): Elaborated megafunction instantiation "proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf
    Info (12023): Found entity 1: mult_h1t
Info (13014): Ignored 30 buffer(s)
    Info (13016): Ignored 30 CARRY_SUM buffer(s)
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_OE_N has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:mem_ctrl0|SRAMController:controller0|state.RD_ST
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_WE_N has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:mem_ctrl0|SRAMController:controller0|state.WR_ST
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|new_pc[0]
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|new_pc[0]
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|new_pc[0]
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|new_pc[0]
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|new_pc[0]
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|new_pc[0]
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|new_pc[0]
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|new_pc[0]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[15]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 377 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]"
Info (21057): Implemented 12288 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 11993 logic cells
    Info (21064): Implemented 188 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 104 warnings
    Info: Peak virtual memory: 601 megabytes
    Info: Processing ended: Thu Apr 12 15:51:16 2018
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:26


