Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Feb  8 23:19:12 2026
| Host         : C27-5CG3121F3M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       24          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.439        0.000                      0                  154        0.119        0.000                      0                  154        3.000        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                       20.144        0.000                      0                   95        0.119        0.000                      0                   95       19.500        0.000                       0                    63  
  clk_out2_clk_wiz_0                                        2.439        0.000                      0                   53        0.196        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.197        0.000                      0                   30        0.166        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.144ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.841ns  (logic 6.467ns (32.594%)  route 13.374ns (67.406%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743    -2.551    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X153Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.095 f  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/Q
                         net (fo=67, routed)          1.745    -0.350    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[0]
    SLICE_X153Y135       LUT2 (Prop_lut2_I1_O)        0.152    -0.198 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19/O
                         net (fo=5, routed)           0.634     0.435    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19_n_0
    SLICE_X153Y133       LUT6 (Prop_lut6_I2_O)        0.326     0.761 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_18/O
                         net (fo=20, routed)          1.402     2.163    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]_4
    SLICE_X155Y140       LUT4 (Prop_lut4_I3_O)        0.150     2.313 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_383/O
                         net (fo=9, routed)           1.370     3.683    video_inst/Inst_vga/col_map/dc_bias[3]_i_462_0[1]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.326     4.009 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_434/O
                         net (fo=1, routed)           0.000     4.009    video_inst/Inst_vga/col_map/dc_bias[3]_i_434_n_0
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.389 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375/CO[3]
                         net (fo=1, routed)           0.000     4.389    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_294/CO[3]
                         net (fo=43, routed)          1.278     5.784    video_inst/Inst_vga/col_map/processQ_reg[9][0]
    SLICE_X155Y140       LUT3 (Prop_lut3_I2_O)        0.152     5.936 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_332/O
                         net (fo=2, routed)           0.416     6.352    video_inst/Inst_vga/col_map/dc_bias[3]_i_332_n_0
    SLICE_X155Y141       LUT4 (Prop_lut4_I3_O)        0.332     6.684 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_335/O
                         net (fo=1, routed)           0.000     6.684    video_inst/Inst_vga/col_map/dc_bias[3]_i_335_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.932 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261/O[3]
                         net (fo=3, routed)           1.051     7.983    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261_n_4
    SLICE_X157Y140       LUT3 (Prop_lut3_I2_O)        0.334     8.317 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_262/O
                         net (fo=2, routed)           0.859     9.176    video_inst/Inst_vga/col_map/dc_bias[3]_i_262_n_0
    SLICE_X157Y140       LUT5 (Prop_lut5_I0_O)        0.354     9.530 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_200/O
                         net (fo=2, routed)           0.521    10.051    video_inst/Inst_vga/col_map/dc_bias[3]_i_200_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I0_O)        0.332    10.383 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_204/O
                         net (fo=1, routed)           0.000    10.383    video_inst/Inst_vga/col_map/dc_bias[3]_i_204_n_0
    SLICE_X156Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    10.781    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146_n_0
    SLICE_X156Y141       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.003 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195/O[0]
                         net (fo=2, routed)           0.464    11.467    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195_n_7
    SLICE_X159Y141       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.190 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_144/O[1]
                         net (fo=1, routed)           0.431    12.621    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X158Y140       LUT2 (Prop_lut2_I1_O)        0.303    12.924 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=1, routed)           0.000    12.924    video_inst/Inst_vga/col_map/dc_bias[3]_i_27_2[3]
    SLICE_X158Y140       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.179 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.659    13.838    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_4
    SLICE_X159Y140       LUT6 (Prop_lut6_I5_O)        0.307    14.145 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_27/O
                         net (fo=1, routed)           0.636    14.781    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.124    14.905 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_8/O
                         net (fo=5, routed)           0.885    15.790    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]_0
    SLICE_X159Y137       LUT5 (Prop_lut5_I3_O)        0.150    15.940 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_3__1/O
                         net (fo=7, routed)           1.024    16.964    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]_7
    SLICE_X160Y139       LUT5 (Prop_lut5_I2_O)        0.326    17.290 r  video_inst/Inst_vga/vga_sig_gen/col_counter/encoded[2]_i_1__0/O
                         net (fo=1, routed)           0.000    17.290    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0[0]
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    37.014    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                         clock pessimism              0.483    37.497    
                         clock uncertainty           -0.095    37.403    
    SLICE_X160Y139       FDRE (Setup_fdre_C_D)        0.031    37.434    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                         -17.290    
  -------------------------------------------------------------------
                         slack                                 20.144    

Slack (MET) :             20.376ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.652ns  (logic 6.493ns (33.040%)  route 13.159ns (66.960%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743    -2.551    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X153Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.095 f  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/Q
                         net (fo=67, routed)          1.745    -0.350    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[0]
    SLICE_X153Y135       LUT2 (Prop_lut2_I1_O)        0.152    -0.198 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19/O
                         net (fo=5, routed)           0.634     0.435    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19_n_0
    SLICE_X153Y133       LUT6 (Prop_lut6_I2_O)        0.326     0.761 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_18/O
                         net (fo=20, routed)          1.402     2.163    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]_4
    SLICE_X155Y140       LUT4 (Prop_lut4_I3_O)        0.150     2.313 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_383/O
                         net (fo=9, routed)           1.370     3.683    video_inst/Inst_vga/col_map/dc_bias[3]_i_462_0[1]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.326     4.009 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_434/O
                         net (fo=1, routed)           0.000     4.009    video_inst/Inst_vga/col_map/dc_bias[3]_i_434_n_0
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.389 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375/CO[3]
                         net (fo=1, routed)           0.000     4.389    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_294/CO[3]
                         net (fo=43, routed)          1.278     5.784    video_inst/Inst_vga/col_map/processQ_reg[9][0]
    SLICE_X155Y140       LUT3 (Prop_lut3_I2_O)        0.152     5.936 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_332/O
                         net (fo=2, routed)           0.416     6.352    video_inst/Inst_vga/col_map/dc_bias[3]_i_332_n_0
    SLICE_X155Y141       LUT4 (Prop_lut4_I3_O)        0.332     6.684 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_335/O
                         net (fo=1, routed)           0.000     6.684    video_inst/Inst_vga/col_map/dc_bias[3]_i_335_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.932 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261/O[3]
                         net (fo=3, routed)           1.051     7.983    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261_n_4
    SLICE_X157Y140       LUT3 (Prop_lut3_I2_O)        0.334     8.317 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_262/O
                         net (fo=2, routed)           0.859     9.176    video_inst/Inst_vga/col_map/dc_bias[3]_i_262_n_0
    SLICE_X157Y140       LUT5 (Prop_lut5_I0_O)        0.354     9.530 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_200/O
                         net (fo=2, routed)           0.521    10.051    video_inst/Inst_vga/col_map/dc_bias[3]_i_200_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I0_O)        0.332    10.383 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_204/O
                         net (fo=1, routed)           0.000    10.383    video_inst/Inst_vga/col_map/dc_bias[3]_i_204_n_0
    SLICE_X156Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    10.781    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146_n_0
    SLICE_X156Y141       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.003 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195/O[0]
                         net (fo=2, routed)           0.464    11.467    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195_n_7
    SLICE_X159Y141       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.190 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_144/O[1]
                         net (fo=1, routed)           0.431    12.621    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X158Y140       LUT2 (Prop_lut2_I1_O)        0.303    12.924 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=1, routed)           0.000    12.924    video_inst/Inst_vga/col_map/dc_bias[3]_i_27_2[3]
    SLICE_X158Y140       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.179 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.659    13.838    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_4
    SLICE_X159Y140       LUT6 (Prop_lut6_I5_O)        0.307    14.145 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_27/O
                         net (fo=1, routed)           0.636    14.781    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.124    14.905 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_8/O
                         net (fo=5, routed)           0.885    15.790    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]_0
    SLICE_X159Y137       LUT5 (Prop_lut5_I3_O)        0.150    15.940 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_3__1/O
                         net (fo=7, routed)           0.809    16.749    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_0
    SLICE_X160Y139       LUT5 (Prop_lut5_I1_O)        0.352    17.101 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    17.101    video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    37.014    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                         clock pessimism              0.483    37.497    
                         clock uncertainty           -0.095    37.403    
    SLICE_X160Y139       FDRE (Setup_fdre_C_D)        0.075    37.478    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.478    
                         arrival time                         -17.101    
  -------------------------------------------------------------------
                         slack                                 20.376    

Slack (MET) :             20.553ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.430ns  (logic 6.239ns (32.110%)  route 13.191ns (67.890%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns = ( 37.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743    -2.551    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X153Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.095 f  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/Q
                         net (fo=67, routed)          1.745    -0.350    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[0]
    SLICE_X153Y135       LUT2 (Prop_lut2_I1_O)        0.152    -0.198 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19/O
                         net (fo=5, routed)           0.634     0.435    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19_n_0
    SLICE_X153Y133       LUT6 (Prop_lut6_I2_O)        0.326     0.761 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_18/O
                         net (fo=20, routed)          1.402     2.163    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]_4
    SLICE_X155Y140       LUT4 (Prop_lut4_I3_O)        0.150     2.313 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_383/O
                         net (fo=9, routed)           1.370     3.683    video_inst/Inst_vga/col_map/dc_bias[3]_i_462_0[1]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.326     4.009 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_434/O
                         net (fo=1, routed)           0.000     4.009    video_inst/Inst_vga/col_map/dc_bias[3]_i_434_n_0
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.389 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375/CO[3]
                         net (fo=1, routed)           0.000     4.389    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_294/CO[3]
                         net (fo=43, routed)          1.278     5.784    video_inst/Inst_vga/col_map/processQ_reg[9][0]
    SLICE_X155Y140       LUT3 (Prop_lut3_I2_O)        0.152     5.936 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_332/O
                         net (fo=2, routed)           0.416     6.352    video_inst/Inst_vga/col_map/dc_bias[3]_i_332_n_0
    SLICE_X155Y141       LUT4 (Prop_lut4_I3_O)        0.332     6.684 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_335/O
                         net (fo=1, routed)           0.000     6.684    video_inst/Inst_vga/col_map/dc_bias[3]_i_335_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.932 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261/O[3]
                         net (fo=3, routed)           1.051     7.983    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261_n_4
    SLICE_X157Y140       LUT3 (Prop_lut3_I2_O)        0.334     8.317 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_262/O
                         net (fo=2, routed)           0.859     9.176    video_inst/Inst_vga/col_map/dc_bias[3]_i_262_n_0
    SLICE_X157Y140       LUT5 (Prop_lut5_I0_O)        0.354     9.530 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_200/O
                         net (fo=2, routed)           0.521    10.051    video_inst/Inst_vga/col_map/dc_bias[3]_i_200_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I0_O)        0.332    10.383 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_204/O
                         net (fo=1, routed)           0.000    10.383    video_inst/Inst_vga/col_map/dc_bias[3]_i_204_n_0
    SLICE_X156Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    10.781    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146_n_0
    SLICE_X156Y141       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.003 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195/O[0]
                         net (fo=2, routed)           0.464    11.467    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195_n_7
    SLICE_X159Y141       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.190 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_144/O[1]
                         net (fo=1, routed)           0.431    12.621    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X158Y140       LUT2 (Prop_lut2_I1_O)        0.303    12.924 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=1, routed)           0.000    12.924    video_inst/Inst_vga/col_map/dc_bias[3]_i_27_2[3]
    SLICE_X158Y140       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.179 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.659    13.838    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_4
    SLICE_X159Y140       LUT6 (Prop_lut6_I5_O)        0.307    14.145 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_27/O
                         net (fo=1, routed)           0.636    14.781    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.124    14.905 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_8/O
                         net (fo=5, routed)           0.717    15.622    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]_0
    SLICE_X159Y137       LUT6 (Prop_lut6_I4_O)        0.124    15.746 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           1.009    16.755    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_1
    SLICE_X160Y141       LUT6 (Prop_lut6_I1_O)        0.124    16.879 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    16.879    video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X160Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.712    37.015    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.483    37.498    
                         clock uncertainty           -0.095    37.404    
    SLICE_X160Y141       FDRE (Setup_fdre_C_D)        0.029    37.433    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.433    
                         arrival time                         -16.879    
  -------------------------------------------------------------------
                         slack                                 20.553    

Slack (MET) :             20.555ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.432ns  (logic 6.239ns (32.108%)  route 13.193ns (67.892%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns = ( 37.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743    -2.551    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X153Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.095 f  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/Q
                         net (fo=67, routed)          1.745    -0.350    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[0]
    SLICE_X153Y135       LUT2 (Prop_lut2_I1_O)        0.152    -0.198 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19/O
                         net (fo=5, routed)           0.634     0.435    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19_n_0
    SLICE_X153Y133       LUT6 (Prop_lut6_I2_O)        0.326     0.761 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_18/O
                         net (fo=20, routed)          1.402     2.163    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]_4
    SLICE_X155Y140       LUT4 (Prop_lut4_I3_O)        0.150     2.313 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_383/O
                         net (fo=9, routed)           1.370     3.683    video_inst/Inst_vga/col_map/dc_bias[3]_i_462_0[1]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.326     4.009 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_434/O
                         net (fo=1, routed)           0.000     4.009    video_inst/Inst_vga/col_map/dc_bias[3]_i_434_n_0
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.389 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375/CO[3]
                         net (fo=1, routed)           0.000     4.389    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_294/CO[3]
                         net (fo=43, routed)          1.278     5.784    video_inst/Inst_vga/col_map/processQ_reg[9][0]
    SLICE_X155Y140       LUT3 (Prop_lut3_I2_O)        0.152     5.936 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_332/O
                         net (fo=2, routed)           0.416     6.352    video_inst/Inst_vga/col_map/dc_bias[3]_i_332_n_0
    SLICE_X155Y141       LUT4 (Prop_lut4_I3_O)        0.332     6.684 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_335/O
                         net (fo=1, routed)           0.000     6.684    video_inst/Inst_vga/col_map/dc_bias[3]_i_335_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.932 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261/O[3]
                         net (fo=3, routed)           1.051     7.983    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261_n_4
    SLICE_X157Y140       LUT3 (Prop_lut3_I2_O)        0.334     8.317 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_262/O
                         net (fo=2, routed)           0.859     9.176    video_inst/Inst_vga/col_map/dc_bias[3]_i_262_n_0
    SLICE_X157Y140       LUT5 (Prop_lut5_I0_O)        0.354     9.530 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_200/O
                         net (fo=2, routed)           0.521    10.051    video_inst/Inst_vga/col_map/dc_bias[3]_i_200_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I0_O)        0.332    10.383 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_204/O
                         net (fo=1, routed)           0.000    10.383    video_inst/Inst_vga/col_map/dc_bias[3]_i_204_n_0
    SLICE_X156Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    10.781    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146_n_0
    SLICE_X156Y141       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.003 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195/O[0]
                         net (fo=2, routed)           0.464    11.467    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195_n_7
    SLICE_X159Y141       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.190 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_144/O[1]
                         net (fo=1, routed)           0.431    12.621    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X158Y140       LUT2 (Prop_lut2_I1_O)        0.303    12.924 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=1, routed)           0.000    12.924    video_inst/Inst_vga/col_map/dc_bias[3]_i_27_2[3]
    SLICE_X158Y140       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.179 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.659    13.838    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_4
    SLICE_X159Y140       LUT6 (Prop_lut6_I5_O)        0.307    14.145 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_27/O
                         net (fo=1, routed)           0.636    14.781    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.124    14.905 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_8/O
                         net (fo=5, routed)           0.717    15.622    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]_0
    SLICE_X159Y137       LUT6 (Prop_lut6_I4_O)        0.124    15.746 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           1.010    16.757    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]_5
    SLICE_X161Y141       LUT6 (Prop_lut6_I4_O)        0.124    16.881 r  video_inst/Inst_vga/vga_sig_gen/col_counter/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000    16.881    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[3]
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.712    37.015    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
                         clock pessimism              0.483    37.498    
                         clock uncertainty           -0.095    37.404    
    SLICE_X161Y141       FDRE (Setup_fdre_C_D)        0.032    37.436    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]
  -------------------------------------------------------------------
                         required time                         37.436    
                         arrival time                         -16.881    
  -------------------------------------------------------------------
                         slack                                 20.555    

Slack (MET) :             20.556ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.427ns  (logic 6.239ns (32.115%)  route 13.188ns (67.885%))
  Logic Levels:           21  (CARRY4=7 LUT2=3 LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743    -2.551    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X153Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.095 f  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/Q
                         net (fo=67, routed)          1.745    -0.350    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[0]
    SLICE_X153Y135       LUT2 (Prop_lut2_I1_O)        0.152    -0.198 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19/O
                         net (fo=5, routed)           0.634     0.435    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19_n_0
    SLICE_X153Y133       LUT6 (Prop_lut6_I2_O)        0.326     0.761 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_18/O
                         net (fo=20, routed)          1.402     2.163    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]_4
    SLICE_X155Y140       LUT4 (Prop_lut4_I3_O)        0.150     2.313 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_383/O
                         net (fo=9, routed)           1.370     3.683    video_inst/Inst_vga/col_map/dc_bias[3]_i_462_0[1]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.326     4.009 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_434/O
                         net (fo=1, routed)           0.000     4.009    video_inst/Inst_vga/col_map/dc_bias[3]_i_434_n_0
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.389 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375/CO[3]
                         net (fo=1, routed)           0.000     4.389    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_294/CO[3]
                         net (fo=43, routed)          1.278     5.784    video_inst/Inst_vga/col_map/processQ_reg[9][0]
    SLICE_X155Y140       LUT3 (Prop_lut3_I2_O)        0.152     5.936 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_332/O
                         net (fo=2, routed)           0.416     6.352    video_inst/Inst_vga/col_map/dc_bias[3]_i_332_n_0
    SLICE_X155Y141       LUT4 (Prop_lut4_I3_O)        0.332     6.684 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_335/O
                         net (fo=1, routed)           0.000     6.684    video_inst/Inst_vga/col_map/dc_bias[3]_i_335_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.932 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261/O[3]
                         net (fo=3, routed)           1.051     7.983    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261_n_4
    SLICE_X157Y140       LUT3 (Prop_lut3_I2_O)        0.334     8.317 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_262/O
                         net (fo=2, routed)           0.859     9.176    video_inst/Inst_vga/col_map/dc_bias[3]_i_262_n_0
    SLICE_X157Y140       LUT5 (Prop_lut5_I0_O)        0.354     9.530 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_200/O
                         net (fo=2, routed)           0.521    10.051    video_inst/Inst_vga/col_map/dc_bias[3]_i_200_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I0_O)        0.332    10.383 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_204/O
                         net (fo=1, routed)           0.000    10.383    video_inst/Inst_vga/col_map/dc_bias[3]_i_204_n_0
    SLICE_X156Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    10.781    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146_n_0
    SLICE_X156Y141       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.003 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195/O[0]
                         net (fo=2, routed)           0.464    11.467    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195_n_7
    SLICE_X159Y141       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.190 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_144/O[1]
                         net (fo=1, routed)           0.431    12.621    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X158Y140       LUT2 (Prop_lut2_I1_O)        0.303    12.924 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=1, routed)           0.000    12.924    video_inst/Inst_vga/col_map/dc_bias[3]_i_27_2[3]
    SLICE_X158Y140       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.179 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.659    13.838    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_4
    SLICE_X159Y140       LUT6 (Prop_lut6_I5_O)        0.307    14.145 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_27/O
                         net (fo=1, routed)           0.636    14.781    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.124    14.905 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_8/O
                         net (fo=5, routed)           0.885    15.790    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]_0
    SLICE_X159Y137       LUT5 (Prop_lut5_I3_O)        0.124    15.914 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1/O
                         net (fo=8, routed)           0.838    16.752    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]_0
    SLICE_X160Y139       LUT2 (Prop_lut2_I1_O)        0.124    16.876 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    16.876    video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    37.014    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                         clock pessimism              0.483    37.497    
                         clock uncertainty           -0.095    37.403    
    SLICE_X160Y139       FDRE (Setup_fdre_C_D)        0.029    37.432    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         37.432    
                         arrival time                         -16.876    
  -------------------------------------------------------------------
                         slack                                 20.556    

Slack (MET) :             20.556ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.430ns  (logic 6.239ns (32.111%)  route 13.191ns (67.889%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns = ( 37.015 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743    -2.551    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X153Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.095 f  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/Q
                         net (fo=67, routed)          1.745    -0.350    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[0]
    SLICE_X153Y135       LUT2 (Prop_lut2_I1_O)        0.152    -0.198 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19/O
                         net (fo=5, routed)           0.634     0.435    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19_n_0
    SLICE_X153Y133       LUT6 (Prop_lut6_I2_O)        0.326     0.761 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_18/O
                         net (fo=20, routed)          1.402     2.163    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]_4
    SLICE_X155Y140       LUT4 (Prop_lut4_I3_O)        0.150     2.313 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_383/O
                         net (fo=9, routed)           1.370     3.683    video_inst/Inst_vga/col_map/dc_bias[3]_i_462_0[1]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.326     4.009 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_434/O
                         net (fo=1, routed)           0.000     4.009    video_inst/Inst_vga/col_map/dc_bias[3]_i_434_n_0
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.389 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375/CO[3]
                         net (fo=1, routed)           0.000     4.389    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_294/CO[3]
                         net (fo=43, routed)          1.278     5.784    video_inst/Inst_vga/col_map/processQ_reg[9][0]
    SLICE_X155Y140       LUT3 (Prop_lut3_I2_O)        0.152     5.936 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_332/O
                         net (fo=2, routed)           0.416     6.352    video_inst/Inst_vga/col_map/dc_bias[3]_i_332_n_0
    SLICE_X155Y141       LUT4 (Prop_lut4_I3_O)        0.332     6.684 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_335/O
                         net (fo=1, routed)           0.000     6.684    video_inst/Inst_vga/col_map/dc_bias[3]_i_335_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.932 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261/O[3]
                         net (fo=3, routed)           1.051     7.983    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261_n_4
    SLICE_X157Y140       LUT3 (Prop_lut3_I2_O)        0.334     8.317 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_262/O
                         net (fo=2, routed)           0.859     9.176    video_inst/Inst_vga/col_map/dc_bias[3]_i_262_n_0
    SLICE_X157Y140       LUT5 (Prop_lut5_I0_O)        0.354     9.530 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_200/O
                         net (fo=2, routed)           0.521    10.051    video_inst/Inst_vga/col_map/dc_bias[3]_i_200_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I0_O)        0.332    10.383 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_204/O
                         net (fo=1, routed)           0.000    10.383    video_inst/Inst_vga/col_map/dc_bias[3]_i_204_n_0
    SLICE_X156Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    10.781    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146_n_0
    SLICE_X156Y141       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.003 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195/O[0]
                         net (fo=2, routed)           0.464    11.467    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195_n_7
    SLICE_X159Y141       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.190 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_144/O[1]
                         net (fo=1, routed)           0.431    12.621    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X158Y140       LUT2 (Prop_lut2_I1_O)        0.303    12.924 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=1, routed)           0.000    12.924    video_inst/Inst_vga/col_map/dc_bias[3]_i_27_2[3]
    SLICE_X158Y140       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.179 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.659    13.838    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_4
    SLICE_X159Y140       LUT6 (Prop_lut6_I5_O)        0.307    14.145 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_27/O
                         net (fo=1, routed)           0.636    14.781    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.124    14.905 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_8/O
                         net (fo=5, routed)           0.717    15.622    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]_0
    SLICE_X159Y137       LUT6 (Prop_lut6_I4_O)        0.124    15.746 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           1.008    16.755    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]_5
    SLICE_X161Y141       LUT6 (Prop_lut6_I3_O)        0.124    16.879 r  video_inst/Inst_vga/vga_sig_gen/col_counter/encoded[2]_i_1/O
                         net (fo=1, routed)           0.000    16.879    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[2]
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.712    37.015    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                         clock pessimism              0.483    37.498    
                         clock uncertainty           -0.095    37.404    
    SLICE_X161Y141       FDRE (Setup_fdre_C_D)        0.031    37.435    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         37.435    
                         arrival time                         -16.879    
  -------------------------------------------------------------------
                         slack                                 20.556    

Slack (MET) :             20.596ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.435ns  (logic 6.239ns (32.102%)  route 13.196ns (67.898%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 37.013 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743    -2.551    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X153Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.095 f  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/Q
                         net (fo=67, routed)          1.745    -0.350    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[0]
    SLICE_X153Y135       LUT2 (Prop_lut2_I1_O)        0.152    -0.198 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19/O
                         net (fo=5, routed)           0.634     0.435    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19_n_0
    SLICE_X153Y133       LUT6 (Prop_lut6_I2_O)        0.326     0.761 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_18/O
                         net (fo=20, routed)          1.402     2.163    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]_4
    SLICE_X155Y140       LUT4 (Prop_lut4_I3_O)        0.150     2.313 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_383/O
                         net (fo=9, routed)           1.370     3.683    video_inst/Inst_vga/col_map/dc_bias[3]_i_462_0[1]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.326     4.009 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_434/O
                         net (fo=1, routed)           0.000     4.009    video_inst/Inst_vga/col_map/dc_bias[3]_i_434_n_0
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.389 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375/CO[3]
                         net (fo=1, routed)           0.000     4.389    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_294/CO[3]
                         net (fo=43, routed)          1.278     5.784    video_inst/Inst_vga/col_map/processQ_reg[9][0]
    SLICE_X155Y140       LUT3 (Prop_lut3_I2_O)        0.152     5.936 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_332/O
                         net (fo=2, routed)           0.416     6.352    video_inst/Inst_vga/col_map/dc_bias[3]_i_332_n_0
    SLICE_X155Y141       LUT4 (Prop_lut4_I3_O)        0.332     6.684 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_335/O
                         net (fo=1, routed)           0.000     6.684    video_inst/Inst_vga/col_map/dc_bias[3]_i_335_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.932 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261/O[3]
                         net (fo=3, routed)           1.051     7.983    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261_n_4
    SLICE_X157Y140       LUT3 (Prop_lut3_I2_O)        0.334     8.317 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_262/O
                         net (fo=2, routed)           0.859     9.176    video_inst/Inst_vga/col_map/dc_bias[3]_i_262_n_0
    SLICE_X157Y140       LUT5 (Prop_lut5_I0_O)        0.354     9.530 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_200/O
                         net (fo=2, routed)           0.521    10.051    video_inst/Inst_vga/col_map/dc_bias[3]_i_200_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I0_O)        0.332    10.383 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_204/O
                         net (fo=1, routed)           0.000    10.383    video_inst/Inst_vga/col_map/dc_bias[3]_i_204_n_0
    SLICE_X156Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    10.781    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146_n_0
    SLICE_X156Y141       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.003 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195/O[0]
                         net (fo=2, routed)           0.464    11.467    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195_n_7
    SLICE_X159Y141       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.190 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_144/O[1]
                         net (fo=1, routed)           0.431    12.621    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X158Y140       LUT2 (Prop_lut2_I1_O)        0.303    12.924 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=1, routed)           0.000    12.924    video_inst/Inst_vga/col_map/dc_bias[3]_i_27_2[3]
    SLICE_X158Y140       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.179 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.659    13.838    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_4
    SLICE_X159Y140       LUT6 (Prop_lut6_I5_O)        0.307    14.145 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_27/O
                         net (fo=1, routed)           0.636    14.781    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.124    14.905 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_8/O
                         net (fo=5, routed)           0.717    15.622    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]_0
    SLICE_X159Y137       LUT6 (Prop_lut6_I4_O)        0.124    15.746 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           1.014    16.760    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_1
    SLICE_X158Y142       LUT6 (Prop_lut6_I2_O)        0.124    16.884 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000    16.884    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X158Y142       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.710    37.013    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X158Y142       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.483    37.496    
                         clock uncertainty           -0.095    37.402    
    SLICE_X158Y142       FDRE (Setup_fdre_C_D)        0.079    37.481    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.481    
                         arrival time                         -16.884    
  -------------------------------------------------------------------
                         slack                                 20.596    

Slack (MET) :             20.613ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.418ns  (logic 6.239ns (32.130%)  route 13.179ns (67.870%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 37.013 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743    -2.551    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X153Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.095 f  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/Q
                         net (fo=67, routed)          1.745    -0.350    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[0]
    SLICE_X153Y135       LUT2 (Prop_lut2_I1_O)        0.152    -0.198 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19/O
                         net (fo=5, routed)           0.634     0.435    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19_n_0
    SLICE_X153Y133       LUT6 (Prop_lut6_I2_O)        0.326     0.761 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_18/O
                         net (fo=20, routed)          1.402     2.163    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]_4
    SLICE_X155Y140       LUT4 (Prop_lut4_I3_O)        0.150     2.313 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_383/O
                         net (fo=9, routed)           1.370     3.683    video_inst/Inst_vga/col_map/dc_bias[3]_i_462_0[1]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.326     4.009 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_434/O
                         net (fo=1, routed)           0.000     4.009    video_inst/Inst_vga/col_map/dc_bias[3]_i_434_n_0
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.389 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375/CO[3]
                         net (fo=1, routed)           0.000     4.389    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_294/CO[3]
                         net (fo=43, routed)          1.278     5.784    video_inst/Inst_vga/col_map/processQ_reg[9][0]
    SLICE_X155Y140       LUT3 (Prop_lut3_I2_O)        0.152     5.936 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_332/O
                         net (fo=2, routed)           0.416     6.352    video_inst/Inst_vga/col_map/dc_bias[3]_i_332_n_0
    SLICE_X155Y141       LUT4 (Prop_lut4_I3_O)        0.332     6.684 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_335/O
                         net (fo=1, routed)           0.000     6.684    video_inst/Inst_vga/col_map/dc_bias[3]_i_335_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.932 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261/O[3]
                         net (fo=3, routed)           1.051     7.983    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261_n_4
    SLICE_X157Y140       LUT3 (Prop_lut3_I2_O)        0.334     8.317 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_262/O
                         net (fo=2, routed)           0.859     9.176    video_inst/Inst_vga/col_map/dc_bias[3]_i_262_n_0
    SLICE_X157Y140       LUT5 (Prop_lut5_I0_O)        0.354     9.530 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_200/O
                         net (fo=2, routed)           0.521    10.051    video_inst/Inst_vga/col_map/dc_bias[3]_i_200_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I0_O)        0.332    10.383 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_204/O
                         net (fo=1, routed)           0.000    10.383    video_inst/Inst_vga/col_map/dc_bias[3]_i_204_n_0
    SLICE_X156Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    10.781    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146_n_0
    SLICE_X156Y141       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.003 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195/O[0]
                         net (fo=2, routed)           0.464    11.467    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195_n_7
    SLICE_X159Y141       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.190 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_144/O[1]
                         net (fo=1, routed)           0.431    12.621    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X158Y140       LUT2 (Prop_lut2_I1_O)        0.303    12.924 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=1, routed)           0.000    12.924    video_inst/Inst_vga/col_map/dc_bias[3]_i_27_2[3]
    SLICE_X158Y140       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.179 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.659    13.838    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_4
    SLICE_X159Y140       LUT6 (Prop_lut6_I5_O)        0.307    14.145 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_27/O
                         net (fo=1, routed)           0.636    14.781    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.124    14.905 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_8/O
                         net (fo=5, routed)           0.717    15.622    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]_0
    SLICE_X159Y137       LUT6 (Prop_lut6_I4_O)        0.124    15.746 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           0.997    16.743    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_1
    SLICE_X158Y142       LUT6 (Prop_lut6_I4_O)        0.124    16.867 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    16.867    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X158Y142       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.710    37.013    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X158Y142       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.496    
                         clock uncertainty           -0.095    37.402    
    SLICE_X158Y142       FDRE (Setup_fdre_C_D)        0.079    37.481    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.481    
                         arrival time                         -16.867    
  -------------------------------------------------------------------
                         slack                                 20.613    

Slack (MET) :             20.703ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.279ns  (logic 6.467ns (33.545%)  route 12.812ns (66.455%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743    -2.551    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X153Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.095 f  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/Q
                         net (fo=67, routed)          1.745    -0.350    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[0]
    SLICE_X153Y135       LUT2 (Prop_lut2_I1_O)        0.152    -0.198 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19/O
                         net (fo=5, routed)           0.634     0.435    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19_n_0
    SLICE_X153Y133       LUT6 (Prop_lut6_I2_O)        0.326     0.761 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_18/O
                         net (fo=20, routed)          1.402     2.163    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]_4
    SLICE_X155Y140       LUT4 (Prop_lut4_I3_O)        0.150     2.313 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_383/O
                         net (fo=9, routed)           1.370     3.683    video_inst/Inst_vga/col_map/dc_bias[3]_i_462_0[1]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.326     4.009 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_434/O
                         net (fo=1, routed)           0.000     4.009    video_inst/Inst_vga/col_map/dc_bias[3]_i_434_n_0
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.389 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375/CO[3]
                         net (fo=1, routed)           0.000     4.389    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_294/CO[3]
                         net (fo=43, routed)          1.278     5.784    video_inst/Inst_vga/col_map/processQ_reg[9][0]
    SLICE_X155Y140       LUT3 (Prop_lut3_I2_O)        0.152     5.936 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_332/O
                         net (fo=2, routed)           0.416     6.352    video_inst/Inst_vga/col_map/dc_bias[3]_i_332_n_0
    SLICE_X155Y141       LUT4 (Prop_lut4_I3_O)        0.332     6.684 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_335/O
                         net (fo=1, routed)           0.000     6.684    video_inst/Inst_vga/col_map/dc_bias[3]_i_335_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.932 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261/O[3]
                         net (fo=3, routed)           1.051     7.983    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261_n_4
    SLICE_X157Y140       LUT3 (Prop_lut3_I2_O)        0.334     8.317 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_262/O
                         net (fo=2, routed)           0.859     9.176    video_inst/Inst_vga/col_map/dc_bias[3]_i_262_n_0
    SLICE_X157Y140       LUT5 (Prop_lut5_I0_O)        0.354     9.530 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_200/O
                         net (fo=2, routed)           0.521    10.051    video_inst/Inst_vga/col_map/dc_bias[3]_i_200_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I0_O)        0.332    10.383 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_204/O
                         net (fo=1, routed)           0.000    10.383    video_inst/Inst_vga/col_map/dc_bias[3]_i_204_n_0
    SLICE_X156Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    10.781    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146_n_0
    SLICE_X156Y141       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.003 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195/O[0]
                         net (fo=2, routed)           0.464    11.467    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195_n_7
    SLICE_X159Y141       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.190 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_144/O[1]
                         net (fo=1, routed)           0.431    12.621    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X158Y140       LUT2 (Prop_lut2_I1_O)        0.303    12.924 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=1, routed)           0.000    12.924    video_inst/Inst_vga/col_map/dc_bias[3]_i_27_2[3]
    SLICE_X158Y140       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.179 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.659    13.838    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_4
    SLICE_X159Y140       LUT6 (Prop_lut6_I5_O)        0.307    14.145 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_27/O
                         net (fo=1, routed)           0.636    14.781    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.124    14.905 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_8/O
                         net (fo=5, routed)           0.885    15.790    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]_0
    SLICE_X159Y137       LUT5 (Prop_lut5_I3_O)        0.150    15.940 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_3__1/O
                         net (fo=7, routed)           0.462    16.402    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I5_O)        0.326    16.728 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.728    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1__0_n_0
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.708    37.011    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.031    37.431    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.431    
                         arrival time                         -16.728    
  -------------------------------------------------------------------
                         slack                                 20.703    

Slack (MET) :             20.705ns  (required time - arrival time)
  Source:                 video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.275ns  (logic 6.467ns (33.552%)  route 12.808ns (66.448%))
  Logic Levels:           21  (CARRY4=7 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.743    -2.551    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X153Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y129       FDRE (Prop_fdre_C_Q)         0.456    -2.095 f  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[0]/Q
                         net (fo=67, routed)          1.745    -0.350    video_inst/Inst_vga/vga_sig_gen/row_counter/Q[0]
    SLICE_X153Y135       LUT2 (Prop_lut2_I1_O)        0.152    -0.198 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19/O
                         net (fo=5, routed)           0.634     0.435    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_19_n_0
    SLICE_X153Y133       LUT6 (Prop_lut6_I2_O)        0.326     0.761 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_18/O
                         net (fo=20, routed)          1.402     2.163    video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[7]_4
    SLICE_X155Y140       LUT4 (Prop_lut4_I3_O)        0.150     2.313 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_383/O
                         net (fo=9, routed)           1.370     3.683    video_inst/Inst_vga/col_map/dc_bias[3]_i_462_0[1]
    SLICE_X154Y135       LUT4 (Prop_lut4_I3_O)        0.326     4.009 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_434/O
                         net (fo=1, routed)           0.000     4.009    video_inst/Inst_vga/col_map/dc_bias[3]_i_434_n_0
    SLICE_X154Y135       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     4.389 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375/CO[3]
                         net (fo=1, routed)           0.000     4.389    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_375_n_0
    SLICE_X154Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.506 f  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_294/CO[3]
                         net (fo=43, routed)          1.278     5.784    video_inst/Inst_vga/col_map/processQ_reg[9][0]
    SLICE_X155Y140       LUT3 (Prop_lut3_I2_O)        0.152     5.936 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_332/O
                         net (fo=2, routed)           0.416     6.352    video_inst/Inst_vga/col_map/dc_bias[3]_i_332_n_0
    SLICE_X155Y141       LUT4 (Prop_lut4_I3_O)        0.332     6.684 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_335/O
                         net (fo=1, routed)           0.000     6.684    video_inst/Inst_vga/col_map/dc_bias[3]_i_335_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     6.932 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261/O[3]
                         net (fo=3, routed)           1.051     7.983    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_261_n_4
    SLICE_X157Y140       LUT3 (Prop_lut3_I2_O)        0.334     8.317 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_262/O
                         net (fo=2, routed)           0.859     9.176    video_inst/Inst_vga/col_map/dc_bias[3]_i_262_n_0
    SLICE_X157Y140       LUT5 (Prop_lut5_I0_O)        0.354     9.530 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_200/O
                         net (fo=2, routed)           0.521    10.051    video_inst/Inst_vga/col_map/dc_bias[3]_i_200_n_0
    SLICE_X156Y140       LUT6 (Prop_lut6_I0_O)        0.332    10.383 r  video_inst/Inst_vga/col_map/dc_bias[3]_i_204/O
                         net (fo=1, routed)           0.000    10.383    video_inst/Inst_vga/col_map/dc_bias[3]_i_204_n_0
    SLICE_X156Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.781 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146/CO[3]
                         net (fo=1, routed)           0.000    10.781    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_146_n_0
    SLICE_X156Y141       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.003 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195/O[0]
                         net (fo=2, routed)           0.464    11.467    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_195_n_7
    SLICE_X159Y141       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    12.190 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_144/O[1]
                         net (fo=1, routed)           0.431    12.621    video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias_reg[3]_i_56[1]
    SLICE_X158Y140       LUT2 (Prop_lut2_I1_O)        0.303    12.924 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_96/O
                         net (fo=1, routed)           0.000    12.924    video_inst/Inst_vga/col_map/dc_bias[3]_i_27_2[3]
    SLICE_X158Y140       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.179 r  video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.659    13.838    video_inst/Inst_vga/col_map/dc_bias_reg[3]_i_56_n_4
    SLICE_X159Y140       LUT6 (Prop_lut6_I5_O)        0.307    14.145 f  video_inst/Inst_vga/col_map/dc_bias[3]_i_27/O
                         net (fo=1, routed)           0.636    14.781    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.124    14.905 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_8/O
                         net (fo=5, routed)           0.885    15.790    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]_0
    SLICE_X159Y137       LUT5 (Prop_lut5_I3_O)        0.150    15.940 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_3__1/O
                         net (fo=7, routed)           0.458    16.398    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I1_O)        0.326    16.724 r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    16.724    video_inst/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1__0_n_0
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.708    37.011    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X159Y138       FDRE (Setup_fdre_C_D)        0.029    37.429    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.429    
                         arrival time                         -16.724    
  -------------------------------------------------------------------
                         slack                                 20.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.896    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.699    video_inst/inst_dvid/TDMS_encoder_blue_n_4
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -1.325    video_inst/inst_dvid/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[4]/C
                         clock pessimism              0.429    -0.896    
    SLICE_X161Y141       FDRE (Hold_fdre_C_D)         0.078    -0.818    video_inst/inst_dvid/latched_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.896    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.699    video_inst/inst_dvid/TDMS_encoder_blue_n_5
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -1.325    video_inst/inst_dvid/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/C
                         clock pessimism              0.429    -0.896    
    SLICE_X161Y141       FDRE (Hold_fdre_C_D)         0.076    -0.820    video_inst/inst_dvid/latched_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.820    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.896    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.699    video_inst/inst_dvid/TDMS_encoder_blue_n_7
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -1.325    video_inst/inst_dvid/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.429    -0.896    
    SLICE_X161Y141       FDRE (Hold_fdre_C_D)         0.075    -0.821    video_inst/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.821    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.896    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.699    video_inst/inst_dvid/TDMS_encoder_blue_n_6
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.920    -1.325    video_inst/inst_dvid/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
                         clock pessimism              0.429    -0.896    
    SLICE_X161Y141       FDRE (Hold_fdre_C_D)         0.071    -0.825    video_inst/inst_dvid/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.825    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.638    -0.905    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.764 r  video_inst/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.667    video_inst/inst_dvid/TDMS_encoder_red_n_3
    SLICE_X160Y128       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -1.336    video_inst/inst_dvid/clk_out1
    SLICE_X160Y128       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
                         clock pessimism              0.444    -0.892    
    SLICE_X160Y128       FDRE (Hold_fdre_C_D)         0.057    -0.835    video_inst/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.638    video_inst/inst_dvid/TDMS_encoder_green_n_4
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
                         clock pessimism              0.442    -0.884    
    SLICE_X161Y139       FDRE (Hold_fdre_C_D)         0.070    -0.814    video_inst/inst_dvid/latched_green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.814    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.058%)  route 0.179ns (55.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.645    -0.898    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X159Y138       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.757 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.179    -0.578    video_inst/inst_dvid/TDMS_encoder_green_n_5
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out1
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
                         clock pessimism              0.468    -0.858    
    SLICE_X160Y138       FDRE (Hold_fdre_C_D)         0.070    -0.788    video_inst/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.788    
                         arrival time                          -0.578    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.232ns (69.864%)  route 0.100ns (30.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.638    -0.905    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.128    -0.777 f  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/Q
                         net (fo=3, routed)           0.100    -0.677    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg_n_0_[1]
    SLICE_X161Y128       LUT5 (Prop_lut5_I1_O)        0.104    -0.573 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.573    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__1_n_0
    SLICE_X161Y128       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -1.336    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.431    -0.905    
    SLICE_X161Y128       FDRE (Hold_fdre_C_D)         0.107    -0.798    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                          0.798    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.128    -0.769 r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/Q
                         net (fo=1, routed)           0.119    -0.649    video_inst/inst_dvid/TDMS_encoder_green_n_2
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[9]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X160Y139       FDRE (Hold_fdre_C_D)         0.017    -0.880    video_inst/inst_dvid/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.880    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.638    -0.905    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y128       FDRE (Prop_fdre_C_Q)         0.128    -0.777 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[1]/Q
                         net (fo=3, routed)           0.100    -0.677    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg_n_0_[1]
    SLICE_X161Y128       LUT5 (Prop_lut5_I4_O)        0.098    -0.579 r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.579    video_inst/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X161Y128       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -1.336    video_inst/inst_dvid/TDMS_encoder_red/clk_out1
    SLICE_X161Y128       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.431    -0.905    
    SLICE_X161Y128       FDRE (Hold_fdre_C_D)         0.092    -0.813    video_inst/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                          0.813    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X154Y130   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y130   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y129   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y129   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y129   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X154Y130   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X154Y130   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y130   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y130   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X154Y130   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X154Y130   video_inst/Inst_vga/vga_sig_gen/vga_reg[blank]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y128   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y130   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y130   video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.890ns (18.075%)  route 4.034ns (81.925%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829    -1.114    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.990 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.682    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.558 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.014     1.456    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y126       LUT2 (Prop_lut2_I1_O)        0.124     1.580 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     2.463    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.497     5.498    
                         clock uncertainty           -0.072     5.426    
    SLICE_X162Y126       FDSE (Setup_fdse_C_S)       -0.524     4.902    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.902    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.890ns (18.075%)  route 4.034ns (81.925%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829    -1.114    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.990 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.682    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.558 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.014     1.456    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y126       LUT2 (Prop_lut2_I1_O)        0.124     1.580 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     2.463    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.497     5.498    
                         clock uncertainty           -0.072     5.426    
    SLICE_X162Y126       FDSE (Setup_fdse_C_S)       -0.524     4.902    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.902    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.890ns (18.075%)  route 4.034ns (81.925%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829    -1.114    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.990 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.682    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.558 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.014     1.456    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y126       LUT2 (Prop_lut2_I1_O)        0.124     1.580 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     2.463    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.497     5.498    
                         clock uncertainty           -0.072     5.426    
    SLICE_X162Y126       FDSE (Setup_fdse_C_S)       -0.524     4.902    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.902    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.890ns (18.075%)  route 4.034ns (81.925%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829    -1.114    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.990 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.682    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.558 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.014     1.456    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y126       LUT2 (Prop_lut2_I1_O)        0.124     1.580 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     2.463    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.497     5.498    
                         clock uncertainty           -0.072     5.426    
    SLICE_X162Y126       FDSE (Setup_fdse_C_S)       -0.524     4.902    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.902    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.890ns (18.075%)  route 4.034ns (81.925%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829    -1.114    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.990 f  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.682    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.558 f  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.014     1.456    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y126       LUT2 (Prop_lut2_I1_O)        0.124     1.580 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     2.463    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.497     5.498    
                         clock uncertainty           -0.072     5.426    
    SLICE_X162Y126       FDSE (Setup_fdse_C_S)       -0.524     4.902    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.902    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.766ns (19.536%)  route 3.155ns (80.464%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829    -1.114    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.990 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.682    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.558 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.018     1.460    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y126       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X163Y126       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.497     5.498    
                         clock uncertainty           -0.072     5.426    
    SLICE_X163Y126       FDRE (Setup_fdre_C_R)       -0.429     4.997    video_inst/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          4.997    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 0.890ns (20.518%)  route 3.448ns (79.482%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829    -1.114    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.990 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.682    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.558 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.311     1.753    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y126       LUT2 (Prop_lut2_I0_O)        0.124     1.877 r  video_inst/inst_dvid/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.877    video_inst/inst_dvid/shift_red[0]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.497     5.498    
                         clock uncertainty           -0.072     5.426    
    SLICE_X162Y126       FDSE (Setup_fdse_C_D)        0.077     5.503    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          5.503    
                         arrival time                          -1.877    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.916ns (20.992%)  route 3.448ns (79.008%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829    -1.114    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.990 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.682    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.558 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.311     1.753    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y126       LUT2 (Prop_lut2_I0_O)        0.150     1.903 r  video_inst/inst_dvid/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.903    video_inst/inst_dvid/shift_red[1]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.497     5.498    
                         clock uncertainty           -0.072     5.426    
    SLICE_X162Y126       FDSE (Setup_fdse_C_D)        0.118     5.544    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          5.544    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.890ns (20.607%)  route 3.429ns (79.393%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829    -1.114    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.990 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.682    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.558 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.292     1.734    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y126       LUT2 (Prop_lut2_I0_O)        0.124     1.858 r  video_inst/inst_dvid/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.858    video_inst/inst_dvid/shift_red[3]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.497     5.498    
                         clock uncertainty           -0.072     5.426    
    SLICE_X162Y126       FDSE (Setup_fdse_C_D)        0.081     5.507    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          5.507    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.916ns (21.082%)  route 3.429ns (78.918%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829    -1.114    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X162Y148       LUT6 (Prop_lut6_I3_O)        0.124    -0.990 r  video_inst/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.307    -0.682    video_inst/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y147       LUT5 (Prop_lut5_I0_O)        0.124    -0.558 r  video_inst/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          2.292     1.734    video_inst/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y126       LUT2 (Prop_lut2_I0_O)        0.150     1.884 r  video_inst/inst_dvid/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.884    video_inst/inst_dvid/shift_red[5]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.497     5.498    
                         clock uncertainty           -0.072     5.426    
    SLICE_X162Y126       FDSE (Setup_fdse_C_D)        0.118     5.544    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          5.544    
                         arrival time                          -1.884    
  -------------------------------------------------------------------
                         slack                                  3.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  video_inst/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.131    -0.622    video_inst/inst_dvid/shift_clock[0]
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/C
                         clock pessimism              0.442    -0.881    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063    -0.818    video_inst/inst_dvid/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.611    video_inst/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.442    -0.881    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.072    -0.809    video_inst/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.809    
                         arrival time                          -0.611    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.607    video_inst/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.070    -0.808    video_inst/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y147       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123    -0.607    video_inst/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.066    -0.812    video_inst/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.812    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.128    -0.602    video_inst/inst_dvid/shift_clock_reg_n_0_[8]
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[6]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.059    -0.835    video_inst/inst_dvid/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  video_inst/inst_dvid/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.121    -0.609    video_inst/inst_dvid/shift_clock_reg_n_0_[9]
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[7]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.052    -0.842    video_inst/inst_dvid/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.636    -0.907    video_inst/inst_dvid/clk_out2
    SLICE_X161Y126       FDRE                                         r  video_inst/inst_dvid/shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.766 r  video_inst/inst_dvid/shift_red_reg[2]/Q
                         net (fo=1, routed)           0.186    -0.580    video_inst/inst_dvid/data1[0]
    SLICE_X162Y126       LUT2 (Prop_lut2_I1_O)        0.045    -0.535 r  video_inst/inst_dvid/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.535    video_inst/inst_dvid/shift_red[0]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.906    -1.339    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.445    -0.894    
    SLICE_X162Y126       FDSE (Hold_fdse_C_D)         0.120    -0.774    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  video_inst/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.182    -0.571    video_inst/inst_dvid/shift_clock_reg_n_0_[4]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.059    -0.819    video_inst/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.981%)  route 0.178ns (46.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.897    video_inst/inst_dvid/clk_out2
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.733 r  video_inst/inst_dvid/shift_green_reg[8]/Q
                         net (fo=1, routed)           0.178    -0.555    video_inst/inst_dvid/shift_green[8]
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.045    -0.510 r  video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.510    video_inst/inst_dvid/shift_green_1[6]
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.445    -0.881    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.121    -0.760    video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.760    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_inst/inst_dvid/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    video_inst/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  video_inst/inst_dvid/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.179    -0.573    video_inst/inst_dvid/shift_clock_reg_n_0_[5]
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    video_inst/inst_dvid/clk_out2
    SLICE_X162Y147       FDRE                                         r  video_inst/inst_dvid/shift_clock_reg[3]/C
                         clock pessimism              0.445    -0.878    
    SLICE_X162Y147       FDRE (Hold_fdre_C_D)         0.052    -0.826    video_inst/inst_dvid/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    video_inst/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    video_inst/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    video_inst/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    video_inst/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y141   video_inst/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.580ns (20.323%)  route 2.274ns (79.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.818    -2.476    video_inst/inst_dvid/clk_out1
    SLICE_X160Y128       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.020 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.391    -0.629    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y126       LUT2 (Prop_lut2_I0_O)        0.124    -0.505 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.378    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.313     5.314    
                         clock uncertainty           -0.215     5.099    
    SLICE_X162Y126       FDSE (Setup_fdse_C_S)       -0.524     4.575    video_inst/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.575    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.580ns (20.323%)  route 2.274ns (79.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.818    -2.476    video_inst/inst_dvid/clk_out1
    SLICE_X160Y128       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.020 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.391    -0.629    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y126       LUT2 (Prop_lut2_I0_O)        0.124    -0.505 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.378    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.313     5.314    
                         clock uncertainty           -0.215     5.099    
    SLICE_X162Y126       FDSE (Setup_fdse_C_S)       -0.524     4.575    video_inst/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.575    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.580ns (20.323%)  route 2.274ns (79.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.818    -2.476    video_inst/inst_dvid/clk_out1
    SLICE_X160Y128       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.020 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.391    -0.629    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y126       LUT2 (Prop_lut2_I0_O)        0.124    -0.505 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.378    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.313     5.314    
                         clock uncertainty           -0.215     5.099    
    SLICE_X162Y126       FDSE (Setup_fdse_C_S)       -0.524     4.575    video_inst/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.575    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.580ns (20.323%)  route 2.274ns (79.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.818    -2.476    video_inst/inst_dvid/clk_out1
    SLICE_X160Y128       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.020 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.391    -0.629    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y126       LUT2 (Prop_lut2_I0_O)        0.124    -0.505 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.378    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.313     5.314    
                         clock uncertainty           -0.215     5.099    
    SLICE_X162Y126       FDSE (Setup_fdse_C_S)       -0.524     4.575    video_inst/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.575    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.580ns (20.323%)  route 2.274ns (79.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.999ns = ( 5.001 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.476ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.818    -2.476    video_inst/inst_dvid/clk_out1
    SLICE_X160Y128       FDRE                                         r  video_inst/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y128       FDRE (Prop_fdre_C_Q)         0.456    -2.020 r  video_inst/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.391    -0.629    video_inst/inst_dvid/latched_red[0]
    SLICE_X162Y126       LUT2 (Prop_lut2_I0_O)        0.124    -0.505 r  video_inst/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.883     0.378    video_inst/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.698     5.001    video_inst/inst_dvid/clk_out2
    SLICE_X162Y126       FDSE                                         r  video_inst/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.313     5.314    
                         clock uncertainty           -0.215     5.099    
    SLICE_X162Y126       FDSE (Setup_fdse_C_S)       -0.524     4.575    video_inst/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.575    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.612ns (24.258%)  route 1.911ns (75.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.465ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.829    -2.465    video_inst/inst_dvid/clk_out1
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.456    -2.009 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           1.911    -0.098    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.156     0.058 r  video_inst/inst_dvid/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.058    video_inst/inst_dvid/shift_green_1[7]
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.313     5.326    
                         clock uncertainty           -0.215     5.111    
    SLICE_X162Y138       FDRE (Setup_fdre_C_D)        0.118     5.229    video_inst/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          5.229    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.419ns (19.183%)  route 1.765ns (80.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.830    -2.464    video_inst/inst_dvid/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.419    -2.045 r  video_inst/inst_dvid/latched_green_reg[9]/Q
                         net (fo=1, routed)           1.765    -0.280    video_inst/inst_dvid/latched_green[9]
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    video_inst/inst_dvid/clk_out2
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y139       FDRE (Setup_fdre_C_D)       -0.217     4.895    video_inst/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          4.895    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.716ns (29.373%)  route 1.722ns (70.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns = ( 5.015 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.831    -2.463    video_inst/inst_dvid/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  video_inst/inst_dvid/latched_blue_reg[2]/Q
                         net (fo=1, routed)           1.722    -0.322    video_inst/inst_dvid/latched_blue[2]
    SLICE_X162Y141       LUT3 (Prop_lut3_I2_O)        0.297    -0.025 r  video_inst/inst_dvid/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.025    video_inst/inst_dvid/shift_blue_0[2]
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     5.015    video_inst/inst_dvid/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[2]/C
                         clock pessimism              0.313     5.328    
                         clock uncertainty           -0.215     5.113    
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)        0.081     5.194    video_inst/inst_dvid/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          5.194    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.375ns  (logic 0.718ns (30.226%)  route 1.657ns (69.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns = ( 5.015 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.831    -2.463    video_inst/inst_dvid/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  video_inst/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           1.657    -0.386    video_inst/inst_dvid/latched_blue[4]
    SLICE_X162Y141       LUT3 (Prop_lut3_I2_O)        0.299    -0.087 r  video_inst/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    video_inst/inst_dvid/shift_blue_0[4]
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     5.015    video_inst/inst_dvid/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.313     5.328    
                         clock uncertainty           -0.215     5.113    
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)        0.079     5.192    video_inst/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  5.280    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.747ns (31.068%)  route 1.657ns (68.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns = ( 5.015 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.831    -2.463    video_inst/inst_dvid/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.419    -2.044 r  video_inst/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           1.657    -0.386    video_inst/inst_dvid/latched_blue[4]
    SLICE_X162Y141       LUT3 (Prop_lut3_I2_O)        0.328    -0.058 r  video_inst/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.058    video_inst/inst_dvid/shift_blue_0[6]
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.712     5.015    video_inst/inst_dvid/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.313     5.328    
                         clock uncertainty           -0.215     5.113    
    SLICE_X162Y141       FDRE (Setup_fdre_C_D)        0.118     5.231    video_inst/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  5.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.552%)  route 0.639ns (77.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.639    -0.117    video_inst/inst_dvid/latched_green[2]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.045    -0.072 r  video_inst/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    video_inst/inst_dvid/shift_green_1[6]
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.121    -0.238    video_inst/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.128ns (17.662%)  route 0.597ns (82.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.896    video_inst/inst_dvid/clk_out1
    SLICE_X160Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y141       FDRE (Prop_fdre_C_Q)         0.128    -0.768 r  video_inst/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.597    -0.171    video_inst/inst_dvid/latched_blue[8]
    SLICE_X161Y142       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/inst_dvid/clk_out2
    SLICE_X161Y142       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.753    -0.572    
                         clock uncertainty            0.215    -0.358    
    SLICE_X161Y142       FDRE (Hold_fdre_C_D)         0.016    -0.342    video_inst/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.189ns (22.502%)  route 0.651ns (77.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/clk_out1
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.651    -0.105    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.048    -0.057 r  video_inst/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    video_inst/inst_dvid/shift_green_1[1]
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.131    -0.228    video_inst/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.225%)  route 0.651ns (77.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/clk_out1
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.651    -0.105    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.045    -0.060 r  video_inst/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    video_inst/inst_dvid/shift_green_1[0]
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.120    -0.239    video_inst/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.067%)  route 0.639ns (81.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/clk_out1
    SLICE_X161Y139       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.639    -0.116    video_inst/inst_dvid/latched_green[8]
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out2
    SLICE_X162Y139       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.059    -0.300    video_inst/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.227ns (26.245%)  route 0.638ns (73.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.896    video_inst/inst_dvid/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.128    -0.768 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.638    -0.130    video_inst/inst_dvid/latched_blue[1]
    SLICE_X162Y141       LUT3 (Prop_lut3_I2_O)        0.099    -0.031 r  video_inst/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.031    video_inst/inst_dvid/shift_blue_0[7]
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/inst_dvid/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.753    -0.572    
                         clock uncertainty            0.215    -0.358    
    SLICE_X162Y141       FDRE (Hold_fdre_C_D)         0.131    -0.227    video_inst/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.226ns (26.160%)  route 0.638ns (73.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.896    video_inst/inst_dvid/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.128    -0.768 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.638    -0.130    video_inst/inst_dvid/latched_blue[1]
    SLICE_X162Y141       LUT3 (Prop_lut3_I2_O)        0.098    -0.032 r  video_inst/inst_dvid/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.032    video_inst/inst_dvid/shift_blue_0[5]
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/inst_dvid/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.753    -0.572    
                         clock uncertainty            0.215    -0.358    
    SLICE_X162Y141       FDRE (Hold_fdre_C_D)         0.121    -0.237    video_inst/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.184ns (20.579%)  route 0.710ns (79.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.646    -0.897    video_inst/inst_dvid/clk_out1
    SLICE_X160Y138       FDRE                                         r  video_inst/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  video_inst/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.710    -0.046    video_inst/inst_dvid/latched_green[0]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.043    -0.003 r  video_inst/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.003    video_inst/inst_dvid/shift_green_1[5]
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    video_inst/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  video_inst/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.131    -0.228    video_inst/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.128ns (16.463%)  route 0.650ns (83.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.896    video_inst/inst_dvid/clk_out1
    SLICE_X160Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y141       FDRE (Prop_fdre_C_Q)         0.128    -0.768 r  video_inst/inst_dvid/latched_blue_reg[9]/Q
                         net (fo=1, routed)           0.650    -0.118    video_inst/inst_dvid/latched_blue[9]
    SLICE_X161Y142       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/inst_dvid/clk_out2
    SLICE_X161Y142       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.753    -0.572    
                         clock uncertainty            0.215    -0.358    
    SLICE_X161Y142       FDRE (Hold_fdre_C_D)         0.013    -0.345    video_inst/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 video_inst/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_inst/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.226ns (25.169%)  route 0.672ns (74.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.647    -0.896    video_inst/inst_dvid/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.128    -0.768 r  video_inst/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.672    -0.096    video_inst/inst_dvid/latched_blue[1]
    SLICE_X162Y141       LUT3 (Prop_lut3_I2_O)        0.098     0.002 r  video_inst/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.002    video_inst/inst_dvid/shift_blue_0[3]
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.920    -1.325    video_inst/inst_dvid/clk_out2
    SLICE_X162Y141       FDRE                                         r  video_inst/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.753    -0.572    
                         clock uncertainty            0.215    -0.358    
    SLICE_X162Y141       FDRE (Hold_fdre_C_D)         0.131    -0.227    video_inst/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.229    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.134ns  (logic 2.058ns (18.480%)  route 9.077ns (81.520%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=7, routed)           9.068    10.152    timeStep/btn_IBUF[1]
    SLICE_X157Y124       LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  timeStep/process_q[3]_i_3/O
                         net (fo=1, routed)           0.000    10.276    timeStep/process_q[3]_i_3_n_0
    SLICE_X157Y124       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.677 r  timeStep/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.686    timeStep/process_q_reg[3]_i_1_n_0
    SLICE_X157Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  timeStep/process_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    timeStep/process_q_reg[7]_i_1_n_0
    SLICE_X157Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.134 r  timeStep/process_q_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.134    timeStep/process_q_reg[10]_i_2_n_6
    SLICE_X157Y126       FDRE                                         r  timeStep/process_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.039ns  (logic 1.963ns (17.778%)  route 9.077ns (82.222%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=7, routed)           9.068    10.152    timeStep/btn_IBUF[1]
    SLICE_X157Y124       LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  timeStep/process_q[3]_i_3/O
                         net (fo=1, routed)           0.000    10.276    timeStep/process_q[3]_i_3_n_0
    SLICE_X157Y124       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.677 r  timeStep/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.686    timeStep/process_q_reg[3]_i_1_n_0
    SLICE_X157Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  timeStep/process_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    timeStep/process_q_reg[7]_i_1_n_0
    SLICE_X157Y126       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.039 r  timeStep/process_q_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    11.039    timeStep/process_q_reg[10]_i_2_n_5
    SLICE_X157Y126       FDRE                                         r  timeStep/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.023ns  (logic 1.947ns (17.659%)  route 9.077ns (82.341%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=7, routed)           9.068    10.152    timeStep/btn_IBUF[1]
    SLICE_X157Y124       LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  timeStep/process_q[3]_i_3/O
                         net (fo=1, routed)           0.000    10.276    timeStep/process_q[3]_i_3_n_0
    SLICE_X157Y124       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.677 r  timeStep/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.686    timeStep/process_q_reg[3]_i_1_n_0
    SLICE_X157Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.800 r  timeStep/process_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.800    timeStep/process_q_reg[7]_i_1_n_0
    SLICE_X157Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.023 r  timeStep/process_q_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.023    timeStep/process_q_reg[10]_i_2_n_7
    SLICE_X157Y126       FDRE                                         r  timeStep/process_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.020ns  (logic 1.944ns (17.637%)  route 9.077ns (82.363%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=7, routed)           9.068    10.152    timeStep/btn_IBUF[1]
    SLICE_X157Y124       LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  timeStep/process_q[3]_i_3/O
                         net (fo=1, routed)           0.000    10.276    timeStep/process_q[3]_i_3_n_0
    SLICE_X157Y124       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.677 r  timeStep/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.686    timeStep/process_q_reg[3]_i_1_n_0
    SLICE_X157Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.020 r  timeStep/process_q_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.020    timeStep/process_q_reg[7]_i_1_n_6
    SLICE_X157Y125       FDRE                                         r  timeStep/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.999ns  (logic 1.923ns (17.479%)  route 9.077ns (82.521%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=7, routed)           9.068    10.152    timeStep/btn_IBUF[1]
    SLICE_X157Y124       LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  timeStep/process_q[3]_i_3/O
                         net (fo=1, routed)           0.000    10.276    timeStep/process_q[3]_i_3_n_0
    SLICE_X157Y124       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.677 r  timeStep/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.686    timeStep/process_q_reg[3]_i_1_n_0
    SLICE_X157Y125       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.999 r  timeStep/process_q_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.999    timeStep/process_q_reg[7]_i_1_n_4
    SLICE_X157Y125       FDRE                                         r  timeStep/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.925ns  (logic 1.849ns (16.920%)  route 9.077ns (83.080%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=7, routed)           9.068    10.152    timeStep/btn_IBUF[1]
    SLICE_X157Y124       LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  timeStep/process_q[3]_i_3/O
                         net (fo=1, routed)           0.000    10.276    timeStep/process_q[3]_i_3_n_0
    SLICE_X157Y124       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.677 r  timeStep/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.686    timeStep/process_q_reg[3]_i_1_n_0
    SLICE_X157Y125       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.925 r  timeStep/process_q_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.925    timeStep/process_q_reg[7]_i_1_n_5
    SLICE_X157Y125       FDRE                                         r  timeStep/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.909ns  (logic 1.833ns (16.799%)  route 9.077ns (83.201%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=7, routed)           9.068    10.152    timeStep/btn_IBUF[1]
    SLICE_X157Y124       LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  timeStep/process_q[3]_i_3/O
                         net (fo=1, routed)           0.000    10.276    timeStep/process_q[3]_i_3_n_0
    SLICE_X157Y124       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.677 r  timeStep/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.686    timeStep/process_q_reg[3]_i_1_n_0
    SLICE_X157Y125       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.909 r  timeStep/process_q_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.909    timeStep/process_q_reg[7]_i_1_n_7
    SLICE_X157Y125       FDRE                                         r  timeStep/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            timeStep/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.524ns  (logic 1.457ns (13.840%)  route 9.068ns (86.160%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    D14                  IBUF (Prop_ibuf_I_O)         1.085     1.085 r  btn_IBUF[3]_inst/O
                         net (fo=7, routed)           9.068    10.152    timeStep/btn_IBUF[1]
    SLICE_X157Y124       LUT3 (Prop_lut3_I1_O)        0.124    10.276 r  timeStep/process_q[3]_i_3/O
                         net (fo=1, routed)           0.000    10.276    timeStep/process_q[3]_i_3_n_0
    SLICE_X157Y124       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.524 r  timeStep/process_q_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.524    timeStep/process_q_reg[3]_i_1_n_4
    SLICE_X157Y124       FDRE                                         r  timeStep/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            voltStep/process_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.355ns  (logic 2.031ns (19.617%)  route 8.324ns (80.383%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    B22                  IBUF (Prop_ibuf_I_O)         1.091     1.091 r  btn_IBUF[4]_inst/O
                         net (fo=7, routed)           8.324     9.415    voltStep/btn_IBUF[1]
    SLICE_X152Y131       LUT3 (Prop_lut3_I1_O)        0.124     9.539 r  voltStep/process_q[3]_i_3__0/O
                         net (fo=1, routed)           0.000     9.539    voltStep/process_q[3]_i_3__0_n_0
    SLICE_X152Y131       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.915 r  voltStep/process_q_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.915    voltStep/process_q_reg[3]_i_1__0_n_0
    SLICE_X152Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.032 r  voltStep/process_q_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.032    voltStep/process_q_reg[7]_i_1__0_n_0
    SLICE_X152Y133       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.355 r  voltStep/process_q_reg[10]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    10.355    voltStep/process_q_reg[10]_i_2__0_n_6
    SLICE_X152Y133       FDRE                                         r  voltStep/process_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            voltStep/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.271ns  (logic 1.947ns (18.960%)  route 8.324ns (81.040%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    B22                  IBUF (Prop_ibuf_I_O)         1.091     1.091 r  btn_IBUF[4]_inst/O
                         net (fo=7, routed)           8.324     9.415    voltStep/btn_IBUF[1]
    SLICE_X152Y131       LUT3 (Prop_lut3_I1_O)        0.124     9.539 r  voltStep/process_q[3]_i_3__0/O
                         net (fo=1, routed)           0.000     9.539    voltStep/process_q[3]_i_3__0_n_0
    SLICE_X152Y131       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.915 r  voltStep/process_q_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.915    voltStep/process_q_reg[3]_i_1__0_n_0
    SLICE_X152Y132       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.032 r  voltStep/process_q_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.032    voltStep/process_q_reg[7]_i_1__0_n_0
    SLICE_X152Y133       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.271 r  voltStep/process_q_reg[10]_i_2__0/O[2]
                         net (fo=1, routed)           0.000    10.271    voltStep/process_q_reg[10]_i_2__0_n_5
    SLICE_X152Y133       FDRE                                         r  voltStep/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timeStep/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timeStep/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y124       FDRE                         0.000     0.000 r  timeStep/process_q_reg[2]/C
    SLICE_X157Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timeStep/process_q_reg[2]/Q
                         net (fo=9, routed)           0.091     0.232    timeStep/process_q_reg[10]_0[1]
    SLICE_X157Y124       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.359 r  timeStep/process_q_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.359    timeStep/process_q_reg[3]_i_1_n_4
    SLICE_X157Y124       FDRE                                         r  timeStep/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeStep/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timeStep/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y124       FDRE                         0.000     0.000 r  timeStep/process_q_reg[1]/C
    SLICE_X157Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timeStep/process_q_reg[1]/Q
                         net (fo=3, routed)           0.079     0.220    timeStep/process_q_reg[10]_0[0]
    SLICE_X157Y124       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.366 r  timeStep/process_q_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.366    timeStep/process_q_reg[3]_i_1_n_5
    SLICE_X157Y124       FDRE                                         r  timeStep/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltStep/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            voltStep/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE                         0.000     0.000 r  voltStep/process_q_reg[2]/C
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  voltStep/process_q_reg[2]/Q
                         net (fo=9, routed)           0.091     0.255    voltStep/process_q_reg[10]_0[1]
    SLICE_X152Y131       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.384 r  voltStep/process_q_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.384    voltStep/process_q_reg[3]_i_1__0_n_4
    SLICE_X152Y131       FDRE                                         r  voltStep/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltStep/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            voltStep/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.313ns (79.819%)  route 0.079ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y131       FDRE                         0.000     0.000 r  voltStep/process_q_reg[1]/C
    SLICE_X152Y131       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  voltStep/process_q_reg[1]/Q
                         net (fo=3, routed)           0.079     0.243    voltStep/process_q_reg[10]_0[0]
    SLICE_X152Y131       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     0.392 r  voltStep/process_q_reg[3]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.392    voltStep/process_q_reg[3]_i_1__0_n_5
    SLICE_X152Y131       FDRE                                         r  voltStep/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeStep/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timeStep/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.312ns (75.665%)  route 0.100ns (24.335%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y124       FDRE                         0.000     0.000 r  timeStep/process_q_reg[2]/C
    SLICE_X157Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timeStep/process_q_reg[2]/Q
                         net (fo=9, routed)           0.091     0.232    timeStep/process_q_reg[10]_0[1]
    SLICE_X157Y124       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.349 r  timeStep/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.358    timeStep/process_q_reg[3]_i_1_n_0
    SLICE_X157Y125       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.412 r  timeStep/process_q_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.412    timeStep/process_q_reg[7]_i_1_n_7
    SLICE_X157Y125       FDRE                                         r  timeStep/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeStep/process_q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timeStep/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y125       FDRE                         0.000     0.000 r  timeStep/process_q_reg[7]/C
    SLICE_X157Y125       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timeStep/process_q_reg[7]/Q
                         net (fo=5, routed)           0.170     0.311    timeStep/time_trigger_value[7]
    SLICE_X157Y125       LUT2 (Prop_lut2_I1_O)        0.045     0.356 r  timeStep/process_q[7]_i_3__0/O
                         net (fo=1, routed)           0.000     0.356    timeStep/process_q[7]_i_3__0_n_0
    SLICE_X157Y125       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  timeStep/process_q_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    timeStep/process_q_reg[7]_i_1_n_4
    SLICE_X157Y125       FDRE                                         r  timeStep/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 voltStep/prev_up_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            voltStep/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.256ns (61.048%)  route 0.163ns (38.952%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y132       FDRE                         0.000     0.000 r  voltStep/prev_up_reg/C
    SLICE_X153Y132       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  voltStep/prev_up_reg/Q
                         net (fo=6, routed)           0.163     0.304    voltStep/prev_up
    SLICE_X152Y132       LUT3 (Prop_lut3_I1_O)        0.045     0.349 r  voltStep/process_q[7]_i_6__0/O
                         net (fo=1, routed)           0.000     0.349    voltStep/process_q[7]_i_6__0_n_0
    SLICE_X152Y132       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.419 r  voltStep/process_q_reg[7]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.419    voltStep/process_q_reg[7]_i_1__0_n_7
    SLICE_X152Y132       FDRE                                         r  voltStep/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeStep/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timeStep/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.323ns (76.297%)  route 0.100ns (23.703%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y124       FDRE                         0.000     0.000 r  timeStep/process_q_reg[2]/C
    SLICE_X157Y124       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timeStep/process_q_reg[2]/Q
                         net (fo=9, routed)           0.091     0.232    timeStep/process_q_reg[10]_0[1]
    SLICE_X157Y124       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.349 r  timeStep/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.358    timeStep/process_q_reg[3]_i_1_n_0
    SLICE_X157Y125       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.423 r  timeStep/process_q_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.423    timeStep/process_q_reg[7]_i_1_n_5
    SLICE_X157Y125       FDRE                                         r  timeStep/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeStep/process_q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timeStep/process_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.251ns (58.056%)  route 0.181ns (41.944%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDRE                         0.000     0.000 r  timeStep/process_q_reg[8]/C
    SLICE_X157Y126       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timeStep/process_q_reg[8]/Q
                         net (fo=6, routed)           0.181     0.322    timeStep/process_q_reg[10]_0[2]
    SLICE_X157Y126       LUT2 (Prop_lut2_I0_O)        0.045     0.367 r  timeStep/process_q[10]_i_4/O
                         net (fo=1, routed)           0.000     0.367    timeStep/process_q[10]_i_4_n_0
    SLICE_X157Y126       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.432 r  timeStep/process_q_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.432    timeStep/process_q_reg[10]_i_2_n_6
    SLICE_X157Y126       FDRE                                         r  timeStep/process_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timeStep/process_q_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timeStep/process_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.256ns (58.804%)  route 0.179ns (41.196%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDRE                         0.000     0.000 r  timeStep/process_q_reg[8]/C
    SLICE_X157Y126       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  timeStep/process_q_reg[8]/Q
                         net (fo=6, routed)           0.179     0.320    timeStep/process_q_reg[10]_0[2]
    SLICE_X157Y126       LUT2 (Prop_lut2_I1_O)        0.045     0.365 r  timeStep/process_q[10]_i_5__0/O
                         net (fo=1, routed)           0.000     0.365    timeStep/process_q[10]_i_5__0_n_0
    SLICE_X157Y126       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.435 r  timeStep/process_q_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.435    timeStep/process_q_reg[10]_i_2_n_7
    SLICE_X157Y126       FDRE                                         r  timeStep/process_q_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     3.907 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.907    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     3.906 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.906    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     3.906 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000     3.906    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     3.905 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000     3.905    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     3.898 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.898    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     3.897 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.897    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     3.885 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.885    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     3.884 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.884    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 2.160ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.749    -0.844 r  video_inst/OBUFDS_clock/O
                         net (fo=0)                   0.000    -0.844    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 2.161ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  video_inst/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  video_inst/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    video_inst/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.750    -0.843 r  video_inst/OBUFDS_clock/OB
                         net (fo=0)                   0.000    -0.843    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.765    -0.829 r  video_inst/OBUFDS_blue/O
                         net (fo=0)                   0.000    -0.829    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  video_inst/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  video_inst/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    video_inst/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.766    -0.828 r  video_inst/OBUFDS_blue/OB
                         net (fo=0)                   0.000    -0.828    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.776    -0.821 r  video_inst/OBUFDS_red/O
                         net (fo=0)                   0.000    -0.821    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.778    -0.821 r  video_inst/OBUFDS_green/O
                         net (fo=0)                   0.000    -0.821    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  video_inst/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  video_inst/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    video_inst/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.777    -0.820 r  video_inst/OBUFDS_red/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_inst/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    video_inst/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  video_inst/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  video_inst/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    video_inst/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.779    -0.820 r  video_inst/OBUFDS_green/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     5.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.148 f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     2.727    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.756 f  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     3.627    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.546ns  (logic 1.887ns (16.347%)  route 9.659ns (83.653%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           8.228     9.296    video_inst/Inst_vga/vga_sig_gen/col_counter/sw_IBUF[1]
    SLICE_X158Y137       LUT5 (Prop_lut5_I0_O)        0.152     9.448 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.407     9.855    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4_n_0
    SLICE_X159Y137       LUT5 (Prop_lut5_I2_O)        0.342    10.197 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_3__1/O
                         net (fo=7, routed)           1.024    11.220    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]_7
    SLICE_X160Y139       LUT5 (Prop_lut5_I2_O)        0.326    11.546 r  video_inst/Inst_vga/vga_sig_gen/col_counter/encoded[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.546    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0[0]
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -2.986    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.358ns  (logic 1.913ns (16.847%)  route 9.444ns (83.153%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           8.228     9.296    video_inst/Inst_vga/vga_sig_gen/col_counter/sw_IBUF[1]
    SLICE_X158Y137       LUT5 (Prop_lut5_I0_O)        0.152     9.448 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.407     9.855    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4_n_0
    SLICE_X159Y137       LUT5 (Prop_lut5_I2_O)        0.342    10.197 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_3__1/O
                         net (fo=7, routed)           0.809    11.006    video_inst/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_0
    SLICE_X160Y139       LUT5 (Prop_lut5_I1_O)        0.352    11.358 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    11.358    video_inst/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -2.986    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.296ns  (logic 1.452ns (12.854%)  route 9.844ns (87.146%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -2.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.164     9.244    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X158Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.368 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_5__0/O
                         net (fo=2, routed)           0.666    10.034    video_inst/Inst_vga/vga_sig_gen/col_counter/encoded_reg[0]_3
    SLICE_X159Y137       LUT6 (Prop_lut6_I3_O)        0.124    10.158 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           1.014    11.172    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_1
    SLICE_X158Y142       LUT6 (Prop_lut6_I2_O)        0.124    11.296 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000    11.296    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X158Y142       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.710    -2.987    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X158Y142       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.292ns  (logic 1.452ns (12.858%)  route 9.840ns (87.142%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.164     9.244    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X158Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.368 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_5__0/O
                         net (fo=2, routed)           0.666    10.034    video_inst/Inst_vga/vga_sig_gen/col_counter/encoded_reg[0]_3
    SLICE_X159Y137       LUT6 (Prop_lut6_I3_O)        0.124    10.158 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           1.010    11.168    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]_5
    SLICE_X161Y141       LUT6 (Prop_lut6_I4_O)        0.124    11.292 r  video_inst/Inst_vga/vga_sig_gen/col_counter/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000    11.292    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[3]
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.712    -2.985    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.291ns  (logic 1.452ns (12.860%)  route 9.839ns (87.140%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.164     9.244    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X158Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.368 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_5__0/O
                         net (fo=2, routed)           0.666    10.034    video_inst/Inst_vga/vga_sig_gen/col_counter/encoded_reg[0]_3
    SLICE_X159Y137       LUT6 (Prop_lut6_I3_O)        0.124    10.158 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           1.009    11.167    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_1
    SLICE_X160Y141       LUT6 (Prop_lut6_I1_O)        0.124    11.291 r  video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    11.291    video_inst/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X160Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.712    -2.985    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X160Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.290ns  (logic 1.452ns (12.861%)  route 9.838ns (87.139%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.164     9.244    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X158Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.368 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_5__0/O
                         net (fo=2, routed)           0.666    10.034    video_inst/Inst_vga/vga_sig_gen/col_counter/encoded_reg[0]_3
    SLICE_X159Y137       LUT6 (Prop_lut6_I3_O)        0.124    10.158 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           1.008    11.166    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]_5
    SLICE_X161Y141       LUT6 (Prop_lut6_I3_O)        0.124    11.290 r  video_inst/Inst_vga/vga_sig_gen/col_counter/encoded[2]_i_1/O
                         net (fo=1, routed)           0.000    11.290    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[2]
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.712    -2.985    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.279ns  (logic 1.452ns (12.874%)  route 9.827ns (87.126%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -2.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.164     9.244    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X158Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.368 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_5__0/O
                         net (fo=2, routed)           0.666    10.034    video_inst/Inst_vga/vga_sig_gen/col_counter/encoded_reg[0]_3
    SLICE_X159Y137       LUT6 (Prop_lut6_I3_O)        0.124    10.158 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           0.997    11.155    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_1
    SLICE_X158Y142       LUT6 (Prop_lut6_I4_O)        0.124    11.279 r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    11.279    video_inst/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1_n_0
    SLICE_X158Y142       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.710    -2.987    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X158Y142       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.164ns  (logic 1.691ns (15.151%)  route 9.473ns (84.849%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=2)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    F21                  IBUF (Prop_ibuf_I_O)         1.067     1.067 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           8.228     9.296    video_inst/Inst_vga/vga_sig_gen/col_counter/sw_IBUF[1]
    SLICE_X158Y137       LUT5 (Prop_lut5_I0_O)        0.152     9.448 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4/O
                         net (fo=2, routed)           0.407     9.855    video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_4_n_0
    SLICE_X159Y137       LUT5 (Prop_lut5_I2_O)        0.348    10.203 f  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__1/O
                         net (fo=8, routed)           0.838    11.040    video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]_0
    SLICE_X160Y139       LUT2 (Prop_lut2_I1_O)        0.124    11.164 r  video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1/O
                         net (fo=1, routed)           0.000    11.164    video_inst/inst_dvid/TDMS_encoder_green/encoded[8]_i_1_n_0
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.711    -2.986    video_inst/inst_dvid/TDMS_encoder_green/clk_out1
    SLICE_X160Y139       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.112ns  (logic 1.452ns (13.067%)  route 9.660ns (86.933%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.164     9.244    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X158Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.368 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_5__0/O
                         net (fo=2, routed)           0.666    10.034    video_inst/Inst_vga/vga_sig_gen/col_counter/encoded_reg[0]_3
    SLICE_X159Y137       LUT6 (Prop_lut6_I3_O)        0.124    10.158 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           0.830    10.988    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]_5
    SLICE_X161Y141       LUT6 (Prop_lut6_I4_O)        0.124    11.112 r  video_inst/Inst_vga/vga_sig_gen/col_counter/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000    11.112    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[1]
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.712    -2.985    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.108ns  (logic 1.452ns (13.072%)  route 9.656ns (86.928%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -2.985ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.164     9.244    video_inst/Inst_vga/vga_sig_gen/row_counter/sw_IBUF[0]
    SLICE_X158Y137       LUT2 (Prop_lut2_I0_O)        0.124     9.368 r  video_inst/Inst_vga/vga_sig_gen/row_counter/dc_bias[3]_i_5__0/O
                         net (fo=2, routed)           0.666    10.034    video_inst/Inst_vga/vga_sig_gen/col_counter/encoded_reg[0]_3
    SLICE_X159Y137       LUT6 (Prop_lut6_I3_O)        0.124    10.158 r  video_inst/Inst_vga/vga_sig_gen/col_counter/dc_bias[3]_i_2__0/O
                         net (fo=9, routed)           0.826    10.984    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[0]_5
    SLICE_X161Y141       LUT6 (Prop_lut6_I3_O)        0.124    11.108 r  video_inst/Inst_vga/vga_sig_gen/col_counter/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    11.108    video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[0]
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          1.712    -2.985    video_inst/inst_dvid/TDMS_encoder_blue/clk_out1
    SLICE_X161Y141       FDRE                                         r  video_inst/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.282ns  (logic 0.229ns (17.850%)  route 1.053ns (82.150%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.880     1.066    voltStep/resetn
    SLICE_X158Y130       LUT1 (Prop_lut1_I0_O)        0.043     1.109 r  voltStep/prev_up_i_1/O
                         net (fo=34, routed)          0.174     1.282    video_inst/Inst_vga/vga_sig_gen/row_counter/SR[0]
    SLICE_X157Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -1.336    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X157Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.231ns (17.966%)  route 1.054ns (82.034%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.880     1.066    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y130       LUT2 (Prop_lut2_I1_O)        0.045     1.111 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.175     1.285    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X157Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.910    -1.335    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X157Y130       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.231ns (17.284%)  route 1.105ns (82.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.880     1.066    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y130       LUT2 (Prop_lut2_I1_O)        0.045     1.111 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.225     1.336    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X159Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -1.336    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X159Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.231ns (17.284%)  route 1.105ns (82.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.880     1.066    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y130       LUT2 (Prop_lut2_I1_O)        0.045     1.111 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.225     1.336    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X159Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -1.336    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X159Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.231ns (17.284%)  route 1.105ns (82.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.880     1.066    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y130       LUT2 (Prop_lut2_I1_O)        0.045     1.111 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.225     1.336    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X159Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -1.336    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X159Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.231ns (17.284%)  route 1.105ns (82.716%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.336ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.880     1.066    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y130       LUT2 (Prop_lut2_I1_O)        0.045     1.111 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.225     1.336    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X159Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.909    -1.336    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X159Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.231ns (15.967%)  route 1.215ns (84.033%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.880     1.066    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y130       LUT2 (Prop_lut2_I1_O)        0.045     1.111 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.336     1.446    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X163Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.910    -1.335    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X163Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.231ns (15.967%)  route 1.215ns (84.033%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.880     1.066    video_inst/Inst_vga/vga_sig_gen/col_counter/resetn
    SLICE_X158Y130       LUT2 (Prop_lut2_I1_O)        0.045     1.111 r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0/O
                         net (fo=10, routed)          0.336     1.446    video_inst/Inst_vga/vga_sig_gen/col_counter/processQ[9]_i_1__0_n_0
    SLICE_X163Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.910    -1.335    video_inst/Inst_vga/vga_sig_gen/col_counter/CLK
    SLICE_X163Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/col_counter/processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.229ns (15.568%)  route 1.241ns (84.432%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.880     1.066    voltStep/resetn
    SLICE_X158Y130       LUT1 (Prop_lut1_I0_O)        0.043     1.109 r  voltStep/prev_up_i_1/O
                         net (fo=34, routed)          0.362     1.470    video_inst/Inst_vga/vga_sig_gen/row_counter/SR[0]
    SLICE_X155Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.882    -1.363    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X155Y129       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.229ns (14.930%)  route 1.304ns (85.070%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           0.880     1.066    voltStep/resetn
    SLICE_X158Y130       LUT1 (Prop_lut1_I0_O)        0.043     1.109 r  voltStep/prev_up_i_1/O
                         net (fo=34, routed)          0.425     1.533    video_inst/Inst_vga/vga_sig_gen/row_counter/SR[0]
    SLICE_X154Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    video_inst/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  video_inst/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  video_inst/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=61, routed)          0.884    -1.361    video_inst/Inst_vga/vga_sig_gen/row_counter/CLK
    SLICE_X154Y131       FDRE                                         r  video_inst/Inst_vga/vga_sig_gen/row_counter/processQ_reg[9]/C





