{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668134055574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668134055579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 13:34:15 2022 " "Processing started: Fri Nov 11 13:34:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668134055579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668134055579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta line_follower -c VerilogCam " "Command: quartus_sta line_follower -c VerilogCam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668134055579 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668134055718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668134056254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668134056254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134056293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134056293 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VerilogCam.sdc " "Synopsys Design Constraints File file not found: 'VerilogCam.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1668134056848 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134056849 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_50 clk_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668134056859 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668134056859 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1668134056859 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668134056859 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134056860 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ov7670_pclk ov7670_pclk " "create_clock -period 1.000 -name ov7670_pclk ov7670_pclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668134056862 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name serial:Inst_UART_rx\|r_DriveCMD\[0\] serial:Inst_UART_rx\|r_DriveCMD\[0\] " "create_clock -period 1.000 -name serial:Inst_UART_rx\|r_DriveCMD\[0\] serial:Inst_UART_rx\|r_DriveCMD\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668134056862 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668134056862 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668134056882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668134056883 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668134056884 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668134056894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668134057110 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668134057110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -102.619 " "Worst-case setup slack is -102.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -102.619           -5284.083 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " -102.619           -5284.083 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.263            -260.207 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -25.263            -260.207 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.978             -40.701 ov7670_pclk  " "   -1.978             -40.701 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.940              -1.940 serial:Inst_UART_rx\|r_DriveCMD\[0\]  " "   -1.940              -1.940 serial:Inst_UART_rx\|r_DriveCMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.798               0.000 clk_50  " "   15.798               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134057112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.239 " "Worst-case hold slack is 0.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.239               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 clk_50  " "    0.410               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 ov7670_pclk  " "    0.440               0.000 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.289               0.000 serial:Inst_UART_rx\|r_DriveCMD\[0\]  " "    1.289               0.000 serial:Inst_UART_rx\|r_DriveCMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134057136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.858 " "Worst-case recovery slack is 13.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.858               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.858               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134057141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.679 " "Worst-case removal slack is 4.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.679               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.679               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134057143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -67.291 ov7670_pclk  " "   -3.000             -67.291 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 serial:Inst_UART_rx\|r_DriveCMD\[0\]  " "   -1.285              -1.285 serial:Inst_UART_rx\|r_DriveCMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.682               0.000 clk_50  " "    9.682               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.708               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.704               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.704               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134057147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134057147 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668134058557 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668134058557 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668134058564 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668134058589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668134059089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668134059376 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668134059441 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668134059441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -88.769 " "Worst-case setup slack is -88.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -88.769           -4718.930 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -88.769           -4718.930 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.835            -209.432 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -20.835            -209.432 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.839              -1.839 serial:Inst_UART_rx\|r_DriveCMD\[0\]  " "   -1.839              -1.839 serial:Inst_UART_rx\|r_DriveCMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.657             -31.549 ov7670_pclk  " "   -1.657             -31.549 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.225               0.000 clk_50  " "   16.225               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134059445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.119 " "Worst-case hold slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.119               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 clk_50  " "    0.368               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 ov7670_pclk  " "    0.387               0.000 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.251               0.000 serial:Inst_UART_rx\|r_DriveCMD\[0\]  " "    1.251               0.000 serial:Inst_UART_rx\|r_DriveCMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134059471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.485 " "Worst-case recovery slack is 14.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.485               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.485               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134059475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.124 " "Worst-case removal slack is 4.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.124               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.124               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134059479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -67.250 ov7670_pclk  " "   -3.000             -67.250 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 serial:Inst_UART_rx\|r_DriveCMD\[0\]  " "   -1.285              -1.285 serial:Inst_UART_rx\|r_DriveCMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.690               0.000 clk_50  " "    9.690               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.693               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.693               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.691               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.691               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134059484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134059484 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668134060859 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668134060859 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668134060865 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668134061036 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668134061053 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668134061053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.489 " "Worst-case setup slack is -30.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.489           -2219.601 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -30.489           -2219.601 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.810             -20.677 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.810             -20.677 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.231             -33.204 ov7670_pclk  " "   -1.231             -33.204 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.552              -0.552 serial:Inst_UART_rx\|r_DriveCMD\[0\]  " "   -0.552              -0.552 serial:Inst_UART_rx\|r_DriveCMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.894               0.000 clk_50  " "   17.894               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134061057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.134               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 clk_50  " "    0.191               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 ov7670_pclk  " "    0.201               0.000 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 serial:Inst_UART_rx\|r_DriveCMD\[0\]  " "    0.527               0.000 serial:Inst_UART_rx\|r_DriveCMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134061080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.663 " "Worst-case recovery slack is 16.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.663               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.663               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134061086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.370 " "Worst-case removal slack is 2.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.370               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.370               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134061092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -89.987 ov7670_pclk  " "   -3.000             -89.987 ov7670_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 serial:Inst_UART_rx\|r_DriveCMD\[0\]  " "   -1.000              -1.000 serial:Inst_UART_rx\|r_DriveCMD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.266               0.000 clk_50  " "    9.266               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.780               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.780               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.750               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.750               0.000 Inst_vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668134061097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668134061097 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1668134062349 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668134062349 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668134062681 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668134062683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5007 " "Peak virtual memory: 5007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668134062807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 13:34:22 2022 " "Processing ended: Fri Nov 11 13:34:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668134062807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668134062807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668134062807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668134062807 ""}
