Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 14 11:41:50 2019
| Host         : Bidlack running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s25
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    88 |
|    Minimum number of control sets                        |    88 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    88 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    57 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     5 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              80 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            8 |
| Yes          | No                    | No                     |             732 |          253 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             464 |          260 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal              |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | tx/serial_i_1_n_0                        |                                        |                1 |              1 |
|  clk_IBUF_BUFG | convert_from/ready_reg_reg_5             | convert_from/FSM_onehot_state_reg[0]_0 |                4 |              4 |
|  clk_IBUF_BUFG | convert_from/FSM_onehot_state[2]_i_1_n_0 | rx/byte_register_reg[7]_0              |                1 |              4 |
|  clk_IBUF_BUFG | convert_from/MSB_hex_value               | rx/byte_register_reg[7]_1              |                2 |              4 |
|  clk_IBUF_BUFG | convert_from/data_ready_for_mla          |                                        |                2 |              6 |
|  clk_IBUF_BUFG | tx/data_register                         |                                        |                1 |              6 |
|  clk_IBUF_BUFG | tx/clock_count_register                  | tx/clock_count_register0               |                2 |              7 |
|  clk_IBUF_BUFG | convert_from/ready_reg_reg_5             | convert_from/output_reg_reg[3]_0       |                4 |              7 |
|  clk_IBUF_BUFG | mla/data_ready_reg_10[3]                 |                                        |                4 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_7[4]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_2[2]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | rx/clock_count_register[7]_i_1_n_0       |                                        |                6 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_7[1]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/E[3]                                 |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/E[4]                                 |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/E[0]                                 |                                        |                4 |              8 |
|  clk_IBUF_BUFG | mla/E[1]                                 |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/E[2]                                 |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_1[0]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_1[1]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_1[3]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_1[2]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_8[2]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_6[0]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_8[1]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_8[3]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_7[2]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_6[4]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_8[4]                  |                                        |                4 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_9[1]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_9[3]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_5[3]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_3[3]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_6[2]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_5[2]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_4[0]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_10[0]                 |                                        |                4 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_2[3]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_9[2]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_9[4]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_3[0]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_2[4]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_2[1]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_9[0]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | convert_from/output_reg                  |                                        |                4 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_5[1]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_7[0]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_5[0]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_5[4]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_10[1]                 |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_2[0]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_10[4]                 |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_3[2]                  |                                        |                4 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_4[2]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_6[3]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_4[4]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_6[1]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_4[3]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_7[3]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_1[4]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_8[0]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_3[1]                  |                                        |                2 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_10[2]                 |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_3[4]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | mla/data_ready_reg_4[1]                  |                                        |                3 |              8 |
|  clk_IBUF_BUFG | serializer/next_state[3]_i_1_n_0         |                                        |                3 |             10 |
|  clk_IBUF_BUFG |                                          | mla/out_reg[40]_rep__6_0               |                8 |             11 |
|  clk_IBUF_BUFG | convert_from/ready_reg_reg_3             |                                        |                8 |             15 |
|  clk_IBUF_BUFG | convert_from/ready_reg_reg_1             |                                        |                9 |             15 |
|  clk_IBUF_BUFG | convert_from/ready_reg_reg_4             |                                        |               10 |             15 |
|  clk_IBUF_BUFG | convert_from/ready_reg_reg_0             |                                        |               10 |             15 |
|  clk_IBUF_BUFG | convert_from/ready_reg_reg_2             |                                        |                7 |             15 |
|  clk_IBUF_BUFG | convert_from/ready_reg_reg_5             |                                        |               12 |             26 |
|  clk_IBUF_BUFG | serializer/i[0]_i_1_n_0                  |                                        |                8 |             32 |
|  clk_IBUF_BUFG | mla/data_ready_reg_0                     | mla/out_reg[43]_12                     |               20 |             38 |
|  clk_IBUF_BUFG | mla/stock_reg[5]_0                       | mla/out_reg[43]_17                     |               18 |             40 |
|  clk_IBUF_BUFG | mla/stock_reg[7]_0                       | mla/out_reg[43]_19                     |               24 |             40 |
|  clk_IBUF_BUFG | mla/stock_reg[4]_0                       | mla/out_reg[43]_16                     |               20 |             40 |
|  clk_IBUF_BUFG | mla/stock_reg[9]_0                       | mla/out_reg[43]_21                     |               22 |             40 |
|  clk_IBUF_BUFG | mla/stock_reg[1]_0                       | mla/out_reg[43]_13                     |               22 |             40 |
|  clk_IBUF_BUFG | mla/stock_reg[6]_0                       | mla/out_reg[43]_18                     |               26 |             40 |
|  clk_IBUF_BUFG | mla/stock_reg[2]_0                       | mla/out_reg[43]_14                     |               22 |             40 |
|  clk_IBUF_BUFG | mla/stock_reg[3]_0                       | mla/out_reg[43]_15                     |               24 |             40 |
|  clk_IBUF_BUFG | mla/stock_reg[8]_0                       | mla/out_reg[43]_20                     |               23 |             40 |
|  clk_IBUF_BUFG | mla/stock_reg[10]_0                      | mla/out_reg[43]_22                     |               26 |             40 |
|  clk_IBUF_BUFG | serializer/data_to_send[78]_i_1_n_0      |                                        |               14 |             60 |
|  clk_IBUF_BUFG | convert_to/E[0]                          |                                        |                8 |             60 |
|  clk_IBUF_BUFG |                                          |                                        |               36 |             80 |
+----------------+------------------------------------------+----------------------------------------+------------------+----------------+


