
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Mon Feb 20 13:48:37 2023
Host:		ieng6-ece-07.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
couldn't read file "innovus.": no such file or directory
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/add.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell add
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
**ERROR: (TCLCMD-989):	cannot open SDC file './constraints/add.sdc' for mode 'CON'

<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/add.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell add
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
Extraction setup Started 
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
Extraction setup Started 
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
Extraction setup Started 
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
Extraction setup Started 
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Mon Feb 20 13:51:35 2023
viaInitial ends at Mon Feb 20 13:51:35 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=29.0M, fe_cpu=0.82min, fe_real=3.02min, fe_mem=740.7M) ***
#% Begin Load netlist data ... (date=02/20 13:51:38, mem=510.8M)
*** Begin netlist parsing (mem=740.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/add.out.v'

*** Memory Usage v#1 (Current mem = 740.715M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=740.7M) ***
#% End Load netlist data ... (date=02/20 13:51:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=525.3M, current mem=525.3M)
Set top cell to add.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell add ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 28 stdCell insts.

*** Memory Usage v#1 (Current mem = 803.141M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/add.sdc' ...
Current (total cpu=0:00:50.5, real=0:03:02, peak res=745.4M, current mem=745.4M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/add.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/add.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=763.1M, current mem=763.1M)
Current (total cpu=0:00:50.5, real=0:03:02, peak res=763.1M, current mem=763.1M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1634 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1077.09 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1077.09)
Total number of fetched objects 47
End delay calculation. (MEM=1191.98 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1164.9 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:52.2 mem=1164.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.481  |  0.481  |  0.880  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

Density: 49.808%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.57 sec
Total Real time: 2.0 sec
Total Memory Usage: 1101.378906 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
28 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
28 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=02/20 13:51:41, mem=824.7M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1101.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=02/20 13:51:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=826.6M, current mem=826.6M)
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 2 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
#% Begin addStripe (date=02/20 13:51:41, mem=826.6M)

Initialize fgc environment(mem: 1101.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1101.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1101.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1101.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1101.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 4 wires.
ViaGen created 24 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |        8       |        0       |
|  VIA2  |        8       |        0       |
|  VIA3  |        8       |        0       |
|   M4   |        4       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=02/20 13:51:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=827.6M, current mem=827.6M)
<CMD> sroute
#% Begin sroute (date=02/20 13:51:41, mem=827.6M)
*** Begin SPECIAL ROUTE on Mon Feb 20 13:51:41 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/s1ding/HW5/Q1/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-07.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2140.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 6 used
Read in 6 components
  6 core components: 6 unplaced, 0 placed, 0 fixed
Read in 19 logical pins
Read in 19 nets
Read in 2 special nets, 2 routed
Read in 12 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 22
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 11
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2158.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 33 wires.
ViaGen created 88 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       33       |       NA       |
|  VIA1  |       44       |        0       |
|  VIA2  |       22       |        0       |
|  VIA3  |       22       |        0       |
+--------+----------------+----------------+
#% End sroute (date=02/20 13:51:41, total cpu=0:00:00.3, real=0:00:00.0, peak res=837.5M, current mem=837.5M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.09 -pinDepth 0.47 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 1.5 -pin {clk {x[0]} {x[1]} {x[2]} {x[3]} {y[0]} {y[1]} {y[2]} {y[3]} {z[0]} {z[1]} {z[2]} {z[3]}}
Successfully spread [13] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1134.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 1 -spreadType center -spacing 1.6 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]}}
Successfully spread [6] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1135.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=02/20 13:51:42, mem=864.4M)
% Begin Save ccopt configuration ... (date=02/20 13:51:42, mem=867.5M)
% End Save ccopt configuration ... (date=02/20 13:51:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=868.3M, current mem=868.3M)
% Begin Save netlist data ... (date=02/20 13:51:42, mem=868.3M)
Writing Binary DB to floorplan.enc.dat/add.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/20 13:51:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=868.5M, current mem=868.4M)
Saving congestion map file floorplan.enc.dat/add.route.congmap.gz ...
% Begin Save AAE data ... (date=02/20 13:51:43, mem=868.6M)
Saving AAE Data ...
% End Save AAE data ... (date=02/20 13:51:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=868.6M, current mem=868.6M)
% Begin Save clock tree data ... (date=02/20 13:51:43, mem=869.1M)
% End Save clock tree data ... (date=02/20 13:51:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=869.1M, current mem=869.1M)
Saving preference file floorplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/20 13:51:43, mem=869.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/20 13:51:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=869.6M, current mem=869.6M)
Saving PG file floorplan.enc.dat/add.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1134.7M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/20 13:51:44, mem=869.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=02/20 13:51:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=869.7M, current mem=869.7M)
% Begin Save routing data ... (date=02/20 13:51:44, mem=869.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1135.7M) ***
% End Save routing data ... (date=02/20 13:51:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=870.8M, current mem=869.8M)
Saving property file floorplan.enc.dat/add.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1138.7M) ***
% Begin Save power constraints data ... (date=02/20 13:51:44, mem=870.3M)
% End Save power constraints data ... (date=02/20 13:51:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=870.4M, current mem=870.4M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat
#% End save design ... (date=02/20 13:51:46, total cpu=0:00:01.9, real=0:00:04.0, peak res=874.8M, current mem=874.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk(833.333MHz) 
Starting Levelizing
2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT)
2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT): 10%
2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT): 20%
2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT): 30%
2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT): 40%
2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT): 50%
2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT): 60%
2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT): 70%
2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT): 80%
2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT): 90%

Finished Levelizing
2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT)

Starting Activity Propagation
2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT): 10%
2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:51:47 (2023-Feb-20 21:51:47 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 40 (85.1%) nets
3		: 6 (12.8%) nets
4     -	14	: 0 (0.0%) nets
15    -	39	: 1 (2.1%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=28 (0 fixed + 28 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=47 #term=117 #term/net=2.49, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=19
stdCell: 28 single + 0 double + 0 multi
Total standard cell length = 0.1036 (mm), area = 0.0002 (mm^2)
Average module density = 0.502.
Density for the design = 0.502.
       = stdcell_area 518 sites (186 um^2) / alloc_area 1033 sites (372 um^2).
Pin Density = 0.1125.
            = total # of pins 117 / total area 1040.
=== lastAutoLevel = 5 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.038e+02 (4.16e+02 8.75e+01)
              Est.  stn bbox = 5.283e+02 (4.33e+02 9.53e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1181.4M
Iteration  2: Total net bbox = 5.038e+02 (4.16e+02 8.75e+01)
              Est.  stn bbox = 5.283e+02 (4.33e+02 9.53e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1181.4M
*** Finished SKP initialization (cpu=0:00:03.4, real=0:00:03.0)***
Iteration  3: Total net bbox = 4.562e+02 (3.69e+02 8.76e+01)
              Est.  stn bbox = 4.836e+02 (3.87e+02 9.68e+01)
              cpu = 0:00:03.4 real = 0:00:03.0 mem = 1259.5M
Iteration  4: Total net bbox = 4.980e+02 (3.84e+02 1.14e+02)
              Est.  stn bbox = 5.291e+02 (4.04e+02 1.25e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1259.5M
Iteration  5: Total net bbox = 4.980e+02 (3.84e+02 1.14e+02)
              Est.  stn bbox = 5.291e+02 (4.04e+02 1.25e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1259.5M
Iteration  6: Total net bbox = 4.323e+02 (3.18e+02 1.14e+02)
              Est.  stn bbox = 4.621e+02 (3.36e+02 1.26e+02)
              cpu = 0:00:03.5 real = 0:00:04.0 mem = 1259.5M
Finished Global Placement (cpu=0:00:03.5, real=0:00:04.0, mem=1259.5M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
net ignore based on current view = 0
*** Starting refinePlace (0:01:00.0 mem=1259.5M) ***
Total net bbox length = 4.323e+02 (3.180e+02 1.143e+02) (ext = 2.552e+02)
Move report: Detail placement moves 28 insts, mean move: 1.02 um, max move: 2.90 um
	Max move on inst (out_reg_2_): (26.07, 19.03) --> (23.20, 19.00)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1259.5MB
Summary Report:
Instances move: 28 (out of 28 movable)
Instances flipped: 0
Mean displacement: 1.02 um
Max displacement: 2.90 um (Instance: out_reg_2_) (26.07, 19.029) -> (23.2, 19)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 4.439e+02 (3.213e+02 1.226e+02) (ext = 2.509e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1259.5MB
*** Finished refinePlace (0:01:00.0 mem=1259.5M) ***
*** Finished Initial Placement (cpu=0:00:03.7, real=0:00:04.0, mem=1259.5M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1261.46 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1261.46 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.446000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1261.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.391000e+02um, number of vias: 164
[NR-eGR]     M3  (3H) length: 3.412000e+02um, number of vias: 2
[NR-eGR]     M4  (4V) length: 8.000000e-01um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.811000e+02um, number of vias: 283
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.990000e+01um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1256.5M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.0, real=0:00:00.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 0: 4, real = 0: 0: 6, mem = 1256.5M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 923.1M, totSessionCpu=0:01:00 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1017.5M, totSessionCpu=0:01:07 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1335.12 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1335.12 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.12 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.446000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.391000e+02um, number of vias: 162
[NR-eGR]     M3  (3H) length: 3.408000e+02um, number of vias: 2
[NR-eGR]     M4  (4V) length: 8.000000e-01um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.807000e+02um, number of vias: 281
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.830000e+01um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1335.12 MB )
Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1335.117M)
** Profile ** Start :  cpu=0:00:00.0, mem=1335.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1335.1M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1350.71)
Total number of fetched objects 47
End delay calculation. (MEM=1417.92 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1417.92 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:07 mem=1417.9M)
** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1417.9M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1417.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.443  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1417.9M
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1064.8M, totSessionCpu=0:01:07 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1376.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1376.9M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1065.77MB/2519.37MB/1065.77MB)

Begin Processing Timing Window Data for Power Calculation

clk(833.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1065.78MB/2519.37MB/1065.78MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1065.79MB/2519.37MB/1065.79MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT)
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 10%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 20%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 30%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 40%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 50%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 60%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 70%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 80%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 90%

Finished Levelizing
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT)

Starting Activity Propagation
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT)
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 10%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1065.80MB/2519.37MB/1065.80MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT)
 ... Calculating switching power
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 10%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 20%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 30%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 40%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 50%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 60%
 ... Calculating internal and leakage power
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 70%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 80%
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT): 90%

Finished Calculating power
2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1066.15MB/2519.37MB/1066.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1066.15MB/2519.37MB/1066.21MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1066.21MB/2519.37MB/1066.21MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1066.22MB/2519.37MB/1066.22MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Feb-20 13:51:59 (2023-Feb-20 21:51:59 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12467992 	   93.8040%
Total Switching Power:       0.00656454 	    4.9389%
Total Leakage Power:         0.00167096 	    1.2572%
Total Power:                 0.13291542
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113    0.002664   0.0009378      0.1149       86.42
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.01341      0.0039   0.0007331     0.01804       13.58
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1247    0.006565    0.001671      0.1329         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1247    0.006565    0.001671      0.1329         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                out_reg_4_ (DFQD1):         0.006738
*              Highest Leakage Power:               intadd_0_U3 (FA1D0):        0.0001114
*                Total Cap:      7.94015e-14 F
*                Total instances in design:    28
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1066.48MB/2519.37MB/1066.51MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...

 0 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0          0          0

 0 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:00.3 real=0:00:00.0 mem=1377.9M) ***

The useful skew maximum allowed delay is: 0.24
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:07.9/0:03:20.7 (0.3), mem = 1378.9M
(I,S,L,T): WC_VIEW: 0.125043, 0.00656454, 0.00166944, 0.133277

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1520.1M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1520.1M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1520.1M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1520.1M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1520.1M)
CPU of: netlist preparation :0:00:00.0 (mem :1520.1M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1520.1M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 0.125043, 0.00656454, 0.00166944, 0.133277
*** AreaOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:01:10.4/0:03:23.2 (0.3), mem = 1501.0M
skipped the cell partition in DRV

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:10.4/0:03:23.2 (0.3), mem = 1437.0M
(I,S,L,T): WC_VIEW: 0.125043, 0.00656454, 0.00166944, 0.133277
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+--------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
+--------+--------+----------+------------+--------+----------+---------+--------------+
|   0.000|   0.000|    49.81%|   0:00:00.0| 1483.1M|   WC_VIEW|       NA| NA           |
+--------+--------+----------+------------+--------+----------+---------+--------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1483.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1483.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): WC_VIEW: 0.125043, 0.00656454, 0.00166944, 0.133277
*** SetupOpt [finish] : cpu/real = 0:00:08.4/0:00:08.3 (1.0), totSession cpu/real = 0:01:18.8/0:03:31.5 (0.4), mem = 1448.0M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 755
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 755
Info: 1 clock net  excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1441.98 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1441.98 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.446000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1442.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Iteration  4: Total net bbox = 4.970e+02 (3.86e+02 1.11e+02)
              Est.  stn bbox = 5.279e+02 (4.05e+02 1.23e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1415.9M
Iteration  5: Total net bbox = 5.031e+02 (3.86e+02 1.17e+02)
              Est.  stn bbox = 5.348e+02 (4.06e+02 1.29e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1415.9M
Iteration  6: Total net bbox = 5.362e+02 (3.92e+02 1.44e+02)
              Est.  stn bbox = 5.687e+02 (4.12e+02 1.56e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1415.9M
Iteration  7: Total net bbox = 5.478e+02 (4.01e+02 1.47e+02)
              Est.  stn bbox = 5.803e+02 (4.21e+02 1.59e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1415.9M
Move report: Timing Driven Placement moves 28 insts, mean move: 2.44 um, max move: 5.66 um
	Max move on inst (x_q_reg_1_): (10.80, 11.80) --> (15.59, 10.93)

Finished Incremental Placement (cpu=0:00:00.3, real=0:00:00.0, mem=1415.9M)
*** Starting refinePlace (0:01:20 mem=1415.9M) ***
Total net bbox length = 4.888e+02 (3.427e+02 1.461e+02) (ext = 2.615e+02)
Move report: Detail placement moves 28 insts, mean move: 1.64 um, max move: 6.26 um
	Max move on inst (z_q_reg_2_): (10.45, 25.70) --> (16.20, 26.20)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1415.9MB
Summary Report:
Instances move: 28 (out of 28 movable)
Instances flipped: 0
Mean displacement: 1.64 um
Max displacement: 6.26 um (Instance: z_q_reg_2_) (10.4495, 25.695) -> (16.2, 26.2)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 4.841e+02 (3.347e+02 1.494e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1415.9MB
*** Finished refinePlace (0:01:20 mem=1415.9M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1415.88 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.88 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.734000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1415.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.687000e+02um, number of vias: 148
[NR-eGR]     M3  (3H) length: 3.484000e+02um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.171000e+02um, number of vias: 265
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.330000e+01um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1415.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:01.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1415.9M)
Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1415.871M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:20, real = 0:00:19, mem = 1086.2M, totSessionCpu=0:01:20 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1423.92)
Total number of fetched objects 47
End delay calculation. (MEM=1483.13 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1483.13 CPU=0:00:00.3 REAL=0:00:01.0)
*** Timing Is met
*** Check timing (0:00:00.0)

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1483.14 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1483.14 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.734000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1483.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
Iteration  4: Total net bbox = 5.011e+02 (3.92e+02 1.09e+02)
              Est.  stn bbox = 5.319e+02 (4.11e+02 1.21e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1415.6M
Iteration  5: Total net bbox = 5.026e+02 (3.86e+02 1.16e+02)
              Est.  stn bbox = 5.345e+02 (4.06e+02 1.28e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1415.6M
Iteration  6: Total net bbox = 5.266e+02 (3.93e+02 1.34e+02)
              Est.  stn bbox = 5.592e+02 (4.13e+02 1.46e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1415.6M
Iteration  7: Total net bbox = 5.418e+02 (4.01e+02 1.41e+02)
              Est.  stn bbox = 5.743e+02 (4.21e+02 1.54e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1415.6M
Move report: Timing Driven Placement moves 28 insts, mean move: 2.13 um, max move: 6.85 um
	Max move on inst (x_q_reg_3_): (15.40, 13.60) --> (20.76, 12.10)

Finished Incremental Placement (cpu=0:00:00.3, real=0:00:00.0, mem=1415.6M)
*** Starting refinePlace (0:01:21 mem=1415.6M) ***
Total net bbox length = 4.936e+02 (3.519e+02 1.417e+02) (ext = 2.637e+02)
Move report: Detail placement moves 28 insts, mean move: 0.86 um, max move: 5.29 um
	Max move on inst (z_q_reg_3_): (10.44, 25.13) --> (15.00, 24.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1415.6MB
Summary Report:
Instances move: 28 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.86 um
Max displacement: 5.29 um (Instance: z_q_reg_3_) (10.4445, 25.1325) -> (15, 24.4)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1415.6MB
*** Finished refinePlace (0:01:21 mem=1415.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1415.62 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1415.62 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.860000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1415.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 117
[NR-eGR]     M2  (2V) length: 1.739000e+02um, number of vias: 141
[NR-eGR]     M3  (3H) length: 3.518000e+02um, number of vias: 0
[NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 5.257000e+02um, number of vias: 258
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.770000e+01um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.01 seconds, mem = 1413.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.5, real=0:00:00.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1413.6M)
Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1413.613M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1088.0M, totSessionCpu=0:01:21 **
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1424.18)
Total number of fetched objects 47
End delay calculation. (MEM=1483.39 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1483.39 CPU=0:00:00.3 REAL=0:00:00.0)
skipped the cell partition in DRV
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:23.0/0:03:35.7 (0.4), mem = 1518.5M
(I,S,L,T): WC_VIEW: 0.125041, 0.00688902, 0.00166944, 0.133599
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.81
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    49.81%|        -|   0.000|   0.000|   0:00:00.0| 1518.5M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1518.5M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1518.5M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1518.5M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1518.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.81
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** Starting refinePlace (0:01:24 mem=1518.5M) ***
Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1518.5MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1518.5MB
*** Finished refinePlace (0:01:24 mem=1518.5M) ***
Finished re-routing un-routed nets (0:00:00.0 1518.5M)


Density : 0.4981
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1518.5M) ***
(I,S,L,T): WC_VIEW: 0.125041, 0.00688902, 0.00166944, 0.133599
*** AreaOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:24.1/0:03:36.8 (0.4), mem = 1518.5M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1445.40M, totSessionCpu=0:01:24).
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:24.2/0:03:36.9 (0.4), mem = 1445.4M
(I,S,L,T): WC_VIEW: 0.125041, 0.00688902, 0.00166944, 0.133599
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.42|     0.00|       0|       0|       0|  49.81|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.42|     0.00|       0|       0|       0|  49.81| 0:00:00.0|  1464.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1464.5M) ***

(I,S,L,T): WC_VIEW: 0.125041, 0.00688902, 0.00166944, 0.133599
*** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:26.4/0:03:39.1 (0.4), mem = 1445.4M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1140.5M, totSessionCpu=0:01:26 **
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1140.5M, totSessionCpu=0:01:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=1445.4M
** Profile ** Other data :  cpu=0:00:00.1, mem=1445.4M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1455.4M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1455.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.424  |  0.424  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1455.4M
Info: 1 clock net  excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.64MB/2597.95MB/1141.64MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.64MB/2597.95MB/1141.64MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.64MB/2597.95MB/1141.64MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT)
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 10%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 20%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 30%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 40%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 50%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 60%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 70%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 80%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 90%

Finished Levelizing
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT)

Starting Activity Propagation
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT)
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 10%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.64MB/2597.95MB/1141.64MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT)
 ... Calculating switching power
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 10%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 20%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 30%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 40%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 50%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 60%
 ... Calculating internal and leakage power
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 70%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 80%
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT): 90%

Finished Calculating power
2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.64MB/2597.95MB/1141.64MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.64MB/2597.95MB/1141.64MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1141.64MB/2597.95MB/1141.64MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1141.64MB/2597.95MB/1141.64MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Feb-20 13:52:18 (2023-Feb-20 21:52:18 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12469685 	   93.5763%
Total Switching Power:       0.00688902 	    5.1697%
Total Leakage Power:         0.00167096 	    1.2539%
Total Power:                 0.13325683
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113      0.0028   0.0009378       0.115       86.31
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.01342    0.004089   0.0007331     0.01824       13.69
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1247    0.006889    0.001671      0.1333         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1247    0.006889    0.001671      0.1333         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                out_reg_4_ (DFQD1):         0.006733
*              Highest Leakage Power:               intadd_0_U3 (FA1D0):        0.0001114
*                Total Cap:      8.30594e-14 F
*                Total instances in design:    28
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1141.64MB/2597.95MB/1141.64MB)


Phase 1 finished in (cpu = 0:00:00.0) (real = 0:00:00.0) **
Finished Timing Update in (cpu = 0:00:00.9) (real = 0:00:01.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
*** Starting refinePlace (0:01:28 mem=1528.6M) ***
Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1528.6MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.951e+02 (3.437e+02 1.514e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1528.6MB
*** Finished refinePlace (0:01:28 mem=1528.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1528.6M)


Density : 0.4981
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:27.9/0:03:40.6 (0.4), mem = 1528.6M
(I,S,L,T): WC_VIEW: 0.124878, 0.00680253, 0.00165543, 0.133335
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.81
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    49.81%|        -|   0.000|   0.000|   0:00:00.0| 1528.6M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1528.6M|
|    49.81%|        1|   0.000|   0.000|   0:00:00.0| 1566.8M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1566.8M|
|    49.81%|        1|   0.000|   0.000|   0:00:00.0| 1566.8M|
|    49.81%|        0|   0.000|   0.000|   0:00:00.0| 1566.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.81
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
(I,S,L,T): WC_VIEW: 0.124758, 0.00670291, 0.0016476, 0.133108
*** PowerOpt [finish] : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:28.8/0:03:41.6 (0.4), mem = 1566.8M
*** Starting refinePlace (0:01:29 mem=1566.8M) ***
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1566.8MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1566.8MB
*** Finished refinePlace (0:01:29 mem=1566.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1566.8M)


Density : 0.4981
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1566.8M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:29.0/0:03:41.8 (0.4), mem = 1566.8M
(I,S,L,T): WC_VIEW: 0.124758, 0.00670291, 0.0016476, 0.133108
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|  End Point   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+
|   0.072|    0.379|   0.000|    0.000|    49.81%|   0:00:00.0| 1576.3M|   WC_VIEW|       NA| NA           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+--------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=1576.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1576.3M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 0.124758, 0.00670291, 0.0016476, 0.133108
*** SetupOpt [finish] : cpu/real = 0:00:07.1/0:00:07.1 (1.0), totSession cpu/real = 0:01:36.1/0:03:48.8 (0.4), mem = 1566.8M
Executing incremental physical updates
*** Starting refinePlace (0:01:36 mem=1566.8M) ***
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1566.8MB
Summary Report:
Instances move: 0 (out of 28 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 4.929e+02 (3.431e+02 1.498e+02) (ext = 2.679e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1566.8MB
*** Finished refinePlace (0:01:36 mem=1566.8M) ***
Finished re-routing un-routed nets (0:00:00.0 1566.8M)


Density : 0.4981
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1566.8M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.99MB/2709.74MB/1158.99MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.99MB/2709.74MB/1158.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.99MB/2709.74MB/1158.99MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT)
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 10%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 20%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 30%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 40%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 50%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 60%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 70%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 80%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 90%

Finished Levelizing
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT)

Starting Activity Propagation
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT)
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 10%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.99MB/2709.74MB/1158.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT)
 ... Calculating switching power
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 10%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 20%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 30%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 40%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 50%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 60%
 ... Calculating internal and leakage power
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 70%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 80%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 90%

Finished Calculating power
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.99MB/2709.74MB/1158.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.99MB/2709.74MB/1158.99MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1158.99MB/2709.74MB/1158.99MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1158.99MB/2709.74MB/1158.99MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: add
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12440637 	   93.7090%
Total Switching Power:       0.00670291 	    5.0490%
Total Leakage Power:         0.00164889 	    1.2420%
Total Power:                 0.13275817
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113     0.00279   0.0009378       0.115       86.63
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.01313    0.003913    0.000711     0.01775       13.37
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1244    0.006703    0.001649      0.1328         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1244    0.006703    0.001649      0.1328         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:                out_reg_4_ (DFQD1):         0.006733
*              Highest Leakage Power:               intadd_0_U3 (FA1D0):        0.0001114
*                Total Cap:      8.11355e-14 F
*                Total instances in design:    28
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1158.99MB/2709.74MB/1158.99MB)

** Power Reclaim End WNS Slack 0.000  TNS Slack 0.000 
End: Power Optimization (cpu=0:00:10, real=0:00:10, mem=1450.72M, totSessionCpu=0:01:36).
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 1144.6M, totSessionCpu=0:01:36 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'add' of instances=28 and nets=49 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design add.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1429.203M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1440.76 MB )
[NR-eGR] Read 188 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1440.76 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 188
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=47  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 47 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.806000e+02um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1440.76 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: add
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1438.76)
Total number of fetched objects 47
End delay calculation. (MEM=1497.97 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1497.97 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:01:37 mem=1498.0M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.32MB/2640.91MB/1158.99MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.32MB/2640.91MB/1158.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.32MB/2640.91MB/1158.99MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT)
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 10%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 20%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 30%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 40%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 50%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 60%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 70%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 80%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 90%

Finished Levelizing
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT)

Starting Activity Propagation
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT)
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 10%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 20%

Finished Activity Propagation
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.32MB/2640.91MB/1158.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT)
 ... Calculating switching power
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 10%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 20%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 30%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 40%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 50%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 60%
 ... Calculating internal and leakage power
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 70%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 80%
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT): 90%

Finished Calculating power
2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.32MB/2640.91MB/1158.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.32MB/2640.91MB/1158.99MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1137.32MB/2640.91MB/1158.99MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1137.32MB/2640.91MB/1158.99MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Feb-20 13:52:28 (2023-Feb-20 21:52:28 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: add

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/add_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.12440637 	   93.7090%
Total Switching Power:       0.00670291 	    5.0490%
Total Leakage Power:         0.00164889 	    1.2420%
Total Power:                 0.13275817
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1113     0.00279   0.0009378       0.115       86.63
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                    0.01313    0.003913    0.000711     0.01775       13.37
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.1244    0.006703    0.001649      0.1328         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1244    0.006703    0.001649      0.1328         100
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1137.34MB/2640.91MB/1158.99MB)


Output file is ./timingReports/add_preCTS.power.
**optDesign ... cpu = 0:00:37, real = 0:00:36, mem = 1136.9M, totSessionCpu=0:01:37 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:37, real = 0:00:36, mem = 1129.5M, totSessionCpu=0:01:37 **
** Profile ** Start :  cpu=0:00:00.0, mem=1451.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1451.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1461.0M
** Profile ** Total reports :  cpu=0:00:00.0, mem=1453.0M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1451.0M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.379  |  0.379  |  0.871  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   24    |    6    |   18    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.808%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1451.0M
**optDesign ... cpu = 0:00:37, real = 0:00:38, mem = 1131.8M, totSessionCpu=0:01:37 **
*** Finished optDesign ***
cleaningup cpe interface
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 0:00:42, real = 0:00:44, mem = 1387.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 7 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 6 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 7 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 13 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 22 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 55 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 55 new insts, 55 new pwr-pin connections were made to global net 'VDD'.
55 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign placement.enc
#% Begin save design ... (date=02/20 13:52:30, mem=1058.8M)
% Begin Save ccopt configuration ... (date=02/20 13:52:30, mem=1058.8M)
% End Save ccopt configuration ... (date=02/20 13:52:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.1M, current mem=1059.1M)
% Begin Save netlist data ... (date=02/20 13:52:30, mem=1059.1M)
Writing Binary DB to placement.enc.dat/add.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/20 13:52:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.1M, current mem=1059.1M)
Saving congestion map file placement.enc.dat/add.route.congmap.gz ...
% Begin Save AAE data ... (date=02/20 13:52:31, mem=1059.3M)
Saving AAE Data ...
% End Save AAE data ... (date=02/20 13:52:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.3M, current mem=1059.3M)
% Begin Save clock tree data ... (date=02/20 13:52:31, mem=1059.7M)
% End Save clock tree data ... (date=02/20 13:52:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.7M, current mem=1059.7M)
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=02/20 13:52:31, mem=1059.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/20 13:52:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.8M, current mem=1059.8M)
Saving PG file placement.enc.dat/add.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1387.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/20 13:52:32, mem=1059.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=02/20 13:52:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.8M, current mem=1059.8M)
% Begin Save routing data ... (date=02/20 13:52:32, mem=1059.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1387.0M) ***
% End Save routing data ... (date=02/20 13:52:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.9M, current mem=1059.9M)
Saving property file placement.enc.dat/add.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1390.0M) ***
Saving rc congestion map placement.enc.dat/add.congmap.gz ...
% Begin Save power constraints data ... (date=02/20 13:52:32, mem=1059.9M)
% End Save power constraints data ... (date=02/20 13:52:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1059.9M, current mem=1059.9M)
Cmin Cmax
Generated self-contained design placement.enc.dat
#% End save design ... (date=02/20 13:52:34, total cpu=0:00:01.9, real=0:00:04.0, peak res=1060.4M, current mem=1060.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file /home/linux/ieng6/ee260bwi23/public/DESIGNdata/constraints/add.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
**ERROR: (IMPSYUTIL-96):	Cannot open (for write) Ccopt Clock Tree Specification Script file: '/home/linux/ieng6/ee260bwi23/public/DESIGNdata/constraints/add.ccopt'. The reason is: Permission denied
Type 'man IMPSYUTIL-96' for more detail.


--------------------------------------------------------------------------------
Exiting Innovus on Mon Feb 20 13:55:20 2023
  Total CPU time:     0:02:15
  Total real time:    0:06:46
  Peak memory (main): 1158.99MB


*** Memory Usage v#1 (Current mem = 1407.684M, initial mem = 283.785M) ***
*** Message Summary: 1648 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:02:11, real=0:06:43, mem=1407.7M) ---
