# ==== Clock inputs (CLK) ====

NET "clk" LOC = "C9" | IOSTANDARD = LVCMOS33 ;
NET "clk" PERIOD = 20 HIGH 50%;   # 50 MHZ
# NET "clk" PERIOD = 14.28571 HIGH 50%;   # 70 MHZ

NET "reset"   LOC = "H13" | IOSTANDARD = LVTTL | PULLDOWN ;

# ==== Ignore timing over async-fifos ====
NET "clk_IBUFG"               TNM="SYS_CLK";
NET "*/clkgen/write_clk_u"    TNM="WRITE_CLK";
NET "*/clkgen/write_clk90_u"  TNM="WRITE_CLK";
NET "*/clkgen/read_clk_u"     TNM="READ_CLK";
#NET "*/clkgen/read_clk180_u"  TNM="DDR_CLK";

TIMESPEC "TS_SYS_DDRREAD"=FROM "SYS_CLK" TO "WRITE_CLK" TIG;
TIMESPEC "TS_DDRREAD_SYS"=FROM "WRITE_CLK" TO "SYS_CLK" TIG;

TIMESPEC "TS_SYS_DDRWRITE"=FROM "SYS_CLK" TO "READ_CLK" TIG;
TIMESPEC "TS_DDRWRITE_SYS"=FROM "READ_CLK" TO "SYS_CLK" TIG;

TIMESPEC "TS_DDRREAD_DDRWRITE"=FROM "READ_CLK" TO "WRITE_CLK" TIG;
TIMESPEC "TS_DDRWRITE_DDRREAD"=FROM "WRITE_CLK" TO "READ_CLK" TIG;

# ==== Place both DCMs at the bottom ====
#INST "*/clkgen/dcm_fx"    LOC="DCM_X0Y1";
#INST "*/clkgen/dcm_phase" LOC="DCM_X1Y1";

# ==== DDR SDRAM (SD) ====   (I/O Bank 3, VCCO=2.5V)
NET "ddr_clk"         LOC = "J5" | IOSTANDARD = SSTL2_I ;
NET "ddr_clk_n"       LOC = "J4" | IOSTANDARD = SSTL2_I ;
NET "ddr_a<0>"        LOC = "T1" | IOSTANDARD = SSTL2_I ;
NET "ddr_a<1>"        LOC = "R3" | IOSTANDARD = SSTL2_I ;
NET "ddr_a<2>"        LOC = "R2" | IOSTANDARD = SSTL2_I ;
NET "ddr_a<3>"        LOC = "P1" | IOSTANDARD = SSTL2_I ;
NET "ddr_a<4>"        LOC = "F4" | IOSTANDARD = SSTL2_I ;
NET "ddr_a<5>"        LOC = "H4" | IOSTANDARD = SSTL2_I ;
NET "ddr_a<6>"        LOC = "H3" | IOSTANDARD = SSTL2_I ;
NET "ddr_a<7>"        LOC = "H1" | IOSTANDARD = SSTL2_I ;
NET "ddr_a<8>"        LOC = "H2" | IOSTANDARD = SSTL2_I ;
NET "ddr_a<9>"        LOC = "N4" | IOSTANDARD = SSTL2_I ;
NET "ddr_a<10>"       LOC = "T2" | IOSTANDARD = SSTL2_I ;
NET "ddr_a<11>"       LOC = "N5" | IOSTANDARD = SSTL2_I ;
NET "ddr_a<12>"       LOC = "P2" | IOSTANDARD = SSTL2_I ;
NET "ddr_ba<0>"       LOC = "K5" | IOSTANDARD = SSTL2_I ;
NET "ddr_ba<1>"       LOC = "K6" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<0>"       LOC = "L2" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<1>"       LOC = "L1" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<2>"       LOC = "L3" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<3>"       LOC = "L4" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<4>"       LOC = "M3" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<5>"       LOC = "M4" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<6>"       LOC = "M5" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<7>"       LOC = "M6" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<8>"       LOC = "E2" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<9>"       LOC = "E1" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<10>"      LOC = "F1" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<11>"      LOC = "F2" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<12>"      LOC = "G6" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<13>"      LOC = "G5" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<14>"      LOC = "H6" | IOSTANDARD = SSTL2_I ;
NET "ddr_dq<15>"      LOC = "H5" | IOSTANDARD = SSTL2_I ;
NET "ddr_dm<0>"       LOC = "J2" | IOSTANDARD = SSTL2_I ;
NET "ddr_dm<1>"       LOC = "J1" | IOSTANDARD = SSTL2_I ;
NET "ddr_dqs<0>"      LOC = "L6" | IOSTANDARD = SSTL2_I ;
NET "ddr_dqs<1>"      LOC = "G3" | IOSTANDARD = SSTL2_I ;
NET "ddr_cs_n"        LOC = "K4" | IOSTANDARD = SSTL2_I ;
NET "ddr_cke"         LOC = "K3" | IOSTANDARD = SSTL2_I ;
NET "ddr_ras_n"       LOC = "C1" | IOSTANDARD = SSTL2_I ;
NET "ddr_cas_n"       LOC = "C2" | IOSTANDARD = SSTL2_I ;
NET "ddr_we_n"        LOC = "D1" | IOSTANDARD = SSTL2_I ;

# Path to allow connection to top DCM connection
#NET "ddr_clk_fb"      LOC = "B9" | IOSTANDARD = LVCMOS33 ;

# ==== UART ====
NET "uart_rxd" LOC = "R7"  | IOSTANDARD = LVTTL ;
NET "uart_txd" LOC = "M14" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = SLOW ;

# ==== LED output ===
NET "led<7>" LOC = "F9"  | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
NET "led<6>" LOC = "E9"  | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
NET "led<5>" LOC = "D11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
NET "led<4>" LOC = "C11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
NET "led<3>" LOC = "F11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
NET "led<2>" LOC = "E11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
NET "led<1>" LOC = "E12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;
NET "led<0>" LOC = "F12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8 ;

# ==== rotary encoder ====
NET "rot<0>"  LOC = "K18" | IOSTANDARD = LVTTL | PULLUP   ;
NET "rot<1>"  LOC = "G18" | IOSTANDARD = LVTTL | PULLUP   ;
NET "rot<2>"  LOC = "V16" | IOSTANDARD = LVTTL | PULLDOWN ;
