//Verilog generated by VPR  from post-place-and-route implementation
module fabric_bin2bcd (
    input \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2912 ,
    input \$iopadmap$bin[1] ,
    input \$iopadmap$bin[2] ,
    input \$iopadmap$bin[3] ,
    input \$iopadmap$bin[4] ,
    input \$iopadmap$bin[5] ,
    input \$iopadmap$bin[6] ,
    input \$iopadmap$bin[7] ,
    output \$iopadmap$bcd[2] ,
    output \$iopadmap$bcd[3] ,
    output \$iopadmap$bcd[4] ,
    output \$iopadmap$bcd[1] ,
    output \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911 ,
    output \$iopadmap$bcd[9] ,
    output \$iopadmap$bcd[5] ,
    output \$iopadmap$bcd[6] ,
    output \$iopadmap$bcd[7] ,
    output \$iopadmap$bcd[8] ,
    output \$auto$rs_design_edit.cc:700:execute$2901 ,
    output \$auto$rs_design_edit.cc:700:execute$2902 ,
    output \$auto$rs_design_edit.cc:700:execute$2903 ,
    output \$auto$rs_design_edit.cc:700:execute$2904 ,
    output \$auto$rs_design_edit.cc:700:execute$2905 ,
    output \$auto$rs_design_edit.cc:700:execute$2906 ,
    output \$auto$rs_design_edit.cc:700:execute$2907 ,
    output \$auto$rs_design_edit.cc:700:execute$2908 ,
    output \$auto$rs_design_edit.cc:700:execute$2909 ,
    output \$auto$rs_design_edit.cc:700:execute$2910 
);

    //Wires
    wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2912_output_0_0 ;
    wire \$iopadmap$bin[1]_output_0_0 ;
    wire \$iopadmap$bin[2]_output_0_0 ;
    wire \$iopadmap$bin[3]_output_0_0 ;
    wire \$iopadmap$bin[4]_output_0_0 ;
    wire \$iopadmap$bin[5]_output_0_0 ;
    wire \$iopadmap$bin[6]_output_0_0 ;
    wire \$iopadmap$bin[7]_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2901_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2902_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2903_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2904_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2905_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2906_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2907_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2908_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2909_output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2910_output_0_0 ;
    wire \lut_$iopadmap$bcd[1]_output_0_0 ;
    wire \lut_$iopadmap$bcd[2]_output_0_0 ;
    wire \lut_$iopadmap$bcd[3]_output_0_0 ;
    wire \lut_$iopadmap$bcd[4]_output_0_0 ;
    wire \lut_$iopadmap$bcd[5]_output_0_0 ;
    wire \lut_$iopadmap$bcd[6]_output_0_0 ;
    wire \lut_$iopadmap$bcd[7]_output_0_0 ;
    wire \lut_$iopadmap$bcd[8]_output_0_0 ;
    wire \lut_$iopadmap$bcd[9]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$2856$new_new_n22___output_0_0 ;
    wire \lut_$abc$2856$new_new_n23___output_0_0 ;
    wire \lut_$abc$2856$new_new_n24___output_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911_input_0_1 ;
    wire \lut_$iopadmap$bcd[4]_input_0_1 ;
    wire \lut_$iopadmap$bcd[1]_input_0_1 ;
    wire \lut_$iopadmap$bcd[2]_input_0_1 ;
    wire \lut_$iopadmap$bcd[3]_input_0_1 ;
    wire \lut_$iopadmap$bcd[4]_input_0_0 ;
    wire \lut_$iopadmap$bcd[1]_input_0_0 ;
    wire \lut_$iopadmap$bcd[6]_input_0_2 ;
    wire \lut_$iopadmap$bcd[7]_input_0_2 ;
    wire \lut_$iopadmap$bcd[8]_input_0_4 ;
    wire \lut_$abc$2856$new_new_n22___input_0_0 ;
    wire \lut_$abc$2856$new_new_n24___input_0_2 ;
    wire \lut_$iopadmap$bcd[2]_input_0_2 ;
    wire \lut_$iopadmap$bcd[3]_input_0_2 ;
    wire \lut_$abc$2856$new_new_n23___input_0_2 ;
    wire \lut_$iopadmap$bcd[5]_input_0_1 ;
    wire \lut_$iopadmap$bcd[6]_input_0_0 ;
    wire \lut_$iopadmap$bcd[7]_input_0_0 ;
    wire \lut_$iopadmap$bcd[8]_input_0_0 ;
    wire \lut_$abc$2856$new_new_n22___input_0_3 ;
    wire \lut_$abc$2856$new_new_n24___input_0_3 ;
    wire \lut_$abc$2856$new_new_n23___input_0_3 ;
    wire \lut_$iopadmap$bcd[9]_input_0_0 ;
    wire \lut_$iopadmap$bcd[5]_input_0_2 ;
    wire \lut_$iopadmap$bcd[6]_input_0_1 ;
    wire \lut_$iopadmap$bcd[7]_input_0_3 ;
    wire \lut_$iopadmap$bcd[8]_input_0_1 ;
    wire \lut_$abc$2856$new_new_n22___input_0_4 ;
    wire \lut_$abc$2856$new_new_n24___input_0_0 ;
    wire \lut_$abc$2856$new_new_n23___input_0_0 ;
    wire \lut_$iopadmap$bcd[9]_input_0_2 ;
    wire \lut_$iopadmap$bcd[5]_input_0_5 ;
    wire \lut_$iopadmap$bcd[6]_input_0_4 ;
    wire \lut_$iopadmap$bcd[7]_input_0_4 ;
    wire \lut_$iopadmap$bcd[8]_input_0_2 ;
    wire \lut_$abc$2856$new_new_n22___input_0_2 ;
    wire \lut_$abc$2856$new_new_n24___input_0_4 ;
    wire \lut_$abc$2856$new_new_n23___input_0_4 ;
    wire \lut_$iopadmap$bcd[9]_input_0_1 ;
    wire \lut_$iopadmap$bcd[5]_input_0_3 ;
    wire \lut_$iopadmap$bcd[6]_input_0_5 ;
    wire \lut_$iopadmap$bcd[7]_input_0_5 ;
    wire \lut_$iopadmap$bcd[8]_input_0_3 ;
    wire \lut_$abc$2856$new_new_n22___input_0_1 ;
    wire \lut_$abc$2856$new_new_n24___input_0_1 ;
    wire \lut_$abc$2856$new_new_n23___input_0_5 ;
    wire \lut_$iopadmap$bcd[9]_input_0_3 ;
    wire \lut_$iopadmap$bcd[5]_input_0_0 ;
    wire \lut_$iopadmap$bcd[6]_input_0_3 ;
    wire \lut_$iopadmap$bcd[7]_input_0_1 ;
    wire \lut_$iopadmap$bcd[8]_input_0_5 ;
    wire \lut_$abc$2856$new_new_n22___input_0_5 ;
    wire \lut_$abc$2856$new_new_n24___input_0_5 ;
    wire \lut_$abc$2856$new_new_n23___input_0_1 ;
    wire \lut_$iopadmap$bcd[9]_input_0_4 ;
    wire \lut_$iopadmap$bcd[5]_input_0_4 ;
    wire \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911_input_0_0 ;
    wire \$auto$rs_design_edit.cc:700:execute$2901_input_0_0 ;
    wire \$auto$rs_design_edit.cc:700:execute$2902_input_0_0 ;
    wire \$auto$rs_design_edit.cc:700:execute$2903_input_0_0 ;
    wire \$auto$rs_design_edit.cc:700:execute$2904_input_0_0 ;
    wire \$auto$rs_design_edit.cc:700:execute$2905_input_0_0 ;
    wire \$auto$rs_design_edit.cc:700:execute$2906_input_0_0 ;
    wire \$auto$rs_design_edit.cc:700:execute$2907_input_0_0 ;
    wire \$auto$rs_design_edit.cc:700:execute$2908_input_0_0 ;
    wire \$auto$rs_design_edit.cc:700:execute$2909_input_0_0 ;
    wire \$auto$rs_design_edit.cc:700:execute$2910_input_0_0 ;
    wire \$iopadmap$bcd[1]_input_0_0 ;
    wire \$iopadmap$bcd[2]_input_0_0 ;
    wire \$iopadmap$bcd[3]_input_0_0 ;
    wire \$iopadmap$bcd[4]_input_0_0 ;
    wire \$iopadmap$bcd[5]_input_0_0 ;
    wire \$iopadmap$bcd[6]_input_0_0 ;
    wire \$iopadmap$bcd[7]_input_0_0 ;
    wire \$iopadmap$bcd[8]_input_0_0 ;
    wire \$iopadmap$bcd[9]_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2901_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2902_input_0_0 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2910_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2909_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2903_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2904_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2908_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2907_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2905_input_0_3 ;
    wire \lut_$auto$rs_design_edit.cc:700:execute$2906_input_0_3 ;
    wire \lut_$iopadmap$bcd[4]_input_0_3 ;
    wire \lut_$iopadmap$bcd[1]_input_0_3 ;
    wire \lut_$iopadmap$bcd[2]_input_0_3 ;
    wire \lut_$iopadmap$bcd[3]_input_0_3 ;
    wire \lut_$iopadmap$bcd[4]_input_0_2 ;
    wire \lut_$iopadmap$bcd[1]_input_0_2 ;
    wire \lut_$iopadmap$bcd[2]_input_0_0 ;
    wire \lut_$iopadmap$bcd[3]_input_0_0 ;
    wire \lut_$iopadmap$bcd[4]_input_0_4 ;
    wire \lut_$iopadmap$bcd[1]_input_0_4 ;
    wire \lut_$iopadmap$bcd[2]_input_0_4 ;
    wire \lut_$iopadmap$bcd[3]_input_0_4 ;

    //IO assignments
    assign \$iopadmap$bcd[2]  = \$iopadmap$bcd[2]_input_0_0 ;
    assign \$iopadmap$bcd[3]  = \$iopadmap$bcd[3]_input_0_0 ;
    assign \$iopadmap$bcd[4]  = \$iopadmap$bcd[4]_input_0_0 ;
    assign \$iopadmap$bcd[1]  = \$iopadmap$bcd[1]_input_0_0 ;
    assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911_input_0_0 ;
    assign \$iopadmap$bcd[9]  = \$iopadmap$bcd[9]_input_0_0 ;
    assign \$iopadmap$bcd[5]  = \$iopadmap$bcd[5]_input_0_0 ;
    assign \$iopadmap$bcd[6]  = \$iopadmap$bcd[6]_input_0_0 ;
    assign \$iopadmap$bcd[7]  = \$iopadmap$bcd[7]_input_0_0 ;
    assign \$iopadmap$bcd[8]  = \$iopadmap$bcd[8]_input_0_0 ;
    assign \$auto$rs_design_edit.cc:700:execute$2901  = \$auto$rs_design_edit.cc:700:execute$2901_input_0_0 ;
    assign \$auto$rs_design_edit.cc:700:execute$2902  = \$auto$rs_design_edit.cc:700:execute$2902_input_0_0 ;
    assign \$auto$rs_design_edit.cc:700:execute$2903  = \$auto$rs_design_edit.cc:700:execute$2903_input_0_0 ;
    assign \$auto$rs_design_edit.cc:700:execute$2904  = \$auto$rs_design_edit.cc:700:execute$2904_input_0_0 ;
    assign \$auto$rs_design_edit.cc:700:execute$2905  = \$auto$rs_design_edit.cc:700:execute$2905_input_0_0 ;
    assign \$auto$rs_design_edit.cc:700:execute$2906  = \$auto$rs_design_edit.cc:700:execute$2906_input_0_0 ;
    assign \$auto$rs_design_edit.cc:700:execute$2907  = \$auto$rs_design_edit.cc:700:execute$2907_input_0_0 ;
    assign \$auto$rs_design_edit.cc:700:execute$2908  = \$auto$rs_design_edit.cc:700:execute$2908_input_0_0 ;
    assign \$auto$rs_design_edit.cc:700:execute$2909  = \$auto$rs_design_edit.cc:700:execute$2909_input_0_0 ;
    assign \$auto$rs_design_edit.cc:700:execute$2910  = \$auto$rs_design_edit.cc:700:execute$2910_input_0_0 ;
    assign \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2912_output_0_0  = \$auto$rs_design_edit.cc:332:add_wire_btw_prims$2912 ;
    assign \$iopadmap$bin[1]_output_0_0  = \$iopadmap$bin[1] ;
    assign \$iopadmap$bin[2]_output_0_0  = \$iopadmap$bin[2] ;
    assign \$iopadmap$bin[3]_output_0_0  = \$iopadmap$bin[3] ;
    assign \$iopadmap$bin[4]_output_0_0  = \$iopadmap$bin[4] ;
    assign \$iopadmap$bin[5]_output_0_0  = \$iopadmap$bin[5] ;
    assign \$iopadmap$bin[6]_output_0_0  = \$iopadmap$bin[6] ;
    assign \$iopadmap$bin[7]_output_0_0  = \$iopadmap$bin[7] ;

    //Interconnect
    fpga_interconnect \routing_segment_$auto$rs_design_edit.cc:332:add_wire_btw_prims$2912_output_0_0_to_lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911_input_0_1  (
        .datain(\$auto$rs_design_edit.cc:332:add_wire_btw_prims$2912_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[1]_output_0_0_to_lut_$iopadmap$bcd[4]_input_0_1  (
        .datain(\$iopadmap$bin[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[1]_output_0_0_to_lut_$iopadmap$bcd[1]_input_0_1  (
        .datain(\$iopadmap$bin[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[1]_output_0_0_to_lut_$iopadmap$bcd[2]_input_0_1  (
        .datain(\$iopadmap$bin[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[1]_output_0_0_to_lut_$iopadmap$bcd[3]_input_0_1  (
        .datain(\$iopadmap$bin[1]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[3]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[2]_output_0_0_to_lut_$iopadmap$bcd[4]_input_0_0  (
        .datain(\$iopadmap$bin[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[2]_output_0_0_to_lut_$iopadmap$bcd[1]_input_0_0  (
        .datain(\$iopadmap$bin[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[2]_output_0_0_to_lut_$iopadmap$bcd[6]_input_0_2  (
        .datain(\$iopadmap$bin[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[2]_output_0_0_to_lut_$iopadmap$bcd[7]_input_0_2  (
        .datain(\$iopadmap$bin[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[2]_output_0_0_to_lut_$iopadmap$bcd[8]_input_0_4  (
        .datain(\$iopadmap$bin[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[8]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[2]_output_0_0_to_lut_$abc$2856$new_new_n22___input_0_0  (
        .datain(\$iopadmap$bin[2]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n22___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[2]_output_0_0_to_lut_$abc$2856$new_new_n24___input_0_2  (
        .datain(\$iopadmap$bin[2]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n24___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[2]_output_0_0_to_lut_$iopadmap$bcd[2]_input_0_2  (
        .datain(\$iopadmap$bin[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[2]_output_0_0_to_lut_$iopadmap$bcd[3]_input_0_2  (
        .datain(\$iopadmap$bin[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[2]_output_0_0_to_lut_$abc$2856$new_new_n23___input_0_2  (
        .datain(\$iopadmap$bin[2]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n23___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[2]_output_0_0_to_lut_$iopadmap$bcd[5]_input_0_1  (
        .datain(\$iopadmap$bin[2]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[3]_output_0_0_to_lut_$iopadmap$bcd[6]_input_0_0  (
        .datain(\$iopadmap$bin[3]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[3]_output_0_0_to_lut_$iopadmap$bcd[7]_input_0_0  (
        .datain(\$iopadmap$bin[3]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[3]_output_0_0_to_lut_$iopadmap$bcd[8]_input_0_0  (
        .datain(\$iopadmap$bin[3]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[3]_output_0_0_to_lut_$abc$2856$new_new_n22___input_0_3  (
        .datain(\$iopadmap$bin[3]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n22___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[3]_output_0_0_to_lut_$abc$2856$new_new_n24___input_0_3  (
        .datain(\$iopadmap$bin[3]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n24___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[3]_output_0_0_to_lut_$abc$2856$new_new_n23___input_0_3  (
        .datain(\$iopadmap$bin[3]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n23___input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[3]_output_0_0_to_lut_$iopadmap$bcd[9]_input_0_0  (
        .datain(\$iopadmap$bin[3]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[3]_output_0_0_to_lut_$iopadmap$bcd[5]_input_0_2  (
        .datain(\$iopadmap$bin[3]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[4]_output_0_0_to_lut_$iopadmap$bcd[6]_input_0_1  (
        .datain(\$iopadmap$bin[4]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[4]_output_0_0_to_lut_$iopadmap$bcd[7]_input_0_3  (
        .datain(\$iopadmap$bin[4]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[4]_output_0_0_to_lut_$iopadmap$bcd[8]_input_0_1  (
        .datain(\$iopadmap$bin[4]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[8]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[4]_output_0_0_to_lut_$abc$2856$new_new_n22___input_0_4  (
        .datain(\$iopadmap$bin[4]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n22___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[4]_output_0_0_to_lut_$abc$2856$new_new_n24___input_0_0  (
        .datain(\$iopadmap$bin[4]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n24___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[4]_output_0_0_to_lut_$abc$2856$new_new_n23___input_0_0  (
        .datain(\$iopadmap$bin[4]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n23___input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[4]_output_0_0_to_lut_$iopadmap$bcd[9]_input_0_2  (
        .datain(\$iopadmap$bin[4]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[9]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[4]_output_0_0_to_lut_$iopadmap$bcd[5]_input_0_5  (
        .datain(\$iopadmap$bin[4]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[5]_input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[5]_output_0_0_to_lut_$iopadmap$bcd[6]_input_0_4  (
        .datain(\$iopadmap$bin[5]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[5]_output_0_0_to_lut_$iopadmap$bcd[7]_input_0_4  (
        .datain(\$iopadmap$bin[5]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[5]_output_0_0_to_lut_$iopadmap$bcd[8]_input_0_2  (
        .datain(\$iopadmap$bin[5]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[8]_input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[5]_output_0_0_to_lut_$abc$2856$new_new_n22___input_0_2  (
        .datain(\$iopadmap$bin[5]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n22___input_0_2 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[5]_output_0_0_to_lut_$abc$2856$new_new_n24___input_0_4  (
        .datain(\$iopadmap$bin[5]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n24___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[5]_output_0_0_to_lut_$abc$2856$new_new_n23___input_0_4  (
        .datain(\$iopadmap$bin[5]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n23___input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[5]_output_0_0_to_lut_$iopadmap$bcd[9]_input_0_1  (
        .datain(\$iopadmap$bin[5]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[9]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[5]_output_0_0_to_lut_$iopadmap$bcd[5]_input_0_3  (
        .datain(\$iopadmap$bin[5]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[6]_output_0_0_to_lut_$iopadmap$bcd[6]_input_0_5  (
        .datain(\$iopadmap$bin[6]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[6]_input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[6]_output_0_0_to_lut_$iopadmap$bcd[7]_input_0_5  (
        .datain(\$iopadmap$bin[6]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[7]_input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[6]_output_0_0_to_lut_$iopadmap$bcd[8]_input_0_3  (
        .datain(\$iopadmap$bin[6]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[8]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[6]_output_0_0_to_lut_$abc$2856$new_new_n22___input_0_1  (
        .datain(\$iopadmap$bin[6]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n22___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[6]_output_0_0_to_lut_$abc$2856$new_new_n24___input_0_1  (
        .datain(\$iopadmap$bin[6]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n24___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[6]_output_0_0_to_lut_$abc$2856$new_new_n23___input_0_5  (
        .datain(\$iopadmap$bin[6]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n23___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[6]_output_0_0_to_lut_$iopadmap$bcd[9]_input_0_3  (
        .datain(\$iopadmap$bin[6]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[9]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[6]_output_0_0_to_lut_$iopadmap$bcd[5]_input_0_0  (
        .datain(\$iopadmap$bin[6]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[7]_output_0_0_to_lut_$iopadmap$bcd[6]_input_0_3  (
        .datain(\$iopadmap$bin[7]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[6]_input_0_3 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[7]_output_0_0_to_lut_$iopadmap$bcd[7]_input_0_1  (
        .datain(\$iopadmap$bin[7]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[7]_output_0_0_to_lut_$iopadmap$bcd[8]_input_0_5  (
        .datain(\$iopadmap$bin[7]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[8]_input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[7]_output_0_0_to_lut_$abc$2856$new_new_n22___input_0_5  (
        .datain(\$iopadmap$bin[7]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n22___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[7]_output_0_0_to_lut_$abc$2856$new_new_n24___input_0_5  (
        .datain(\$iopadmap$bin[7]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n24___input_0_5 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[7]_output_0_0_to_lut_$abc$2856$new_new_n23___input_0_1  (
        .datain(\$iopadmap$bin[7]_output_0_0 ),
        .dataout(\lut_$abc$2856$new_new_n23___input_0_1 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[7]_output_0_0_to_lut_$iopadmap$bcd[9]_input_0_4  (
        .datain(\$iopadmap$bin[7]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[9]_input_0_4 )
    );

    fpga_interconnect \routing_segment_$iopadmap$bin[7]_output_0_0_to_lut_$iopadmap$bcd[5]_input_0_4  (
        .datain(\$iopadmap$bin[7]_output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911_output_0_0_to_$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:700:execute$2901_output_0_0_to_$auto$rs_design_edit.cc:700:execute$2901_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:700:execute$2901_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:700:execute$2901_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:700:execute$2902_output_0_0_to_$auto$rs_design_edit.cc:700:execute$2902_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:700:execute$2902_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:700:execute$2902_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:700:execute$2903_output_0_0_to_$auto$rs_design_edit.cc:700:execute$2903_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:700:execute$2903_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:700:execute$2903_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:700:execute$2904_output_0_0_to_$auto$rs_design_edit.cc:700:execute$2904_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:700:execute$2904_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:700:execute$2904_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:700:execute$2905_output_0_0_to_$auto$rs_design_edit.cc:700:execute$2905_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:700:execute$2905_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:700:execute$2905_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:700:execute$2906_output_0_0_to_$auto$rs_design_edit.cc:700:execute$2906_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:700:execute$2906_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:700:execute$2906_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:700:execute$2907_output_0_0_to_$auto$rs_design_edit.cc:700:execute$2907_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:700:execute$2907_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:700:execute$2907_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:700:execute$2908_output_0_0_to_$auto$rs_design_edit.cc:700:execute$2908_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:700:execute$2908_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:700:execute$2908_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:700:execute$2909_output_0_0_to_$auto$rs_design_edit.cc:700:execute$2909_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:700:execute$2909_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:700:execute$2909_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$auto$rs_design_edit.cc:700:execute$2910_output_0_0_to_$auto$rs_design_edit.cc:700:execute$2910_input_0_0  (
        .datain(\lut_$auto$rs_design_edit.cc:700:execute$2910_output_0_0 ),
        .dataout(\$auto$rs_design_edit.cc:700:execute$2910_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$bcd[1]_output_0_0_to_$iopadmap$bcd[1]_input_0_0  (
        .datain(\lut_$iopadmap$bcd[1]_output_0_0 ),
        .dataout(\$iopadmap$bcd[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$bcd[2]_output_0_0_to_$iopadmap$bcd[2]_input_0_0  (
        .datain(\lut_$iopadmap$bcd[2]_output_0_0 ),
        .dataout(\$iopadmap$bcd[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$bcd[3]_output_0_0_to_$iopadmap$bcd[3]_input_0_0  (
        .datain(\lut_$iopadmap$bcd[3]_output_0_0 ),
        .dataout(\$iopadmap$bcd[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$bcd[4]_output_0_0_to_$iopadmap$bcd[4]_input_0_0  (
        .datain(\lut_$iopadmap$bcd[4]_output_0_0 ),
        .dataout(\$iopadmap$bcd[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$bcd[5]_output_0_0_to_$iopadmap$bcd[5]_input_0_0  (
        .datain(\lut_$iopadmap$bcd[5]_output_0_0 ),
        .dataout(\$iopadmap$bcd[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$bcd[6]_output_0_0_to_$iopadmap$bcd[6]_input_0_0  (
        .datain(\lut_$iopadmap$bcd[6]_output_0_0 ),
        .dataout(\$iopadmap$bcd[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$bcd[7]_output_0_0_to_$iopadmap$bcd[7]_input_0_0  (
        .datain(\lut_$iopadmap$bcd[7]_output_0_0 ),
        .dataout(\$iopadmap$bcd[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$bcd[8]_output_0_0_to_$iopadmap$bcd[8]_input_0_0  (
        .datain(\lut_$iopadmap$bcd[8]_output_0_0 ),
        .dataout(\$iopadmap$bcd[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$bcd[9]_output_0_0_to_$iopadmap$bcd[9]_input_0_0  (
        .datain(\lut_$iopadmap$bcd[9]_output_0_0 ),
        .dataout(\$iopadmap$bcd[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:700:execute$2901_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:700:execute$2901_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$auto$rs_design_edit.cc:700:execute$2902_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:700:execute$2902_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:700:execute$2910_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:700:execute$2910_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:700:execute$2909_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:700:execute$2909_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:700:execute$2903_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:700:execute$2903_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:700:execute$2904_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:700:execute$2904_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:700:execute$2908_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:700:execute$2908_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:700:execute$2907_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:700:execute$2907_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:700:execute$2905_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:700:execute$2905_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_lut_$auto$rs_design_edit.cc:700:execute$2906_input_0_3  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\lut_$auto$rs_design_edit.cc:700:execute$2906_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2856$new_new_n22___output_0_0_to_lut_$iopadmap$bcd[4]_input_0_3  (
        .datain(\lut_$abc$2856$new_new_n22___output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2856$new_new_n22___output_0_0_to_lut_$iopadmap$bcd[1]_input_0_3  (
        .datain(\lut_$abc$2856$new_new_n22___output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2856$new_new_n22___output_0_0_to_lut_$iopadmap$bcd[2]_input_0_3  (
        .datain(\lut_$abc$2856$new_new_n22___output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2856$new_new_n22___output_0_0_to_lut_$iopadmap$bcd[3]_input_0_3  (
        .datain(\lut_$abc$2856$new_new_n22___output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2856$new_new_n23___output_0_0_to_lut_$iopadmap$bcd[4]_input_0_2  (
        .datain(\lut_$abc$2856$new_new_n23___output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2856$new_new_n23___output_0_0_to_lut_$iopadmap$bcd[1]_input_0_2  (
        .datain(\lut_$abc$2856$new_new_n23___output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2856$new_new_n23___output_0_0_to_lut_$iopadmap$bcd[2]_input_0_0  (
        .datain(\lut_$abc$2856$new_new_n23___output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2856$new_new_n23___output_0_0_to_lut_$iopadmap$bcd[3]_input_0_0  (
        .datain(\lut_$abc$2856$new_new_n23___output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2856$new_new_n24___output_0_0_to_lut_$iopadmap$bcd[4]_input_0_4  (
        .datain(\lut_$abc$2856$new_new_n24___output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2856$new_new_n24___output_0_0_to_lut_$iopadmap$bcd[1]_input_0_4  (
        .datain(\lut_$abc$2856$new_new_n24___output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2856$new_new_n24___output_0_0_to_lut_$iopadmap$bcd[2]_input_0_4  (
        .datain(\lut_$abc$2856$new_new_n24___output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2856$new_new_n24___output_0_0_to_lut_$iopadmap$bcd[3]_input_0_4  (
        .datain(\lut_$abc$2856$new_new_n24___output_0_0 ),
        .dataout(\lut_$iopadmap$bcd[3]_input_0_4 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000110111101111111111111111)
    ) \lut_$iopadmap$bcd[4]  (
        .in({
            \lut_$iopadmap$bcd[4]_input_0_4 ,
            \lut_$iopadmap$bcd[4]_input_0_3 ,
            \lut_$iopadmap$bcd[4]_input_0_2 ,
            \lut_$iopadmap$bcd[4]_input_0_1 ,
            \lut_$iopadmap$bcd[4]_input_0_0 
         }),
        .out(\lut_$iopadmap$bcd[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11001100000100100011001100110011)
    ) \lut_$iopadmap$bcd[1]  (
        .in({
            \lut_$iopadmap$bcd[1]_input_0_4 ,
            \lut_$iopadmap$bcd[1]_input_0_3 ,
            \lut_$iopadmap$bcd[1]_input_0_2 ,
            \lut_$iopadmap$bcd[1]_input_0_1 ,
            \lut_$iopadmap$bcd[1]_input_0_0 
         }),
        .out(\lut_$iopadmap$bcd[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100110000000000000000000011001100110111111011101110110000000000)
    ) \lut_$iopadmap$bcd[6]  (
        .in({
            \lut_$iopadmap$bcd[6]_input_0_5 ,
            \lut_$iopadmap$bcd[6]_input_0_4 ,
            \lut_$iopadmap$bcd[6]_input_0_3 ,
            \lut_$iopadmap$bcd[6]_input_0_2 ,
            \lut_$iopadmap$bcd[6]_input_0_1 ,
            \lut_$iopadmap$bcd[6]_input_0_0 
         }),
        .out(\lut_$iopadmap$bcd[6]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000001001100110100010011001000000000000000000000000000)
    ) \lut_$iopadmap$bcd[7]  (
        .in({
            \lut_$iopadmap$bcd[7]_input_0_5 ,
            \lut_$iopadmap$bcd[7]_input_0_4 ,
            \lut_$iopadmap$bcd[7]_input_0_3 ,
            \lut_$iopadmap$bcd[7]_input_0_2 ,
            \lut_$iopadmap$bcd[7]_input_0_1 ,
            \lut_$iopadmap$bcd[7]_input_0_0 
         }),
        .out(\lut_$iopadmap$bcd[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000111111111000000011111111111110000000000001110000000000000)
    ) \lut_$iopadmap$bcd[8]  (
        .in({
            \lut_$iopadmap$bcd[8]_input_0_5 ,
            \lut_$iopadmap$bcd[8]_input_0_4 ,
            \lut_$iopadmap$bcd[8]_input_0_3 ,
            \lut_$iopadmap$bcd[8]_input_0_2 ,
            \lut_$iopadmap$bcd[8]_input_0_1 ,
            \lut_$iopadmap$bcd[8]_input_0_0 
         }),
        .out(\lut_$iopadmap$bcd[8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001111011110001100011110111100011110001100011110111100011100111)
    ) \lut_$abc$2856$new_new_n22__  (
        .in({
            \lut_$abc$2856$new_new_n22___input_0_5 ,
            \lut_$abc$2856$new_new_n22___input_0_4 ,
            \lut_$abc$2856$new_new_n22___input_0_3 ,
            \lut_$abc$2856$new_new_n22___input_0_2 ,
            \lut_$abc$2856$new_new_n22___input_0_1 ,
            \lut_$abc$2856$new_new_n22___input_0_0 
         }),
        .out(\lut_$abc$2856$new_new_n22___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1011111111111101110101101011111111111101011010111011111111111101)
    ) \lut_$abc$2856$new_new_n24__  (
        .in({
            \lut_$abc$2856$new_new_n24___input_0_5 ,
            \lut_$abc$2856$new_new_n24___input_0_4 ,
            \lut_$abc$2856$new_new_n24___input_0_3 ,
            \lut_$abc$2856$new_new_n24___input_0_2 ,
            \lut_$abc$2856$new_new_n24___input_0_1 ,
            \lut_$abc$2856$new_new_n24___input_0_0 
         }),
        .out(\lut_$abc$2856$new_new_n24___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01011010010010000110100101101001)
    ) \lut_$iopadmap$bcd[2]  (
        .in({
            \lut_$iopadmap$bcd[2]_input_0_4 ,
            \lut_$iopadmap$bcd[2]_input_0_3 ,
            \lut_$iopadmap$bcd[2]_input_0_2 ,
            \lut_$iopadmap$bcd[2]_input_0_1 ,
            \lut_$iopadmap$bcd[2]_input_0_0 
         }),
        .out(\lut_$iopadmap$bcd[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000011101111011111111)
    ) \lut_$iopadmap$bcd[3]  (
        .in({
            \lut_$iopadmap$bcd[3]_input_0_4 ,
            \lut_$iopadmap$bcd[3]_input_0_3 ,
            \lut_$iopadmap$bcd[3]_input_0_2 ,
            \lut_$iopadmap$bcd[3]_input_0_1 ,
            \lut_$iopadmap$bcd[3]_input_0_0 
         }),
        .out(\lut_$iopadmap$bcd[3]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101010101110110100100010101010110101000100100011110101010101000)
    ) \lut_$abc$2856$new_new_n23__  (
        .in({
            \lut_$abc$2856$new_new_n23___input_0_5 ,
            \lut_$abc$2856$new_new_n23___input_0_4 ,
            \lut_$abc$2856$new_new_n23___input_0_3 ,
            \lut_$abc$2856$new_new_n23___input_0_2 ,
            \lut_$abc$2856$new_new_n23___input_0_1 ,
            \lut_$abc$2856$new_new_n23___input_0_0 
         }),
        .out(\lut_$abc$2856$new_new_n23___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111110000000000000000000000000)
    ) \lut_$iopadmap$bcd[9]  (
        .in({
            \lut_$iopadmap$bcd[9]_input_0_4 ,
            \lut_$iopadmap$bcd[9]_input_0_3 ,
            \lut_$iopadmap$bcd[9]_input_0_2 ,
            \lut_$iopadmap$bcd[9]_input_0_1 ,
            \lut_$iopadmap$bcd[9]_input_0_0 
         }),
        .out(\lut_$iopadmap$bcd[9]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000110000000111000000101010011111111000101010000010110101010)
    ) \lut_$iopadmap$bcd[5]  (
        .in({
            \lut_$iopadmap$bcd[5]_input_0_5 ,
            \lut_$iopadmap$bcd[5]_input_0_4 ,
            \lut_$iopadmap$bcd[5]_input_0_3 ,
            \lut_$iopadmap$bcd[5]_input_0_2 ,
            \lut_$iopadmap$bcd[5]_input_0_1 ,
            \lut_$iopadmap$bcd[5]_input_0_0 
         }),
        .out(\lut_$iopadmap$bcd[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:700:execute$2901  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:700:execute$2901_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:700:execute$2901_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$auto$rs_design_edit.cc:700:execute$2902  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:700:execute$2902_input_0_0 
         }),
        .out(\lut_$auto$rs_design_edit.cc:700:execute$2902_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:700:execute$2910  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:700:execute$2910_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:700:execute$2910_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:700:execute$2909  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:700:execute$2909_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:700:execute$2909_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:700:execute$2903  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:700:execute$2903_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:700:execute$2903_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:700:execute$2904  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:700:execute$2904_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:700:execute$2904_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            \lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911_input_0_1 ,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:700:execute$2908  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:700:execute$2908_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:700:execute$2908_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:700:execute$2907  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:700:execute$2907_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:700:execute$2907_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:700:execute$2905  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:700:execute$2905_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:700:execute$2905_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$auto$rs_design_edit.cc:700:execute$2906  (
        .in({
            1'b0,
            \lut_$auto$rs_design_edit.cc:700:execute$2906_input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$auto$rs_design_edit.cc:700:execute$2906_output_0_0 )
    );


endmodule
