

================================================================
== Vitis HLS Report for 'threshold'
================================================================
* Date:           Sun Oct  9 19:36:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.36 ns|  5.739 ns|     2.53 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      262|      262|  2.452 us|  2.452 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_threshold_Pipeline_VITIS_LOOP_58_1_fu_55  |threshold_Pipeline_VITIS_LOOP_58_1  |      259|      259|  2.424 us|  2.424 us|  259|  259|       no|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     46|    152|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     43|    -|
|Register         |        -|   -|     14|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     60|    197|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |grp_threshold_Pipeline_VITIS_LOOP_58_1_fu_55  |threshold_Pipeline_VITIS_LOOP_58_1  |        0|   0|  46|  152|    0|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |Total                                         |                                    |        0|   0|  46|  152|    0|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |Out_r_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm          |  25|          5|    1|          5|
    |ap_done            |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  43|          9|    3|          9|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  4|   0|    4|          0|
    |ap_done_reg                                                |  1|   0|    1|          0|
    |grp_threshold_Pipeline_VITIS_LOOP_58_1_fu_55_ap_start_reg  |  1|   0|    1|          0|
    |over_thresh_loc_fu_32                                      |  8|   0|    8|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      | 14|   0|   14|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------+-----+-----+------------+----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|       threshold|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|       threshold|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|       threshold|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|       threshold|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|       threshold|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|       threshold|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|       threshold|  return value|
|appear_address0  |  out|    8|   ap_memory|          appear|         array|
|appear_ce0       |  out|    1|   ap_memory|          appear|         array|
|appear_q0        |   in|    3|   ap_memory|          appear|         array|
|Out_r_TDATA      |  out|    8|        axis|  Out_r_V_data_V|       pointer|
|Out_r_TREADY     |   in|    1|        axis|  Out_r_V_data_V|       pointer|
|Out_r_TVALID     |  out|    1|        axis|  Out_r_V_last_V|       pointer|
|Out_r_TLAST      |  out|    1|        axis|  Out_r_V_last_V|       pointer|
|Out_r_TKEEP      |  out|    1|        axis|  Out_r_V_keep_V|       pointer|
|Out_r_TSTRB      |  out|    1|        axis|  Out_r_V_strb_V|       pointer|
+-----------------+-----+-----+------------+----------------+--------------+

