// Seed: 2666562795
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_9 = 1;
  assign id_8.id_4 = id_3;
  logic id_10 = id_9;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd99,
    parameter id_1 = 32'd62
) (
    input wor  _id_0,
    input wand _id_1
);
  wire [id_1 : id_0] id_3, id_4[id_1 : -1], id_5, id_6;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_4,
      id_3,
      id_7
  );
  assign modCall_1.id_4 = 0;
endmodule
