Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 13:56:34 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    97 |
|    Minimum number of control sets                        |    97 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    97 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    81 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           29 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           18 |
| Yes          | No                    | No                     |            2415 |          538 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------+------------------+------------------+----------------+
| Clock Signal |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+----------------------------------+------------------+------------------+----------------+
|  clk         | fsm0/fsm0_write_en               |                  |                1 |              2 |
|  clk         | fsm5/fsm5_write_en               |                  |                1 |              2 |
|  clk         | fsm1/fsm1_write_en               |                  |                1 |              2 |
|  clk         | fsm2/out[1]_i_1__9_n_0           |                  |                1 |              2 |
|  clk         | fsm3/out[1]_i_1__8_n_0           |                  |                2 |              2 |
|  clk         | fsm7/out[1]_i_1__11_n_0          |                  |                1 |              2 |
|  clk         | fsm9/out0                        |                  |                1 |              3 |
|  clk         | fsm/fsm_write_en                 |                  |                2 |              3 |
|  clk         | fsm6/fsm6_write_en               |                  |                2 |              3 |
|  clk         | fsm8/fsm8_write_en               |                  |                1 |              3 |
|  clk         | fsm4/fsm4_write_en               |                  |                2 |              3 |
|  clk         | fsm/E[0]                         |                  |                2 |              4 |
|  clk         | fsm9/out_reg[1]_0[0]             |                  |                3 |              4 |
|  clk         | fsm9/E[0]                        |                  |                3 |              4 |
|  clk         | fsm6/E[0]                        |                  |                3 |              4 |
|  clk         | fsm5/E[0]                        |                  |                3 |              4 |
|  clk         | fsm4/done_reg_52                 |                  |               25 |             32 |
|  clk         | fsm4/done_reg_2                  |                  |               25 |             32 |
|  clk         | fsm4/done_reg_20                 |                  |               25 |             32 |
|  clk         | fsm4/done_reg_21                 |                  |               26 |             32 |
|  clk         | fsm6/x20_write_en                |                  |                2 |             32 |
|  clk         | fsm6/y2_read0_0_write_en         |                  |                2 |             32 |
|  clk         | fsm4/done_reg_47                 |                  |               21 |             32 |
|  clk         | fsm4/done_reg_49                 |                  |               25 |             32 |
|  clk         | fsm4/done_reg_48                 |                  |               25 |             32 |
|  clk         | fsm4/done_reg_18                 |                  |               27 |             32 |
|  clk         | fsm4/done_reg_51                 |                  |               24 |             32 |
|  clk         | fsm4/done_reg_56                 |                  |               22 |             32 |
|  clk         | fsm4/done_reg_55                 |                  |               25 |             32 |
|  clk         | fsm4/done_reg_6                  |                  |               24 |             32 |
|  clk         | fsm4/done_reg_59                 |                  |               26 |             32 |
|  clk         | fsm4/done_reg_5                  |                  |               24 |             32 |
|  clk         | fsm4/done_reg_1                  |                  |               24 |             32 |
|  clk         | fsm/y10_write_en                 |                  |                2 |             32 |
|  clk         | fsm/y20_write_en                 |                  |                2 |             32 |
|  clk         | fsm/done_reg_1[0]                |                  |               16 |             32 |
|  clk         | fsm/out_reg[0]_4[0]              |                  |               17 |             32 |
|  clk         | fsm/out_reg[0]_6[0]              |                  |               12 |             32 |
|  clk         | fsm8/x2_sh_read0_0_write_en      |                  |                7 |             32 |
|  clk         | fsm1/E[0]                        |                  |               15 |             32 |
|  clk         | fsm8/x1_sh_read0_0_write_en      |                  |                9 |             32 |
|  clk         | fsm4/done_reg                    |                  |               24 |             32 |
|  clk         | fsm4/done_reg_0                  |                  |               23 |             32 |
|  clk         | fsm4/done_reg_19                 |                  |               25 |             32 |
|  clk         | fsm4/done_reg_10                 |                  |               26 |             32 |
|  clk         | fsm4/done_reg_11                 |                  |               22 |             32 |
|  clk         | fsm4/done_reg_12                 |                  |               26 |             32 |
|  clk         | fsm4/done_reg_13                 |                  |               22 |             32 |
|  clk         | fsm4/done_reg_14                 |                  |               22 |             32 |
|  clk         | fsm4/done_reg_15                 |                  |               26 |             32 |
|  clk         | fsm4/done_reg_16                 |                  |               27 |             32 |
|  clk         | fsm4/done_reg_17                 |                  |               27 |             32 |
|  clk         | fsm4/done_reg_8                  |                  |               29 |             32 |
|  clk         | fsm4/done_reg_42                 |                  |               27 |             32 |
|  clk         | fsm4/done_reg_33                 |                  |               27 |             32 |
|  clk         | fsm4/done_reg_34                 |                  |               24 |             32 |
|  clk         | fsm4/done_reg_35                 |                  |               27 |             32 |
|  clk         | fsm4/done_reg_36                 |                  |               27 |             32 |
|  clk         | fsm4/done_reg_37                 |                  |               26 |             32 |
|  clk         | fsm4/done_reg_38                 |                  |               26 |             32 |
|  clk         | fsm4/done_reg_39                 |                  |               29 |             32 |
|  clk         | fsm4/done_reg_4                  |                  |               25 |             32 |
|  clk         | fsm4/done_reg_40                 |                  |               28 |             32 |
|  clk         | fsm4/done_reg_41                 |                  |               29 |             32 |
|  clk         | fsm4/done_reg_53                 |                  |               25 |             32 |
|  clk         | fsm4/done_reg_43                 |                  |               28 |             32 |
|  clk         | fsm4/done_reg_44                 |                  |               27 |             32 |
|  clk         | fsm4/done_reg_45                 |                  |               28 |             32 |
|  clk         | fsm4/done_reg_46                 |                  |               25 |             32 |
|  clk         | fsm4/done_reg_60                 |                  |               24 |             32 |
|  clk         | fsm4/done_reg_61                 |                  |               23 |             32 |
|  clk         | fsm4/done_reg_62                 |                  |               23 |             32 |
|  clk         | fsm4/done_reg_7                  |                  |               25 |             32 |
|  clk         | fsm4/done_reg_9                  |                  |               27 |             32 |
|  clk         | fsm4/done_reg_31                 |                  |               26 |             32 |
|  clk         | fsm4/done_reg_50                 |                  |               25 |             32 |
|  clk         | fsm4/done_reg_54                 |                  |               26 |             32 |
|  clk         | fsm4/done_reg_57                 |                  |               25 |             32 |
|  clk         | fsm4/done_reg_58                 |                  |               23 |             32 |
|  clk         | bin_read1_0/bin_read1_0_write_en |                  |               19 |             32 |
|  clk         | fsm4/x10_write_en                |                  |                2 |             32 |
|  clk         | fsm4/y1_read0_0_write_en         |                  |                2 |             32 |
|  clk         | fsm4/tmp_0_write_en              |                  |               11 |             32 |
|  clk         | fsm4/done_reg_22                 |                  |               28 |             32 |
|  clk         | fsm4/done_reg_23                 |                  |               26 |             32 |
|  clk         | fsm4/done_reg_24                 |                  |               27 |             32 |
|  clk         | fsm4/done_reg_25                 |                  |               25 |             32 |
|  clk         | fsm4/done_reg_26                 |                  |               27 |             32 |
|  clk         | fsm4/done_reg_27                 |                  |               27 |             32 |
|  clk         | fsm4/done_reg_28                 |                  |               29 |             32 |
|  clk         | fsm4/done_reg_29                 |                  |               27 |             32 |
|  clk         | fsm4/done_reg_3                  |                  |               23 |             32 |
|  clk         | fsm4/done_reg_30                 |                  |               27 |             32 |
|  clk         | fsm4/done_reg_32                 |                  |               27 |             32 |
|  clk         |                                  | fsm4/RSTP        |               10 |             51 |
|  clk         |                                  | bin_read1_0/RSTP |                8 |             51 |
|  clk         |                                  |                  |               29 |             67 |
+--------------+----------------------------------+------------------+------------------+----------------+


