// Seed: 1195038894
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri id_2,
    input tri1 id_3,
    input wor id_4,
    input wand id_5,
    output tri id_6
);
  assign #1 id_6 = 1'b0;
  wire id_8, id_9;
  wire id_10;
  final
    if (1)
      `define pp_11 0
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input tri id_2
    , id_12, id_13,
    input wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri1 id_10
);
  module_0(
      id_0, id_7, id_8, id_3, id_2, id_9, id_1
  );
endmodule
