# ece571-riscv-sv-conversion
Project attempting to convert  emil's risc-v implementation from verilog to systemverilog
