{
  "$schema": "https://raw.githubusercontent.com/jsonresume/resume-schema/refs/heads/master/job-schema.json",
  "basics": {
    "name": "Keerthana Pamidimukkala",
    "label": "Signal & Power Integrity Engineer II",
    "email": "pamidimukkala.keerthana@gmail.com",
    "phone": "5732021630",
    "url": "https://resume.keerthana.io",
    "summary": "Signal Integrity / Power Integrity engineer (simulation-led) with senior-scope ownership of SI/PI analysis, high-speed interface validation, and design-review readiness. I focus on outcome-driven execution: translating simulation + lab evidence into clear design decisions, improving measurement throughput, and building reusable processes (templates, test benches, documentation) that help teams move faster with fewer re-spins.",
    "location": {
      "address": "13378 188th Ave SE",
      "postalCode": "98272",
      "city": "Monroe",
      "region": "WA",
      "countryCode": "US"
    },
    "profiles": [
      {
        "network": "LinkedIn",
        "username": "keerthanapamidimukkala",
        "url": "https://www.linkedin.com/in/keerthanapamidimukkala"
      }
    ]
  },
  "work": [
    {
      "name": "Microsoft",
      "position": "Signal Integrity Engineer II",
      "location": "Redmond, WA",
      "startDate": "2024-12",
      "endDate": "Present",
      "summary": "Lead simulation-driven SI/PI sign-off and close the loop with targeted lab correlation to drive layout/BOM decisions.",
      "highlights": [
        "Lead SI/PI sign-off (channel health, AC impedance, DC integrity) with targeted lab correlation to drive layout/BOM decisions.",
        "Drive cost reductions by validating component removal (e.g., eliminating CMCs on MIPI) through simulation-measurement correlation.",
        "Convert SI/PI findings into mitigation actions for DV/EV readiness; maintain clear risk/closure status.",
        "Improve lab throughput by tightening measurement workflows (calibration, fixture validation, traceability).",
        "Lead cross-team technical discussions: problem statement → evidence → decision → follow-up."
      ]
    },
    {
      "name": "Microsoft",
      "position": "Signal Integrity Engineer",
      "location": "Redmond, WA",
      "startDate": "2021-11",
      "endDate": "2024-12",
      "summary": "Increased program confidence by owning PI/PDN analysis and translating results into clear design guidance for GO/readiness decisions.",
      "highlights": [
        "Shaped Intel's simulation roadmap (iCAT → iPDS transition) to align vendor tooling with internal workflows.",
        "Led SI Design Lab ISO 9001 audits; established calibration/verification protocols for measurement traceability.",
        "Owned PI/PDN analysis (AC/DC impedance, DC integrity) and translated results into GO/readiness guidance.",
        "Reduced time-to-closure on compliance issues by documenting edge-case behaviors (UFS/LPDDR5x spec alignment).",
        "Standardized execution via simulation matrices and report templates; kept assumptions and risk transparent."
      ]
    },
    {
      "name": "Microsoft",
      "position": "Signal Integrity Test Engineer",
      "location": "Redmond, WA",
      "startDate": "2019-06",
      "endDate": "2021-11",
      "summary": "Built correlation between measurement and models by generating/validating S-parameter inputs and applying de-embedding.",
      "highlights": [
        "Built simulation-measurement correlation by generating/validating S-parameters and applying de-embedding.",
        "Executed TX/RX measurements for high-speed interfaces (PCIe/USB/MIPI/eMMC); correlated to compliance specs.",
        "Improved measurement quality through de-embedding and fixture/test-point validation.",
        "Delivered reliable validation with disciplined triage practices to accelerate root-cause convergence."
      ]
    },
    {
      "name": "Microsoft (via Cascade Engineering Services)",
      "position": "Signal Integrity Test Engineer (Contractor)",
      "location": "Redmond, WA",
      "startDate": "2018-04",
      "endDate": "2018-12",
      "summary": "Executed high-speed SI validation in a production lab setting, focusing on repeatable measurements and clear reporting.",
      "highlights": [
        "Executed high-speed SI validation with repeatable measurements and fast debug turnaround.",
        "Supported compliance/interoperability testing; troubleshot test setups and software issues.",
        "Hands-on lab execution (rework/soldering) for rapid bring-up and failure analysis iteration."
      ]
    },
    {
      "name": "Apple Inc.",
      "position": "Intern, Electromagnetic Compatibility (EMC) Design Engineering",
      "location": "Cupertino, CA",
      "startDate": "2017-02",
      "endDate": "2017-08",
      "summary": "Supported EMC compliance design/validation across products, including radiated/conducted emissions testing.",
      "highlights": [
        "Supported EMC compliance testing (radiated/conducted emissions, ESD susceptibility) and helped standardize HDMI 2.1 cable test methods.",
        "Built a MATLAB tool to aggregate EMC test results, speeding analysis and reporting workflows."
      ]
    },
    {
      "name": "Missouri University of Science and Technology",
      "position": "Graduate Research Assistant, EMC Laboratory",
      "location": "Rolla, MO",
      "startDate": "2016-04",
      "endDate": "2017-01",
      "summary": "Validated and characterized analog CMOS circuits implemented in a test IC.",
      "highlights": [
        "Characterized analog CMOS test IC response to ESD events; correlated simulation with measurement to diagnose faults."
      ]
    }
  ],
  "education": [
    {
      "institution": "Missouri University of Science and Technology",
      "area": "Electrical Engineering",
      "studyType": "M.S.",
      "startDate": "2016-01",
      "endDate": "2017-12"
    },
    {
      "institution": "Jawaharlal Nehru Technological University",
      "area": "Electronics & Communication Engineering",
      "studyType": "B.Tech.",
      "startDate": "2011-08",
      "endDate": "2015-05"
    }
  ],
  "skills": [
    {
      "name": "Signal Integrity (SI)",
      "keywords": [
        "High-speed serial channel analysis",
        "Compliance channel simulation",
        "Channel margin analysis",
        "Simulation-measurement correlation"
      ]
    },
    {
      "name": "Power Integrity (PI/PDN)",
      "keywords": [
        "AC/DC PDN analysis",
        "Impedance sign-off",
        "IR-drop/DCR checks",
        "PI risk assessment",
        "Capacitor placement and optimization"
      ]
    },
    {
      "name": "High-speed Interfaces",
      "keywords": [
        "PCIe Gen 5",
        "Thunderbolt 5",
        "USB 4",
        "LPDDR5x",
        "DP 2.0",
        "HDMI 2.0",
        "MIPI",
        "UFS",
        "DDR/eMMC",
        "SPI",
        "UART",
        "I2C (validation + compliance context)"
      ]
    },
    {
      "name": "Measurement & Lab",
      "keywords": [
        "VNA",
        "TDR",
        "BERT",
        "Oscilloscope",
        "Spectrum analyzer",
        "Calibration/fixture verification",
        "De-embedding"
      ]
    },
    {
      "name": "Simulation & Modeling",
      "keywords": [
        "ANSYS EDT",
        "ANSYS SIwave",
        "Hyperlynx",
        "Simbeor",
        "PowerSI",
        "HFSS",
        "ADS",
        "Custom simulation SW (Intel, Qualcomm)",
        "Instrument-control workflows",
        "Report/matrix execution discipline"
      ]
    },
    {
      "name": "Research & Development",
      "keywords": [
        "Cross-product analyses",
        "Pre-layout insertion loss budget analyses",
        "Via optimization",
        "PCB layout editing",
        "Component placement optimization",
        "IBIS/IBIS-AMI model evaluation",
        "Tool comparison",
        "2.5D vs 3D simulation analysis"
      ]
    },
    {
      "name": "Process & Leadership",
      "keywords": [
        "Design reviews",
        "Risk mitigation",
        "Templates/matrices",
        "Documentation",
        "Cross-team alignment",
        "$ savings through minimizing/optimizing component usage"
      ]
    }
  ],
  "key_differentiators": {
    "summary": "Core pillars of my senior-scope engineering approach:",
    "points": [
      {
        "header": "Senior-Scope Ownership",
        "detail": "End-to-end ownership of SI/PI analysis, high-speed interface validation, and design-review readiness, operating beyond simple execution to drive program-level decisions."
      },
      {
        "header": "Outcome-Driven Execution",
        "detail": "Focus on translating simulation and lab evidence into concrete design decisions (BOM optimization, layout changes) rather than just generating data."
      },
      {
        "header": "Process Scalability",
        "detail": "Proven ability to build reusable processes, templates, and documentation (e.g., ISO 9001 audits, vendor tooling roadmaps) that enable teams to move faster with fewer re-spins."
      }
    ]
  }
}
