0.6
2018.2
Jun 14 2018
20:41:02
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sim_1/new/MCCPU.v,1545189249,verilog,,,,MCCPU,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/ALU.v,1544362529,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/ALU_A_Register.v,,ALU,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/ALU_A_Register.v,1545203497,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/ALU_B_Register.v,,ALU_A_Register,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/ALU_B_Register.v,1545203497,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/ALUout_Register.v,,ALU_B_Register,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/ALUout_Register.v,1544940211,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Adder1.v,,ALUout_Register,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Adder1.v,1544510031,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Adder2.v,,Adder1,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Adder2.v,1544510215,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Control_Unit.v,,Adder2,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Control_Unit.v,1545988264,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/DataBack_Register.v,,Control_Unit,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/DataBack_Register.v,1545203497,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Data_Memory.v,,DataBack_Register,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Data_Memory.v,1545814030,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Instruction_Memory.v,,Data_Memory,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Instruction_Memory.v,1545814822,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Instruction_Register.v,,Instruction_Memory,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Instruction_Register.v,1545205154,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/J_extend.v,,Instruction_Register,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/J_extend.v,1544944248,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Multiple_Cycle_CPU.v,,J_extend,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Multiple_Cycle_CPU.v,1545210692,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Mux1.v,,Multiple_Cycle_CPU,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Mux1.v,1544944972,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Mux2.v,,Mux1,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Mux2.v,1544455451,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Mux3.v,,Mux2,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Mux3.v,1545206990,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Mux4.v,,Mux3,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Mux4.v,1544455127,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Mux5.v,,Mux4,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Mux5.v,1545208187,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Mux6.v,,Mux5,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Mux6.v,1544455258,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/PC.v,,Mux6,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/PC.v,1545816139,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Register_File.v,,PC,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Register_File.v,1545202376,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Sign_zero_extend.v,,Register_File,,,,,,,,
E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sources_1/new/Sign_zero_extend.v,1544442200,verilog,,E:/codes/Vivado/Multiple_Cycle_CPU/Multiple_Cycle_CPU.srcs/sim_1/new/MCCPU.v,,Sign_zero_extend,,,,,,,,
