<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: svt_usb_20_hsic_if</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_svt_usb_20_hsic_if'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_svt_usb_20_hsic_if')">svt_usb_20_hsic_if</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 17.20</td>
<td class="s4 cl rt"><a href="mod662.html#Line" > 42.50</a></td>
<td class="s0 cl rt"><a href="mod662.html#Cond" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod662.html#Branch" >  9.09</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_usb_20_hsic_if.svi')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/DV/subsystem_level/config_ss_verif_env/.//../config_ss_verif_env/tb_src/vips/USB/include/sverilog/svt_usb_20_hsic_if.svi</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod662.html#inst_tag_34202"  onclick="showContent('inst_tag_34202')">config_ss_tb.config_ss_env_intf.host_usb_if.usb_20_hsic_if</a></td>
<td class="s1 cl rt"> 17.20</td>
<td class="s4 cl rt"><a href="mod662.html#inst_tag_34202_Line" > 42.50</a></td>
<td class="s0 cl rt"><a href="mod662.html#inst_tag_34202_Cond" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod662.html#inst_tag_34202_Branch" >  9.09</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod662.html#inst_tag_34203"  onclick="showContent('inst_tag_34203')">config_ss_tb.config_ss_env_intf.dev_usb_if.usb_20_hsic_if</a></td>
<td class="s1 cl rt"> 17.20</td>
<td class="s4 cl rt"><a href="mod662.html#inst_tag_34203_Line" > 42.50</a></td>
<td class="s0 cl rt"><a href="mod662.html#inst_tag_34203_Cond" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod662.html#inst_tag_34203_Branch" >  9.09</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_34202'>
<hr>
<a name="inst_tag_34202"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_34202" >config_ss_tb.config_ss_env_intf.host_usb_if.usb_20_hsic_if</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 17.20</td>
<td class="s4 cl rt"><a href="mod662.html#inst_tag_34202_Line" > 42.50</a></td>
<td class="s0 cl rt"><a href="mod662.html#inst_tag_34202_Cond" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod662.html#inst_tag_34202_Branch" >  9.09</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 17.20</td>
<td class="s4 cl rt"> 42.50</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.09</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33945" >host_usb_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_34203'>
<hr>
<a name="inst_tag_34203"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_34203" >config_ss_tb.config_ss_env_intf.dev_usb_if.usb_20_hsic_if</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 17.20</td>
<td class="s4 cl rt"><a href="mod662.html#inst_tag_34203_Line" > 42.50</a></td>
<td class="s0 cl rt"><a href="mod662.html#inst_tag_34203_Cond" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod662.html#inst_tag_34203_Branch" >  9.09</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 17.20</td>
<td class="s4 cl rt"> 42.50</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.09</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod649.html#inst_tag_33946" >dev_usb_if</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_svt_usb_20_hsic_if'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod662.html" >svt_usb_20_hsic_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>120</td><td>51</td><td>42.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>320</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>350</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>354</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>362</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>374</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>383</td><td>9</td><td>1</td><td>11.11</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>395</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>410</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>417</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>426</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>441</td><td>15</td><td>1</td><td>6.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>481</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>485</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>494</td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">INITIAL</td><td>511</td><td>5</td><td>1</td><td>20.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>518</td><td>15</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>550</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>566</td><td>7</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>577</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>587</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>597</td><td>3</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
319                        always @(vsi_pll_vip_clk_out) begin
320        1/1               vip_clk = vsi_pll_vip_clk_out;
321                        end
322                        // Output clock for the VIP is from the recovered clock
323                        assign vsi_pll_vip_clk_out = (vsi_pll_rec_clk | (!vsi_pll_vip_transmit &amp; vsi_pll_sync_clk));
324                     
325                        // When the VIP is transmitting, or the PLL is disabled, disable the recovery of clock
326                        assign vsi_pll_phase_rst = ((vsi_pll_vip_transmit) | (vsi_pll_disable) |
327                                                    ((((vsi_pll_data_phase_2 | !vsi_pll_data_phase_3) &amp; (!vsi_pll_data_phase_2 | vsi_pll_data_phase_3)) | (vsi_pll_int_se0))));
328                        // SE0 detection
329                        assign vsi_pll_se0_detect = ((strobe === 1'bz) || (strobe === 1'bx)) ? 1'b0 :
330                                                    ((data   === 1'bz) || (data   === 1'bx)) ? 1'b0 :
331                                                    ((strobe === 1'b1) &amp;&amp; (data   === 1'b0) &amp;&amp; (vsi_hsic_data_signaling === 1'b0));
332                        // Phase detection
333                        assign vsi_pll_phase_det = (vsi_pll_feed_back ^ vsi_pll_clk);
334                     
335                        // Clock extraction
336                        assign vsi_pll_extract_clk = (vsi_pll_phase_det &amp; vsi_pll_phase_rst &amp; ~vsi_pll_extract_clk_reg);
337                     
338                        // Clock valid condition
339                        assign vsi_pll_vip_clk_out_valid = (vsi_pll_reset === 1'b0) ? 1'b1 : 1'b0;
340                     
341                     //-----------------------------------------------------------------------
342                     // USB 2.0 HSIC Interface Control Processes
343                     //-----------------------------------------------------------------------
344                     
345                       //-------------------------------------------------------------------------
346                       // Additions for modeling Strobe/Data sample/drive
347                       //-------------------------------------------------------------------------
348                     
349                       initial begin
350        1/1              vsi_hsic_strobe_drive &lt;= 1'bz;
351                       end
352                     
353                       always @ (strobe) begin
354        1/1              vsi_hsic_data_reg &lt;= data;
355                       end
356                     
357                       //-------------------------------------------------------------------------
358                       // Additions for modeling Strobe/Data control/status
359                       //-------------------------------------------------------------------------
360                     
361                       initial begin
362        1/1              vip_hsic_host = 1'bz;
363        1/1              vip_hsic_enabled = 1'b1;
364        1/1              vip_hsic_connected = 1'bz;
365        1/1              vip_hsic_bus_keeper_on = 32'bz;
366        1/1              vip_hsic_bus_keeper_off = 32'bz;
367        1/1              vip_hsic_data_tx = 1'bz;
368        1/1              vip_hsic_strobe_tx = 1'bz;
369        1/1              vip_hsic_data_signaling_tx = 1'bz;
370        1/1              hsic_dev_connected = 1'b0;
371                       end
372                     
373                       initial begin
374        1/1              vsi_hsic_data_signaling &lt;= 1'b0;
375        1/1              vsi_hsic_bus_keeper_enable &lt;= 1'b0;
376        1/1              vsi_hsic_bus_keeper_on_cnt = 0;
377        1/1              vsi_hsic_bus_keeper_off_cnt = 0;
378        1/1              vsi_hsic_bus_keeper_on_max = 16;
379        1/1              vsi_hsic_bus_keeper_off_max = 16;
380                       end
381                     
382                        always begin
383        <font color = "red">1/2     ==>       wait((strobe === 1'b1) &amp;&amp; (data === 1'b0) &amp;&amp; (vip_hsic_enabled === 1'b1)); // Initial IDLE before connect</font>
384        <font color = "red">0/2     ==>       wait((strobe === 1'b0) &amp;&amp; (data === 1'b1)); // Connect </font>
385        <font color = "red">0/2     ==>       wait((strobe === 1'b1) &amp;&amp; (data === 1'b0)); // IDLE after connect</font>
386        <font color = "red">0/1     ==>       hsic_dev_connected &lt;= 1'b1;</font>
387        <font color = "red">0/2     ==>       @(vip_hsic_enabled);</font>
388                        end
389                     
390                        // Check for Data signaling state entry due to packet reception
391                        always @(negedge strobe) begin
392                          // If not currently in data signaling mode, signal entry into data
393                          // signaling mode if the device is connected and we are detecting
394                          // Data low on the falling edge of Strobe.
395        1/1               if ((1'b0 === vsi_hsic_data_signaling) &amp;&amp;
396                              ((1'b0 === strobe) &amp;&amp; (1'b0 === data))  &amp;&amp;
397                              (1'b1 === hsic_dev_connected)) begin
398        <font color = "red">0/1     ==>         vsi_hsic_data_signaling &lt;= 1'b1;</font>
399        <font color = "red">0/2     ==>         #1;</font>
400                            // But signal exit from data signaling mode if Data is no longer
401                            // low just after the falling edge of Strobe.
402        <font color = "red">0/1     ==>         if (1'b0 !== data) begin</font>
403        <font color = "red">0/1     ==>           vsi_hsic_data_signaling &lt;= 1'b0;</font>
404                            end
                   <font color = "red">==>  MISSING_ELSE</font>
405                          end
                        MISSING_ELSE
406                        end
407                     
408                        // Check for Data signaling state exit at end of packet
409                        always @ (negedge vip_hsic_data_signaling_tx) begin
410        <font color = "red">0/1     ==>       if (1'b1 === vsi_hsic_data_signaling) begin</font>
411        <font color = "red">0/1     ==>         vsi_hsic_data_signaling &lt;= 1'b0;</font>
412                          end
                   <font color = "red">==>  MISSING_ELSE</font>
413                        end
414                     
415                        // Watch for data signaling state exit due to model reset/removal rebuild
416                        always @ (negedge vip_hsic_enabled) begin
417        <font color = "red">0/1     ==>       vsi_hsic_data_signaling &lt;= 1'b0;</font>
418        <font color = "red">0/1     ==>       hsic_dev_connected &lt;= 1'b0;</font>
419                        end
420                     
421                        // Watch for data signaling on the strobe and skew appropriately
422                        always @ (vip_hsic_strobe_tx) begin
423                          // For transmission have to use the data signaling mode value driven
424                          // from the Vera portion of the model directly rather than the derived
425                          // data_signaling signal.  Otherwise race issues could arise.
426        1/1               if (vip_hsic_data_signaling_tx !== 1'b1) begin
427        1/1                 vsi_hsic_strobe_drive &lt;= vip_hsic_strobe_tx;
428                          end
429                          else begin
430                            // data signaling is occurring, so delay assignment to strobe until
431                            // falling edge of vip_clk
432        <font color = "red">0/2     ==>         @ (negedge vip_clk);</font>
433        <font color = "red">0/1     ==>         vsi_hsic_strobe_drive &lt;= vip_hsic_strobe_tx;</font>
434                          end
435                        end
436                     
437                        // bus keeper logic
438                        always @ (negedge vip_clk) begin 
439                     
440                          // Only a host provides Bus Keepers
441        1/1               if (vip_hsic_host === 1'b1) begin
442                     
443                            // Enable bus keepers alive after detecting the required cycles of IDLE state
444        <font color = "red">0/1     ==>         if ((1'b1 === strobe) &amp;&amp; (1'b0 === data)) begin</font>
445        <font color = "red">0/1     ==>           if (vsi_hsic_bus_keeper_enable === 1'b0) begin</font>
446        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_on_cnt++;</font>
447                              end
                   <font color = "red">==>  MISSING_ELSE</font>
448                              // Exiting the data signaling mode takes 2 cycles for detection.
449                              // Bus keepers are enabled when the count of IDLE half strobe-periods
450                              // reaches the max count value set by the VIP.
451        <font color = "red">0/1     ==>           if (vsi_hsic_bus_keeper_on_cnt &gt;= vsi_hsic_bus_keeper_on_max) begin</font>
452        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_enable &lt;= 1'b1;</font>
453                              end
                   <font color = "red">==>  MISSING_ELSE</font>
454                            end
455                            else begin
456        <font color = "red">0/1     ==>           vsi_hsic_bus_keeper_on_cnt = 0 ;</font>
457                            end
458                       
459                            // Disable keepers when required number of cycles after non-IDLE state is seen
460        <font color = "red">0/1     ==>         if ((1'b1 === vsi_hsic_data_signaling) || (!((1'b1 === strobe) &amp;&amp; (1'b0 === data)))) begin</font>
461        <font color = "red">0/1     ==>           if ((!((1'b1 === strobe) &amp;&amp; (1'b0 === data))) &amp;&amp; (vsi_hsic_bus_keeper_off_cnt == 0) &amp;&amp; vsi_hsic_bus_keeper_enable === 1'b1) begin</font>
462        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_off_cnt = 1;</font>
463                              end
464        <font color = "red">0/1     ==>           else if (vsi_hsic_bus_keeper_enable === 1'b1) begin</font>
465        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_off_cnt++;</font>
466                              end
                   <font color = "red">==>  MISSING_ELSE</font>
467                              // Entering the data signaling mode takes 1 cycle for detection.
468                              // The bus keepers are disabled when the count of non-IDLE half
469                              // strobe-periods reaches the max count value set by the VIP.
470        <font color = "red">0/1     ==>           if (vsi_hsic_bus_keeper_off_cnt &gt;= vsi_hsic_bus_keeper_off_max) begin</font>
471        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_enable &lt;= 1'b0;</font>
472                              end
                   <font color = "red">==>  MISSING_ELSE</font>
473                            end
474                            else begin
475        <font color = "red">0/1     ==>           vsi_hsic_bus_keeper_off_cnt = 0;</font>
476                            end
477                          end
                        MISSING_ELSE
478                        end
479                         
480                       always @ (vip_hsic_bus_keeper_on) begin
481        1/1              vsi_hsic_bus_keeper_on_max = vip_hsic_bus_keeper_on;
482                       end 
483                     
484                       always @ (vip_hsic_bus_keeper_off) begin
485        1/1              vsi_hsic_bus_keeper_off_max = vip_hsic_bus_keeper_off;
486                       end 
487                     
488                       //-----------------------------------------------------------------------
489                       // Additions for Clock_Recovery
490                       //-----------------------------------------------------------------------
491                     
492                       // Initialize all registers
493                       initial begin
494        1/1              vsi_pll_data_phase_0    = 1'b0;
495        1/1              vsi_pll_data_phase_1    = 1'b0;
496        1/1              vsi_pll_data_phase_2    = 1'b0;
497        1/1              vsi_pll_data_phase_3    = 1'b0;
498        1/1              vsi_pll_dpdm_phase_0    = 1'b0;
499        1/1              vsi_pll_int_se0         = 1'b0;
500        1/1              vsi_pll_extract_clk_reg = 1'b0;
501        1/1              vsi_pll_feed_back       = 1'b0;
502        1/1              vsi_pll_clk         = 1'b0;
503        1/1              vsi_pll_rec_clk     = 1'b0;
504        1/1              vsi_pll_reset       = 1'b1;
505        1/1              vsi_pll_sync_clk    = 1'b0;
506        1/1              vsi_pll_saw_sync_clk    = 1'b0;
507                       end
508                     
509                       // Reset the DPLL at startup
510                       initial begin
511        <font color = "red">1/2     ==>      @(posedge clk);</font>
512        <font color = "red">0/2     ==>      @(posedge clk);</font>
513        <font color = "red">0/1     ==>      vsi_pll_reset = 0;</font>
514                       end
515                     
516                        // Code to generate the initial recovered clock edge during the first SYNC bit
517                        always @ (posedge clk) begin
518        <font color = "red">0/1     ==>       if (vsi_pll_vip_transmit === 1'b0) begin</font>
519        <font color = "red">0/1     ==>         if (vsi_pll_data_in !== vsi_pll_data_phase_0) begin</font>
520        <font color = "red">0/1     ==>           vsi_pll_saw_sync_clk &lt;= 1'b0;</font>
521        <font color = "red">0/1     ==>           vsi_pll_sync_clk &lt;= 1'b0;</font>
522                            end
523                            else begin
524        <font color = "red">0/1     ==>           if ((vsi_pll_data_phase_0 !== vsi_pll_data_phase_1) &amp;&amp; (vsi_pll_rec_clk === 1'b1)) begin</font>
525        <font color = "red">0/1     ==>             vsi_pll_saw_sync_clk &lt;= 1'b1;</font>
526                              end
527        <font color = "red">0/1     ==>           else if ((vsi_pll_data_phase_1 !== vsi_pll_data_phase_2) &amp;&amp; (vsi_pll_rec_clk === 1'b1)) begin</font>
528        <font color = "red">0/1     ==>             vsi_pll_saw_sync_clk &lt;= 1'b1;</font>
529                              end
530        <font color = "red">0/1     ==>           else if ((vsi_pll_data_phase_2 !== vsi_pll_data_phase_3) &amp;&amp; (vsi_pll_rec_clk === 1'b1)) begin</font>
531        <font color = "red">0/1     ==>             vsi_pll_saw_sync_clk &lt;= 1'b1;</font>
532                              end
                   <font color = "red">==>  MISSING_ELSE</font>
533                     
534        <font color = "red">0/1     ==>           if ((vsi_pll_data_phase_1 !== vsi_pll_data_phase_2) &amp;&amp; (vsi_pll_rec_clk !== 1'b1)) begin</font>
535        <font color = "red">0/1     ==>             vsi_pll_sync_clk &lt;= ~vsi_pll_saw_sync_clk;</font>
536        <font color = "red">0/1     ==>             vsi_pll_saw_sync_clk &lt;= 1'b0;</font>
537                              end
538                              else begin
539        <font color = "red">0/1     ==>             vsi_pll_sync_clk &lt;= 1'b0;</font>
540                              end
541                            end
542                          end
543                          else begin
544        <font color = "red">0/1     ==>         vsi_pll_sync_clk &lt;= 1'b0;</font>
545                          end
546                        end
547                     
548                        // Initialize all register
549                        initial begin
550        1/1               vsi_pll_data_phase_0    = 1'b0;
551        1/1               vsi_pll_data_phase_1    = 1'b0;
552        1/1               vsi_pll_data_phase_2    = 1'b0;
553        1/1               vsi_pll_data_phase_3    = 1'b0;
554        1/1               vsi_pll_dpdm_phase_0    = 1'b0;
555        1/1               vsi_pll_int_se0         = 1'b0;
556        1/1               vsi_pll_extract_clk_reg = 1'b0;
557        1/1               vsi_pll_feed_back       = 1'b0;
558        1/1               vsi_pll_clk         = 1'b0;
559        1/1               vsi_pll_rec_clk     = 1'b0;
560        1/1               vsi_pll_sync_clk    = 1'b0;
561        1/1               vsi_pll_saw_sync_clk    = 1'b0;
562                        end
563                     
564                        // Generation of control signals
565                        always @ (posedge clk) begin
566        <font color = "red">0/1     ==>       vsi_pll_data_phase_0 &lt;= vsi_pll_data_in;</font>
567        <font color = "red">0/1     ==>       vsi_pll_data_phase_1 &lt;= vsi_pll_data_phase_0;</font>
568        <font color = "red">0/1     ==>       vsi_pll_data_phase_2 &lt;= vsi_pll_data_phase_1;</font>
569        <font color = "red">0/1     ==>       vsi_pll_data_phase_3 &lt;= vsi_pll_data_phase_2;</font>
570        <font color = "red">0/1     ==>       vsi_pll_dpdm_phase_0 &lt;= vsi_pll_se0_detect;</font>
571        <font color = "red">0/1     ==>       vsi_pll_int_se0 &lt;= vsi_pll_dpdm_phase_0 &amp;&amp; (vsi_pll_int_se0 || vsi_pll_se0_detect);</font>
572        <font color = "red">0/1     ==>       vsi_pll_extract_clk_reg &lt;= vsi_pll_phase_det &amp; vsi_pll_phase_rst;</font>
573                        end
574                     
575                        // Generation of feedback
576                        always @ (posedge clk) begin
577        <font color = "red">0/1     ==>       if (vsi_pll_reset) begin</font>
578        <font color = "red">0/1     ==>         vsi_pll_feed_back &lt;= 1'b1;</font>
579                          end
580                          else begin
581        <font color = "red">0/1     ==>         vsi_pll_feed_back &lt;= (!vsi_pll_feed_back) &amp; vsi_pll_phase_rst;</font>
582                          end
583                        end
584                     
585                        // Generation of clock
586                        always @ (posedge clk) begin
587        <font color = "red">0/1     ==>       if (vsi_pll_reset) begin</font>
588        <font color = "red">0/1     ==>         vsi_pll_clk &lt;= 1'b1;</font>
589                          end
590                          else begin
591        <font color = "red">0/1     ==>         vsi_pll_clk &lt;= vsi_pll_phase_det &amp; vsi_pll_phase_rst;</font>
592                          end
593                        end
594                     
595                        // Generation of recovered clock
596                        always @ (posedge clk) begin
597        <font color = "red">0/1     ==>       if (vsi_pll_reset) begin</font>
598        <font color = "red">0/1     ==>         vsi_pll_rec_clk &lt;= 1'b0;</font>
599                          end
600                          else begin
601        <font color = "red">0/1     ==>         vsi_pll_rec_clk &lt;= vsi_pll_extract_clk;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod662.html" >svt_usb_20_hsic_if</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>6</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>6</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       571
 EXPRESSION (vsi_pll_dpdm_phase_0 &amp;&amp; (vsi_pll_int_se0 || vsi_pll_se0_detect))
             ----------1---------    -------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       571
 SUB-EXPRESSION (vsi_pll_int_se0 || vsi_pll_se0_detect)
                 -------1-------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod662.html" >svt_usb_20_hsic_if</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">3</td>
<td class="rt">9.09  </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">395</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">410</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">426</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">441</td>
<td class="rt">12</td>
<td class="rt">1</td>
<td class="rt">8.33  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">518</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">587</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">597</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
395             if ((1'b0 === vsi_hsic_data_signaling) &&
                <font color = "red">-1-</font>  
396                 ((1'b0 === strobe) && (1'b0 === data))  &&
397                 (1'b1 === hsic_dev_connected)) begin
398               vsi_hsic_data_signaling <= 1'b1;
399               #1;
400               // But signal exit from data signaling mode if Data is no longer
401               // low just after the falling edge of Strobe.
402               if (1'b0 !== data) begin
                  <font color = "red">-2-</font>  
403                 vsi_hsic_data_signaling <= 1'b0;
           <font color = "red">         ==></font>
404               end
                  MISSING_ELSE
           <font color = "red">       ==></font>
405             end
                MISSING_ELSE
           <font color = "green">     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
410             if (1'b1 === vsi_hsic_data_signaling) begin
                <font color = "red">-1-</font>  
411               vsi_hsic_data_signaling <= 1'b0;
           <font color = "red">       ==></font>
412             end
                MISSING_ELSE
           <font color = "red">     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
426             if (vip_hsic_data_signaling_tx !== 1'b1) begin
                <font color = "red">-1-</font>  
427               vsi_hsic_strobe_drive <= vip_hsic_strobe_tx;
           <font color = "green">       ==></font>
428             end
429             else begin
430               // data signaling is occurring, so delay assignment to strobe until
431               // falling edge of vip_clk
432               @ (negedge vip_clk);
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
441             if (vip_hsic_host === 1'b1) begin
                <font color = "red">-1-</font>  
442        
443               // Enable bus keepers alive after detecting the required cycles of IDLE state
444               if ((1'b1 === strobe) && (1'b0 === data)) begin
                  <font color = "red">-2-</font>  
445                 if (vsi_hsic_bus_keeper_enable === 1'b0) begin
                    <font color = "red">-3-</font>  
446                   vsi_hsic_bus_keeper_on_cnt++;
           <font color = "red">           ==></font>
447                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
448                 // Exiting the data signaling mode takes 2 cycles for detection.
449                 // Bus keepers are enabled when the count of IDLE half strobe-periods
450                 // reaches the max count value set by the VIP.
451                 if (vsi_hsic_bus_keeper_on_cnt >= vsi_hsic_bus_keeper_on_max) begin
                    <font color = "red">-4-</font>  
452                   vsi_hsic_bus_keeper_enable <= 1'b1;
           <font color = "red">           ==></font>
453                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
454               end
455               else begin
456                 vsi_hsic_bus_keeper_on_cnt = 0 ;
           <font color = "red">         ==></font>
457               end
458          
459               // Disable keepers when required number of cycles after non-IDLE state is seen
460               if ((1'b1 === vsi_hsic_data_signaling) || (!((1'b1 === strobe) && (1'b0 === data)))) begin
                  <font color = "red">-5-</font>  
461                 if ((!((1'b1 === strobe) && (1'b0 === data))) && (vsi_hsic_bus_keeper_off_cnt == 0) && vsi_hsic_bus_keeper_enable === 1'b1) begin
                    <font color = "red">-6-</font>  
462                   vsi_hsic_bus_keeper_off_cnt = 1;
           <font color = "red">           ==></font>
463                 end
464                 else if (vsi_hsic_bus_keeper_enable === 1'b1) begin
                         <font color = "red">-7-</font>  
465                   vsi_hsic_bus_keeper_off_cnt++;
           <font color = "red">           ==></font>
466                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
467                 // Entering the data signaling mode takes 1 cycle for detection.
468                 // The bus keepers are disabled when the count of non-IDLE half
469                 // strobe-periods reaches the max count value set by the VIP.
470                 if (vsi_hsic_bus_keeper_off_cnt >= vsi_hsic_bus_keeper_off_max) begin
                    <font color = "red">-8-</font>  
471                   vsi_hsic_bus_keeper_enable <= 1'b0;
           <font color = "red">           ==></font>
472                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
473               end
474               else begin
475                 vsi_hsic_bus_keeper_off_cnt = 0;
           <font color = "red">         ==></font>
476               end
477             end
                MISSING_ELSE
           <font color = "green">     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
518             if (vsi_pll_vip_transmit === 1'b0) begin
                <font color = "red">-1-</font>  
519               if (vsi_pll_data_in !== vsi_pll_data_phase_0) begin
                  <font color = "red">-2-</font>  
520                 vsi_pll_saw_sync_clk <= 1'b0;
           <font color = "red">         ==></font>
521                 vsi_pll_sync_clk <= 1'b0;
522               end
523               else begin
524                 if ((vsi_pll_data_phase_0 !== vsi_pll_data_phase_1) && (vsi_pll_rec_clk === 1'b1)) begin
                    <font color = "red">-3-</font>  
525                   vsi_pll_saw_sync_clk <= 1'b1;
           <font color = "red">           ==></font>
526                 end
527                 else if ((vsi_pll_data_phase_1 !== vsi_pll_data_phase_2) && (vsi_pll_rec_clk === 1'b1)) begin
                         <font color = "red">-4-</font>  
528                   vsi_pll_saw_sync_clk <= 1'b1;
           <font color = "red">           ==></font>
529                 end
530                 else if ((vsi_pll_data_phase_2 !== vsi_pll_data_phase_3) && (vsi_pll_rec_clk === 1'b1)) begin
                         <font color = "red">-5-</font>  
531                   vsi_pll_saw_sync_clk <= 1'b1;
           <font color = "red">           ==></font>
532                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
533        
534                 if ((vsi_pll_data_phase_1 !== vsi_pll_data_phase_2) && (vsi_pll_rec_clk !== 1'b1)) begin
                    <font color = "red">-6-</font>  
535                   vsi_pll_sync_clk <= ~vsi_pll_saw_sync_clk;
           <font color = "red">           ==></font>
536                   vsi_pll_saw_sync_clk <= 1'b0;
537                 end
538                 else begin
539                   vsi_pll_sync_clk <= 1'b0;
           <font color = "red">           ==></font>
540                 end
541               end
542             end
543             else begin
544               vsi_pll_sync_clk <= 1'b0;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577             if (vsi_pll_reset) begin
                <font color = "red">-1-</font>  
578               vsi_pll_feed_back <= 1'b1;
           <font color = "red">       ==></font>
579             end
580             else begin
581               vsi_pll_feed_back <= (!vsi_pll_feed_back) & vsi_pll_phase_rst;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
587             if (vsi_pll_reset) begin
                <font color = "red">-1-</font>  
588               vsi_pll_clk <= 1'b1;
           <font color = "red">       ==></font>
589             end
590             else begin
591               vsi_pll_clk <= vsi_pll_phase_det & vsi_pll_phase_rst;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
597             if (vsi_pll_reset) begin
                <font color = "red">-1-</font>  
598               vsi_pll_rec_clk <= 1'b0;
           <font color = "red">       ==></font>
599             end
600             else begin
601               vsi_pll_rec_clk <= vsi_pll_extract_clk;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34202'>
<a name="inst_tag_34202_Line"></a>
<b>Line Coverage for Instance : <a href="mod662.html#inst_tag_34202" >config_ss_tb.config_ss_env_intf.host_usb_if.usb_20_hsic_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>120</td><td>51</td><td>42.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>320</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>350</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>354</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>362</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>374</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>383</td><td>9</td><td>1</td><td>11.11</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>395</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>410</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>417</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>426</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>441</td><td>15</td><td>1</td><td>6.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>481</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>485</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>494</td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">INITIAL</td><td>511</td><td>5</td><td>1</td><td>20.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>518</td><td>15</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>550</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>566</td><td>7</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>577</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>587</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>597</td><td>3</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
319                        always @(vsi_pll_vip_clk_out) begin
320        1/1               vip_clk = vsi_pll_vip_clk_out;
321                        end
322                        // Output clock for the VIP is from the recovered clock
323                        assign vsi_pll_vip_clk_out = (vsi_pll_rec_clk | (!vsi_pll_vip_transmit &amp; vsi_pll_sync_clk));
324                     
325                        // When the VIP is transmitting, or the PLL is disabled, disable the recovery of clock
326                        assign vsi_pll_phase_rst = ((vsi_pll_vip_transmit) | (vsi_pll_disable) |
327                                                    ((((vsi_pll_data_phase_2 | !vsi_pll_data_phase_3) &amp; (!vsi_pll_data_phase_2 | vsi_pll_data_phase_3)) | (vsi_pll_int_se0))));
328                        // SE0 detection
329                        assign vsi_pll_se0_detect = ((strobe === 1'bz) || (strobe === 1'bx)) ? 1'b0 :
330                                                    ((data   === 1'bz) || (data   === 1'bx)) ? 1'b0 :
331                                                    ((strobe === 1'b1) &amp;&amp; (data   === 1'b0) &amp;&amp; (vsi_hsic_data_signaling === 1'b0));
332                        // Phase detection
333                        assign vsi_pll_phase_det = (vsi_pll_feed_back ^ vsi_pll_clk);
334                     
335                        // Clock extraction
336                        assign vsi_pll_extract_clk = (vsi_pll_phase_det &amp; vsi_pll_phase_rst &amp; ~vsi_pll_extract_clk_reg);
337                     
338                        // Clock valid condition
339                        assign vsi_pll_vip_clk_out_valid = (vsi_pll_reset === 1'b0) ? 1'b1 : 1'b0;
340                     
341                     //-----------------------------------------------------------------------
342                     // USB 2.0 HSIC Interface Control Processes
343                     //-----------------------------------------------------------------------
344                     
345                       //-------------------------------------------------------------------------
346                       // Additions for modeling Strobe/Data sample/drive
347                       //-------------------------------------------------------------------------
348                     
349                       initial begin
350        1/1              vsi_hsic_strobe_drive &lt;= 1'bz;
351                       end
352                     
353                       always @ (strobe) begin
354        1/1              vsi_hsic_data_reg &lt;= data;
355                       end
356                     
357                       //-------------------------------------------------------------------------
358                       // Additions for modeling Strobe/Data control/status
359                       //-------------------------------------------------------------------------
360                     
361                       initial begin
362        1/1              vip_hsic_host = 1'bz;
363        1/1              vip_hsic_enabled = 1'b1;
364        1/1              vip_hsic_connected = 1'bz;
365        1/1              vip_hsic_bus_keeper_on = 32'bz;
366        1/1              vip_hsic_bus_keeper_off = 32'bz;
367        1/1              vip_hsic_data_tx = 1'bz;
368        1/1              vip_hsic_strobe_tx = 1'bz;
369        1/1              vip_hsic_data_signaling_tx = 1'bz;
370        1/1              hsic_dev_connected = 1'b0;
371                       end
372                     
373                       initial begin
374        1/1              vsi_hsic_data_signaling &lt;= 1'b0;
375        1/1              vsi_hsic_bus_keeper_enable &lt;= 1'b0;
376        1/1              vsi_hsic_bus_keeper_on_cnt = 0;
377        1/1              vsi_hsic_bus_keeper_off_cnt = 0;
378        1/1              vsi_hsic_bus_keeper_on_max = 16;
379        1/1              vsi_hsic_bus_keeper_off_max = 16;
380                       end
381                     
382                        always begin
383        <font color = "red">1/2     ==>       wait((strobe === 1'b1) &amp;&amp; (data === 1'b0) &amp;&amp; (vip_hsic_enabled === 1'b1)); // Initial IDLE before connect</font>
384        <font color = "red">0/2     ==>       wait((strobe === 1'b0) &amp;&amp; (data === 1'b1)); // Connect </font>
385        <font color = "red">0/2     ==>       wait((strobe === 1'b1) &amp;&amp; (data === 1'b0)); // IDLE after connect</font>
386        <font color = "red">0/1     ==>       hsic_dev_connected &lt;= 1'b1;</font>
387        <font color = "red">0/2     ==>       @(vip_hsic_enabled);</font>
388                        end
389                     
390                        // Check for Data signaling state entry due to packet reception
391                        always @(negedge strobe) begin
392                          // If not currently in data signaling mode, signal entry into data
393                          // signaling mode if the device is connected and we are detecting
394                          // Data low on the falling edge of Strobe.
395        1/1               if ((1'b0 === vsi_hsic_data_signaling) &amp;&amp;
396                              ((1'b0 === strobe) &amp;&amp; (1'b0 === data))  &amp;&amp;
397                              (1'b1 === hsic_dev_connected)) begin
398        <font color = "red">0/1     ==>         vsi_hsic_data_signaling &lt;= 1'b1;</font>
399        <font color = "red">0/2     ==>         #1;</font>
400                            // But signal exit from data signaling mode if Data is no longer
401                            // low just after the falling edge of Strobe.
402        <font color = "red">0/1     ==>         if (1'b0 !== data) begin</font>
403        <font color = "red">0/1     ==>           vsi_hsic_data_signaling &lt;= 1'b0;</font>
404                            end
                   <font color = "red">==>  MISSING_ELSE</font>
405                          end
                        MISSING_ELSE
406                        end
407                     
408                        // Check for Data signaling state exit at end of packet
409                        always @ (negedge vip_hsic_data_signaling_tx) begin
410        <font color = "red">0/1     ==>       if (1'b1 === vsi_hsic_data_signaling) begin</font>
411        <font color = "red">0/1     ==>         vsi_hsic_data_signaling &lt;= 1'b0;</font>
412                          end
                   <font color = "red">==>  MISSING_ELSE</font>
413                        end
414                     
415                        // Watch for data signaling state exit due to model reset/removal rebuild
416                        always @ (negedge vip_hsic_enabled) begin
417        <font color = "red">0/1     ==>       vsi_hsic_data_signaling &lt;= 1'b0;</font>
418        <font color = "red">0/1     ==>       hsic_dev_connected &lt;= 1'b0;</font>
419                        end
420                     
421                        // Watch for data signaling on the strobe and skew appropriately
422                        always @ (vip_hsic_strobe_tx) begin
423                          // For transmission have to use the data signaling mode value driven
424                          // from the Vera portion of the model directly rather than the derived
425                          // data_signaling signal.  Otherwise race issues could arise.
426        1/1               if (vip_hsic_data_signaling_tx !== 1'b1) begin
427        1/1                 vsi_hsic_strobe_drive &lt;= vip_hsic_strobe_tx;
428                          end
429                          else begin
430                            // data signaling is occurring, so delay assignment to strobe until
431                            // falling edge of vip_clk
432        <font color = "red">0/2     ==>         @ (negedge vip_clk);</font>
433        <font color = "red">0/1     ==>         vsi_hsic_strobe_drive &lt;= vip_hsic_strobe_tx;</font>
434                          end
435                        end
436                     
437                        // bus keeper logic
438                        always @ (negedge vip_clk) begin 
439                     
440                          // Only a host provides Bus Keepers
441        1/1               if (vip_hsic_host === 1'b1) begin
442                     
443                            // Enable bus keepers alive after detecting the required cycles of IDLE state
444        <font color = "red">0/1     ==>         if ((1'b1 === strobe) &amp;&amp; (1'b0 === data)) begin</font>
445        <font color = "red">0/1     ==>           if (vsi_hsic_bus_keeper_enable === 1'b0) begin</font>
446        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_on_cnt++;</font>
447                              end
                   <font color = "red">==>  MISSING_ELSE</font>
448                              // Exiting the data signaling mode takes 2 cycles for detection.
449                              // Bus keepers are enabled when the count of IDLE half strobe-periods
450                              // reaches the max count value set by the VIP.
451        <font color = "red">0/1     ==>           if (vsi_hsic_bus_keeper_on_cnt &gt;= vsi_hsic_bus_keeper_on_max) begin</font>
452        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_enable &lt;= 1'b1;</font>
453                              end
                   <font color = "red">==>  MISSING_ELSE</font>
454                            end
455                            else begin
456        <font color = "red">0/1     ==>           vsi_hsic_bus_keeper_on_cnt = 0 ;</font>
457                            end
458                       
459                            // Disable keepers when required number of cycles after non-IDLE state is seen
460        <font color = "red">0/1     ==>         if ((1'b1 === vsi_hsic_data_signaling) || (!((1'b1 === strobe) &amp;&amp; (1'b0 === data)))) begin</font>
461        <font color = "red">0/1     ==>           if ((!((1'b1 === strobe) &amp;&amp; (1'b0 === data))) &amp;&amp; (vsi_hsic_bus_keeper_off_cnt == 0) &amp;&amp; vsi_hsic_bus_keeper_enable === 1'b1) begin</font>
462        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_off_cnt = 1;</font>
463                              end
464        <font color = "red">0/1     ==>           else if (vsi_hsic_bus_keeper_enable === 1'b1) begin</font>
465        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_off_cnt++;</font>
466                              end
                   <font color = "red">==>  MISSING_ELSE</font>
467                              // Entering the data signaling mode takes 1 cycle for detection.
468                              // The bus keepers are disabled when the count of non-IDLE half
469                              // strobe-periods reaches the max count value set by the VIP.
470        <font color = "red">0/1     ==>           if (vsi_hsic_bus_keeper_off_cnt &gt;= vsi_hsic_bus_keeper_off_max) begin</font>
471        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_enable &lt;= 1'b0;</font>
472                              end
                   <font color = "red">==>  MISSING_ELSE</font>
473                            end
474                            else begin
475        <font color = "red">0/1     ==>           vsi_hsic_bus_keeper_off_cnt = 0;</font>
476                            end
477                          end
                        MISSING_ELSE
478                        end
479                         
480                       always @ (vip_hsic_bus_keeper_on) begin
481        1/1              vsi_hsic_bus_keeper_on_max = vip_hsic_bus_keeper_on;
482                       end 
483                     
484                       always @ (vip_hsic_bus_keeper_off) begin
485        1/1              vsi_hsic_bus_keeper_off_max = vip_hsic_bus_keeper_off;
486                       end 
487                     
488                       //-----------------------------------------------------------------------
489                       // Additions for Clock_Recovery
490                       //-----------------------------------------------------------------------
491                     
492                       // Initialize all registers
493                       initial begin
494        1/1              vsi_pll_data_phase_0    = 1'b0;
495        1/1              vsi_pll_data_phase_1    = 1'b0;
496        1/1              vsi_pll_data_phase_2    = 1'b0;
497        1/1              vsi_pll_data_phase_3    = 1'b0;
498        1/1              vsi_pll_dpdm_phase_0    = 1'b0;
499        1/1              vsi_pll_int_se0         = 1'b0;
500        1/1              vsi_pll_extract_clk_reg = 1'b0;
501        1/1              vsi_pll_feed_back       = 1'b0;
502        1/1              vsi_pll_clk         = 1'b0;
503        1/1              vsi_pll_rec_clk     = 1'b0;
504        1/1              vsi_pll_reset       = 1'b1;
505        1/1              vsi_pll_sync_clk    = 1'b0;
506        1/1              vsi_pll_saw_sync_clk    = 1'b0;
507                       end
508                     
509                       // Reset the DPLL at startup
510                       initial begin
511        <font color = "red">1/2     ==>      @(posedge clk);</font>
512        <font color = "red">0/2     ==>      @(posedge clk);</font>
513        <font color = "red">0/1     ==>      vsi_pll_reset = 0;</font>
514                       end
515                     
516                        // Code to generate the initial recovered clock edge during the first SYNC bit
517                        always @ (posedge clk) begin
518        <font color = "red">0/1     ==>       if (vsi_pll_vip_transmit === 1'b0) begin</font>
519        <font color = "red">0/1     ==>         if (vsi_pll_data_in !== vsi_pll_data_phase_0) begin</font>
520        <font color = "red">0/1     ==>           vsi_pll_saw_sync_clk &lt;= 1'b0;</font>
521        <font color = "red">0/1     ==>           vsi_pll_sync_clk &lt;= 1'b0;</font>
522                            end
523                            else begin
524        <font color = "red">0/1     ==>           if ((vsi_pll_data_phase_0 !== vsi_pll_data_phase_1) &amp;&amp; (vsi_pll_rec_clk === 1'b1)) begin</font>
525        <font color = "red">0/1     ==>             vsi_pll_saw_sync_clk &lt;= 1'b1;</font>
526                              end
527        <font color = "red">0/1     ==>           else if ((vsi_pll_data_phase_1 !== vsi_pll_data_phase_2) &amp;&amp; (vsi_pll_rec_clk === 1'b1)) begin</font>
528        <font color = "red">0/1     ==>             vsi_pll_saw_sync_clk &lt;= 1'b1;</font>
529                              end
530        <font color = "red">0/1     ==>           else if ((vsi_pll_data_phase_2 !== vsi_pll_data_phase_3) &amp;&amp; (vsi_pll_rec_clk === 1'b1)) begin</font>
531        <font color = "red">0/1     ==>             vsi_pll_saw_sync_clk &lt;= 1'b1;</font>
532                              end
                   <font color = "red">==>  MISSING_ELSE</font>
533                     
534        <font color = "red">0/1     ==>           if ((vsi_pll_data_phase_1 !== vsi_pll_data_phase_2) &amp;&amp; (vsi_pll_rec_clk !== 1'b1)) begin</font>
535        <font color = "red">0/1     ==>             vsi_pll_sync_clk &lt;= ~vsi_pll_saw_sync_clk;</font>
536        <font color = "red">0/1     ==>             vsi_pll_saw_sync_clk &lt;= 1'b0;</font>
537                              end
538                              else begin
539        <font color = "red">0/1     ==>             vsi_pll_sync_clk &lt;= 1'b0;</font>
540                              end
541                            end
542                          end
543                          else begin
544        <font color = "red">0/1     ==>         vsi_pll_sync_clk &lt;= 1'b0;</font>
545                          end
546                        end
547                     
548                        // Initialize all register
549                        initial begin
550        1/1               vsi_pll_data_phase_0    = 1'b0;
551        1/1               vsi_pll_data_phase_1    = 1'b0;
552        1/1               vsi_pll_data_phase_2    = 1'b0;
553        1/1               vsi_pll_data_phase_3    = 1'b0;
554        1/1               vsi_pll_dpdm_phase_0    = 1'b0;
555        1/1               vsi_pll_int_se0         = 1'b0;
556        1/1               vsi_pll_extract_clk_reg = 1'b0;
557        1/1               vsi_pll_feed_back       = 1'b0;
558        1/1               vsi_pll_clk         = 1'b0;
559        1/1               vsi_pll_rec_clk     = 1'b0;
560        1/1               vsi_pll_sync_clk    = 1'b0;
561        1/1               vsi_pll_saw_sync_clk    = 1'b0;
562                        end
563                     
564                        // Generation of control signals
565                        always @ (posedge clk) begin
566        <font color = "red">0/1     ==>       vsi_pll_data_phase_0 &lt;= vsi_pll_data_in;</font>
567        <font color = "red">0/1     ==>       vsi_pll_data_phase_1 &lt;= vsi_pll_data_phase_0;</font>
568        <font color = "red">0/1     ==>       vsi_pll_data_phase_2 &lt;= vsi_pll_data_phase_1;</font>
569        <font color = "red">0/1     ==>       vsi_pll_data_phase_3 &lt;= vsi_pll_data_phase_2;</font>
570        <font color = "red">0/1     ==>       vsi_pll_dpdm_phase_0 &lt;= vsi_pll_se0_detect;</font>
571        <font color = "red">0/1     ==>       vsi_pll_int_se0 &lt;= vsi_pll_dpdm_phase_0 &amp;&amp; (vsi_pll_int_se0 || vsi_pll_se0_detect);</font>
572        <font color = "red">0/1     ==>       vsi_pll_extract_clk_reg &lt;= vsi_pll_phase_det &amp; vsi_pll_phase_rst;</font>
573                        end
574                     
575                        // Generation of feedback
576                        always @ (posedge clk) begin
577        <font color = "red">0/1     ==>       if (vsi_pll_reset) begin</font>
578        <font color = "red">0/1     ==>         vsi_pll_feed_back &lt;= 1'b1;</font>
579                          end
580                          else begin
581        <font color = "red">0/1     ==>         vsi_pll_feed_back &lt;= (!vsi_pll_feed_back) &amp; vsi_pll_phase_rst;</font>
582                          end
583                        end
584                     
585                        // Generation of clock
586                        always @ (posedge clk) begin
587        <font color = "red">0/1     ==>       if (vsi_pll_reset) begin</font>
588        <font color = "red">0/1     ==>         vsi_pll_clk &lt;= 1'b1;</font>
589                          end
590                          else begin
591        <font color = "red">0/1     ==>         vsi_pll_clk &lt;= vsi_pll_phase_det &amp; vsi_pll_phase_rst;</font>
592                          end
593                        end
594                     
595                        // Generation of recovered clock
596                        always @ (posedge clk) begin
597        <font color = "red">0/1     ==>       if (vsi_pll_reset) begin</font>
598        <font color = "red">0/1     ==>         vsi_pll_rec_clk &lt;= 1'b0;</font>
599                          end
600                          else begin
601        <font color = "red">0/1     ==>         vsi_pll_rec_clk &lt;= vsi_pll_extract_clk;</font>
</pre>
<hr>
<a name="inst_tag_34202_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod662.html#inst_tag_34202" >config_ss_tb.config_ss_env_intf.host_usb_if.usb_20_hsic_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>6</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>6</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       571
 EXPRESSION (vsi_pll_dpdm_phase_0 &amp;&amp; (vsi_pll_int_se0 || vsi_pll_se0_detect))
             ----------1---------    -------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       571
 SUB-EXPRESSION (vsi_pll_int_se0 || vsi_pll_se0_detect)
                 -------1-------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_34202_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod662.html#inst_tag_34202" >config_ss_tb.config_ss_env_intf.host_usb_if.usb_20_hsic_if</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">3</td>
<td class="rt">9.09  </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">395</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">410</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">426</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">441</td>
<td class="rt">12</td>
<td class="rt">1</td>
<td class="rt">8.33  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">518</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">587</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">597</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
395             if ((1'b0 === vsi_hsic_data_signaling) &&
                <font color = "red">-1-</font>  
396                 ((1'b0 === strobe) && (1'b0 === data))  &&
397                 (1'b1 === hsic_dev_connected)) begin
398               vsi_hsic_data_signaling <= 1'b1;
399               #1;
400               // But signal exit from data signaling mode if Data is no longer
401               // low just after the falling edge of Strobe.
402               if (1'b0 !== data) begin
                  <font color = "red">-2-</font>  
403                 vsi_hsic_data_signaling <= 1'b0;
           <font color = "red">         ==></font>
404               end
                  MISSING_ELSE
           <font color = "red">       ==></font>
405             end
                MISSING_ELSE
           <font color = "green">     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
410             if (1'b1 === vsi_hsic_data_signaling) begin
                <font color = "red">-1-</font>  
411               vsi_hsic_data_signaling <= 1'b0;
           <font color = "red">       ==></font>
412             end
                MISSING_ELSE
           <font color = "red">     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
426             if (vip_hsic_data_signaling_tx !== 1'b1) begin
                <font color = "red">-1-</font>  
427               vsi_hsic_strobe_drive <= vip_hsic_strobe_tx;
           <font color = "green">       ==></font>
428             end
429             else begin
430               // data signaling is occurring, so delay assignment to strobe until
431               // falling edge of vip_clk
432               @ (negedge vip_clk);
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
441             if (vip_hsic_host === 1'b1) begin
                <font color = "red">-1-</font>  
442        
443               // Enable bus keepers alive after detecting the required cycles of IDLE state
444               if ((1'b1 === strobe) && (1'b0 === data)) begin
                  <font color = "red">-2-</font>  
445                 if (vsi_hsic_bus_keeper_enable === 1'b0) begin
                    <font color = "red">-3-</font>  
446                   vsi_hsic_bus_keeper_on_cnt++;
           <font color = "red">           ==></font>
447                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
448                 // Exiting the data signaling mode takes 2 cycles for detection.
449                 // Bus keepers are enabled when the count of IDLE half strobe-periods
450                 // reaches the max count value set by the VIP.
451                 if (vsi_hsic_bus_keeper_on_cnt >= vsi_hsic_bus_keeper_on_max) begin
                    <font color = "red">-4-</font>  
452                   vsi_hsic_bus_keeper_enable <= 1'b1;
           <font color = "red">           ==></font>
453                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
454               end
455               else begin
456                 vsi_hsic_bus_keeper_on_cnt = 0 ;
           <font color = "red">         ==></font>
457               end
458          
459               // Disable keepers when required number of cycles after non-IDLE state is seen
460               if ((1'b1 === vsi_hsic_data_signaling) || (!((1'b1 === strobe) && (1'b0 === data)))) begin
                  <font color = "red">-5-</font>  
461                 if ((!((1'b1 === strobe) && (1'b0 === data))) && (vsi_hsic_bus_keeper_off_cnt == 0) && vsi_hsic_bus_keeper_enable === 1'b1) begin
                    <font color = "red">-6-</font>  
462                   vsi_hsic_bus_keeper_off_cnt = 1;
           <font color = "red">           ==></font>
463                 end
464                 else if (vsi_hsic_bus_keeper_enable === 1'b1) begin
                         <font color = "red">-7-</font>  
465                   vsi_hsic_bus_keeper_off_cnt++;
           <font color = "red">           ==></font>
466                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
467                 // Entering the data signaling mode takes 1 cycle for detection.
468                 // The bus keepers are disabled when the count of non-IDLE half
469                 // strobe-periods reaches the max count value set by the VIP.
470                 if (vsi_hsic_bus_keeper_off_cnt >= vsi_hsic_bus_keeper_off_max) begin
                    <font color = "red">-8-</font>  
471                   vsi_hsic_bus_keeper_enable <= 1'b0;
           <font color = "red">           ==></font>
472                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
473               end
474               else begin
475                 vsi_hsic_bus_keeper_off_cnt = 0;
           <font color = "red">         ==></font>
476               end
477             end
                MISSING_ELSE
           <font color = "green">     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
518             if (vsi_pll_vip_transmit === 1'b0) begin
                <font color = "red">-1-</font>  
519               if (vsi_pll_data_in !== vsi_pll_data_phase_0) begin
                  <font color = "red">-2-</font>  
520                 vsi_pll_saw_sync_clk <= 1'b0;
           <font color = "red">         ==></font>
521                 vsi_pll_sync_clk <= 1'b0;
522               end
523               else begin
524                 if ((vsi_pll_data_phase_0 !== vsi_pll_data_phase_1) && (vsi_pll_rec_clk === 1'b1)) begin
                    <font color = "red">-3-</font>  
525                   vsi_pll_saw_sync_clk <= 1'b1;
           <font color = "red">           ==></font>
526                 end
527                 else if ((vsi_pll_data_phase_1 !== vsi_pll_data_phase_2) && (vsi_pll_rec_clk === 1'b1)) begin
                         <font color = "red">-4-</font>  
528                   vsi_pll_saw_sync_clk <= 1'b1;
           <font color = "red">           ==></font>
529                 end
530                 else if ((vsi_pll_data_phase_2 !== vsi_pll_data_phase_3) && (vsi_pll_rec_clk === 1'b1)) begin
                         <font color = "red">-5-</font>  
531                   vsi_pll_saw_sync_clk <= 1'b1;
           <font color = "red">           ==></font>
532                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
533        
534                 if ((vsi_pll_data_phase_1 !== vsi_pll_data_phase_2) && (vsi_pll_rec_clk !== 1'b1)) begin
                    <font color = "red">-6-</font>  
535                   vsi_pll_sync_clk <= ~vsi_pll_saw_sync_clk;
           <font color = "red">           ==></font>
536                   vsi_pll_saw_sync_clk <= 1'b0;
537                 end
538                 else begin
539                   vsi_pll_sync_clk <= 1'b0;
           <font color = "red">           ==></font>
540                 end
541               end
542             end
543             else begin
544               vsi_pll_sync_clk <= 1'b0;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577             if (vsi_pll_reset) begin
                <font color = "red">-1-</font>  
578               vsi_pll_feed_back <= 1'b1;
           <font color = "red">       ==></font>
579             end
580             else begin
581               vsi_pll_feed_back <= (!vsi_pll_feed_back) & vsi_pll_phase_rst;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
587             if (vsi_pll_reset) begin
                <font color = "red">-1-</font>  
588               vsi_pll_clk <= 1'b1;
           <font color = "red">       ==></font>
589             end
590             else begin
591               vsi_pll_clk <= vsi_pll_phase_det & vsi_pll_phase_rst;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
597             if (vsi_pll_reset) begin
                <font color = "red">-1-</font>  
598               vsi_pll_rec_clk <= 1'b0;
           <font color = "red">       ==></font>
599             end
600             else begin
601               vsi_pll_rec_clk <= vsi_pll_extract_clk;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34203'>
<a name="inst_tag_34203_Line"></a>
<b>Line Coverage for Instance : <a href="mod662.html#inst_tag_34203" >config_ss_tb.config_ss_env_intf.dev_usb_if.usb_20_hsic_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>120</td><td>51</td><td>42.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>320</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>350</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>354</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>362</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>374</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>383</td><td>9</td><td>1</td><td>11.11</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>395</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>410</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>417</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>426</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>441</td><td>15</td><td>1</td><td>6.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>481</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>485</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>494</td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">INITIAL</td><td>511</td><td>5</td><td>1</td><td>20.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>518</td><td>15</td><td>0</td><td>0.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>550</td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>566</td><td>7</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>577</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>587</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>597</td><td>3</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
319                        always @(vsi_pll_vip_clk_out) begin
320        1/1               vip_clk = vsi_pll_vip_clk_out;
321                        end
322                        // Output clock for the VIP is from the recovered clock
323                        assign vsi_pll_vip_clk_out = (vsi_pll_rec_clk | (!vsi_pll_vip_transmit &amp; vsi_pll_sync_clk));
324                     
325                        // When the VIP is transmitting, or the PLL is disabled, disable the recovery of clock
326                        assign vsi_pll_phase_rst = ((vsi_pll_vip_transmit) | (vsi_pll_disable) |
327                                                    ((((vsi_pll_data_phase_2 | !vsi_pll_data_phase_3) &amp; (!vsi_pll_data_phase_2 | vsi_pll_data_phase_3)) | (vsi_pll_int_se0))));
328                        // SE0 detection
329                        assign vsi_pll_se0_detect = ((strobe === 1'bz) || (strobe === 1'bx)) ? 1'b0 :
330                                                    ((data   === 1'bz) || (data   === 1'bx)) ? 1'b0 :
331                                                    ((strobe === 1'b1) &amp;&amp; (data   === 1'b0) &amp;&amp; (vsi_hsic_data_signaling === 1'b0));
332                        // Phase detection
333                        assign vsi_pll_phase_det = (vsi_pll_feed_back ^ vsi_pll_clk);
334                     
335                        // Clock extraction
336                        assign vsi_pll_extract_clk = (vsi_pll_phase_det &amp; vsi_pll_phase_rst &amp; ~vsi_pll_extract_clk_reg);
337                     
338                        // Clock valid condition
339                        assign vsi_pll_vip_clk_out_valid = (vsi_pll_reset === 1'b0) ? 1'b1 : 1'b0;
340                     
341                     //-----------------------------------------------------------------------
342                     // USB 2.0 HSIC Interface Control Processes
343                     //-----------------------------------------------------------------------
344                     
345                       //-------------------------------------------------------------------------
346                       // Additions for modeling Strobe/Data sample/drive
347                       //-------------------------------------------------------------------------
348                     
349                       initial begin
350        1/1              vsi_hsic_strobe_drive &lt;= 1'bz;
351                       end
352                     
353                       always @ (strobe) begin
354        1/1              vsi_hsic_data_reg &lt;= data;
355                       end
356                     
357                       //-------------------------------------------------------------------------
358                       // Additions for modeling Strobe/Data control/status
359                       //-------------------------------------------------------------------------
360                     
361                       initial begin
362        1/1              vip_hsic_host = 1'bz;
363        1/1              vip_hsic_enabled = 1'b1;
364        1/1              vip_hsic_connected = 1'bz;
365        1/1              vip_hsic_bus_keeper_on = 32'bz;
366        1/1              vip_hsic_bus_keeper_off = 32'bz;
367        1/1              vip_hsic_data_tx = 1'bz;
368        1/1              vip_hsic_strobe_tx = 1'bz;
369        1/1              vip_hsic_data_signaling_tx = 1'bz;
370        1/1              hsic_dev_connected = 1'b0;
371                       end
372                     
373                       initial begin
374        1/1              vsi_hsic_data_signaling &lt;= 1'b0;
375        1/1              vsi_hsic_bus_keeper_enable &lt;= 1'b0;
376        1/1              vsi_hsic_bus_keeper_on_cnt = 0;
377        1/1              vsi_hsic_bus_keeper_off_cnt = 0;
378        1/1              vsi_hsic_bus_keeper_on_max = 16;
379        1/1              vsi_hsic_bus_keeper_off_max = 16;
380                       end
381                     
382                        always begin
383        <font color = "red">1/2     ==>       wait((strobe === 1'b1) &amp;&amp; (data === 1'b0) &amp;&amp; (vip_hsic_enabled === 1'b1)); // Initial IDLE before connect</font>
384        <font color = "red">0/2     ==>       wait((strobe === 1'b0) &amp;&amp; (data === 1'b1)); // Connect </font>
385        <font color = "red">0/2     ==>       wait((strobe === 1'b1) &amp;&amp; (data === 1'b0)); // IDLE after connect</font>
386        <font color = "red">0/1     ==>       hsic_dev_connected &lt;= 1'b1;</font>
387        <font color = "red">0/2     ==>       @(vip_hsic_enabled);</font>
388                        end
389                     
390                        // Check for Data signaling state entry due to packet reception
391                        always @(negedge strobe) begin
392                          // If not currently in data signaling mode, signal entry into data
393                          // signaling mode if the device is connected and we are detecting
394                          // Data low on the falling edge of Strobe.
395        1/1               if ((1'b0 === vsi_hsic_data_signaling) &amp;&amp;
396                              ((1'b0 === strobe) &amp;&amp; (1'b0 === data))  &amp;&amp;
397                              (1'b1 === hsic_dev_connected)) begin
398        <font color = "red">0/1     ==>         vsi_hsic_data_signaling &lt;= 1'b1;</font>
399        <font color = "red">0/2     ==>         #1;</font>
400                            // But signal exit from data signaling mode if Data is no longer
401                            // low just after the falling edge of Strobe.
402        <font color = "red">0/1     ==>         if (1'b0 !== data) begin</font>
403        <font color = "red">0/1     ==>           vsi_hsic_data_signaling &lt;= 1'b0;</font>
404                            end
                   <font color = "red">==>  MISSING_ELSE</font>
405                          end
                        MISSING_ELSE
406                        end
407                     
408                        // Check for Data signaling state exit at end of packet
409                        always @ (negedge vip_hsic_data_signaling_tx) begin
410        <font color = "red">0/1     ==>       if (1'b1 === vsi_hsic_data_signaling) begin</font>
411        <font color = "red">0/1     ==>         vsi_hsic_data_signaling &lt;= 1'b0;</font>
412                          end
                   <font color = "red">==>  MISSING_ELSE</font>
413                        end
414                     
415                        // Watch for data signaling state exit due to model reset/removal rebuild
416                        always @ (negedge vip_hsic_enabled) begin
417        <font color = "red">0/1     ==>       vsi_hsic_data_signaling &lt;= 1'b0;</font>
418        <font color = "red">0/1     ==>       hsic_dev_connected &lt;= 1'b0;</font>
419                        end
420                     
421                        // Watch for data signaling on the strobe and skew appropriately
422                        always @ (vip_hsic_strobe_tx) begin
423                          // For transmission have to use the data signaling mode value driven
424                          // from the Vera portion of the model directly rather than the derived
425                          // data_signaling signal.  Otherwise race issues could arise.
426        1/1               if (vip_hsic_data_signaling_tx !== 1'b1) begin
427        1/1                 vsi_hsic_strobe_drive &lt;= vip_hsic_strobe_tx;
428                          end
429                          else begin
430                            // data signaling is occurring, so delay assignment to strobe until
431                            // falling edge of vip_clk
432        <font color = "red">0/2     ==>         @ (negedge vip_clk);</font>
433        <font color = "red">0/1     ==>         vsi_hsic_strobe_drive &lt;= vip_hsic_strobe_tx;</font>
434                          end
435                        end
436                     
437                        // bus keeper logic
438                        always @ (negedge vip_clk) begin 
439                     
440                          // Only a host provides Bus Keepers
441        1/1               if (vip_hsic_host === 1'b1) begin
442                     
443                            // Enable bus keepers alive after detecting the required cycles of IDLE state
444        <font color = "red">0/1     ==>         if ((1'b1 === strobe) &amp;&amp; (1'b0 === data)) begin</font>
445        <font color = "red">0/1     ==>           if (vsi_hsic_bus_keeper_enable === 1'b0) begin</font>
446        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_on_cnt++;</font>
447                              end
                   <font color = "red">==>  MISSING_ELSE</font>
448                              // Exiting the data signaling mode takes 2 cycles for detection.
449                              // Bus keepers are enabled when the count of IDLE half strobe-periods
450                              // reaches the max count value set by the VIP.
451        <font color = "red">0/1     ==>           if (vsi_hsic_bus_keeper_on_cnt &gt;= vsi_hsic_bus_keeper_on_max) begin</font>
452        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_enable &lt;= 1'b1;</font>
453                              end
                   <font color = "red">==>  MISSING_ELSE</font>
454                            end
455                            else begin
456        <font color = "red">0/1     ==>           vsi_hsic_bus_keeper_on_cnt = 0 ;</font>
457                            end
458                       
459                            // Disable keepers when required number of cycles after non-IDLE state is seen
460        <font color = "red">0/1     ==>         if ((1'b1 === vsi_hsic_data_signaling) || (!((1'b1 === strobe) &amp;&amp; (1'b0 === data)))) begin</font>
461        <font color = "red">0/1     ==>           if ((!((1'b1 === strobe) &amp;&amp; (1'b0 === data))) &amp;&amp; (vsi_hsic_bus_keeper_off_cnt == 0) &amp;&amp; vsi_hsic_bus_keeper_enable === 1'b1) begin</font>
462        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_off_cnt = 1;</font>
463                              end
464        <font color = "red">0/1     ==>           else if (vsi_hsic_bus_keeper_enable === 1'b1) begin</font>
465        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_off_cnt++;</font>
466                              end
                   <font color = "red">==>  MISSING_ELSE</font>
467                              // Entering the data signaling mode takes 1 cycle for detection.
468                              // The bus keepers are disabled when the count of non-IDLE half
469                              // strobe-periods reaches the max count value set by the VIP.
470        <font color = "red">0/1     ==>           if (vsi_hsic_bus_keeper_off_cnt &gt;= vsi_hsic_bus_keeper_off_max) begin</font>
471        <font color = "red">0/1     ==>             vsi_hsic_bus_keeper_enable &lt;= 1'b0;</font>
472                              end
                   <font color = "red">==>  MISSING_ELSE</font>
473                            end
474                            else begin
475        <font color = "red">0/1     ==>           vsi_hsic_bus_keeper_off_cnt = 0;</font>
476                            end
477                          end
                        MISSING_ELSE
478                        end
479                         
480                       always @ (vip_hsic_bus_keeper_on) begin
481        1/1              vsi_hsic_bus_keeper_on_max = vip_hsic_bus_keeper_on;
482                       end 
483                     
484                       always @ (vip_hsic_bus_keeper_off) begin
485        1/1              vsi_hsic_bus_keeper_off_max = vip_hsic_bus_keeper_off;
486                       end 
487                     
488                       //-----------------------------------------------------------------------
489                       // Additions for Clock_Recovery
490                       //-----------------------------------------------------------------------
491                     
492                       // Initialize all registers
493                       initial begin
494        1/1              vsi_pll_data_phase_0    = 1'b0;
495        1/1              vsi_pll_data_phase_1    = 1'b0;
496        1/1              vsi_pll_data_phase_2    = 1'b0;
497        1/1              vsi_pll_data_phase_3    = 1'b0;
498        1/1              vsi_pll_dpdm_phase_0    = 1'b0;
499        1/1              vsi_pll_int_se0         = 1'b0;
500        1/1              vsi_pll_extract_clk_reg = 1'b0;
501        1/1              vsi_pll_feed_back       = 1'b0;
502        1/1              vsi_pll_clk         = 1'b0;
503        1/1              vsi_pll_rec_clk     = 1'b0;
504        1/1              vsi_pll_reset       = 1'b1;
505        1/1              vsi_pll_sync_clk    = 1'b0;
506        1/1              vsi_pll_saw_sync_clk    = 1'b0;
507                       end
508                     
509                       // Reset the DPLL at startup
510                       initial begin
511        <font color = "red">1/2     ==>      @(posedge clk);</font>
512        <font color = "red">0/2     ==>      @(posedge clk);</font>
513        <font color = "red">0/1     ==>      vsi_pll_reset = 0;</font>
514                       end
515                     
516                        // Code to generate the initial recovered clock edge during the first SYNC bit
517                        always @ (posedge clk) begin
518        <font color = "red">0/1     ==>       if (vsi_pll_vip_transmit === 1'b0) begin</font>
519        <font color = "red">0/1     ==>         if (vsi_pll_data_in !== vsi_pll_data_phase_0) begin</font>
520        <font color = "red">0/1     ==>           vsi_pll_saw_sync_clk &lt;= 1'b0;</font>
521        <font color = "red">0/1     ==>           vsi_pll_sync_clk &lt;= 1'b0;</font>
522                            end
523                            else begin
524        <font color = "red">0/1     ==>           if ((vsi_pll_data_phase_0 !== vsi_pll_data_phase_1) &amp;&amp; (vsi_pll_rec_clk === 1'b1)) begin</font>
525        <font color = "red">0/1     ==>             vsi_pll_saw_sync_clk &lt;= 1'b1;</font>
526                              end
527        <font color = "red">0/1     ==>           else if ((vsi_pll_data_phase_1 !== vsi_pll_data_phase_2) &amp;&amp; (vsi_pll_rec_clk === 1'b1)) begin</font>
528        <font color = "red">0/1     ==>             vsi_pll_saw_sync_clk &lt;= 1'b1;</font>
529                              end
530        <font color = "red">0/1     ==>           else if ((vsi_pll_data_phase_2 !== vsi_pll_data_phase_3) &amp;&amp; (vsi_pll_rec_clk === 1'b1)) begin</font>
531        <font color = "red">0/1     ==>             vsi_pll_saw_sync_clk &lt;= 1'b1;</font>
532                              end
                   <font color = "red">==>  MISSING_ELSE</font>
533                     
534        <font color = "red">0/1     ==>           if ((vsi_pll_data_phase_1 !== vsi_pll_data_phase_2) &amp;&amp; (vsi_pll_rec_clk !== 1'b1)) begin</font>
535        <font color = "red">0/1     ==>             vsi_pll_sync_clk &lt;= ~vsi_pll_saw_sync_clk;</font>
536        <font color = "red">0/1     ==>             vsi_pll_saw_sync_clk &lt;= 1'b0;</font>
537                              end
538                              else begin
539        <font color = "red">0/1     ==>             vsi_pll_sync_clk &lt;= 1'b0;</font>
540                              end
541                            end
542                          end
543                          else begin
544        <font color = "red">0/1     ==>         vsi_pll_sync_clk &lt;= 1'b0;</font>
545                          end
546                        end
547                     
548                        // Initialize all register
549                        initial begin
550        1/1               vsi_pll_data_phase_0    = 1'b0;
551        1/1               vsi_pll_data_phase_1    = 1'b0;
552        1/1               vsi_pll_data_phase_2    = 1'b0;
553        1/1               vsi_pll_data_phase_3    = 1'b0;
554        1/1               vsi_pll_dpdm_phase_0    = 1'b0;
555        1/1               vsi_pll_int_se0         = 1'b0;
556        1/1               vsi_pll_extract_clk_reg = 1'b0;
557        1/1               vsi_pll_feed_back       = 1'b0;
558        1/1               vsi_pll_clk         = 1'b0;
559        1/1               vsi_pll_rec_clk     = 1'b0;
560        1/1               vsi_pll_sync_clk    = 1'b0;
561        1/1               vsi_pll_saw_sync_clk    = 1'b0;
562                        end
563                     
564                        // Generation of control signals
565                        always @ (posedge clk) begin
566        <font color = "red">0/1     ==>       vsi_pll_data_phase_0 &lt;= vsi_pll_data_in;</font>
567        <font color = "red">0/1     ==>       vsi_pll_data_phase_1 &lt;= vsi_pll_data_phase_0;</font>
568        <font color = "red">0/1     ==>       vsi_pll_data_phase_2 &lt;= vsi_pll_data_phase_1;</font>
569        <font color = "red">0/1     ==>       vsi_pll_data_phase_3 &lt;= vsi_pll_data_phase_2;</font>
570        <font color = "red">0/1     ==>       vsi_pll_dpdm_phase_0 &lt;= vsi_pll_se0_detect;</font>
571        <font color = "red">0/1     ==>       vsi_pll_int_se0 &lt;= vsi_pll_dpdm_phase_0 &amp;&amp; (vsi_pll_int_se0 || vsi_pll_se0_detect);</font>
572        <font color = "red">0/1     ==>       vsi_pll_extract_clk_reg &lt;= vsi_pll_phase_det &amp; vsi_pll_phase_rst;</font>
573                        end
574                     
575                        // Generation of feedback
576                        always @ (posedge clk) begin
577        <font color = "red">0/1     ==>       if (vsi_pll_reset) begin</font>
578        <font color = "red">0/1     ==>         vsi_pll_feed_back &lt;= 1'b1;</font>
579                          end
580                          else begin
581        <font color = "red">0/1     ==>         vsi_pll_feed_back &lt;= (!vsi_pll_feed_back) &amp; vsi_pll_phase_rst;</font>
582                          end
583                        end
584                     
585                        // Generation of clock
586                        always @ (posedge clk) begin
587        <font color = "red">0/1     ==>       if (vsi_pll_reset) begin</font>
588        <font color = "red">0/1     ==>         vsi_pll_clk &lt;= 1'b1;</font>
589                          end
590                          else begin
591        <font color = "red">0/1     ==>         vsi_pll_clk &lt;= vsi_pll_phase_det &amp; vsi_pll_phase_rst;</font>
592                          end
593                        end
594                     
595                        // Generation of recovered clock
596                        always @ (posedge clk) begin
597        <font color = "red">0/1     ==>       if (vsi_pll_reset) begin</font>
598        <font color = "red">0/1     ==>         vsi_pll_rec_clk &lt;= 1'b0;</font>
599                          end
600                          else begin
601        <font color = "red">0/1     ==>         vsi_pll_rec_clk &lt;= vsi_pll_extract_clk;</font>
</pre>
<hr>
<a name="inst_tag_34203_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod662.html#inst_tag_34203" >config_ss_tb.config_ss_env_intf.dev_usb_if.usb_20_hsic_if</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>6</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>6</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       571
 EXPRESSION (vsi_pll_dpdm_phase_0 &amp;&amp; (vsi_pll_int_se0 || vsi_pll_se0_detect))
             ----------1---------    -------------------2-------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       571
 SUB-EXPRESSION (vsi_pll_int_se0 || vsi_pll_se0_detect)
                 -------1-------    ---------2--------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_34203_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod662.html#inst_tag_34203" >config_ss_tb.config_ss_env_intf.dev_usb_if.usb_20_hsic_if</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">3</td>
<td class="rt">9.09  </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">395</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">410</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">426</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">441</td>
<td class="rt">12</td>
<td class="rt">1</td>
<td class="rt">8.33  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">518</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">577</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">587</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">597</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
395             if ((1'b0 === vsi_hsic_data_signaling) &&
                <font color = "red">-1-</font>  
396                 ((1'b0 === strobe) && (1'b0 === data))  &&
397                 (1'b1 === hsic_dev_connected)) begin
398               vsi_hsic_data_signaling <= 1'b1;
399               #1;
400               // But signal exit from data signaling mode if Data is no longer
401               // low just after the falling edge of Strobe.
402               if (1'b0 !== data) begin
                  <font color = "red">-2-</font>  
403                 vsi_hsic_data_signaling <= 1'b0;
           <font color = "red">         ==></font>
404               end
                  MISSING_ELSE
           <font color = "red">       ==></font>
405             end
                MISSING_ELSE
           <font color = "green">     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
410             if (1'b1 === vsi_hsic_data_signaling) begin
                <font color = "red">-1-</font>  
411               vsi_hsic_data_signaling <= 1'b0;
           <font color = "red">       ==></font>
412             end
                MISSING_ELSE
           <font color = "red">     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
426             if (vip_hsic_data_signaling_tx !== 1'b1) begin
                <font color = "red">-1-</font>  
427               vsi_hsic_strobe_drive <= vip_hsic_strobe_tx;
           <font color = "green">       ==></font>
428             end
429             else begin
430               // data signaling is occurring, so delay assignment to strobe until
431               // falling edge of vip_clk
432               @ (negedge vip_clk);
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
441             if (vip_hsic_host === 1'b1) begin
                <font color = "red">-1-</font>  
442        
443               // Enable bus keepers alive after detecting the required cycles of IDLE state
444               if ((1'b1 === strobe) && (1'b0 === data)) begin
                  <font color = "red">-2-</font>  
445                 if (vsi_hsic_bus_keeper_enable === 1'b0) begin
                    <font color = "red">-3-</font>  
446                   vsi_hsic_bus_keeper_on_cnt++;
           <font color = "red">           ==></font>
447                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
448                 // Exiting the data signaling mode takes 2 cycles for detection.
449                 // Bus keepers are enabled when the count of IDLE half strobe-periods
450                 // reaches the max count value set by the VIP.
451                 if (vsi_hsic_bus_keeper_on_cnt >= vsi_hsic_bus_keeper_on_max) begin
                    <font color = "red">-4-</font>  
452                   vsi_hsic_bus_keeper_enable <= 1'b1;
           <font color = "red">           ==></font>
453                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
454               end
455               else begin
456                 vsi_hsic_bus_keeper_on_cnt = 0 ;
           <font color = "red">         ==></font>
457               end
458          
459               // Disable keepers when required number of cycles after non-IDLE state is seen
460               if ((1'b1 === vsi_hsic_data_signaling) || (!((1'b1 === strobe) && (1'b0 === data)))) begin
                  <font color = "red">-5-</font>  
461                 if ((!((1'b1 === strobe) && (1'b0 === data))) && (vsi_hsic_bus_keeper_off_cnt == 0) && vsi_hsic_bus_keeper_enable === 1'b1) begin
                    <font color = "red">-6-</font>  
462                   vsi_hsic_bus_keeper_off_cnt = 1;
           <font color = "red">           ==></font>
463                 end
464                 else if (vsi_hsic_bus_keeper_enable === 1'b1) begin
                         <font color = "red">-7-</font>  
465                   vsi_hsic_bus_keeper_off_cnt++;
           <font color = "red">           ==></font>
466                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
467                 // Entering the data signaling mode takes 1 cycle for detection.
468                 // The bus keepers are disabled when the count of non-IDLE half
469                 // strobe-periods reaches the max count value set by the VIP.
470                 if (vsi_hsic_bus_keeper_off_cnt >= vsi_hsic_bus_keeper_off_max) begin
                    <font color = "red">-8-</font>  
471                   vsi_hsic_bus_keeper_enable <= 1'b0;
           <font color = "red">           ==></font>
472                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
473               end
474               else begin
475                 vsi_hsic_bus_keeper_off_cnt = 0;
           <font color = "red">         ==></font>
476               end
477             end
                MISSING_ELSE
           <font color = "green">     ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
518             if (vsi_pll_vip_transmit === 1'b0) begin
                <font color = "red">-1-</font>  
519               if (vsi_pll_data_in !== vsi_pll_data_phase_0) begin
                  <font color = "red">-2-</font>  
520                 vsi_pll_saw_sync_clk <= 1'b0;
           <font color = "red">         ==></font>
521                 vsi_pll_sync_clk <= 1'b0;
522               end
523               else begin
524                 if ((vsi_pll_data_phase_0 !== vsi_pll_data_phase_1) && (vsi_pll_rec_clk === 1'b1)) begin
                    <font color = "red">-3-</font>  
525                   vsi_pll_saw_sync_clk <= 1'b1;
           <font color = "red">           ==></font>
526                 end
527                 else if ((vsi_pll_data_phase_1 !== vsi_pll_data_phase_2) && (vsi_pll_rec_clk === 1'b1)) begin
                         <font color = "red">-4-</font>  
528                   vsi_pll_saw_sync_clk <= 1'b1;
           <font color = "red">           ==></font>
529                 end
530                 else if ((vsi_pll_data_phase_2 !== vsi_pll_data_phase_3) && (vsi_pll_rec_clk === 1'b1)) begin
                         <font color = "red">-5-</font>  
531                   vsi_pll_saw_sync_clk <= 1'b1;
           <font color = "red">           ==></font>
532                 end
                    MISSING_ELSE
           <font color = "red">         ==></font>
533        
534                 if ((vsi_pll_data_phase_1 !== vsi_pll_data_phase_2) && (vsi_pll_rec_clk !== 1'b1)) begin
                    <font color = "red">-6-</font>  
535                   vsi_pll_sync_clk <= ~vsi_pll_saw_sync_clk;
           <font color = "red">           ==></font>
536                   vsi_pll_saw_sync_clk <= 1'b0;
537                 end
538                 else begin
539                   vsi_pll_sync_clk <= 1'b0;
           <font color = "red">           ==></font>
540                 end
541               end
542             end
543             else begin
544               vsi_pll_sync_clk <= 1'b0;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
577             if (vsi_pll_reset) begin
                <font color = "red">-1-</font>  
578               vsi_pll_feed_back <= 1'b1;
           <font color = "red">       ==></font>
579             end
580             else begin
581               vsi_pll_feed_back <= (!vsi_pll_feed_back) & vsi_pll_phase_rst;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
587             if (vsi_pll_reset) begin
                <font color = "red">-1-</font>  
588               vsi_pll_clk <= 1'b1;
           <font color = "red">       ==></font>
589             end
590             else begin
591               vsi_pll_clk <= vsi_pll_phase_det & vsi_pll_phase_rst;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
597             if (vsi_pll_reset) begin
                <font color = "red">-1-</font>  
598               vsi_pll_rec_clk <= 1'b0;
           <font color = "red">       ==></font>
599             end
600             else begin
601               vsi_pll_rec_clk <= vsi_pll_extract_clk;
           <font color = "red">       ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_34202">
    <li>
      <a href="#inst_tag_34202_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34202_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_34202_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_34203">
    <li>
      <a href="#inst_tag_34203_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34203_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_34203_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_svt_usb_20_hsic_if">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
