// Seed: 825604314
module module_0 (
    output tri0 id_0,
    input wire id_1,
    output supply1 id_2,
    output wand id_3,
    input uwire id_4,
    output supply0 id_5
);
  wire id_7;
  assign module_1.id_15 = 0;
  always @(posedge id_1) #1;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input tri1 id_2,
    output tri id_3,
    input supply1 id_4,
    input wor id_5,
    output wand id_6,
    input tri id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wire id_10
    , id_17,
    output wand id_11,
    output wor id_12,
    input supply1 id_13,
    output tri1 id_14,
    output tri0 id_15
);
  assign id_1 = id_2 + id_2 - !id_9;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_12,
      id_4,
      id_14
  );
endmodule
