// Seed: 3676468602
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_7 = 1 ^ id_2;
  assign id_2 = id_2;
  supply0 id_8 = id_7;
  assign module_1.id_1 = 0;
  wire id_9;
  assign module_2.id_2 = 0;
  assign id_2 = 1;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1
);
  wire id_3;
  not primCall (id_1, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input  wor  id_0,
    input  wor  id_1,
    output tri1 id_2
);
  wire id_4;
  wire id_5;
  wand id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4
  );
  wire id_7 = id_5;
  assign id_6 = 1;
  wire id_8 = 1;
  wire id_9;
endmodule
