/*******************************************************************************************
Copyright 2010 Broadcom Corporation.  All rights reserved.

Unless you and Broadcom execute a separate written software license agreement
governing use of this software, this software is licensed to you under the
terms of the GNU General Public License version 2, available at
http://www.gnu.org/copyleft/gpl.html (the "GPL").

Notwithstanding the above, under no circumstances may you combine this software
in any way with any other Broadcom software provided under a license other than
the GPL, without Broadcom's express prior written consent.
*******************************************************************************************/

#ifndef __BRCM_RDB_INTC_H__
#define __BRCM_RDB_INTC_H__

#define INTC_IMR0_OFFSET                                                  0x00000000
#define INTC_IMR0_TYPE                                                    UInt32
#define INTC_IMR0_RESERVED_MASK                                           0x00000000
#define    INTC_IMR0_IRQ31_SHIFT                                          31
#define    INTC_IMR0_IRQ31_MASK                                           0x80000000
#define    INTC_IMR0_IRQ30_SHIFT                                          30
#define    INTC_IMR0_IRQ30_MASK                                           0x40000000
#define    INTC_IMR0_IRQ29_SHIFT                                          29
#define    INTC_IMR0_IRQ29_MASK                                           0x20000000
#define    INTC_IMR0_IRQ28_SHIFT                                          28
#define    INTC_IMR0_IRQ28_MASK                                           0x10000000
#define    INTC_IMR0_IRQ27_SHIFT                                          27
#define    INTC_IMR0_IRQ27_MASK                                           0x08000000
#define    INTC_IMR0_IRQ26_SHIFT                                          26
#define    INTC_IMR0_IRQ26_MASK                                           0x04000000
#define    INTC_IMR0_IRQ25_SHIFT                                          25
#define    INTC_IMR0_IRQ25_MASK                                           0x02000000
#define    INTC_IMR0_IRQ24_SHIFT                                          24
#define    INTC_IMR0_IRQ24_MASK                                           0x01000000
#define    INTC_IMR0_IRQ23_SHIFT                                          23
#define    INTC_IMR0_IRQ23_MASK                                           0x00800000
#define    INTC_IMR0_IRQ22_SHIFT                                          22
#define    INTC_IMR0_IRQ22_MASK                                           0x00400000
#define    INTC_IMR0_IRQ21_SHIFT                                          21
#define    INTC_IMR0_IRQ21_MASK                                           0x00200000
#define    INTC_IMR0_IRQ20_SHIFT                                          20
#define    INTC_IMR0_IRQ20_MASK                                           0x00100000
#define    INTC_IMR0_IRQ19_SHIFT                                          19
#define    INTC_IMR0_IRQ19_MASK                                           0x00080000
#define    INTC_IMR0_IRQ18_SHIFT                                          18
#define    INTC_IMR0_IRQ18_MASK                                           0x00040000
#define    INTC_IMR0_IRQ17_SHIFT                                          17
#define    INTC_IMR0_IRQ17_MASK                                           0x00020000
#define    INTC_IMR0_IRQ16_SHIFT                                          16
#define    INTC_IMR0_IRQ16_MASK                                           0x00010000
#define    INTC_IMR0_IRQ15_SHIFT                                          15
#define    INTC_IMR0_IRQ15_MASK                                           0x00008000
#define    INTC_IMR0_IRQ14_SHIFT                                          14
#define    INTC_IMR0_IRQ14_MASK                                           0x00004000
#define    INTC_IMR0_IRQ13_SHIFT                                          13
#define    INTC_IMR0_IRQ13_MASK                                           0x00002000
#define    INTC_IMR0_IRQ12_SHIFT                                          12
#define    INTC_IMR0_IRQ12_MASK                                           0x00001000
#define    INTC_IMR0_IRQ11_SHIFT                                          11
#define    INTC_IMR0_IRQ11_MASK                                           0x00000800
#define    INTC_IMR0_IRQ10_SHIFT                                          10
#define    INTC_IMR0_IRQ10_MASK                                           0x00000400
#define    INTC_IMR0_IRQ9_SHIFT                                           9
#define    INTC_IMR0_IRQ9_MASK                                            0x00000200
#define    INTC_IMR0_IRQ8_SHIFT                                           8
#define    INTC_IMR0_IRQ8_MASK                                            0x00000100
#define    INTC_IMR0_IRQ7_SHIFT                                           7
#define    INTC_IMR0_IRQ7_MASK                                            0x00000080
#define    INTC_IMR0_IRQ6_SHIFT                                           6
#define    INTC_IMR0_IRQ6_MASK                                            0x00000040
#define    INTC_IMR0_IRQ5_SHIFT                                           5
#define    INTC_IMR0_IRQ5_MASK                                            0x00000020
#define    INTC_IMR0_IRQ4_SHIFT                                           4
#define    INTC_IMR0_IRQ4_MASK                                            0x00000010
#define    INTC_IMR0_IRQ3_SHIFT                                           3
#define    INTC_IMR0_IRQ3_MASK                                            0x00000008
#define    INTC_IMR0_IRQ2_SHIFT                                           2
#define    INTC_IMR0_IRQ2_MASK                                            0x00000004
#define    INTC_IMR0_IRQ1_SHIFT                                           1
#define    INTC_IMR0_IRQ1_MASK                                            0x00000002
#define    INTC_IMR0_IRQ0_SHIFT                                           0
#define    INTC_IMR0_IRQ0_MASK                                            0x00000001

#define INTC_ISR0_OFFSET                                                  0x00000004
#define INTC_ISR0_TYPE                                                    UInt32
#define INTC_ISR0_RESERVED_MASK                                           0x02000400
#define    INTC_ISR0_IRQ31_SHIFT                                          31
#define    INTC_ISR0_IRQ31_MASK                                           0x80000000
#define    INTC_ISR0_IRQ30_SHIFT                                          30
#define    INTC_ISR0_IRQ30_MASK                                           0x40000000
#define    INTC_ISR0_IRQ29_SHIFT                                          29
#define    INTC_ISR0_IRQ29_MASK                                           0x20000000
#define    INTC_ISR0_IRQ28_SHIFT                                          28
#define    INTC_ISR0_IRQ28_MASK                                           0x10000000
#define    INTC_ISR0_IRQ27_SHIFT                                          27
#define    INTC_ISR0_IRQ27_MASK                                           0x08000000
#define    INTC_ISR0_IRQ26_SHIFT                                          26
#define    INTC_ISR0_IRQ26_MASK                                           0x04000000
#define    INTC_ISR0_IRQ24_SHIFT                                          24
#define    INTC_ISR0_IRQ24_MASK                                           0x01000000
#define    INTC_ISR0_HSB_SHIFT                                            23
#define    INTC_ISR0_HSB_MASK                                             0x00800000
#define    INTC_ISR0_IRQ22_SHIFT                                          22
#define    INTC_ISR0_IRQ22_MASK                                           0x00400000
#define    INTC_ISR0_IRQ21_SHIFT                                          21
#define    INTC_ISR0_IRQ21_MASK                                           0x00200000
#define    INTC_ISR0_IRQ20_SHIFT                                          20
#define    INTC_ISR0_IRQ20_MASK                                           0x00100000
#define    INTC_ISR0_IRQ19_SHIFT                                          19
#define    INTC_ISR0_IRQ19_MASK                                           0x00080000
#define    INTC_ISR0_IRQ18_SHIFT                                          18
#define    INTC_ISR0_IRQ18_MASK                                           0x00040000
#define    INTC_ISR0_IRQ17_SHIFT                                          17
#define    INTC_ISR0_IRQ17_MASK                                           0x00020000
#define    INTC_ISR0_IRQ16_SHIFT                                          16
#define    INTC_ISR0_IRQ16_MASK                                           0x00010000
#define    INTC_ISR0_APPSSLP_SET_SHIFT                                    15
#define    INTC_ISR0_APPSSLP_SET_MASK                                     0x00008000
#define    INTC_ISR0_IRQ14_SHIFT                                          14
#define    INTC_ISR0_IRQ14_MASK                                           0x00004000
#define    INTC_ISR0_IRQ13_SHIFT                                          13
#define    INTC_ISR0_IRQ13_MASK                                           0x00002000
#define    INTC_ISR0_IRQ12_SHIFT                                          12
#define    INTC_ISR0_IRQ12_MASK                                           0x00001000
#define    INTC_ISR0_IRQ11_SHIFT                                          11
#define    INTC_ISR0_IRQ11_MASK                                           0x00000800
#define    INTC_ISR0_IRQ9_SHIFT                                           9
#define    INTC_ISR0_IRQ9_MASK                                            0x00000200
#define    INTC_ISR0_IRQ8_SHIFT                                           8
#define    INTC_ISR0_IRQ8_MASK                                            0x00000100
#define    INTC_ISR0_IRQ7_SHIFT                                           7
#define    INTC_ISR0_IRQ7_MASK                                            0x00000080
#define    INTC_ISR0_IRQ6_SHIFT                                           6
#define    INTC_ISR0_IRQ6_MASK                                            0x00000040
#define    INTC_ISR0_IRQ5_SHIFT                                           5
#define    INTC_ISR0_IRQ5_MASK                                            0x00000020
#define    INTC_ISR0_IRQ4_SHIFT                                           4
#define    INTC_ISR0_IRQ4_MASK                                            0x00000010
#define    INTC_ISR0_IRQ3_SHIFT                                           3
#define    INTC_ISR0_IRQ3_MASK                                            0x00000008
#define    INTC_ISR0_IRQ2_SHIFT                                           2
#define    INTC_ISR0_IRQ2_MASK                                            0x00000004
#define    INTC_ISR0_IRQ1_SHIFT                                           1
#define    INTC_ISR0_IRQ1_MASK                                            0x00000002
#define    INTC_ISR0_IRQ0_SHIFT                                           0
#define    INTC_ISR0_IRQ0_MASK                                            0x00000001

#define INTC_ICR0_OFFSET                                                  0x00000008
#define INTC_ICR0_TYPE                                                    UInt32
#define INTC_ICR0_RESERVED_MASK                                           0x00000000
#define    INTC_ICR0_IRQ31_SHIFT                                          31
#define    INTC_ICR0_IRQ31_MASK                                           0x80000000
#define    INTC_ICR0_IRQ30_SHIFT                                          30
#define    INTC_ICR0_IRQ30_MASK                                           0x40000000
#define    INTC_ICR0_IRQ29_SHIFT                                          29
#define    INTC_ICR0_IRQ29_MASK                                           0x20000000
#define    INTC_ICR0_IRQ28_SHIFT                                          28
#define    INTC_ICR0_IRQ28_MASK                                           0x10000000
#define    INTC_ICR0_IRQ27_SHIFT                                          27
#define    INTC_ICR0_IRQ27_MASK                                           0x08000000
#define    INTC_ICR0_IRQ26_SHIFT                                          26
#define    INTC_ICR0_IRQ26_MASK                                           0x04000000
#define    INTC_ICR0_IRQ25_SHIFT                                          25
#define    INTC_ICR0_IRQ25_MASK                                           0x02000000
#define    INTC_ICR0_IRQ24_SHIFT                                          24
#define    INTC_ICR0_IRQ24_MASK                                           0x01000000
#define    INTC_ICR0_IRQ23_SHIFT                                          23
#define    INTC_ICR0_IRQ23_MASK                                           0x00800000
#define    INTC_ICR0_IRQ22_SHIFT                                          22
#define    INTC_ICR0_IRQ22_MASK                                           0x00400000
#define    INTC_ICR0_IRQ21_SHIFT                                          21
#define    INTC_ICR0_IRQ21_MASK                                           0x00200000
#define    INTC_ICR0_IRQ20_SHIFT                                          20
#define    INTC_ICR0_IRQ20_MASK                                           0x00100000
#define    INTC_ICR0_IRQ19_SHIFT                                          19
#define    INTC_ICR0_IRQ19_MASK                                           0x00080000
#define    INTC_ICR0_IRQ18_SHIFT                                          18
#define    INTC_ICR0_IRQ18_MASK                                           0x00040000
#define    INTC_ICR0_IRQ17_SHIFT                                          17
#define    INTC_ICR0_IRQ17_MASK                                           0x00020000
#define    INTC_ICR0_IRQ16_SHIFT                                          16
#define    INTC_ICR0_IRQ16_MASK                                           0x00010000
#define    INTC_ICR0_IRQ15_SHIFT                                          15
#define    INTC_ICR0_IRQ15_MASK                                           0x00008000
#define    INTC_ICR0_IRQ14_SHIFT                                          14
#define    INTC_ICR0_IRQ14_MASK                                           0x00004000
#define    INTC_ICR0_IRQ13_SHIFT                                          13
#define    INTC_ICR0_IRQ13_MASK                                           0x00002000
#define    INTC_ICR0_IRQ12_SHIFT                                          12
#define    INTC_ICR0_IRQ12_MASK                                           0x00001000
#define    INTC_ICR0_IRQ11_SHIFT                                          11
#define    INTC_ICR0_IRQ11_MASK                                           0x00000800
#define    INTC_ICR0_IRQ10_SHIFT                                          10
#define    INTC_ICR0_IRQ10_MASK                                           0x00000400
#define    INTC_ICR0_IRQ9_SHIFT                                           9
#define    INTC_ICR0_IRQ9_MASK                                            0x00000200
#define    INTC_ICR0_IRQ8_SHIFT                                           8
#define    INTC_ICR0_IRQ8_MASK                                            0x00000100
#define    INTC_ICR0_IRQ7_SHIFT                                           7
#define    INTC_ICR0_IRQ7_MASK                                            0x00000080
#define    INTC_ICR0_IRQ6_SHIFT                                           6
#define    INTC_ICR0_IRQ6_MASK                                            0x00000040
#define    INTC_ICR0_IRQ5_SHIFT                                           5
#define    INTC_ICR0_IRQ5_MASK                                            0x00000020
#define    INTC_ICR0_IRQ4_SHIFT                                           4
#define    INTC_ICR0_IRQ4_MASK                                            0x00000010
#define    INTC_ICR0_IRQ3_SHIFT                                           3
#define    INTC_ICR0_IRQ3_MASK                                            0x00000008
#define    INTC_ICR0_IRQ2_SHIFT                                           2
#define    INTC_ICR0_IRQ2_MASK                                            0x00000004
#define    INTC_ICR0_IRQ1_SHIFT                                           1
#define    INTC_ICR0_IRQ1_MASK                                            0x00000002
#define    INTC_ICR0_IRQ0_SHIFT                                           0
#define    INTC_ICR0_IRQ0_MASK                                            0x00000001

#define INTC_IMSR0_OFFSET                                                 0x0000000C
#define INTC_IMSR0_TYPE                                                   UInt32
#define INTC_IMSR0_RESERVED_MASK                                          0x00000000
#define    INTC_IMSR0_IRQ31_SHIFT                                         31
#define    INTC_IMSR0_IRQ31_MASK                                          0x80000000
#define    INTC_IMSR0_IRQ30_SHIFT                                         30
#define    INTC_IMSR0_IRQ30_MASK                                          0x40000000
#define    INTC_IMSR0_IRQ29_SHIFT                                         29
#define    INTC_IMSR0_IRQ29_MASK                                          0x20000000
#define    INTC_IMSR0_IRQ28_SHIFT                                         28
#define    INTC_IMSR0_IRQ28_MASK                                          0x10000000
#define    INTC_IMSR0_IRQ27_SHIFT                                         27
#define    INTC_IMSR0_IRQ27_MASK                                          0x08000000
#define    INTC_IMSR0_IRQ26_SHIFT                                         26
#define    INTC_IMSR0_IRQ26_MASK                                          0x04000000
#define    INTC_IMSR0_IRQ25_SHIFT                                         25
#define    INTC_IMSR0_IRQ25_MASK                                          0x02000000
#define    INTC_IMSR0_IRQ24_SHIFT                                         24
#define    INTC_IMSR0_IRQ24_MASK                                          0x01000000
#define    INTC_IMSR0_IRQ23_SHIFT                                         23
#define    INTC_IMSR0_IRQ23_MASK                                          0x00800000
#define    INTC_IMSR0_IRQ22_SHIFT                                         22
#define    INTC_IMSR0_IRQ22_MASK                                          0x00400000
#define    INTC_IMSR0_IRQ21_SHIFT                                         21
#define    INTC_IMSR0_IRQ21_MASK                                          0x00200000
#define    INTC_IMSR0_IRQ20_SHIFT                                         20
#define    INTC_IMSR0_IRQ20_MASK                                          0x00100000
#define    INTC_IMSR0_IRQ19_SHIFT                                         19
#define    INTC_IMSR0_IRQ19_MASK                                          0x00080000
#define    INTC_IMSR0_IRQ18_SHIFT                                         18
#define    INTC_IMSR0_IRQ18_MASK                                          0x00040000
#define    INTC_IMSR0_IRQ17_SHIFT                                         17
#define    INTC_IMSR0_IRQ17_MASK                                          0x00020000
#define    INTC_IMSR0_IRQ16_SHIFT                                         16
#define    INTC_IMSR0_IRQ16_MASK                                          0x00010000
#define    INTC_IMSR0_IRQ15_SHIFT                                         15
#define    INTC_IMSR0_IRQ15_MASK                                          0x00008000
#define    INTC_IMSR0_IRQ14_SHIFT                                         14
#define    INTC_IMSR0_IRQ14_MASK                                          0x00004000
#define    INTC_IMSR0_IRQ13_SHIFT                                         13
#define    INTC_IMSR0_IRQ13_MASK                                          0x00002000
#define    INTC_IMSR0_IRQ12_SHIFT                                         12
#define    INTC_IMSR0_IRQ12_MASK                                          0x00001000
#define    INTC_IMSR0_IRQ11_SHIFT                                         11
#define    INTC_IMSR0_IRQ11_MASK                                          0x00000800
#define    INTC_IMSR0_IRQ10_SHIFT                                         10
#define    INTC_IMSR0_IRQ10_MASK                                          0x00000400
#define    INTC_IMSR0_IRQ9_SHIFT                                          9
#define    INTC_IMSR0_IRQ9_MASK                                           0x00000200
#define    INTC_IMSR0_IRQ8_SHIFT                                          8
#define    INTC_IMSR0_IRQ8_MASK                                           0x00000100
#define    INTC_IMSR0_IRQ7_SHIFT                                          7
#define    INTC_IMSR0_IRQ7_MASK                                           0x00000080
#define    INTC_IMSR0_IRQ6_SHIFT                                          6
#define    INTC_IMSR0_IRQ6_MASK                                           0x00000040
#define    INTC_IMSR0_IRQ5_SHIFT                                          5
#define    INTC_IMSR0_IRQ5_MASK                                           0x00000020
#define    INTC_IMSR0_IRQ4_SHIFT                                          4
#define    INTC_IMSR0_IRQ4_MASK                                           0x00000010
#define    INTC_IMSR0_IRQ3_SHIFT                                          3
#define    INTC_IMSR0_IRQ3_MASK                                           0x00000008
#define    INTC_IMSR0_IRQ2_SHIFT                                          2
#define    INTC_IMSR0_IRQ2_MASK                                           0x00000004
#define    INTC_IMSR0_IRQ1_SHIFT                                          1
#define    INTC_IMSR0_IRQ1_MASK                                           0x00000002
#define    INTC_IMSR0_IRQ0_SHIFT                                          0
#define    INTC_IMSR0_IRQ0_MASK                                           0x00000001

#define INTC_ISCR0_OFFSET                                                 0x00000010
#define INTC_ISCR0_TYPE                                                   UInt32
#define INTC_ISCR0_RESERVED_MASK                                          0x00000000
#define    INTC_ISCR0_IRQ7_SHIFT                                          28
#define    INTC_ISCR0_IRQ7_MASK                                           0xF0000000
#define    INTC_ISCR0_IRQ6_SHIFT                                          24
#define    INTC_ISCR0_IRQ6_MASK                                           0x0F000000
#define    INTC_ISCR0_IRQ5_SHIFT                                          20
#define    INTC_ISCR0_IRQ5_MASK                                           0x00F00000
#define    INTC_ISCR0_IRQ4_SHIFT                                          16
#define    INTC_ISCR0_IRQ4_MASK                                           0x000F0000
#define    INTC_ISCR0_IRQ3_SHIFT                                          12
#define    INTC_ISCR0_IRQ3_MASK                                           0x0000F000
#define    INTC_ISCR0_IRQ2_SHIFT                                          8
#define    INTC_ISCR0_IRQ2_MASK                                           0x00000F00
#define    INTC_ISCR0_IRQ1_SHIFT                                          4
#define    INTC_ISCR0_IRQ1_MASK                                           0x000000F0
#define    INTC_ISCR0_IRQ0_SHIFT                                          0
#define    INTC_ISCR0_IRQ0_MASK                                           0x0000000F

#define INTC_ISCR1_OFFSET                                                 0x00000014
#define INTC_ISCR1_TYPE                                                   UInt32
#define INTC_ISCR1_RESERVED_MASK                                          0xF0000000
#define    INTC_ISCR1_IRQ14_SHIFT                                         24
#define    INTC_ISCR1_IRQ14_MASK                                          0x0F000000
#define    INTC_ISCR1_IRQ13_SHIFT                                         20
#define    INTC_ISCR1_IRQ13_MASK                                          0x00F00000
#define    INTC_ISCR1_IRQ12_SHIFT                                         16
#define    INTC_ISCR1_IRQ12_MASK                                          0x000F0000
#define    INTC_ISCR1_IRQ11_SHIFT                                         12
#define    INTC_ISCR1_IRQ11_MASK                                          0x0000F000
#define    INTC_ISCR1_IRQ10_SHIFT                                         8
#define    INTC_ISCR1_IRQ10_MASK                                          0x00000F00
#define    INTC_ISCR1_IRQ9_SHIFT                                          4
#define    INTC_ISCR1_IRQ9_MASK                                           0x000000F0
#define    INTC_ISCR1_IRQ8_SHIFT                                          0
#define    INTC_ISCR1_IRQ8_MASK                                           0x0000000F

#define INTC_ISCR2_OFFSET                                                 0x00000018
#define INTC_ISCR2_TYPE                                                   UInt32
#define INTC_ISCR2_RESERVED_MASK                                          0x00000000
#define    INTC_ISCR2_IRQ23_SHIFT                                         28
#define    INTC_ISCR2_IRQ23_MASK                                          0xF0000000
#define    INTC_ISCR2_IRQ22_SHIFT                                         24
#define    INTC_ISCR2_IRQ22_MASK                                          0x0F000000
#define    INTC_ISCR2_IRQ21_SHIFT                                         20
#define    INTC_ISCR2_IRQ21_MASK                                          0x00F00000
#define    INTC_ISCR2_IRQ20_SHIFT                                         16
#define    INTC_ISCR2_IRQ20_MASK                                          0x000F0000
#define    INTC_ISCR2_IRQ19_SHIFT                                         12
#define    INTC_ISCR2_IRQ19_MASK                                          0x0000F000
#define    INTC_ISCR2_IRQ18_SHIFT                                         8
#define    INTC_ISCR2_IRQ18_MASK                                          0x00000F00
#define    INTC_ISCR2_IRQ17_SHIFT                                         4
#define    INTC_ISCR2_IRQ17_MASK                                          0x000000F0
#define    INTC_ISCR2_IRQ16_SHIFT                                         0
#define    INTC_ISCR2_IRQ16_MASK                                          0x0000000F

#define INTC_ISCR3_OFFSET                                                 0x0000001C
#define INTC_ISCR3_TYPE                                                   UInt32
#define INTC_ISCR3_RESERVED_MASK                                          0x00000000
#define    INTC_ISCR3_IRQ31_SHIFT                                         28
#define    INTC_ISCR3_IRQ31_MASK                                          0xF0000000
#define    INTC_ISCR3_IRQ30_SHIFT                                         24
#define    INTC_ISCR3_IRQ30_MASK                                          0x0F000000
#define    INTC_ISCR3_IRQ29_SHIFT                                         20
#define    INTC_ISCR3_IRQ29_MASK                                          0x00F00000
#define    INTC_ISCR3_IRQ28_SHIFT                                         16
#define    INTC_ISCR3_IRQ28_MASK                                          0x000F0000
#define    INTC_ISCR3_IRQ27_SHIFT                                         12
#define    INTC_ISCR3_IRQ27_MASK                                          0x0000F000
#define    INTC_ISCR3_IRQ26_SHIFT                                         8
#define    INTC_ISCR3_IRQ26_MASK                                          0x00000F00
#define    INTC_ISCR3_IRQ25_SHIFT                                         4
#define    INTC_ISCR3_IRQ25_MASK                                          0x000000F0
#define    INTC_ISCR3_IRQ24_SHIFT                                         0
#define    INTC_ISCR3_IRQ24_MASK                                          0x0000000F

#define INTC_ICPR_OFFSET                                                  0x00000020
#define INTC_ICPR_TYPE                                                    UInt32
#define INTC_ICPR_RESERVED_MASK                                           0xFFFFFFFE
#define    INTC_ICPR_PROT_SHIFT                                           0
#define    INTC_ICPR_PROT_MASK                                            0x00000001

#define INTC_ICCR_OFFSET                                                  0x00000024
#define INTC_ICCR_TYPE                                                    UInt32
#define INTC_ICCR_RESERVED_MASK                                           0x00000010
#define    INTC_ICCR_RESERVED__SHIFT                                      16
#define    INTC_ICCR_RESERVED__MASK                                       0xFFFF0000
#define    INTC_ICCR_USBHOST_WAKE_DBNCE_EN_SHIFT                          15
#define    INTC_ICCR_USBHOST_WAKE_DBNCE_EN_MASK                           0x00008000
#define    INTC_ICCR_USBHOST_WAKE_DBNCE_CTRL_SHIFT                        13
#define    INTC_ICCR_USBHOST_WAKE_DBNCE_CTRL_MASK                         0x00006000
#define    INTC_ICCR_NFIQ_PATH_SEL_SHIFT                                  12
#define    INTC_ICCR_NFIQ_PATH_SEL_MASK                                   0x00001000
#define    INTC_ICCR_USBOTGWAKEDBEN_SHIFT                                 11
#define    INTC_ICCR_USBOTGWAKEDBEN_MASK                                  0x00000800
#define    INTC_ICCR_USBOTGWAKEDBC_SHIFT                                  9
#define    INTC_ICCR_USBOTGWAKEDBC_MASK                                   0x00000600
#define    INTC_ICCR_NIRQ_PATH_SEL_SHIFT                                  8
#define    INTC_ICCR_NIRQ_PATH_SEL_MASK                                   0x00000100
#define    INTC_ICCR_MICINDBEN_SHIFT                                      7
#define    INTC_ICCR_MICINDBEN_MASK                                       0x00000080
#define    INTC_ICCR_MICINDBC_SHIFT                                       5
#define    INTC_ICCR_MICINDBC_MASK                                        0x00000060
#define    INTC_ICCR_MICONDBEN_SHIFT                                      3
#define    INTC_ICCR_MICONDBEN_MASK                                       0x00000008
#define    INTC_ICCR_MICONDBC_SHIFT                                       1
#define    INTC_ICCR_MICONDBC_MASK                                        0x00000006
#define    INTC_ICCR_INTRIP_SHIFT                                         0
#define    INTC_ICCR_INTRIP_MASK                                          0x00000001

#define INTC_ISELR_OFFSET                                                 0x00000028
#define INTC_ISELR_TYPE                                                   UInt32
#define INTC_ISELR_RESERVED_MASK                                          0x00008000
#define    INTC_ISELR_IRQ31_SHIFT                                         31
#define    INTC_ISELR_IRQ31_MASK                                          0x80000000
#define    INTC_ISELR_IRQ30_SHIFT                                         30
#define    INTC_ISELR_IRQ30_MASK                                          0x40000000
#define    INTC_ISELR_IRQ29_SHIFT                                         29
#define    INTC_ISELR_IRQ29_MASK                                          0x20000000
#define    INTC_ISELR_IRQ28_SHIFT                                         28
#define    INTC_ISELR_IRQ28_MASK                                          0x10000000
#define    INTC_ISELR_IRQ27_SHIFT                                         27
#define    INTC_ISELR_IRQ27_MASK                                          0x08000000
#define    INTC_ISELR_IRQ26_SHIFT                                         26
#define    INTC_ISELR_IRQ26_MASK                                          0x04000000
#define    INTC_ISELR_IRQ25_SHIFT                                         25
#define    INTC_ISELR_IRQ25_MASK                                          0x02000000
#define    INTC_ISELR_IRQ24_SHIFT                                         24
#define    INTC_ISELR_IRQ24_MASK                                          0x01000000
#define    INTC_ISELR_IRQ23_SHIFT                                         23
#define    INTC_ISELR_IRQ23_MASK                                          0x00800000
#define    INTC_ISELR_IRQ22_SHIFT                                         22
#define    INTC_ISELR_IRQ22_MASK                                          0x00400000
#define    INTC_ISELR_IRQ21_SHIFT                                         21
#define    INTC_ISELR_IRQ21_MASK                                          0x00200000
#define    INTC_ISELR_IRQ20_SHIFT                                         20
#define    INTC_ISELR_IRQ20_MASK                                          0x00100000
#define    INTC_ISELR_IRQ19_SHIFT                                         19
#define    INTC_ISELR_IRQ19_MASK                                          0x00080000
#define    INTC_ISELR_IRQ18_SHIFT                                         18
#define    INTC_ISELR_IRQ18_MASK                                          0x00040000
#define    INTC_ISELR_IRQ17_SHIFT                                         17
#define    INTC_ISELR_IRQ17_MASK                                          0x00020000
#define    INTC_ISELR_IRQ16_SHIFT                                         16
#define    INTC_ISELR_IRQ16_MASK                                          0x00010000
#define    INTC_ISELR_IRQ14_SHIFT                                         14
#define    INTC_ISELR_IRQ14_MASK                                          0x00004000
#define    INTC_ISELR_IRQ13_SHIFT                                         13
#define    INTC_ISELR_IRQ13_MASK                                          0x00002000
#define    INTC_ISELR_IRQ12_SHIFT                                         12
#define    INTC_ISELR_IRQ12_MASK                                          0x00001000
#define    INTC_ISELR_IRQ11_SHIFT                                         11
#define    INTC_ISELR_IRQ11_MASK                                          0x00000800
#define    INTC_ISELR_IRQ10_SHIFT                                         10
#define    INTC_ISELR_IRQ10_MASK                                          0x00000400
#define    INTC_ISELR_IRQ9_SHIFT                                          9
#define    INTC_ISELR_IRQ9_MASK                                           0x00000200
#define    INTC_ISELR_IRQ8_SHIFT                                          8
#define    INTC_ISELR_IRQ8_MASK                                           0x00000100
#define    INTC_ISELR_IRQ7_SHIFT                                          7
#define    INTC_ISELR_IRQ7_MASK                                           0x00000080
#define    INTC_ISELR_IRQ6_SHIFT                                          6
#define    INTC_ISELR_IRQ6_MASK                                           0x00000040
#define    INTC_ISELR_IRQ5_SHIFT                                          5
#define    INTC_ISELR_IRQ5_MASK                                           0x00000020
#define    INTC_ISELR_IRQ4_SHIFT                                          4
#define    INTC_ISELR_IRQ4_MASK                                           0x00000010
#define    INTC_ISELR_IRQ3_SHIFT                                          3
#define    INTC_ISELR_IRQ3_MASK                                           0x00000008
#define    INTC_ISELR_IRQ2_SHIFT                                          2
#define    INTC_ISELR_IRQ2_MASK                                           0x00000004
#define    INTC_ISELR_IRQ1_SHIFT                                          1
#define    INTC_ISELR_IRQ1_MASK                                           0x00000002
#define    INTC_ISELR_IRQ0_SHIFT                                          0
#define    INTC_ISELR_IRQ0_MASK                                           0x00000001

#define INTC_ISELRW_OFFSET                                                0x0000002C
#define INTC_ISELRW_TYPE                                                  UInt32
#define INTC_ISELRW_RESERVED_MASK                                         0x00000000
#define    INTC_ISELRW_IRQ31_SHIFT                                        31
#define    INTC_ISELRW_IRQ31_MASK                                         0x80000000
#define    INTC_ISELRW_IRQ30_SHIFT                                        30
#define    INTC_ISELRW_IRQ30_MASK                                         0x40000000
#define    INTC_ISELRW_IRQ29_SHIFT                                        29
#define    INTC_ISELRW_IRQ29_MASK                                         0x20000000
#define    INTC_ISELRW_IRQ28_SHIFT                                        28
#define    INTC_ISELRW_IRQ28_MASK                                         0x10000000
#define    INTC_ISELRW_IRQ27_SHIFT                                        27
#define    INTC_ISELRW_IRQ27_MASK                                         0x08000000
#define    INTC_ISELRW_IRQ26_SHIFT                                        26
#define    INTC_ISELRW_IRQ26_MASK                                         0x04000000
#define    INTC_ISELRW_IRQ25_SHIFT                                        25
#define    INTC_ISELRW_IRQ25_MASK                                         0x02000000
#define    INTC_ISELRW_IRQ24_SHIFT                                        24
#define    INTC_ISELRW_IRQ24_MASK                                         0x01000000
#define    INTC_ISELRW_IRQ23_SHIFT                                        23
#define    INTC_ISELRW_IRQ23_MASK                                         0x00800000
#define    INTC_ISELRW_IRQ22_SHIFT                                        22
#define    INTC_ISELRW_IRQ22_MASK                                         0x00400000
#define    INTC_ISELRW_IRQ21_SHIFT                                        21
#define    INTC_ISELRW_IRQ21_MASK                                         0x00200000
#define    INTC_ISELRW_IRQ20_SHIFT                                        20
#define    INTC_ISELRW_IRQ20_MASK                                         0x00100000
#define    INTC_ISELRW_IRQ19_SHIFT                                        19
#define    INTC_ISELRW_IRQ19_MASK                                         0x00080000
#define    INTC_ISELRW_IRQ18_SHIFT                                        18
#define    INTC_ISELRW_IRQ18_MASK                                         0x00040000
#define    INTC_ISELRW_IRQ17_SHIFT                                        17
#define    INTC_ISELRW_IRQ17_MASK                                         0x00020000
#define    INTC_ISELRW_IRQ16_SHIFT                                        16
#define    INTC_ISELRW_IRQ16_MASK                                         0x00010000
#define    INTC_ISELRW_IRQ15_SHIFT                                        15
#define    INTC_ISELRW_IRQ15_MASK                                         0x00008000
#define    INTC_ISELRW_IRQ14_SHIFT                                        14
#define    INTC_ISELRW_IRQ14_MASK                                         0x00004000
#define    INTC_ISELRW_IRQ13_SHIFT                                        13
#define    INTC_ISELRW_IRQ13_MASK                                         0x00002000
#define    INTC_ISELRW_IRQ12_SHIFT                                        12
#define    INTC_ISELRW_IRQ12_MASK                                         0x00001000
#define    INTC_ISELRW_IRQ11_SHIFT                                        11
#define    INTC_ISELRW_IRQ11_MASK                                         0x00000800
#define    INTC_ISELRW_IRQ10_SHIFT                                        10
#define    INTC_ISELRW_IRQ10_MASK                                         0x00000400
#define    INTC_ISELRW_IRQ9_SHIFT                                         9
#define    INTC_ISELRW_IRQ9_MASK                                          0x00000200
#define    INTC_ISELRW_IRQ8_SHIFT                                         8
#define    INTC_ISELRW_IRQ8_MASK                                          0x00000100
#define    INTC_ISELRW_IRQ7_SHIFT                                         7
#define    INTC_ISELRW_IRQ7_MASK                                          0x00000080
#define    INTC_ISELRW_IRQ6_SHIFT                                         6
#define    INTC_ISELRW_IRQ6_MASK                                          0x00000040
#define    INTC_ISELRW_IRQ5_SHIFT                                         5
#define    INTC_ISELRW_IRQ5_MASK                                          0x00000020
#define    INTC_ISELRW_IRQ4_SHIFT                                         4
#define    INTC_ISELRW_IRQ4_MASK                                          0x00000010
#define    INTC_ISELRW_IRQ3_SHIFT                                         3
#define    INTC_ISELRW_IRQ3_MASK                                          0x00000008
#define    INTC_ISELRW_IRQ2_SHIFT                                         2
#define    INTC_ISELRW_IRQ2_MASK                                          0x00000004
#define    INTC_ISELRW_IRQ1_SHIFT                                         1
#define    INTC_ISELRW_IRQ1_MASK                                          0x00000002
#define    INTC_ISELRW_IRQ0_SHIFT                                         0
#define    INTC_ISELRW_IRQ0_MASK                                          0x00000001

#define INTC_ISWIR0_OFFSET                                                0x00000030
#define INTC_ISWIR0_TYPE                                                  UInt32
#define INTC_ISWIR0_RESERVED_MASK                                         0x00000000
#define    INTC_ISWIR0_IRQX_SHIFT                                         0
#define    INTC_ISWIR0_IRQX_MASK                                          0xFFFFFFFF

#define INTC_ISWCR0_OFFSET                                                0x00000034
#define INTC_ISWCR0_TYPE                                                  UInt32
#define INTC_ISWCR0_RESERVED_MASK                                         0x00000000
#define    INTC_ISWCR0_IRQX_SHIFT                                         0
#define    INTC_ISWCR0_IRQX_MASK                                          0xFFFFFFFF

#define INTC_WARM9SLPR_OFFSET                                             0x00000038
#define INTC_WARM9SLPR_TYPE                                               UInt32
#define INTC_WARM9SLPR_RESERVED_MASK                                      0xFFFFFFF8
#define    INTC_WARM9SLPR_TCKWAKE_MODE_SHIFT                              2
#define    INTC_WARM9SLPR_TCKWAKE_MODE_MASK                               0x00000004
#define    INTC_WARM9SLPR_TCKWAKE_SHIFT                                   1
#define    INTC_WARM9SLPR_TCKWAKE_MASK                                    0x00000002
#define    INTC_WARM9SLPR_ARM9SLP_SHIFT                                   0
#define    INTC_WARM9SLPR_ARM9SLP_MASK                                    0x00000001

#define INTC_APPSARMJTAGWAKER_OFFSET                                      0x0000003C
#define INTC_APPSARMJTAGWAKER_TYPE                                        UInt32
#define INTC_APPSARMJTAGWAKER_RESERVED_MASK                               0xFFFFFFFE
#define    INTC_APPSARMJTAGWAKER_TCKWAKE_SHIFT                            0
#define    INTC_APPSARMJTAGWAKER_TCKWAKE_MASK                             0x00000001

#define INTC_IRQVECA0R_OFFSET                                             0x00000040
#define INTC_IRQVECA0R_TYPE                                               UInt32
#define INTC_IRQVECA0R_RESERVED_MASK                                      0x00000000
#define    INTC_IRQVECA0R_VECTOR_INTERRUPT_SHIFT                          0
#define    INTC_IRQVECA0R_VECTOR_INTERRUPT_MASK                           0xFFFFFFFF

#define INTC_IRQVECC0R_OFFSET                                             0x00000044
#define INTC_IRQVECC0R_TYPE                                               UInt32
#define INTC_IRQVECC0R_RESERVED_MASK                                      0xFFFFFF00
#define    INTC_IRQVECC0R_INTSOURCEH_SHIFT                                6
#define    INTC_IRQVECC0R_INTSOURCEH_MASK                                 0x000000C0
#define    INTC_IRQVECC0R_ENABLE_SHIFT                                    5
#define    INTC_IRQVECC0R_ENABLE_MASK                                     0x00000020
#define    INTC_IRQVECC0R_INTSOURCEL_SHIFT                                0
#define    INTC_IRQVECC0R_INTSOURCEL_MASK                                 0x0000001F

#define INTC_IRQVECA1R_OFFSET                                             0x00000048
#define INTC_IRQVECA1R_TYPE                                               UInt32
#define INTC_IRQVECA1R_RESERVED_MASK                                      0x00000000
#define    INTC_IRQVECA1R_VECTOR_INTERRUPT_SHIFT                          0
#define    INTC_IRQVECA1R_VECTOR_INTERRUPT_MASK                           0xFFFFFFFF

#define INTC_IRQVECC1R_OFFSET                                             0x0000004C
#define INTC_IRQVECC1R_TYPE                                               UInt32
#define INTC_IRQVECC1R_RESERVED_MASK                                      0xFFFFFF00
#define    INTC_IRQVECC1R_INTSOURCEH_SHIFT                                6
#define    INTC_IRQVECC1R_INTSOURCEH_MASK                                 0x000000C0
#define    INTC_IRQVECC1R_ENABLE_SHIFT                                    5
#define    INTC_IRQVECC1R_ENABLE_MASK                                     0x00000020
#define    INTC_IRQVECC1R_INTSOURCEL_SHIFT                                0
#define    INTC_IRQVECC1R_INTSOURCEL_MASK                                 0x0000001F

#define INTC_IRQVECA2R_OFFSET                                             0x00000050
#define INTC_IRQVECA2R_TYPE                                               UInt32
#define INTC_IRQVECA2R_RESERVED_MASK                                      0x00000000
#define    INTC_IRQVECA2R_VECTOR_INTERRUPT_SHIFT                          0
#define    INTC_IRQVECA2R_VECTOR_INTERRUPT_MASK                           0xFFFFFFFF

#define INTC_IRQVECC2R_OFFSET                                             0x00000054
#define INTC_IRQVECC2R_TYPE                                               UInt32
#define INTC_IRQVECC2R_RESERVED_MASK                                      0xFFFFFF00
#define    INTC_IRQVECC2R_INTSOURCEH_SHIFT                                6
#define    INTC_IRQVECC2R_INTSOURCEH_MASK                                 0x000000C0
#define    INTC_IRQVECC2R_ENABLE_SHIFT                                    5
#define    INTC_IRQVECC2R_ENABLE_MASK                                     0x00000020
#define    INTC_IRQVECC2R_INTSOURCEL_SHIFT                                0
#define    INTC_IRQVECC2R_INTSOURCEL_MASK                                 0x0000001F

#define INTC_IRQVECA3R_OFFSET                                             0x00000058
#define INTC_IRQVECA3R_TYPE                                               UInt32
#define INTC_IRQVECA3R_RESERVED_MASK                                      0x00000000
#define    INTC_IRQVECA3R_VECTOR_INTERRUPT_SHIFT                          0
#define    INTC_IRQVECA3R_VECTOR_INTERRUPT_MASK                           0xFFFFFFFF

#define INTC_IRQVECC3R_OFFSET                                             0x0000005C
#define INTC_IRQVECC3R_TYPE                                               UInt32
#define INTC_IRQVECC3R_RESERVED_MASK                                      0xFFFFFF00
#define    INTC_IRQVECC3R_INTSOURCEH_SHIFT                                6
#define    INTC_IRQVECC3R_INTSOURCEH_MASK                                 0x000000C0
#define    INTC_IRQVECC3R_ENABLE_SHIFT                                    5
#define    INTC_IRQVECC3R_ENABLE_MASK                                     0x00000020
#define    INTC_IRQVECC3R_INTSOURCEL_SHIFT                                0
#define    INTC_IRQVECC3R_INTSOURCEL_MASK                                 0x0000001F

#define INTC_IRQVECA4R_OFFSET                                             0x00000060
#define INTC_IRQVECA4R_TYPE                                               UInt32
#define INTC_IRQVECA4R_RESERVED_MASK                                      0x00000000
#define    INTC_IRQVECA4R_VECTOR_INTERRUPT_SHIFT                          0
#define    INTC_IRQVECA4R_VECTOR_INTERRUPT_MASK                           0xFFFFFFFF

#define INTC_IRQVECC4R_OFFSET                                             0x00000064
#define INTC_IRQVECC4R_TYPE                                               UInt32
#define INTC_IRQVECC4R_RESERVED_MASK                                      0xFFFFFF00
#define    INTC_IRQVECC4R_INTSOURCEH_SHIFT                                6
#define    INTC_IRQVECC4R_INTSOURCEH_MASK                                 0x000000C0
#define    INTC_IRQVECC4R_ENABLE_SHIFT                                    5
#define    INTC_IRQVECC4R_ENABLE_MASK                                     0x00000020
#define    INTC_IRQVECC4R_INTSOURCEL_SHIFT                                0
#define    INTC_IRQVECC4R_INTSOURCEL_MASK                                 0x0000001F

#define INTC_IRQVECA5R_OFFSET                                             0x00000068
#define INTC_IRQVECA5R_TYPE                                               UInt32
#define INTC_IRQVECA5R_RESERVED_MASK                                      0x00000000
#define    INTC_IRQVECA5R_VECTOR_INTERRUPT_SHIFT                          0
#define    INTC_IRQVECA5R_VECTOR_INTERRUPT_MASK                           0xFFFFFFFF

#define INTC_IRQVECC5R_OFFSET                                             0x0000006C
#define INTC_IRQVECC5R_TYPE                                               UInt32
#define INTC_IRQVECC5R_RESERVED_MASK                                      0xFFFFFF00
#define    INTC_IRQVECC5R_INTSOURCEH_SHIFT                                6
#define    INTC_IRQVECC5R_INTSOURCEH_MASK                                 0x000000C0
#define    INTC_IRQVECC5R_ENABLE_SHIFT                                    5
#define    INTC_IRQVECC5R_ENABLE_MASK                                     0x00000020
#define    INTC_IRQVECC5R_INTSOURCEL_SHIFT                                0
#define    INTC_IRQVECC5R_INTSOURCEL_MASK                                 0x0000001F

#define INTC_IRQVECA6R_OFFSET                                             0x00000070
#define INTC_IRQVECA6R_TYPE                                               UInt32
#define INTC_IRQVECA6R_RESERVED_MASK                                      0x00000000
#define    INTC_IRQVECA6R_VECTOR_INTERRUPT_SHIFT                          0
#define    INTC_IRQVECA6R_VECTOR_INTERRUPT_MASK                           0xFFFFFFFF

#define INTC_IRQVECC6R_OFFSET                                             0x00000074
#define INTC_IRQVECC6R_TYPE                                               UInt32
#define INTC_IRQVECC6R_RESERVED_MASK                                      0xFFFFFF00
#define    INTC_IRQVECC6R_INTSOURCEH_SHIFT                                6
#define    INTC_IRQVECC6R_INTSOURCEH_MASK                                 0x000000C0
#define    INTC_IRQVECC6R_ENABLE_SHIFT                                    5
#define    INTC_IRQVECC6R_ENABLE_MASK                                     0x00000020
#define    INTC_IRQVECC6R_INTSOURCEL_SHIFT                                0
#define    INTC_IRQVECC6R_INTSOURCEL_MASK                                 0x0000001F

#define INTC_IRQVECA7R_OFFSET                                             0x00000078
#define INTC_IRQVECA7R_TYPE                                               UInt32
#define INTC_IRQVECA7R_RESERVED_MASK                                      0x00000000
#define    INTC_IRQVECA7R_VECTOR_INTERRUPT_SHIFT                          0
#define    INTC_IRQVECA7R_VECTOR_INTERRUPT_MASK                           0xFFFFFFFF

#define INTC_IRQVECC7R_OFFSET                                             0x0000007C
#define INTC_IRQVECC7R_TYPE                                               UInt32
#define INTC_IRQVECC7R_RESERVED_MASK                                      0xFFFFFF00
#define    INTC_IRQVECC7R_INTSOURCEH_SHIFT                                6
#define    INTC_IRQVECC7R_INTSOURCEH_MASK                                 0x000000C0
#define    INTC_IRQVECC7R_ENABLE_SHIFT                                    5
#define    INTC_IRQVECC7R_ENABLE_MASK                                     0x00000020
#define    INTC_IRQVECC7R_INTSOURCEL_SHIFT                                0
#define    INTC_IRQVECC7R_INTSOURCEL_MASK                                 0x0000001F

#define INTC_IRQVECA8R_OFFSET                                             0x00000080
#define INTC_IRQVECA8R_TYPE                                               UInt32
#define INTC_IRQVECA8R_RESERVED_MASK                                      0x00000000
#define    INTC_IRQVECA8R_VECTOR_INTERRUPT_SHIFT                          0
#define    INTC_IRQVECA8R_VECTOR_INTERRUPT_MASK                           0xFFFFFFFF

#define INTC_IRQVECC8R_OFFSET                                             0x00000084
#define INTC_IRQVECC8R_TYPE                                               UInt32
#define INTC_IRQVECC8R_RESERVED_MASK                                      0xFFFFFF00
#define    INTC_IRQVECC8R_INTSOURCEH_SHIFT                                6
#define    INTC_IRQVECC8R_INTSOURCEH_MASK                                 0x000000C0
#define    INTC_IRQVECC8R_ENABLE_SHIFT                                    5
#define    INTC_IRQVECC8R_ENABLE_MASK                                     0x00000020
#define    INTC_IRQVECC8R_INTSOURCEL_SHIFT                                0
#define    INTC_IRQVECC8R_INTSOURCEL_MASK                                 0x0000001F

#define INTC_IRQVECA9R_OFFSET                                             0x00000088
#define INTC_IRQVECA9R_TYPE                                               UInt32
#define INTC_IRQVECA9R_RESERVED_MASK                                      0x00000000
#define    INTC_IRQVECA9R_VECTOR_INTERRUPT_SHIFT                          0
#define    INTC_IRQVECA9R_VECTOR_INTERRUPT_MASK                           0xFFFFFFFF

#define INTC_IRQVECC9R_OFFSET                                             0x0000008C
#define INTC_IRQVECC9R_TYPE                                               UInt32
#define INTC_IRQVECC9R_RESERVED_MASK                                      0xFFFFFF00
#define    INTC_IRQVECC9R_INTSOURCEH_SHIFT                                6
#define    INTC_IRQVECC9R_INTSOURCEH_MASK                                 0x000000C0
#define    INTC_IRQVECC9R_ENABLE_SHIFT                                    5
#define    INTC_IRQVECC9R_ENABLE_MASK                                     0x00000020
#define    INTC_IRQVECC9R_INTSOURCEL_SHIFT                                0
#define    INTC_IRQVECC9R_INTSOURCEL_MASK                                 0x0000001F

#define INTC_IRQVECA10R_OFFSET                                            0x00000090
#define INTC_IRQVECA10R_TYPE                                              UInt32
#define INTC_IRQVECA10R_RESERVED_MASK                                     0x00000000
#define    INTC_IRQVECA10R_VECTOR_INTERRUPT_SHIFT                         0
#define    INTC_IRQVECA10R_VECTOR_INTERRUPT_MASK                          0xFFFFFFFF

#define INTC_IRQVECC10R_OFFSET                                            0x00000094
#define INTC_IRQVECC10R_TYPE                                              UInt32
#define INTC_IRQVECC10R_RESERVED_MASK                                     0xFFFFFF00
#define    INTC_IRQVECC10R_INTSOURCEH_SHIFT                               6
#define    INTC_IRQVECC10R_INTSOURCEH_MASK                                0x000000C0
#define    INTC_IRQVECC10R_ENABLE_SHIFT                                   5
#define    INTC_IRQVECC10R_ENABLE_MASK                                    0x00000020
#define    INTC_IRQVECC10R_INTSOURCEL_SHIFT                               0
#define    INTC_IRQVECC10R_INTSOURCEL_MASK                                0x0000001F

#define INTC_IRQVECA11R_OFFSET                                            0x00000098
#define INTC_IRQVECA11R_TYPE                                              UInt32
#define INTC_IRQVECA11R_RESERVED_MASK                                     0x00000000
#define    INTC_IRQVECA11R_VECTOR_INTERRUPT_SHIFT                         0
#define    INTC_IRQVECA11R_VECTOR_INTERRUPT_MASK                          0xFFFFFFFF

#define INTC_IRQVECC11R_OFFSET                                            0x0000009C
#define INTC_IRQVECC11R_TYPE                                              UInt32
#define INTC_IRQVECC11R_RESERVED_MASK                                     0xFFFFFF00
#define    INTC_IRQVECC11R_INTSOURCEH_SHIFT                               6
#define    INTC_IRQVECC11R_INTSOURCEH_MASK                                0x000000C0
#define    INTC_IRQVECC11R_ENABLE_SHIFT                                   5
#define    INTC_IRQVECC11R_ENABLE_MASK                                    0x00000020
#define    INTC_IRQVECC11R_INTSOURCEL_SHIFT                               0
#define    INTC_IRQVECC11R_INTSOURCEL_MASK                                0x0000001F

#define INTC_IRQVECA12R_OFFSET                                            0x000000A0
#define INTC_IRQVECA12R_TYPE                                              UInt32
#define INTC_IRQVECA12R_RESERVED_MASK                                     0x00000000
#define    INTC_IRQVECA12R_VECTOR_INTERRUPT_SHIFT                         0
#define    INTC_IRQVECA12R_VECTOR_INTERRUPT_MASK                          0xFFFFFFFF

#define INTC_IRQVECC12R_OFFSET                                            0x000000A4
#define INTC_IRQVECC12R_TYPE                                              UInt32
#define INTC_IRQVECC12R_RESERVED_MASK                                     0xFFFFFF00
#define    INTC_IRQVECC12R_INTSOURCEH_SHIFT                               6
#define    INTC_IRQVECC12R_INTSOURCEH_MASK                                0x000000C0
#define    INTC_IRQVECC12R_ENABLE_SHIFT                                   5
#define    INTC_IRQVECC12R_ENABLE_MASK                                    0x00000020
#define    INTC_IRQVECC12R_INTSOURCEL_SHIFT                               0
#define    INTC_IRQVECC12R_INTSOURCEL_MASK                                0x0000001F

#define INTC_IRQVECA13R_OFFSET                                            0x000000A8
#define INTC_IRQVECA13R_TYPE                                              UInt32
#define INTC_IRQVECA13R_RESERVED_MASK                                     0x00000000
#define    INTC_IRQVECA13R_VECTOR_INTERRUPT_SHIFT                         0
#define    INTC_IRQVECA13R_VECTOR_INTERRUPT_MASK                          0xFFFFFFFF

#define INTC_IRQVECC13R_OFFSET                                            0x000000AC
#define INTC_IRQVECC13R_TYPE                                              UInt32
#define INTC_IRQVECC13R_RESERVED_MASK                                     0xFFFFFF00
#define    INTC_IRQVECC13R_INTSOURCEH_SHIFT                               6
#define    INTC_IRQVECC13R_INTSOURCEH_MASK                                0x000000C0
#define    INTC_IRQVECC13R_ENABLE_SHIFT                                   5
#define    INTC_IRQVECC13R_ENABLE_MASK                                    0x00000020
#define    INTC_IRQVECC13R_INTSOURCEL_SHIFT                               0
#define    INTC_IRQVECC13R_INTSOURCEL_MASK                                0x0000001F

#define INTC_IRQVECA14R_OFFSET                                            0x000000B0
#define INTC_IRQVECA14R_TYPE                                              UInt32
#define INTC_IRQVECA14R_RESERVED_MASK                                     0x00000000
#define    INTC_IRQVECA14R_VECTOR_INTERRUPT_SHIFT                         0
#define    INTC_IRQVECA14R_VECTOR_INTERRUPT_MASK                          0xFFFFFFFF

#define INTC_IRQVECC14R_OFFSET                                            0x000000B4
#define INTC_IRQVECC14R_TYPE                                              UInt32
#define INTC_IRQVECC14R_RESERVED_MASK                                     0xFFFFFF00
#define    INTC_IRQVECC14R_INTSOURCEH_SHIFT                               6
#define    INTC_IRQVECC14R_INTSOURCEH_MASK                                0x000000C0
#define    INTC_IRQVECC14R_ENABLE_SHIFT                                   5
#define    INTC_IRQVECC14R_ENABLE_MASK                                    0x00000020
#define    INTC_IRQVECC14R_INTSOURCEL_SHIFT                               0
#define    INTC_IRQVECC14R_INTSOURCEL_MASK                                0x0000001F

#define INTC_IRQVECA15R_OFFSET                                            0x000000B8
#define INTC_IRQVECA15R_TYPE                                              UInt32
#define INTC_IRQVECA15R_RESERVED_MASK                                     0x00000000
#define    INTC_IRQVECA15R_VECTOR_INTERRUPT_SHIFT                         0
#define    INTC_IRQVECA15R_VECTOR_INTERRUPT_MASK                          0xFFFFFFFF

#define INTC_IRQVECC15R_OFFSET                                            0x000000BC
#define INTC_IRQVECC15R_TYPE                                              UInt32
#define INTC_IRQVECC15R_RESERVED_MASK                                     0xFFFFFF00
#define    INTC_IRQVECC15R_INTSOURCEH_SHIFT                               6
#define    INTC_IRQVECC15R_INTSOURCEH_MASK                                0x000000C0
#define    INTC_IRQVECC15R_ENABLE_SHIFT                                   5
#define    INTC_IRQVECC15R_ENABLE_MASK                                    0x00000020
#define    INTC_IRQVECC15R_INTSOURCEL_SHIFT                               0
#define    INTC_IRQVECC15R_INTSOURCEL_MASK                                0x0000001F

#define INTC_IRQVECDEFR_OFFSET                                            0x000000C0
#define INTC_IRQVECDEFR_TYPE                                              UInt32
#define INTC_IRQVECDEFR_RESERVED_MASK                                     0x00000000
#define    INTC_IRQVECDEFR_VECTOR_INTERRUPT_SHIFT                         0
#define    INTC_IRQVECDEFR_VECTOR_INTERRUPT_MASK                          0xFFFFFFFF

#define INTC_IRQVECADDR_OFFSET                                            0x000000C4
#define INTC_IRQVECADDR_TYPE                                              UInt32
#define INTC_IRQVECADDR_RESERVED_MASK                                     0x00000000
#define    INTC_IRQVECADDR_VECTOR_INTERRUPT_SHIFT                         0
#define    INTC_IRQVECADDR_VECTOR_INTERRUPT_MASK                          0xFFFFFFFF

#define INTC_FIQVECA0R_OFFSET                                             0x000000D0
#define INTC_FIQVECA0R_TYPE                                               UInt32
#define INTC_FIQVECA0R_RESERVED_MASK                                      0x00000000
#define    INTC_FIQVECA0R_VECTOR_INTERRUPT_SHIFT                          0
#define    INTC_FIQVECA0R_VECTOR_INTERRUPT_MASK                           0xFFFFFFFF

#define INTC_FIQVECC0R_OFFSET                                             0x000000D4
#define INTC_FIQVECC0R_TYPE                                               UInt32
#define INTC_FIQVECC0R_RESERVED_MASK                                      0xFFFFFF00
#define    INTC_FIQVECC0R_INTSOURCEH_SHIFT                                6
#define    INTC_FIQVECC0R_INTSOURCEH_MASK                                 0x000000C0
#define    INTC_FIQVECC0R_ENABLE_SHIFT                                    5
#define    INTC_FIQVECC0R_ENABLE_MASK                                     0x00000020
#define    INTC_FIQVECC0R_INTSOURCEL_SHIFT                                0
#define    INTC_FIQVECC0R_INTSOURCEL_MASK                                 0x0000001F

#define INTC_FIQVECA1R_OFFSET                                             0x000000D8
#define INTC_FIQVECA1R_TYPE                                               UInt32
#define INTC_FIQVECA1R_RESERVED_MASK                                      0x00000000
#define    INTC_FIQVECA1R_VECTOR_INTERRUPT_SHIFT                          0
#define    INTC_FIQVECA1R_VECTOR_INTERRUPT_MASK                           0xFFFFFFFF

#define INTC_FIQVECC1R_OFFSET                                             0x000000DC
#define INTC_FIQVECC1R_TYPE                                               UInt32
#define INTC_FIQVECC1R_RESERVED_MASK                                      0xFFFFFF00
#define    INTC_FIQVECC1R_INTSOURCEH_SHIFT                                6
#define    INTC_FIQVECC1R_INTSOURCEH_MASK                                 0x000000C0
#define    INTC_FIQVECC1R_ENABLE_SHIFT                                    5
#define    INTC_FIQVECC1R_ENABLE_MASK                                     0x00000020
#define    INTC_FIQVECC1R_INTSOURCEL_SHIFT                                0
#define    INTC_FIQVECC1R_INTSOURCEL_MASK                                 0x0000001F

#define INTC_FIQVECDEFR_OFFSET                                            0x000000E0
#define INTC_FIQVECDEFR_TYPE                                              UInt32
#define INTC_FIQVECDEFR_RESERVED_MASK                                     0x00000000
#define    INTC_FIQVECDEFR_VECTOR_INTERRUPT_SHIFT                         0
#define    INTC_FIQVECDEFR_VECTOR_INTERRUPT_MASK                          0xFFFFFFFF

#define INTC_FIQVECADDR_OFFSET                                            0x000000E4
#define INTC_FIQVECADDR_TYPE                                              UInt32
#define INTC_FIQVECADDR_RESERVED_MASK                                     0x00000000
#define    INTC_FIQVECADDR_VECTOR_INTERRUPT_SHIFT                         0
#define    INTC_FIQVECADDR_VECTOR_INTERRUPT_MASK                          0xFFFFFFFF

#define INTC_IMR1_OFFSET                                                  0x00000100
#define INTC_IMR1_TYPE                                                    UInt32
#define INTC_IMR1_RESERVED_MASK                                           0x00000000
#define    INTC_IMR1_IRQ63_SHIFT                                          31
#define    INTC_IMR1_IRQ63_MASK                                           0x80000000
#define    INTC_IMR1_IRQ62_SHIFT                                          30
#define    INTC_IMR1_IRQ62_MASK                                           0x40000000
#define    INTC_IMR1_IRQ61_SHIFT                                          29
#define    INTC_IMR1_IRQ61_MASK                                           0x20000000
#define    INTC_IMR1_IRQ60_SHIFT                                          28
#define    INTC_IMR1_IRQ60_MASK                                           0x10000000
#define    INTC_IMR1_IRQ59_SHIFT                                          27
#define    INTC_IMR1_IRQ59_MASK                                           0x08000000
#define    INTC_IMR1_IRQ58_SHIFT                                          26
#define    INTC_IMR1_IRQ58_MASK                                           0x04000000
#define    INTC_IMR1_IRQ57_SHIFT                                          25
#define    INTC_IMR1_IRQ57_MASK                                           0x02000000
#define    INTC_IMR1_IRQ56_SHIFT                                          24
#define    INTC_IMR1_IRQ56_MASK                                           0x01000000
#define    INTC_IMR1_IRQ55_SHIFT                                          23
#define    INTC_IMR1_IRQ55_MASK                                           0x00800000
#define    INTC_IMR1_IRQ54_SHIFT                                          22
#define    INTC_IMR1_IRQ54_MASK                                           0x00400000
#define    INTC_IMR1_IRQ53_SHIFT                                          21
#define    INTC_IMR1_IRQ53_MASK                                           0x00200000
#define    INTC_IMR1_IRQ52_SHIFT                                          20
#define    INTC_IMR1_IRQ52_MASK                                           0x00100000
#define    INTC_IMR1_IRQ51_SHIFT                                          19
#define    INTC_IMR1_IRQ51_MASK                                           0x00080000
#define    INTC_IMR1_IRQ50_SHIFT                                          18
#define    INTC_IMR1_IRQ50_MASK                                           0x00040000
#define    INTC_IMR1_IRQ49_SHIFT                                          17
#define    INTC_IMR1_IRQ49_MASK                                           0x00020000
#define    INTC_IMR1_IRQ48_SHIFT                                          16
#define    INTC_IMR1_IRQ48_MASK                                           0x00010000
#define    INTC_IMR1_IRQ47_SHIFT                                          15
#define    INTC_IMR1_IRQ47_MASK                                           0x00008000
#define    INTC_IMR1_IRQ46_SHIFT                                          14
#define    INTC_IMR1_IRQ46_MASK                                           0x00004000
#define    INTC_IMR1_IRQ45_SHIFT                                          13
#define    INTC_IMR1_IRQ45_MASK                                           0x00002000
#define    INTC_IMR1_IRQ44_SHIFT                                          12
#define    INTC_IMR1_IRQ44_MASK                                           0x00001000
#define    INTC_IMR1_IRQ43_SHIFT                                          11
#define    INTC_IMR1_IRQ43_MASK                                           0x00000800
#define    INTC_IMR1_IRQ42_SHIFT                                          10
#define    INTC_IMR1_IRQ42_MASK                                           0x00000400
#define    INTC_IMR1_IRQ41_SHIFT                                          9
#define    INTC_IMR1_IRQ41_MASK                                           0x00000200
#define    INTC_IMR1_IRQ40_SHIFT                                          8
#define    INTC_IMR1_IRQ40_MASK                                           0x00000100
#define    INTC_IMR1_IRQ39_SHIFT                                          7
#define    INTC_IMR1_IRQ39_MASK                                           0x00000080
#define    INTC_IMR1_IRQ38_SHIFT                                          6
#define    INTC_IMR1_IRQ38_MASK                                           0x00000040
#define    INTC_IMR1_IRQ37_SHIFT                                          5
#define    INTC_IMR1_IRQ37_MASK                                           0x00000020
#define    INTC_IMR1_IRQ36_SHIFT                                          4
#define    INTC_IMR1_IRQ36_MASK                                           0x00000010
#define    INTC_IMR1_IRQ35_SHIFT                                          3
#define    INTC_IMR1_IRQ35_MASK                                           0x00000008
#define    INTC_IMR1_IRQ34_SHIFT                                          2
#define    INTC_IMR1_IRQ34_MASK                                           0x00000004
#define    INTC_IMR1_IRQ33_SHIFT                                          1
#define    INTC_IMR1_IRQ33_MASK                                           0x00000002
#define    INTC_IMR1_IRQ32_SHIFT                                          0
#define    INTC_IMR1_IRQ32_MASK                                           0x00000001

#define INTC_ISR1_OFFSET                                                  0x00000104
#define INTC_ISR1_TYPE                                                    UInt32
#define INTC_ISR1_RESERVED_MASK                                           0x7C000000
#define    INTC_ISR1_IRQ63_SHIFT                                          31
#define    INTC_ISR1_IRQ63_MASK                                           0x80000000
#define    INTC_ISR1_IRQ57_SHIFT                                          25
#define    INTC_ISR1_IRQ57_MASK                                           0x02000000
#define    INTC_ISR1_IRQ56_SHIFT                                          24
#define    INTC_ISR1_IRQ56_MASK                                           0x01000000
#define    INTC_ISR1_IRQ55_SHIFT                                          23
#define    INTC_ISR1_IRQ55_MASK                                           0x00800000
#define    INTC_ISR1_IRQ54_SHIFT                                          22
#define    INTC_ISR1_IRQ54_MASK                                           0x00400000
#define    INTC_ISR1_IRQ53_SHIFT                                          21
#define    INTC_ISR1_IRQ53_MASK                                           0x00200000
#define    INTC_ISR1_IRQ52_SHIFT                                          20
#define    INTC_ISR1_IRQ52_MASK                                           0x00100000
#define    INTC_ISR1_IRQ51_SHIFT                                          19
#define    INTC_ISR1_IRQ51_MASK                                           0x00080000
#define    INTC_ISR1_IRQ50_SHIFT                                          18
#define    INTC_ISR1_IRQ50_MASK                                           0x00040000
#define    INTC_ISR1_IRQ49_SHIFT                                          17
#define    INTC_ISR1_IRQ49_MASK                                           0x00020000
#define    INTC_ISR1_IRQ48_SHIFT                                          16
#define    INTC_ISR1_IRQ48_MASK                                           0x00010000
#define    INTC_ISR1_IRQ47_SHIFT                                          15
#define    INTC_ISR1_IRQ47_MASK                                           0x00008000
#define    INTC_ISR1_IRQ46_SHIFT                                          14
#define    INTC_ISR1_IRQ46_MASK                                           0x00004000
#define    INTC_ISR1_IRQ45_SHIFT                                          13
#define    INTC_ISR1_IRQ45_MASK                                           0x00002000
#define    INTC_ISR1_IRQ44_SHIFT                                          12
#define    INTC_ISR1_IRQ44_MASK                                           0x00001000
#define    INTC_ISR1_IRQ43_SHIFT                                          11
#define    INTC_ISR1_IRQ43_MASK                                           0x00000800
#define    INTC_ISR1_IRQ42_SHIFT                                          10
#define    INTC_ISR1_IRQ42_MASK                                           0x00000400
#define    INTC_ISR1_IRQ41_SHIFT                                          9
#define    INTC_ISR1_IRQ41_MASK                                           0x00000200
#define    INTC_ISR1_IRQ40_SHIFT                                          8
#define    INTC_ISR1_IRQ40_MASK                                           0x00000100
#define    INTC_ISR1_IRQ39_SHIFT                                          7
#define    INTC_ISR1_IRQ39_MASK                                           0x00000080
#define    INTC_ISR1_IRQ38_SHIFT                                          6
#define    INTC_ISR1_IRQ38_MASK                                           0x00000040
#define    INTC_ISR1_IRQ37_SHIFT                                          5
#define    INTC_ISR1_IRQ37_MASK                                           0x00000020
#define    INTC_ISR1_IRQ36_SHIFT                                          4
#define    INTC_ISR1_IRQ36_MASK                                           0x00000010
#define    INTC_ISR1_IRQ35_SHIFT                                          3
#define    INTC_ISR1_IRQ35_MASK                                           0x00000008
#define    INTC_ISR1_IRQ34_SHIFT                                          2
#define    INTC_ISR1_IRQ34_MASK                                           0x00000004
#define    INTC_ISR1_IRQ33_SHIFT                                          1
#define    INTC_ISR1_IRQ33_MASK                                           0x00000002
#define    INTC_ISR1_IRQ32_SHIFT                                          0
#define    INTC_ISR1_IRQ32_MASK                                           0x00000001

#define INTC_ICR1_OFFSET                                                  0x00000108
#define INTC_ICR1_TYPE                                                    UInt32
#define INTC_ICR1_RESERVED_MASK                                           0x00000000
#define    INTC_ICR1_IRQ63_SHIFT                                          31
#define    INTC_ICR1_IRQ63_MASK                                           0x80000000
#define    INTC_ICR1_IRQ62_SHIFT                                          30
#define    INTC_ICR1_IRQ62_MASK                                           0x40000000
#define    INTC_ICR1_IRQ61_SHIFT                                          29
#define    INTC_ICR1_IRQ61_MASK                                           0x20000000
#define    INTC_ICR1_IRQ60_SHIFT                                          28
#define    INTC_ICR1_IRQ60_MASK                                           0x10000000
#define    INTC_ICR1_IRQ59_SHIFT                                          27
#define    INTC_ICR1_IRQ59_MASK                                           0x08000000
#define    INTC_ICR1_IRQ58_SHIFT                                          26
#define    INTC_ICR1_IRQ58_MASK                                           0x04000000
#define    INTC_ICR1_IRQ57_SHIFT                                          25
#define    INTC_ICR1_IRQ57_MASK                                           0x02000000
#define    INTC_ICR1_IRQ56_SHIFT                                          24
#define    INTC_ICR1_IRQ56_MASK                                           0x01000000
#define    INTC_ICR1_IRQ55_SHIFT                                          23
#define    INTC_ICR1_IRQ55_MASK                                           0x00800000
#define    INTC_ICR1_IRQ54_SHIFT                                          22
#define    INTC_ICR1_IRQ54_MASK                                           0x00400000
#define    INTC_ICR1_IRQ53_SHIFT                                          21
#define    INTC_ICR1_IRQ53_MASK                                           0x00200000
#define    INTC_ICR1_IRQ52_SHIFT                                          20
#define    INTC_ICR1_IRQ52_MASK                                           0x00100000
#define    INTC_ICR1_IRQ51_SHIFT                                          19
#define    INTC_ICR1_IRQ51_MASK                                           0x00080000
#define    INTC_ICR1_IRQ50_SHIFT                                          18
#define    INTC_ICR1_IRQ50_MASK                                           0x00040000
#define    INTC_ICR1_IRQ49_SHIFT                                          17
#define    INTC_ICR1_IRQ49_MASK                                           0x00020000
#define    INTC_ICR1_IRQ48_SHIFT                                          16
#define    INTC_ICR1_IRQ48_MASK                                           0x00010000
#define    INTC_ICR1_IRQ47_SHIFT                                          15
#define    INTC_ICR1_IRQ47_MASK                                           0x00008000
#define    INTC_ICR1_IRQ46_SHIFT                                          14
#define    INTC_ICR1_IRQ46_MASK                                           0x00004000
#define    INTC_ICR1_IRQ45_SHIFT                                          13
#define    INTC_ICR1_IRQ45_MASK                                           0x00002000
#define    INTC_ICR1_IRQ44_SHIFT                                          12
#define    INTC_ICR1_IRQ44_MASK                                           0x00001000
#define    INTC_ICR1_IRQ43_SHIFT                                          11
#define    INTC_ICR1_IRQ43_MASK                                           0x00000800
#define    INTC_ICR1_IRQ42_SHIFT                                          10
#define    INTC_ICR1_IRQ42_MASK                                           0x00000400
#define    INTC_ICR1_IRQ41_SHIFT                                          9
#define    INTC_ICR1_IRQ41_MASK                                           0x00000200
#define    INTC_ICR1_IRQ40_SHIFT                                          8
#define    INTC_ICR1_IRQ40_MASK                                           0x00000100
#define    INTC_ICR1_IRQ39_SHIFT                                          7
#define    INTC_ICR1_IRQ39_MASK                                           0x00000080
#define    INTC_ICR1_IRQ38_SHIFT                                          6
#define    INTC_ICR1_IRQ38_MASK                                           0x00000040
#define    INTC_ICR1_IRQ37_SHIFT                                          5
#define    INTC_ICR1_IRQ37_MASK                                           0x00000020
#define    INTC_ICR1_IRQ36_SHIFT                                          4
#define    INTC_ICR1_IRQ36_MASK                                           0x00000010
#define    INTC_ICR1_IRQ35_SHIFT                                          3
#define    INTC_ICR1_IRQ35_MASK                                           0x00000008
#define    INTC_ICR1_IRQ34_SHIFT                                          2
#define    INTC_ICR1_IRQ34_MASK                                           0x00000004
#define    INTC_ICR1_IRQ33_SHIFT                                          1
#define    INTC_ICR1_IRQ33_MASK                                           0x00000002
#define    INTC_ICR1_IRQ32_SHIFT                                          0
#define    INTC_ICR1_IRQ32_MASK                                           0x00000001

#define INTC_IMSR1_OFFSET                                                 0x0000010C
#define INTC_IMSR1_TYPE                                                   UInt32
#define INTC_IMSR1_RESERVED_MASK                                          0x00000000
#define    INTC_IMSR1_IRQ63_SHIFT                                         31
#define    INTC_IMSR1_IRQ63_MASK                                          0x80000000
#define    INTC_IMSR1_IRQ62_SHIFT                                         30
#define    INTC_IMSR1_IRQ62_MASK                                          0x40000000
#define    INTC_IMSR1_IRQ61_SHIFT                                         29
#define    INTC_IMSR1_IRQ61_MASK                                          0x20000000
#define    INTC_IMSR1_IRQ60_SHIFT                                         28
#define    INTC_IMSR1_IRQ60_MASK                                          0x10000000
#define    INTC_IMSR1_IRQ59_SHIFT                                         27
#define    INTC_IMSR1_IRQ59_MASK                                          0x08000000
#define    INTC_IMSR1_IRQ58_SHIFT                                         26
#define    INTC_IMSR1_IRQ58_MASK                                          0x04000000
#define    INTC_IMSR1_IRQ57_SHIFT                                         25
#define    INTC_IMSR1_IRQ57_MASK                                          0x02000000
#define    INTC_IMSR1_IRQ56_SHIFT                                         24
#define    INTC_IMSR1_IRQ56_MASK                                          0x01000000
#define    INTC_IMSR1_IRQ55_SHIFT                                         23
#define    INTC_IMSR1_IRQ55_MASK                                          0x00800000
#define    INTC_IMSR1_IRQ54_SHIFT                                         22
#define    INTC_IMSR1_IRQ54_MASK                                          0x00400000
#define    INTC_IMSR1_IRQ53_SHIFT                                         21
#define    INTC_IMSR1_IRQ53_MASK                                          0x00200000
#define    INTC_IMSR1_IRQ52_SHIFT                                         20
#define    INTC_IMSR1_IRQ52_MASK                                          0x00100000
#define    INTC_IMSR1_IRQ51_SHIFT                                         19
#define    INTC_IMSR1_IRQ51_MASK                                          0x00080000
#define    INTC_IMSR1_IRQ50_SHIFT                                         18
#define    INTC_IMSR1_IRQ50_MASK                                          0x00040000
#define    INTC_IMSR1_IRQ49_SHIFT                                         17
#define    INTC_IMSR1_IRQ49_MASK                                          0x00020000
#define    INTC_IMSR1_IRQ48_SHIFT                                         16
#define    INTC_IMSR1_IRQ48_MASK                                          0x00010000
#define    INTC_IMSR1_IRQ47_SHIFT                                         15
#define    INTC_IMSR1_IRQ47_MASK                                          0x00008000
#define    INTC_IMSR1_IRQ46_SHIFT                                         14
#define    INTC_IMSR1_IRQ46_MASK                                          0x00004000
#define    INTC_IMSR1_IRQ45_SHIFT                                         13
#define    INTC_IMSR1_IRQ45_MASK                                          0x00002000
#define    INTC_IMSR1_IRQ44_SHIFT                                         12
#define    INTC_IMSR1_IRQ44_MASK                                          0x00001000
#define    INTC_IMSR1_IRQ43_SHIFT                                         11
#define    INTC_IMSR1_IRQ43_MASK                                          0x00000800
#define    INTC_IMSR1_IRQ42_SHIFT                                         10
#define    INTC_IMSR1_IRQ42_MASK                                          0x00000400
#define    INTC_IMSR1_IRQ41_SHIFT                                         9
#define    INTC_IMSR1_IRQ41_MASK                                          0x00000200
#define    INTC_IMSR1_IRQ40_SHIFT                                         8
#define    INTC_IMSR1_IRQ40_MASK                                          0x00000100
#define    INTC_IMSR1_IRQ39_SHIFT                                         7
#define    INTC_IMSR1_IRQ39_MASK                                          0x00000080
#define    INTC_IMSR1_IRQ38_SHIFT                                         6
#define    INTC_IMSR1_IRQ38_MASK                                          0x00000040
#define    INTC_IMSR1_IRQ37_SHIFT                                         5
#define    INTC_IMSR1_IRQ37_MASK                                          0x00000020
#define    INTC_IMSR1_IRQ36_SHIFT                                         4
#define    INTC_IMSR1_IRQ36_MASK                                          0x00000010
#define    INTC_IMSR1_IRQ35_SHIFT                                         3
#define    INTC_IMSR1_IRQ35_MASK                                          0x00000008
#define    INTC_IMSR1_IRQ34_SHIFT                                         2
#define    INTC_IMSR1_IRQ34_MASK                                          0x00000004
#define    INTC_IMSR1_IRQ33_SHIFT                                         1
#define    INTC_IMSR1_IRQ33_MASK                                          0x00000002
#define    INTC_IMSR1_IRQ32_SHIFT                                         0
#define    INTC_IMSR1_IRQ32_MASK                                          0x00000001

#define INTC_ISCR4_OFFSET                                                 0x00000110
#define INTC_ISCR4_TYPE                                                   UInt32
#define INTC_ISCR4_RESERVED_MASK                                          0x00000000
#define    INTC_ISCR4_IRQ39_SHIFT                                         28
#define    INTC_ISCR4_IRQ39_MASK                                          0xF0000000
#define    INTC_ISCR4_IRQ38_SHIFT                                         24
#define    INTC_ISCR4_IRQ38_MASK                                          0x0F000000
#define    INTC_ISCR4_IRQ37_SHIFT                                         20
#define    INTC_ISCR4_IRQ37_MASK                                          0x00F00000
#define    INTC_ISCR4_IRQ36_SHIFT                                         16
#define    INTC_ISCR4_IRQ36_MASK                                          0x000F0000
#define    INTC_ISCR4_IRQ35_SHIFT                                         12
#define    INTC_ISCR4_IRQ35_MASK                                          0x0000F000
#define    INTC_ISCR4_IRQ34_SHIFT                                         8
#define    INTC_ISCR4_IRQ34_MASK                                          0x00000F00
#define    INTC_ISCR4_IRQ33_SHIFT                                         4
#define    INTC_ISCR4_IRQ33_MASK                                          0x000000F0
#define    INTC_ISCR4_IRQ32_SHIFT                                         0
#define    INTC_ISCR4_IRQ32_MASK                                          0x0000000F

#define INTC_ISCR5_OFFSET                                                 0x00000114
#define INTC_ISCR5_TYPE                                                   UInt32
#define INTC_ISCR5_RESERVED_MASK                                          0x00000000
#define    INTC_ISCR5_IRQ47_SHIFT                                         28
#define    INTC_ISCR5_IRQ47_MASK                                          0xF0000000
#define    INTC_ISCR5_IRQ46_SHIFT                                         24
#define    INTC_ISCR5_IRQ46_MASK                                          0x0F000000
#define    INTC_ISCR5_IRQ45_SHIFT                                         20
#define    INTC_ISCR5_IRQ45_MASK                                          0x00F00000
#define    INTC_ISCR5_IRQ44_SHIFT                                         16
#define    INTC_ISCR5_IRQ44_MASK                                          0x000F0000
#define    INTC_ISCR5_IRQ43_SHIFT                                         12
#define    INTC_ISCR5_IRQ43_MASK                                          0x0000F000
#define    INTC_ISCR5_IRQ42_SHIFT                                         8
#define    INTC_ISCR5_IRQ42_MASK                                          0x00000F00
#define    INTC_ISCR5_IRQ41_SHIFT                                         4
#define    INTC_ISCR5_IRQ41_MASK                                          0x000000F0
#define    INTC_ISCR5_IRQ40_SHIFT                                         0
#define    INTC_ISCR5_IRQ40_MASK                                          0x0000000F

#define INTC_ISCR6_OFFSET                                                 0x00000118
#define INTC_ISCR6_TYPE                                                   UInt32
#define INTC_ISCR6_RESERVED_MASK                                          0x00000000
#define    INTC_ISCR6_IRQ55_SHIFT                                         28
#define    INTC_ISCR6_IRQ55_MASK                                          0xF0000000
#define    INTC_ISCR6_IRQ54_SHIFT                                         24
#define    INTC_ISCR6_IRQ54_MASK                                          0x0F000000
#define    INTC_ISCR6_IRQ53_SHIFT                                         20
#define    INTC_ISCR6_IRQ53_MASK                                          0x00F00000
#define    INTC_ISCR6_IRQ52_SHIFT                                         16
#define    INTC_ISCR6_IRQ52_MASK                                          0x000F0000
#define    INTC_ISCR6_IRQ51_SHIFT                                         12
#define    INTC_ISCR6_IRQ51_MASK                                          0x0000F000
#define    INTC_ISCR6_IRQ50_SHIFT                                         8
#define    INTC_ISCR6_IRQ50_MASK                                          0x00000F00
#define    INTC_ISCR6_IRQ49_SHIFT                                         4
#define    INTC_ISCR6_IRQ49_MASK                                          0x000000F0
#define    INTC_ISCR6_IRQ48_SHIFT                                         0
#define    INTC_ISCR6_IRQ48_MASK                                          0x0000000F

#define INTC_ISCR7_OFFSET                                                 0x0000011C
#define INTC_ISCR7_TYPE                                                   UInt32
#define INTC_ISCR7_RESERVED_MASK                                          0x00000000
#define    INTC_ISCR7_IRQ63_SHIFT                                         28
#define    INTC_ISCR7_IRQ63_MASK                                          0xF0000000
#define    INTC_ISCR7_IRQ62_SHIFT                                         24
#define    INTC_ISCR7_IRQ62_MASK                                          0x0F000000
#define    INTC_ISCR7_IRQ61_SHIFT                                         20
#define    INTC_ISCR7_IRQ61_MASK                                          0x00F00000
#define    INTC_ISCR7_IRQ60_SHIFT                                         16
#define    INTC_ISCR7_IRQ60_MASK                                          0x000F0000
#define    INTC_ISCR7_IRQ59_SHIFT                                         12
#define    INTC_ISCR7_IRQ59_MASK                                          0x0000F000
#define    INTC_ISCR7_IRQ58_SHIFT                                         8
#define    INTC_ISCR7_IRQ58_MASK                                          0x00000F00
#define    INTC_ISCR7_IRQ57_SHIFT                                         4
#define    INTC_ISCR7_IRQ57_MASK                                          0x000000F0
#define    INTC_ISCR7_IRQ56_SHIFT                                         0
#define    INTC_ISCR7_IRQ56_MASK                                          0x0000000F

#define INTC_ISEL1R_OFFSET                                                0x00000128
#define INTC_ISEL1R_TYPE                                                  UInt32
#define INTC_ISEL1R_RESERVED_MASK                                         0x00008000
#define    INTC_ISEL1R_IRQ31_SHIFT                                        31
#define    INTC_ISEL1R_IRQ31_MASK                                         0x80000000
#define    INTC_ISEL1R_IRQ30_SHIFT                                        30
#define    INTC_ISEL1R_IRQ30_MASK                                         0x40000000
#define    INTC_ISEL1R_IRQ29_SHIFT                                        29
#define    INTC_ISEL1R_IRQ29_MASK                                         0x20000000
#define    INTC_ISEL1R_IRQ28_SHIFT                                        28
#define    INTC_ISEL1R_IRQ28_MASK                                         0x10000000
#define    INTC_ISEL1R_IRQ27_SHIFT                                        27
#define    INTC_ISEL1R_IRQ27_MASK                                         0x08000000
#define    INTC_ISEL1R_IRQ26_SHIFT                                        26
#define    INTC_ISEL1R_IRQ26_MASK                                         0x04000000
#define    INTC_ISEL1R_IRQ25_SHIFT                                        25
#define    INTC_ISEL1R_IRQ25_MASK                                         0x02000000
#define    INTC_ISEL1R_IRQ24_SHIFT                                        24
#define    INTC_ISEL1R_IRQ24_MASK                                         0x01000000
#define    INTC_ISEL1R_IRQ23_SHIFT                                        23
#define    INTC_ISEL1R_IRQ23_MASK                                         0x00800000
#define    INTC_ISEL1R_IRQ22_SHIFT                                        22
#define    INTC_ISEL1R_IRQ22_MASK                                         0x00400000
#define    INTC_ISEL1R_IRQ21_SHIFT                                        21
#define    INTC_ISEL1R_IRQ21_MASK                                         0x00200000
#define    INTC_ISEL1R_IRQ20_SHIFT                                        20
#define    INTC_ISEL1R_IRQ20_MASK                                         0x00100000
#define    INTC_ISEL1R_IRQ19_SHIFT                                        19
#define    INTC_ISEL1R_IRQ19_MASK                                         0x00080000
#define    INTC_ISEL1R_IRQ18_SHIFT                                        18
#define    INTC_ISEL1R_IRQ18_MASK                                         0x00040000
#define    INTC_ISEL1R_IRQ17_SHIFT                                        17
#define    INTC_ISEL1R_IRQ17_MASK                                         0x00020000
#define    INTC_ISEL1R_IRQ16_SHIFT                                        16
#define    INTC_ISEL1R_IRQ16_MASK                                         0x00010000
#define    INTC_ISEL1R_IRQ14_SHIFT                                        14
#define    INTC_ISEL1R_IRQ14_MASK                                         0x00004000
#define    INTC_ISEL1R_IRQ13_SHIFT                                        13
#define    INTC_ISEL1R_IRQ13_MASK                                         0x00002000
#define    INTC_ISEL1R_IRQ12_SHIFT                                        12
#define    INTC_ISEL1R_IRQ12_MASK                                         0x00001000
#define    INTC_ISEL1R_IRQ11_SHIFT                                        11
#define    INTC_ISEL1R_IRQ11_MASK                                         0x00000800
#define    INTC_ISEL1R_IRQ10_SHIFT                                        10
#define    INTC_ISEL1R_IRQ10_MASK                                         0x00000400
#define    INTC_ISEL1R_IRQ9_SHIFT                                         9
#define    INTC_ISEL1R_IRQ9_MASK                                          0x00000200
#define    INTC_ISEL1R_IRQ8_SHIFT                                         8
#define    INTC_ISEL1R_IRQ8_MASK                                          0x00000100
#define    INTC_ISEL1R_IRQ7_SHIFT                                         7
#define    INTC_ISEL1R_IRQ7_MASK                                          0x00000080
#define    INTC_ISEL1R_IRQ6_SHIFT                                         6
#define    INTC_ISEL1R_IRQ6_MASK                                          0x00000040
#define    INTC_ISEL1R_IRQ5_SHIFT                                         5
#define    INTC_ISEL1R_IRQ5_MASK                                          0x00000020
#define    INTC_ISEL1R_IRQ4_SHIFT                                         4
#define    INTC_ISEL1R_IRQ4_MASK                                          0x00000010
#define    INTC_ISEL1R_IRQ3_SHIFT                                         3
#define    INTC_ISEL1R_IRQ3_MASK                                          0x00000008
#define    INTC_ISEL1R_IRQ2_SHIFT                                         2
#define    INTC_ISEL1R_IRQ2_MASK                                          0x00000004
#define    INTC_ISEL1R_IRQ1_SHIFT                                         1
#define    INTC_ISEL1R_IRQ1_MASK                                          0x00000002
#define    INTC_ISEL1R_IRQ0_SHIFT                                         0
#define    INTC_ISEL1R_IRQ0_MASK                                          0x00000001

#define INTC_ISEL1RW_OFFSET                                               0x0000012C
#define INTC_ISEL1RW_TYPE                                                 UInt32
#define INTC_ISEL1RW_RESERVED_MASK                                        0x00000000
#define    INTC_ISEL1RW_IRQ63_SHIFT                                       31
#define    INTC_ISEL1RW_IRQ63_MASK                                        0x80000000
#define    INTC_ISEL1RW_IRQ62_SHIFT                                       30
#define    INTC_ISEL1RW_IRQ62_MASK                                        0x40000000
#define    INTC_ISEL1RW_IRQ61_SHIFT                                       29
#define    INTC_ISEL1RW_IRQ61_MASK                                        0x20000000
#define    INTC_ISEL1RW_IRQ60_SHIFT                                       28
#define    INTC_ISEL1RW_IRQ60_MASK                                        0x10000000
#define    INTC_ISEL1RW_IRQ59_SHIFT                                       27
#define    INTC_ISEL1RW_IRQ59_MASK                                        0x08000000
#define    INTC_ISEL1RW_IRQ58_SHIFT                                       26
#define    INTC_ISEL1RW_IRQ58_MASK                                        0x04000000
#define    INTC_ISEL1RW_IRQ57_SHIFT                                       25
#define    INTC_ISEL1RW_IRQ57_MASK                                        0x02000000
#define    INTC_ISEL1RW_IRQ56_SHIFT                                       24
#define    INTC_ISEL1RW_IRQ56_MASK                                        0x01000000
#define    INTC_ISEL1RW_IRQ55_SHIFT                                       23
#define    INTC_ISEL1RW_IRQ55_MASK                                        0x00800000
#define    INTC_ISEL1RW_IRQ54_SHIFT                                       22
#define    INTC_ISEL1RW_IRQ54_MASK                                        0x00400000
#define    INTC_ISEL1RW_IRQ53_SHIFT                                       21
#define    INTC_ISEL1RW_IRQ53_MASK                                        0x00200000
#define    INTC_ISEL1RW_IRQ52_SHIFT                                       20
#define    INTC_ISEL1RW_IRQ52_MASK                                        0x00100000
#define    INTC_ISEL1RW_IRQ51_SHIFT                                       19
#define    INTC_ISEL1RW_IRQ51_MASK                                        0x00080000
#define    INTC_ISEL1RW_IRQ50_SHIFT                                       18
#define    INTC_ISEL1RW_IRQ50_MASK                                        0x00040000
#define    INTC_ISEL1RW_IRQ49_SHIFT                                       17
#define    INTC_ISEL1RW_IRQ49_MASK                                        0x00020000
#define    INTC_ISEL1RW_IRQ48_SHIFT                                       16
#define    INTC_ISEL1RW_IRQ48_MASK                                        0x00010000
#define    INTC_ISEL1RW_IRQ47_SHIFT                                       15
#define    INTC_ISEL1RW_IRQ47_MASK                                        0x00008000
#define    INTC_ISEL1RW_IRQ46_SHIFT                                       14
#define    INTC_ISEL1RW_IRQ46_MASK                                        0x00004000
#define    INTC_ISEL1RW_IRQ45_SHIFT                                       13
#define    INTC_ISEL1RW_IRQ45_MASK                                        0x00002000
#define    INTC_ISEL1RW_IRQ44_SHIFT                                       12
#define    INTC_ISEL1RW_IRQ44_MASK                                        0x00001000
#define    INTC_ISEL1RW_IRQ43_SHIFT                                       11
#define    INTC_ISEL1RW_IRQ43_MASK                                        0x00000800
#define    INTC_ISEL1RW_IRQ42_SHIFT                                       10
#define    INTC_ISEL1RW_IRQ42_MASK                                        0x00000400
#define    INTC_ISEL1RW_IRQ41_SHIFT                                       9
#define    INTC_ISEL1RW_IRQ41_MASK                                        0x00000200
#define    INTC_ISEL1RW_IRQ40_SHIFT                                       8
#define    INTC_ISEL1RW_IRQ40_MASK                                        0x00000100
#define    INTC_ISEL1RW_IRQ39_SHIFT                                       7
#define    INTC_ISEL1RW_IRQ39_MASK                                        0x00000080
#define    INTC_ISEL1RW_IRQ38_SHIFT                                       6
#define    INTC_ISEL1RW_IRQ38_MASK                                        0x00000040
#define    INTC_ISEL1RW_IRQ37_SHIFT                                       5
#define    INTC_ISEL1RW_IRQ37_MASK                                        0x00000020
#define    INTC_ISEL1RW_IRQ36_SHIFT                                       4
#define    INTC_ISEL1RW_IRQ36_MASK                                        0x00000010
#define    INTC_ISEL1RW_IRQ35_SHIFT                                       3
#define    INTC_ISEL1RW_IRQ35_MASK                                        0x00000008
#define    INTC_ISEL1RW_IRQ34_SHIFT                                       2
#define    INTC_ISEL1RW_IRQ34_MASK                                        0x00000004
#define    INTC_ISEL1RW_IRQ33_SHIFT                                       1
#define    INTC_ISEL1RW_IRQ33_MASK                                        0x00000002
#define    INTC_ISEL1RW_IRQ32_SHIFT                                       0
#define    INTC_ISEL1RW_IRQ32_MASK                                        0x00000001

#define INTC_ISWI1R_OFFSET                                                0x00000130
#define INTC_ISWI1R_TYPE                                                  UInt32
#define INTC_ISWI1R_RESERVED_MASK                                         0x00000000
#define    INTC_ISWI1R_IRQX_SHIFT                                         0
#define    INTC_ISWI1R_IRQX_MASK                                          0xFFFFFFFF

#define INTC_ISWC1R_OFFSET                                                0x00000134
#define INTC_ISWC1R_TYPE                                                  UInt32
#define INTC_ISWC1R_RESERVED_MASK                                         0x00000000
#define    INTC_ISWC1R_IRQX_SHIFT                                         0
#define    INTC_ISWC1R_IRQX_MASK                                          0xFFFFFFFF

#define INTC_IMRW_OFFSET                                                  0x00000140
#define INTC_IMRW_TYPE                                                    UInt32
#define INTC_IMRW_RESERVED_MASK                                           0x00080002
#define    INTC_IMRW_IRQ31_SHIFT                                          31
#define    INTC_IMRW_IRQ31_MASK                                           0x80000000
#define    INTC_IMRW_IRQ30_SHIFT                                          30
#define    INTC_IMRW_IRQ30_MASK                                           0x40000000
#define    INTC_IMRW_IRQ29_SHIFT                                          29
#define    INTC_IMRW_IRQ29_MASK                                           0x20000000
#define    INTC_IMRW_IRQ28_SHIFT                                          28
#define    INTC_IMRW_IRQ28_MASK                                           0x10000000
#define    INTC_IMRW_IRQ27_SHIFT                                          27
#define    INTC_IMRW_IRQ27_MASK                                           0x08000000
#define    INTC_IMRW_IRQ26_SHIFT                                          26
#define    INTC_IMRW_IRQ26_MASK                                           0x04000000
#define    INTC_IMRW_IRQ25_SHIFT                                          25
#define    INTC_IMRW_IRQ25_MASK                                           0x02000000
#define    INTC_IMRW_IRQ24_SHIFT                                          24
#define    INTC_IMRW_IRQ24_MASK                                           0x01000000
#define    INTC_IMRW_IRQ23_SHIFT                                          23
#define    INTC_IMRW_IRQ23_MASK                                           0x00800000
#define    INTC_IMRW_IRQ22_SHIFT                                          22
#define    INTC_IMRW_IRQ22_MASK                                           0x00400000
#define    INTC_IMRW_IRQ21_SHIFT                                          21
#define    INTC_IMRW_IRQ21_MASK                                           0x00200000
#define    INTC_IMRW_IRQ20_SHIFT                                          20
#define    INTC_IMRW_IRQ20_MASK                                           0x00100000
#define    INTC_IMRW_IRQ18_SHIFT                                          18
#define    INTC_IMRW_IRQ18_MASK                                           0x00040000
#define    INTC_IMRW_IRQ17_SHIFT                                          17
#define    INTC_IMRW_IRQ17_MASK                                           0x00020000
#define    INTC_IMRW_IRQ16_SHIFT                                          16
#define    INTC_IMRW_IRQ16_MASK                                           0x00010000
#define    INTC_IMRW_SLP_SHIFT                                            15
#define    INTC_IMRW_SLP_MASK                                             0x00008000
#define    INTC_IMRW_IRQ14_SHIFT                                          14
#define    INTC_IMRW_IRQ14_MASK                                           0x00004000
#define    INTC_IMRW_IRQ13_SHIFT                                          13
#define    INTC_IMRW_IRQ13_MASK                                           0x00002000
#define    INTC_IMRW_IRQ12_SHIFT                                          12
#define    INTC_IMRW_IRQ12_MASK                                           0x00001000
#define    INTC_IMRW_IRQ11_SHIFT                                          11
#define    INTC_IMRW_IRQ11_MASK                                           0x00000800
#define    INTC_IMRW_IRQ10_SHIFT                                          10
#define    INTC_IMRW_IRQ10_MASK                                           0x00000400
#define    INTC_IMRW_IRQ9_SHIFT                                           9
#define    INTC_IMRW_IRQ9_MASK                                            0x00000200
#define    INTC_IMRW_IRQ8_SHIFT                                           8
#define    INTC_IMRW_IRQ8_MASK                                            0x00000100
#define    INTC_IMRW_IRQ7_SHIFT                                           7
#define    INTC_IMRW_IRQ7_MASK                                            0x00000080
#define    INTC_IMRW_IRQ6_SHIFT                                           6
#define    INTC_IMRW_IRQ6_MASK                                            0x00000040
#define    INTC_IMRW_IRQ5_SHIFT                                           5
#define    INTC_IMRW_IRQ5_MASK                                            0x00000020
#define    INTC_IMRW_IRQ4_SHIFT                                           4
#define    INTC_IMRW_IRQ4_MASK                                            0x00000010
#define    INTC_IMRW_IRQ3_SHIFT                                           3
#define    INTC_IMRW_IRQ3_MASK                                            0x00000008
#define    INTC_IMRW_IRQ2_SHIFT                                           2
#define    INTC_IMRW_IRQ2_MASK                                            0x00000004
#define    INTC_IMRW_IRQ0_SHIFT                                           0
#define    INTC_IMRW_IRQ0_MASK                                            0x00000001

#define INTC_IMSRW_OFFSET                                                 0x00000144
#define INTC_IMSRW_TYPE                                                   UInt32
#define INTC_IMSRW_RESERVED_MASK                                          0x00080002
#define    INTC_IMSRW_IRQ31_SHIFT                                         31
#define    INTC_IMSRW_IRQ31_MASK                                          0x80000000
#define    INTC_IMSRW_IRQ30_SHIFT                                         30
#define    INTC_IMSRW_IRQ30_MASK                                          0x40000000
#define    INTC_IMSRW_IRQ29_SHIFT                                         29
#define    INTC_IMSRW_IRQ29_MASK                                          0x20000000
#define    INTC_IMSRW_IRQ28_SHIFT                                         28
#define    INTC_IMSRW_IRQ28_MASK                                          0x10000000
#define    INTC_IMSRW_IRQ27_SHIFT                                         27
#define    INTC_IMSRW_IRQ27_MASK                                          0x08000000
#define    INTC_IMSRW_IRQ26_SHIFT                                         26
#define    INTC_IMSRW_IRQ26_MASK                                          0x04000000
#define    INTC_IMSRW_IRQ25_SHIFT                                         25
#define    INTC_IMSRW_IRQ25_MASK                                          0x02000000
#define    INTC_IMSRW_IRQ24_SHIFT                                         24
#define    INTC_IMSRW_IRQ24_MASK                                          0x01000000
#define    INTC_IMSRW_IRQ23_SHIFT                                         23
#define    INTC_IMSRW_IRQ23_MASK                                          0x00800000
#define    INTC_IMSRW_IRQ22_SHIFT                                         22
#define    INTC_IMSRW_IRQ22_MASK                                          0x00400000
#define    INTC_IMSRW_IRQ21_SHIFT                                         21
#define    INTC_IMSRW_IRQ21_MASK                                          0x00200000
#define    INTC_IMSRW_IRQ20_SHIFT                                         20
#define    INTC_IMSRW_IRQ20_MASK                                          0x00100000
#define    INTC_IMSRW_IRQ18_SHIFT                                         18
#define    INTC_IMSRW_IRQ18_MASK                                          0x00040000
#define    INTC_IMSRW_IRQ17_SHIFT                                         17
#define    INTC_IMSRW_IRQ17_MASK                                          0x00020000
#define    INTC_IMSRW_IRQ16_SHIFT                                         16
#define    INTC_IMSRW_IRQ16_MASK                                          0x00010000
#define    INTC_IMSRW_SLP_SHIFT                                           15
#define    INTC_IMSRW_SLP_MASK                                            0x00008000
#define    INTC_IMSRW_IRQ14_SHIFT                                         14
#define    INTC_IMSRW_IRQ14_MASK                                          0x00004000
#define    INTC_IMSRW_IRQ13_SHIFT                                         13
#define    INTC_IMSRW_IRQ13_MASK                                          0x00002000
#define    INTC_IMSRW_IRQ12_SHIFT                                         12
#define    INTC_IMSRW_IRQ12_MASK                                          0x00001000
#define    INTC_IMSRW_IRQ11_SHIFT                                         11
#define    INTC_IMSRW_IRQ11_MASK                                          0x00000800
#define    INTC_IMSRW_IRQ10_SHIFT                                         10
#define    INTC_IMSRW_IRQ10_MASK                                          0x00000400
#define    INTC_IMSRW_IRQ9_SHIFT                                          9
#define    INTC_IMSRW_IRQ9_MASK                                           0x00000200
#define    INTC_IMSRW_IRQ8_SHIFT                                          8
#define    INTC_IMSRW_IRQ8_MASK                                           0x00000100
#define    INTC_IMSRW_IRQ7_SHIFT                                          7
#define    INTC_IMSRW_IRQ7_MASK                                           0x00000080
#define    INTC_IMSRW_IRQ6_SHIFT                                          6
#define    INTC_IMSRW_IRQ6_MASK                                           0x00000040
#define    INTC_IMSRW_IRQ5_SHIFT                                          5
#define    INTC_IMSRW_IRQ5_MASK                                           0x00000020
#define    INTC_IMSRW_IRQ4_SHIFT                                          4
#define    INTC_IMSRW_IRQ4_MASK                                           0x00000010
#define    INTC_IMSRW_IRQ3_SHIFT                                          3
#define    INTC_IMSRW_IRQ3_MASK                                           0x00000008
#define    INTC_IMSRW_IRQ2_SHIFT                                          2
#define    INTC_IMSRW_IRQ2_MASK                                           0x00000004
#define    INTC_IMSRW_IRQ0_SHIFT                                          0
#define    INTC_IMSRW_IRQ0_MASK                                           0x00000001

#define INTC_IMRW1_OFFSET                                                 0x00000148
#define INTC_IMRW1_TYPE                                                   UInt32
#define INTC_IMRW1_RESERVED_MASK                                          0x00000000
#define    INTC_IMRW1_IRQ63_SHIFT                                         31
#define    INTC_IMRW1_IRQ63_MASK                                          0x80000000
#define    INTC_IMRW1_IRQ62_SHIFT                                         30
#define    INTC_IMRW1_IRQ62_MASK                                          0x40000000
#define    INTC_IMRW1_IRQ61_SHIFT                                         29
#define    INTC_IMRW1_IRQ61_MASK                                          0x20000000
#define    INTC_IMRW1_IRQ60_SHIFT                                         28
#define    INTC_IMRW1_IRQ60_MASK                                          0x10000000
#define    INTC_IMRW1_IRQ59_SHIFT                                         27
#define    INTC_IMRW1_IRQ59_MASK                                          0x08000000
#define    INTC_IMRW1_IRQ58_SHIFT                                         26
#define    INTC_IMRW1_IRQ58_MASK                                          0x04000000
#define    INTC_IMRW1_IRQ57_SHIFT                                         25
#define    INTC_IMRW1_IRQ57_MASK                                          0x02000000
#define    INTC_IMRW1_IRQ56_SHIFT                                         24
#define    INTC_IMRW1_IRQ56_MASK                                          0x01000000
#define    INTC_IMRW1_IRQ55_SHIFT                                         23
#define    INTC_IMRW1_IRQ55_MASK                                          0x00800000
#define    INTC_IMRW1_IRQ54_SHIFT                                         22
#define    INTC_IMRW1_IRQ54_MASK                                          0x00400000
#define    INTC_IMRW1_IRQ53_SHIFT                                         21
#define    INTC_IMRW1_IRQ53_MASK                                          0x00200000
#define    INTC_IMRW1_IRQ52_SHIFT                                         20
#define    INTC_IMRW1_IRQ52_MASK                                          0x00100000
#define    INTC_IMRW1_IRQ51_SHIFT                                         19
#define    INTC_IMRW1_IRQ51_MASK                                          0x00080000
#define    INTC_IMRW1_IRQ50_SHIFT                                         18
#define    INTC_IMRW1_IRQ50_MASK                                          0x00040000
#define    INTC_IMRW1_IRQ49_SHIFT                                         17
#define    INTC_IMRW1_IRQ49_MASK                                          0x00020000
#define    INTC_IMRW1_IRQ48_SHIFT                                         16
#define    INTC_IMRW1_IRQ48_MASK                                          0x00010000
#define    INTC_IMRW1_IRQ47_SHIFT                                         15
#define    INTC_IMRW1_IRQ47_MASK                                          0x00008000
#define    INTC_IMRW1_IRQ46_SHIFT                                         14
#define    INTC_IMRW1_IRQ46_MASK                                          0x00004000
#define    INTC_IMRW1_IRQ45_SHIFT                                         13
#define    INTC_IMRW1_IRQ45_MASK                                          0x00002000
#define    INTC_IMRW1_IRQ44_SHIFT                                         12
#define    INTC_IMRW1_IRQ44_MASK                                          0x00001000
#define    INTC_IMRW1_IRQ43_SHIFT                                         11
#define    INTC_IMRW1_IRQ43_MASK                                          0x00000800
#define    INTC_IMRW1_IRQ42_SHIFT                                         10
#define    INTC_IMRW1_IRQ42_MASK                                          0x00000400
#define    INTC_IMRW1_IRQ41_SHIFT                                         9
#define    INTC_IMRW1_IRQ41_MASK                                          0x00000200
#define    INTC_IMRW1_IRQ40_SHIFT                                         8
#define    INTC_IMRW1_IRQ40_MASK                                          0x00000100
#define    INTC_IMRW1_IRQ39_SHIFT                                         7
#define    INTC_IMRW1_IRQ39_MASK                                          0x00000080
#define    INTC_IMRW1_IRQ38_SHIFT                                         6
#define    INTC_IMRW1_IRQ38_MASK                                          0x00000040
#define    INTC_IMRW1_IRQ37_SHIFT                                         5
#define    INTC_IMRW1_IRQ37_MASK                                          0x00000020
#define    INTC_IMRW1_IRQ36_SHIFT                                         4
#define    INTC_IMRW1_IRQ36_MASK                                          0x00000010
#define    INTC_IMRW1_IRQ35_SHIFT                                         3
#define    INTC_IMRW1_IRQ35_MASK                                          0x00000008
#define    INTC_IMRW1_IRQ34_SHIFT                                         2
#define    INTC_IMRW1_IRQ34_MASK                                          0x00000004
#define    INTC_IMRW1_IRQ33_SHIFT                                         1
#define    INTC_IMRW1_IRQ33_MASK                                          0x00000002
#define    INTC_IMRW1_IRQ32_SHIFT                                         0
#define    INTC_IMRW1_IRQ32_MASK                                          0x00000001

#define INTC_IMSRW1_OFFSET                                                0x0000014C
#define INTC_IMSRW1_TYPE                                                  UInt32
#define INTC_IMSRW1_RESERVED_MASK                                         0x00000000
#define    INTC_IMSRW1_IRQ63_SHIFT                                        31
#define    INTC_IMSRW1_IRQ63_MASK                                         0x80000000
#define    INTC_IMSRW1_IRQ62_SHIFT                                        30
#define    INTC_IMSRW1_IRQ62_MASK                                         0x40000000
#define    INTC_IMSRW1_IRQ61_SHIFT                                        29
#define    INTC_IMSRW1_IRQ61_MASK                                         0x20000000
#define    INTC_IMSRW1_IRQ60_SHIFT                                        28
#define    INTC_IMSRW1_IRQ60_MASK                                         0x10000000
#define    INTC_IMSRW1_IRQ59_SHIFT                                        27
#define    INTC_IMSRW1_IRQ59_MASK                                         0x08000000
#define    INTC_IMSRW1_IRQ58_SHIFT                                        26
#define    INTC_IMSRW1_IRQ58_MASK                                         0x04000000
#define    INTC_IMSRW1_IRQ57_SHIFT                                        25
#define    INTC_IMSRW1_IRQ57_MASK                                         0x02000000
#define    INTC_IMSRW1_IRQ56_SHIFT                                        24
#define    INTC_IMSRW1_IRQ56_MASK                                         0x01000000
#define    INTC_IMSRW1_IRQ55_SHIFT                                        23
#define    INTC_IMSRW1_IRQ55_MASK                                         0x00800000
#define    INTC_IMSRW1_IRQ54_SHIFT                                        22
#define    INTC_IMSRW1_IRQ54_MASK                                         0x00400000
#define    INTC_IMSRW1_IRQ53_SHIFT                                        21
#define    INTC_IMSRW1_IRQ53_MASK                                         0x00200000
#define    INTC_IMSRW1_IRQ52_SHIFT                                        20
#define    INTC_IMSRW1_IRQ52_MASK                                         0x00100000
#define    INTC_IMSRW1_IRQ51_SHIFT                                        19
#define    INTC_IMSRW1_IRQ51_MASK                                         0x00080000
#define    INTC_IMSRW1_IRQ50_SHIFT                                        18
#define    INTC_IMSRW1_IRQ50_MASK                                         0x00040000
#define    INTC_IMSRW1_IRQ49_SHIFT                                        17
#define    INTC_IMSRW1_IRQ49_MASK                                         0x00020000
#define    INTC_IMSRW1_IRQ48_SHIFT                                        16
#define    INTC_IMSRW1_IRQ48_MASK                                         0x00010000
#define    INTC_IMSRW1_IRQ47_SHIFT                                        15
#define    INTC_IMSRW1_IRQ47_MASK                                         0x00008000
#define    INTC_IMSRW1_IRQ46_SHIFT                                        14
#define    INTC_IMSRW1_IRQ46_MASK                                         0x00004000
#define    INTC_IMSRW1_IRQ45_SHIFT                                        13
#define    INTC_IMSRW1_IRQ45_MASK                                         0x00002000
#define    INTC_IMSRW1_IRQ44_SHIFT                                        12
#define    INTC_IMSRW1_IRQ44_MASK                                         0x00001000
#define    INTC_IMSRW1_IRQ43_SHIFT                                        11
#define    INTC_IMSRW1_IRQ43_MASK                                         0x00000800
#define    INTC_IMSRW1_IRQ42_SHIFT                                        10
#define    INTC_IMSRW1_IRQ42_MASK                                         0x00000400
#define    INTC_IMSRW1_IRQ41_SHIFT                                        9
#define    INTC_IMSRW1_IRQ41_MASK                                         0x00000200
#define    INTC_IMSRW1_IRQ40_SHIFT                                        8
#define    INTC_IMSRW1_IRQ40_MASK                                         0x00000100
#define    INTC_IMSRW1_IRQ39_SHIFT                                        7
#define    INTC_IMSRW1_IRQ39_MASK                                         0x00000080
#define    INTC_IMSRW1_IRQ38_SHIFT                                        6
#define    INTC_IMSRW1_IRQ38_MASK                                         0x00000040
#define    INTC_IMSRW1_IRQ37_SHIFT                                        5
#define    INTC_IMSRW1_IRQ37_MASK                                         0x00000020
#define    INTC_IMSRW1_IRQ36_SHIFT                                        4
#define    INTC_IMSRW1_IRQ36_MASK                                         0x00000010
#define    INTC_IMSRW1_IRQ35_SHIFT                                        3
#define    INTC_IMSRW1_IRQ35_MASK                                         0x00000008
#define    INTC_IMSRW1_IRQ34_SHIFT                                        2
#define    INTC_IMSRW1_IRQ34_MASK                                         0x00000004
#define    INTC_IMSRW1_IRQ33_SHIFT                                        1
#define    INTC_IMSRW1_IRQ33_MASK                                         0x00000002
#define    INTC_IMSRW1_IRQ32_SHIFT                                        0
#define    INTC_IMSRW1_IRQ32_MASK                                         0x00000001

#define INTC_IMR2_OFFSET                                                  0x00000180
#define INTC_IMR2_TYPE                                                    UInt32
#define INTC_IMR2_RESERVED_MASK                                           0x00001800
#define    INTC_IMR2_IRQ95_SHIFT                                          31
#define    INTC_IMR2_IRQ95_MASK                                           0x80000000
#define    INTC_IMR2_IRQ94_SHIFT                                          30
#define    INTC_IMR2_IRQ94_MASK                                           0x40000000
#define    INTC_IMR2_IRQ93_SHIFT                                          29
#define    INTC_IMR2_IRQ93_MASK                                           0x20000000
#define    INTC_IMR2_IRQ92_SHIFT                                          28
#define    INTC_IMR2_IRQ92_MASK                                           0x10000000
#define    INTC_IMR2_IRQ91_SHIFT                                          27
#define    INTC_IMR2_IRQ91_MASK                                           0x08000000
#define    INTC_IMR2_IRQ90_SHIFT                                          26
#define    INTC_IMR2_IRQ90_MASK                                           0x04000000
#define    INTC_IMR2_IRQ89_SHIFT                                          25
#define    INTC_IMR2_IRQ89_MASK                                           0x02000000
#define    INTC_IMR2_IRQ88_SHIFT                                          24
#define    INTC_IMR2_IRQ88_MASK                                           0x01000000
#define    INTC_IMR2_IRQ87_SHIFT                                          23
#define    INTC_IMR2_IRQ87_MASK                                           0x00800000
#define    INTC_IMR2_IRQ86_SHIFT                                          22
#define    INTC_IMR2_IRQ86_MASK                                           0x00400000
#define    INTC_IMR2_IRQ85_SHIFT                                          21
#define    INTC_IMR2_IRQ85_MASK                                           0x00200000
#define    INTC_IMR2_IRQ84_SHIFT                                          20
#define    INTC_IMR2_IRQ84_MASK                                           0x00100000
#define    INTC_IMR2_IRQ83_SHIFT                                          19
#define    INTC_IMR2_IRQ83_MASK                                           0x00080000
#define    INTC_IMR2_IRQ82_SHIFT                                          18
#define    INTC_IMR2_IRQ82_MASK                                           0x00040000
#define    INTC_IMR2_IRQ81_SHIFT                                          17
#define    INTC_IMR2_IRQ81_MASK                                           0x00020000
#define    INTC_IMR2_IRQ80_SHIFT                                          16
#define    INTC_IMR2_IRQ80_MASK                                           0x00010000
#define    INTC_IMR2_IRQ79_SHIFT                                          15
#define    INTC_IMR2_IRQ79_MASK                                           0x00008000
#define    INTC_IMR2_IRQ78_SHIFT                                          14
#define    INTC_IMR2_IRQ78_MASK                                           0x00004000
#define    INTC_IMR2_IRQ77_SHIFT                                          13
#define    INTC_IMR2_IRQ77_MASK                                           0x00002000
#define    INTC_IMR2_IRQ74_SHIFT                                          10
#define    INTC_IMR2_IRQ74_MASK                                           0x00000400
#define    INTC_IMR2_IRQ73_SHIFT                                          9
#define    INTC_IMR2_IRQ73_MASK                                           0x00000200
#define    INTC_IMR2_IRQ72_SHIFT                                          8
#define    INTC_IMR2_IRQ72_MASK                                           0x00000100
#define    INTC_IMR2_IRQ71_SHIFT                                          7
#define    INTC_IMR2_IRQ71_MASK                                           0x00000080
#define    INTC_IMR2_IRQ70_SHIFT                                          6
#define    INTC_IMR2_IRQ70_MASK                                           0x00000040
#define    INTC_IMR2_IRQ69_SHIFT                                          5
#define    INTC_IMR2_IRQ69_MASK                                           0x00000020
#define    INTC_IMR2_IRQ68_SHIFT                                          4
#define    INTC_IMR2_IRQ68_MASK                                           0x00000010
#define    INTC_IMR2_IRQ67_SHIFT                                          3
#define    INTC_IMR2_IRQ67_MASK                                           0x00000008
#define    INTC_IMR2_IRQ66_SHIFT                                          2
#define    INTC_IMR2_IRQ66_MASK                                           0x00000004
#define    INTC_IMR2_IRQ65_SHIFT                                          1
#define    INTC_IMR2_IRQ65_MASK                                           0x00000002
#define    INTC_IMR2_IRQ64_SHIFT                                          0
#define    INTC_IMR2_IRQ64_MASK                                           0x00000001

#define INTC_ISR2_OFFSET                                                  0x00000184
#define INTC_ISR2_TYPE                                                    UInt32
#define INTC_ISR2_RESERVED_MASK                                           0x0000000C
#define    INTC_ISR2_IRQ95_SHIFT                                          31
#define    INTC_ISR2_IRQ95_MASK                                           0x80000000
#define    INTC_ISR2_IRQ94_SHIFT                                          30
#define    INTC_ISR2_IRQ94_MASK                                           0x40000000
#define    INTC_ISR2_IRQ93_SHIFT                                          29
#define    INTC_ISR2_IRQ93_MASK                                           0x20000000
#define    INTC_ISR2_IRQ92_SHIFT                                          28
#define    INTC_ISR2_IRQ92_MASK                                           0x10000000
#define    INTC_ISR2_IRQ91_SHIFT                                          27
#define    INTC_ISR2_IRQ91_MASK                                           0x08000000
#define    INTC_ISR2_IRQ90_SHIFT                                          26
#define    INTC_ISR2_IRQ90_MASK                                           0x04000000
#define    INTC_ISR2_IRQ89_SHIFT                                          25
#define    INTC_ISR2_IRQ89_MASK                                           0x02000000
#define    INTC_ISR2_IRQ88_SHIFT                                          24
#define    INTC_ISR2_IRQ88_MASK                                           0x01000000
#define    INTC_ISR2_IRQ87_SHIFT                                          23
#define    INTC_ISR2_IRQ87_MASK                                           0x00800000
#define    INTC_ISR2_IRQ86_SHIFT                                          22
#define    INTC_ISR2_IRQ86_MASK                                           0x00400000
#define    INTC_ISR2_IRQ85_SHIFT                                          21
#define    INTC_ISR2_IRQ85_MASK                                           0x00200000
#define    INTC_ISR2_IRQ84_SHIFT                                          20
#define    INTC_ISR2_IRQ84_MASK                                           0x00100000
#define    INTC_ISR2_IRQ83_SHIFT                                          19
#define    INTC_ISR2_IRQ83_MASK                                           0x00080000
#define    INTC_ISR2_IRQ82_SHIFT                                          18
#define    INTC_ISR2_IRQ82_MASK                                           0x00040000
#define    INTC_ISR2_IRQ81_SHIFT                                          17
#define    INTC_ISR2_IRQ81_MASK                                           0x00020000
#define    INTC_ISR2_IRQ80_SHIFT                                          16
#define    INTC_ISR2_IRQ80_MASK                                           0x00010000
#define    INTC_ISR2_IRQ79_SHIFT                                          15
#define    INTC_ISR2_IRQ79_MASK                                           0x00008000
#define    INTC_ISR2_IRQ78_SHIFT                                          14
#define    INTC_ISR2_IRQ78_MASK                                           0x00004000
#define    INTC_ISR2_IRQ77_SHIFT                                          13
#define    INTC_ISR2_IRQ77_MASK                                           0x00002000
#define    INTC_ISR2_IRQ76_SHIFT                                          12
#define    INTC_ISR2_IRQ76_MASK                                           0x00001000
#define    INTC_ISR2_IRQ75_SHIFT                                          11
#define    INTC_ISR2_IRQ75_MASK                                           0x00000800
#define    INTC_ISR2_IRQ74_SHIFT                                          10
#define    INTC_ISR2_IRQ74_MASK                                           0x00000400
#define    INTC_ISR2_IRQ73_SHIFT                                          9
#define    INTC_ISR2_IRQ73_MASK                                           0x00000200
#define    INTC_ISR2_IRQ72_SHIFT                                          8
#define    INTC_ISR2_IRQ72_MASK                                           0x00000100
#define    INTC_ISR2_IRQ71_SHIFT                                          7
#define    INTC_ISR2_IRQ71_MASK                                           0x00000080
#define    INTC_ISR2_IRQ70_SHIFT                                          6
#define    INTC_ISR2_IRQ70_MASK                                           0x00000040
#define    INTC_ISR2_IRQ69_SHIFT                                          5
#define    INTC_ISR2_IRQ69_MASK                                           0x00000020
#define    INTC_ISR2_IRQ68_SHIFT                                          4
#define    INTC_ISR2_IRQ68_MASK                                           0x00000010
#define    INTC_ISR2_IRQ65_SHIFT                                          1
#define    INTC_ISR2_IRQ65_MASK                                           0x00000002
#define    INTC_ISR2_IRQ64_SHIFT                                          0
#define    INTC_ISR2_IRQ64_MASK                                           0x00000001

#define INTC_ICR2_OFFSET                                                  0x00000188
#define INTC_ICR2_TYPE                                                    UInt32
#define INTC_ICR2_RESERVED_MASK                                           0x00000000
#define    INTC_ICR2_IRQ95_SHIFT                                          31
#define    INTC_ICR2_IRQ95_MASK                                           0x80000000
#define    INTC_ICR2_IRQ94_SHIFT                                          30
#define    INTC_ICR2_IRQ94_MASK                                           0x40000000
#define    INTC_ICR2_IRQ93_SHIFT                                          29
#define    INTC_ICR2_IRQ93_MASK                                           0x20000000
#define    INTC_ICR2_IRQ92_SHIFT                                          28
#define    INTC_ICR2_IRQ92_MASK                                           0x10000000
#define    INTC_ICR2_IRQ91_SHIFT                                          27
#define    INTC_ICR2_IRQ91_MASK                                           0x08000000
#define    INTC_ICR2_IRQ90_SHIFT                                          26
#define    INTC_ICR2_IRQ90_MASK                                           0x04000000
#define    INTC_ICR2_IRQ89_SHIFT                                          25
#define    INTC_ICR2_IRQ89_MASK                                           0x02000000
#define    INTC_ICR2_IRQ88_SHIFT                                          24
#define    INTC_ICR2_IRQ88_MASK                                           0x01000000
#define    INTC_ICR2_IRQ87_SHIFT                                          23
#define    INTC_ICR2_IRQ87_MASK                                           0x00800000
#define    INTC_ICR2_IRQ86_SHIFT                                          22
#define    INTC_ICR2_IRQ86_MASK                                           0x00400000
#define    INTC_ICR2_IRQ85_SHIFT                                          21
#define    INTC_ICR2_IRQ85_MASK                                           0x00200000
#define    INTC_ICR2_IRQ84_SHIFT                                          20
#define    INTC_ICR2_IRQ84_MASK                                           0x00100000
#define    INTC_ICR2_IRQ83_SHIFT                                          19
#define    INTC_ICR2_IRQ83_MASK                                           0x00080000
#define    INTC_ICR2_IRQ82_SHIFT                                          18
#define    INTC_ICR2_IRQ82_MASK                                           0x00040000
#define    INTC_ICR2_IRQ81_SHIFT                                          17
#define    INTC_ICR2_IRQ81_MASK                                           0x00020000
#define    INTC_ICR2_IRQ80_SHIFT                                          16
#define    INTC_ICR2_IRQ80_MASK                                           0x00010000
#define    INTC_ICR2_IRQ79_SHIFT                                          15
#define    INTC_ICR2_IRQ79_MASK                                           0x00008000
#define    INTC_ICR2_IRQ78_SHIFT                                          14
#define    INTC_ICR2_IRQ78_MASK                                           0x00004000
#define    INTC_ICR2_IRQ77_SHIFT                                          13
#define    INTC_ICR2_IRQ77_MASK                                           0x00002000
#define    INTC_ICR2_IRQ76_SHIFT                                          12
#define    INTC_ICR2_IRQ76_MASK                                           0x00001000
#define    INTC_ICR2_IRQ75_SHIFT                                          11
#define    INTC_ICR2_IRQ75_MASK                                           0x00000800
#define    INTC_ICR2_IRQ74_SHIFT                                          10
#define    INTC_ICR2_IRQ74_MASK                                           0x00000400
#define    INTC_ICR2_IRQ73_SHIFT                                          9
#define    INTC_ICR2_IRQ73_MASK                                           0x00000200
#define    INTC_ICR2_IRQ72_SHIFT                                          8
#define    INTC_ICR2_IRQ72_MASK                                           0x00000100
#define    INTC_ICR2_IRQ71_SHIFT                                          7
#define    INTC_ICR2_IRQ71_MASK                                           0x00000080
#define    INTC_ICR2_IRQ70_SHIFT                                          6
#define    INTC_ICR2_IRQ70_MASK                                           0x00000040
#define    INTC_ICR2_IRQ69_SHIFT                                          5
#define    INTC_ICR2_IRQ69_MASK                                           0x00000020
#define    INTC_ICR2_IRQ68_SHIFT                                          4
#define    INTC_ICR2_IRQ68_MASK                                           0x00000010
#define    INTC_ICR2_IRQ67_SHIFT                                          3
#define    INTC_ICR2_IRQ67_MASK                                           0x00000008
#define    INTC_ICR2_IRQ66_SHIFT                                          2
#define    INTC_ICR2_IRQ66_MASK                                           0x00000004
#define    INTC_ICR2_IRQ65_SHIFT                                          1
#define    INTC_ICR2_IRQ65_MASK                                           0x00000002
#define    INTC_ICR2_IRQ64_SHIFT                                          0
#define    INTC_ICR2_IRQ64_MASK                                           0x00000001

#define INTC_IMSR2_OFFSET                                                 0x0000018C
#define INTC_IMSR2_TYPE                                                   UInt32
#define INTC_IMSR2_RESERVED_MASK                                          0x00001800
#define    INTC_IMSR2_IRQ95_SHIFT                                         31
#define    INTC_IMSR2_IRQ95_MASK                                          0x80000000
#define    INTC_IMSR2_IRQ94_SHIFT                                         30
#define    INTC_IMSR2_IRQ94_MASK                                          0x40000000
#define    INTC_IMSR2_IRQ93_SHIFT                                         29
#define    INTC_IMSR2_IRQ93_MASK                                          0x20000000
#define    INTC_IMSR2_IRQ92_SHIFT                                         28
#define    INTC_IMSR2_IRQ92_MASK                                          0x10000000
#define    INTC_IMSR2_IRQ91_SHIFT                                         27
#define    INTC_IMSR2_IRQ91_MASK                                          0x08000000
#define    INTC_IMSR2_IRQ90_SHIFT                                         26
#define    INTC_IMSR2_IRQ90_MASK                                          0x04000000
#define    INTC_IMSR2_IRQ89_SHIFT                                         25
#define    INTC_IMSR2_IRQ89_MASK                                          0x02000000
#define    INTC_IMSR2_IRQ88_SHIFT                                         24
#define    INTC_IMSR2_IRQ88_MASK                                          0x01000000
#define    INTC_IMSR2_IRQ87_SHIFT                                         23
#define    INTC_IMSR2_IRQ87_MASK                                          0x00800000
#define    INTC_IMSR2_IRQ86_SHIFT                                         22
#define    INTC_IMSR2_IRQ86_MASK                                          0x00400000
#define    INTC_IMSR2_IRQ85_SHIFT                                         21
#define    INTC_IMSR2_IRQ85_MASK                                          0x00200000
#define    INTC_IMSR2_IRQ84_SHIFT                                         20
#define    INTC_IMSR2_IRQ84_MASK                                          0x00100000
#define    INTC_IMSR2_IRQ83_SHIFT                                         19
#define    INTC_IMSR2_IRQ83_MASK                                          0x00080000
#define    INTC_IMSR2_IRQ82_SHIFT                                         18
#define    INTC_IMSR2_IRQ82_MASK                                          0x00040000
#define    INTC_IMSR2_IRQ81_SHIFT                                         17
#define    INTC_IMSR2_IRQ81_MASK                                          0x00020000
#define    INTC_IMSR2_IRQ80_SHIFT                                         16
#define    INTC_IMSR2_IRQ80_MASK                                          0x00010000
#define    INTC_IMSR2_IRQ79_SHIFT                                         15
#define    INTC_IMSR2_IRQ79_MASK                                          0x00008000
#define    INTC_IMSR2_IRQ78_SHIFT                                         14
#define    INTC_IMSR2_IRQ78_MASK                                          0x00004000
#define    INTC_IMSR2_IRQ77_SHIFT                                         13
#define    INTC_IMSR2_IRQ77_MASK                                          0x00002000
#define    INTC_IMSR2_IRQ74_SHIFT                                         10
#define    INTC_IMSR2_IRQ74_MASK                                          0x00000400
#define    INTC_IMSR2_IRQ73_SHIFT                                         9
#define    INTC_IMSR2_IRQ73_MASK                                          0x00000200
#define    INTC_IMSR2_IRQ72_SHIFT                                         8
#define    INTC_IMSR2_IRQ72_MASK                                          0x00000100
#define    INTC_IMSR2_IRQ71_SHIFT                                         7
#define    INTC_IMSR2_IRQ71_MASK                                          0x00000080
#define    INTC_IMSR2_IRQ70_SHIFT                                         6
#define    INTC_IMSR2_IRQ70_MASK                                          0x00000040
#define    INTC_IMSR2_IRQ69_SHIFT                                         5
#define    INTC_IMSR2_IRQ69_MASK                                          0x00000020
#define    INTC_IMSR2_IRQ68_SHIFT                                         4
#define    INTC_IMSR2_IRQ68_MASK                                          0x00000010
#define    INTC_IMSR2_IRQ67_SHIFT                                         3
#define    INTC_IMSR2_IRQ67_MASK                                          0x00000008
#define    INTC_IMSR2_IRQ66_SHIFT                                         2
#define    INTC_IMSR2_IRQ66_MASK                                          0x00000004
#define    INTC_IMSR2_IRQ65_SHIFT                                         1
#define    INTC_IMSR2_IRQ65_MASK                                          0x00000002
#define    INTC_IMSR2_IRQ64_SHIFT                                         0
#define    INTC_IMSR2_IRQ64_MASK                                          0x00000001

#define INTC_ISCR8_OFFSET                                                 0x00000190
#define INTC_ISCR8_TYPE                                                   UInt32
#define INTC_ISCR8_RESERVED_MASK                                          0x00000000
#define    INTC_ISCR8_IRQ71_SHIFT                                         28
#define    INTC_ISCR8_IRQ71_MASK                                          0xF0000000
#define    INTC_ISCR8_IRQ70_SHIFT                                         24
#define    INTC_ISCR8_IRQ70_MASK                                          0x0F000000
#define    INTC_ISCR8_IRQ69_SHIFT                                         20
#define    INTC_ISCR8_IRQ69_MASK                                          0x00F00000
#define    INTC_ISCR8_IRQ68_SHIFT                                         16
#define    INTC_ISCR8_IRQ68_MASK                                          0x000F0000
#define    INTC_ISCR8_IRQ67_SHIFT                                         12
#define    INTC_ISCR8_IRQ67_MASK                                          0x0000F000
#define    INTC_ISCR8_IRQ66_SHIFT                                         8
#define    INTC_ISCR8_IRQ66_MASK                                          0x00000F00
#define    INTC_ISCR8_IRQ65_SHIFT                                         4
#define    INTC_ISCR8_IRQ65_MASK                                          0x000000F0
#define    INTC_ISCR8_IRQ64_SHIFT                                         0
#define    INTC_ISCR8_IRQ64_MASK                                          0x0000000F

#define INTC_ISCR9_OFFSET                                                 0x00000194
#define INTC_ISCR9_TYPE                                                   UInt32
#define INTC_ISCR9_RESERVED_MASK                                          0x00000000
#define    INTC_ISCR9_IRQ79_SHIFT                                         28
#define    INTC_ISCR9_IRQ79_MASK                                          0xF0000000
#define    INTC_ISCR9_IRQ78_SHIFT                                         24
#define    INTC_ISCR9_IRQ78_MASK                                          0x0F000000
#define    INTC_ISCR9_IRQ77_SHIFT                                         20
#define    INTC_ISCR9_IRQ77_MASK                                          0x00F00000
#define    INTC_ISCR9_IRQ76_SHIFT                                         16
#define    INTC_ISCR9_IRQ76_MASK                                          0x000F0000
#define    INTC_ISCR9_IRQ75_SHIFT                                         12
#define    INTC_ISCR9_IRQ75_MASK                                          0x0000F000
#define    INTC_ISCR9_IRQ74_SHIFT                                         8
#define    INTC_ISCR9_IRQ74_MASK                                          0x00000F00
#define    INTC_ISCR9_IRQ73_SHIFT                                         4
#define    INTC_ISCR9_IRQ73_MASK                                          0x000000F0
#define    INTC_ISCR9_IRQ72_SHIFT                                         0
#define    INTC_ISCR9_IRQ72_MASK                                          0x0000000F

#define INTC_ISCR10_OFFSET                                                0x00000198
#define INTC_ISCR10_TYPE                                                  UInt32
#define INTC_ISCR10_RESERVED_MASK                                         0x00000000
#define    INTC_ISCR10_IRQ87_SHIFT                                        28
#define    INTC_ISCR10_IRQ87_MASK                                         0xF0000000
#define    INTC_ISCR10_IRQ86_SHIFT                                        24
#define    INTC_ISCR10_IRQ86_MASK                                         0x0F000000
#define    INTC_ISCR10_IRQ85_SHIFT                                        20
#define    INTC_ISCR10_IRQ85_MASK                                         0x00F00000
#define    INTC_ISCR10_IRQ84_SHIFT                                        16
#define    INTC_ISCR10_IRQ84_MASK                                         0x000F0000
#define    INTC_ISCR10_IRQ83_SHIFT                                        12
#define    INTC_ISCR10_IRQ83_MASK                                         0x0000F000
#define    INTC_ISCR10_IRQ82_SHIFT                                        8
#define    INTC_ISCR10_IRQ82_MASK                                         0x00000F00
#define    INTC_ISCR10_IRQ81_SHIFT                                        4
#define    INTC_ISCR10_IRQ81_MASK                                         0x000000F0
#define    INTC_ISCR10_IRQ80_SHIFT                                        0
#define    INTC_ISCR10_IRQ80_MASK                                         0x0000000F

#define INTC_ISCR11_OFFSET                                                0x0000019C
#define INTC_ISCR11_TYPE                                                  UInt32
#define INTC_ISCR11_RESERVED_MASK                                         0x00000000
#define    INTC_ISCR11_IRQ95_SHIFT                                        28
#define    INTC_ISCR11_IRQ95_MASK                                         0xF0000000
#define    INTC_ISCR11_IRQ94_SHIFT                                        24
#define    INTC_ISCR11_IRQ94_MASK                                         0x0F000000
#define    INTC_ISCR11_IRQ93_SHIFT                                        20
#define    INTC_ISCR11_IRQ93_MASK                                         0x00F00000
#define    INTC_ISCR11_IRQ92_SHIFT                                        16
#define    INTC_ISCR11_IRQ92_MASK                                         0x000F0000
#define    INTC_ISCR11_IRQ91_SHIFT                                        12
#define    INTC_ISCR11_IRQ91_MASK                                         0x0000F000
#define    INTC_ISCR11_IRQ90_SHIFT                                        8
#define    INTC_ISCR11_IRQ90_MASK                                         0x00000F00
#define    INTC_ISCR11_IRQ89_SHIFT                                        4
#define    INTC_ISCR11_IRQ89_MASK                                         0x000000F0
#define    INTC_ISCR11_IRQ88_SHIFT                                        0
#define    INTC_ISCR11_IRQ88_MASK                                         0x0000000F

#define INTC_ISEL2R_OFFSET                                                0x000001A0
#define INTC_ISEL2R_TYPE                                                  UInt32
#define INTC_ISEL2R_RESERVED_MASK                                         0x00008000
#define    INTC_ISEL2R_IRQ31_SHIFT                                        31
#define    INTC_ISEL2R_IRQ31_MASK                                         0x80000000
#define    INTC_ISEL2R_IRQ30_SHIFT                                        30
#define    INTC_ISEL2R_IRQ30_MASK                                         0x40000000
#define    INTC_ISEL2R_IRQ29_SHIFT                                        29
#define    INTC_ISEL2R_IRQ29_MASK                                         0x20000000
#define    INTC_ISEL2R_IRQ28_SHIFT                                        28
#define    INTC_ISEL2R_IRQ28_MASK                                         0x10000000
#define    INTC_ISEL2R_IRQ27_SHIFT                                        27
#define    INTC_ISEL2R_IRQ27_MASK                                         0x08000000
#define    INTC_ISEL2R_IRQ26_SHIFT                                        26
#define    INTC_ISEL2R_IRQ26_MASK                                         0x04000000
#define    INTC_ISEL2R_IRQ25_SHIFT                                        25
#define    INTC_ISEL2R_IRQ25_MASK                                         0x02000000
#define    INTC_ISEL2R_IRQ24_SHIFT                                        24
#define    INTC_ISEL2R_IRQ24_MASK                                         0x01000000
#define    INTC_ISEL2R_IRQ23_SHIFT                                        23
#define    INTC_ISEL2R_IRQ23_MASK                                         0x00800000
#define    INTC_ISEL2R_IRQ22_SHIFT                                        22
#define    INTC_ISEL2R_IRQ22_MASK                                         0x00400000
#define    INTC_ISEL2R_IRQ21_SHIFT                                        21
#define    INTC_ISEL2R_IRQ21_MASK                                         0x00200000
#define    INTC_ISEL2R_IRQ20_SHIFT                                        20
#define    INTC_ISEL2R_IRQ20_MASK                                         0x00100000
#define    INTC_ISEL2R_IRQ19_SHIFT                                        19
#define    INTC_ISEL2R_IRQ19_MASK                                         0x00080000
#define    INTC_ISEL2R_IRQ18_SHIFT                                        18
#define    INTC_ISEL2R_IRQ18_MASK                                         0x00040000
#define    INTC_ISEL2R_IRQ17_SHIFT                                        17
#define    INTC_ISEL2R_IRQ17_MASK                                         0x00020000
#define    INTC_ISEL2R_IRQ16_SHIFT                                        16
#define    INTC_ISEL2R_IRQ16_MASK                                         0x00010000
#define    INTC_ISEL2R_IRQ14_SHIFT                                        14
#define    INTC_ISEL2R_IRQ14_MASK                                         0x00004000
#define    INTC_ISEL2R_IRQ13_SHIFT                                        13
#define    INTC_ISEL2R_IRQ13_MASK                                         0x00002000
#define    INTC_ISEL2R_IRQ12_SHIFT                                        12
#define    INTC_ISEL2R_IRQ12_MASK                                         0x00001000
#define    INTC_ISEL2R_IRQ11_SHIFT                                        11
#define    INTC_ISEL2R_IRQ11_MASK                                         0x00000800
#define    INTC_ISEL2R_IRQ10_SHIFT                                        10
#define    INTC_ISEL2R_IRQ10_MASK                                         0x00000400
#define    INTC_ISEL2R_IRQ9_SHIFT                                         9
#define    INTC_ISEL2R_IRQ9_MASK                                          0x00000200
#define    INTC_ISEL2R_IRQ8_SHIFT                                         8
#define    INTC_ISEL2R_IRQ8_MASK                                          0x00000100
#define    INTC_ISEL2R_IRQ7_SHIFT                                         7
#define    INTC_ISEL2R_IRQ7_MASK                                          0x00000080
#define    INTC_ISEL2R_IRQ6_SHIFT                                         6
#define    INTC_ISEL2R_IRQ6_MASK                                          0x00000040
#define    INTC_ISEL2R_IRQ5_SHIFT                                         5
#define    INTC_ISEL2R_IRQ5_MASK                                          0x00000020
#define    INTC_ISEL2R_IRQ4_SHIFT                                         4
#define    INTC_ISEL2R_IRQ4_MASK                                          0x00000010
#define    INTC_ISEL2R_IRQ3_SHIFT                                         3
#define    INTC_ISEL2R_IRQ3_MASK                                          0x00000008
#define    INTC_ISEL2R_IRQ2_SHIFT                                         2
#define    INTC_ISEL2R_IRQ2_MASK                                          0x00000004
#define    INTC_ISEL2R_IRQ1_SHIFT                                         1
#define    INTC_ISEL2R_IRQ1_MASK                                          0x00000002
#define    INTC_ISEL2R_IRQ0_SHIFT                                         0
#define    INTC_ISEL2R_IRQ0_MASK                                          0x00000001

#define INTC_ISWI2R_OFFSET                                                0x000001A4
#define INTC_ISWI2R_TYPE                                                  UInt32
#define INTC_ISWI2R_RESERVED_MASK                                         0x00000000
#define    INTC_ISWI2R_IRQX_SHIFT                                         0
#define    INTC_ISWI2R_IRQX_MASK                                          0xFFFFFFFF

#define INTC_ISWC2R_OFFSET                                                0x000001A8
#define INTC_ISWC2R_TYPE                                                  UInt32
#define INTC_ISWC2R_RESERVED_MASK                                         0x00000000
#define    INTC_ISWC2R_IRQX_SHIFT                                         0
#define    INTC_ISWC2R_IRQX_MASK                                          0xFFFFFFFF

#define INTC_ISELR2W_OFFSET                                               0x000001AC
#define INTC_ISELR2W_TYPE                                                 UInt32
#define INTC_ISELR2W_RESERVED_MASK                                        0x00000000
#define    INTC_ISELR2W_IRQ95_SHIFT                                       31
#define    INTC_ISELR2W_IRQ95_MASK                                        0x80000000
#define    INTC_ISELR2W_IRQ94_SHIFT                                       30
#define    INTC_ISELR2W_IRQ94_MASK                                        0x40000000
#define    INTC_ISELR2W_IRQ93_SHIFT                                       29
#define    INTC_ISELR2W_IRQ93_MASK                                        0x20000000
#define    INTC_ISELR2W_IRQ92_SHIFT                                       28
#define    INTC_ISELR2W_IRQ92_MASK                                        0x10000000
#define    INTC_ISELR2W_IRQ91_SHIFT                                       27
#define    INTC_ISELR2W_IRQ91_MASK                                        0x08000000
#define    INTC_ISELR2W_IRQ90_SHIFT                                       26
#define    INTC_ISELR2W_IRQ90_MASK                                        0x04000000
#define    INTC_ISELR2W_IRQ89_SHIFT                                       25
#define    INTC_ISELR2W_IRQ89_MASK                                        0x02000000
#define    INTC_ISELR2W_IRQ88_SHIFT                                       24
#define    INTC_ISELR2W_IRQ88_MASK                                        0x01000000
#define    INTC_ISELR2W_IRQ87_SHIFT                                       23
#define    INTC_ISELR2W_IRQ87_MASK                                        0x00800000
#define    INTC_ISELR2W_IRQ86_SHIFT                                       22
#define    INTC_ISELR2W_IRQ86_MASK                                        0x00400000
#define    INTC_ISELR2W_IRQ85_SHIFT                                       21
#define    INTC_ISELR2W_IRQ85_MASK                                        0x00200000
#define    INTC_ISELR2W_IRQ84_SHIFT                                       20
#define    INTC_ISELR2W_IRQ84_MASK                                        0x00100000
#define    INTC_ISELR2W_IRQ83_SHIFT                                       19
#define    INTC_ISELR2W_IRQ83_MASK                                        0x00080000
#define    INTC_ISELR2W_IRQ82_SHIFT                                       18
#define    INTC_ISELR2W_IRQ82_MASK                                        0x00040000
#define    INTC_ISELR2W_IRQ81_SHIFT                                       17
#define    INTC_ISELR2W_IRQ81_MASK                                        0x00020000
#define    INTC_ISELR2W_IRQ80_SHIFT                                       16
#define    INTC_ISELR2W_IRQ80_MASK                                        0x00010000
#define    INTC_ISELR2W_IRQ79_SHIFT                                       15
#define    INTC_ISELR2W_IRQ79_MASK                                        0x00008000
#define    INTC_ISELR2W_IRQ78_SHIFT                                       14
#define    INTC_ISELR2W_IRQ78_MASK                                        0x00004000
#define    INTC_ISELR2W_IRQ77_SHIFT                                       13
#define    INTC_ISELR2W_IRQ77_MASK                                        0x00002000
#define    INTC_ISELR2W_IRQ76_SHIFT                                       12
#define    INTC_ISELR2W_IRQ76_MASK                                        0x00001000
#define    INTC_ISELR2W_IRQ75_SHIFT                                       11
#define    INTC_ISELR2W_IRQ75_MASK                                        0x00000800
#define    INTC_ISELR2W_IRQ74_SHIFT                                       10
#define    INTC_ISELR2W_IRQ74_MASK                                        0x00000400
#define    INTC_ISELR2W_IRQ73_SHIFT                                       9
#define    INTC_ISELR2W_IRQ73_MASK                                        0x00000200
#define    INTC_ISELR2W_IRQ72_SHIFT                                       8
#define    INTC_ISELR2W_IRQ72_MASK                                        0x00000100
#define    INTC_ISELR2W_IRQ71_SHIFT                                       7
#define    INTC_ISELR2W_IRQ71_MASK                                        0x00000080
#define    INTC_ISELR2W_IRQ70_SHIFT                                       6
#define    INTC_ISELR2W_IRQ70_MASK                                        0x00000040
#define    INTC_ISELR2W_IRQ69_SHIFT                                       5
#define    INTC_ISELR2W_IRQ69_MASK                                        0x00000020
#define    INTC_ISELR2W_IRQ68_SHIFT                                       4
#define    INTC_ISELR2W_IRQ68_MASK                                        0x00000010
#define    INTC_ISELR2W_IRQ67_SHIFT                                       3
#define    INTC_ISELR2W_IRQ67_MASK                                        0x00000008
#define    INTC_ISELR2W_IRQ66_SHIFT                                       2
#define    INTC_ISELR2W_IRQ66_MASK                                        0x00000004
#define    INTC_ISELR2W_IRQ65_SHIFT                                       1
#define    INTC_ISELR2W_IRQ65_MASK                                        0x00000002
#define    INTC_ISELR2W_IRQ64_SHIFT                                       0
#define    INTC_ISELR2W_IRQ64_MASK                                        0x00000001

#define INTC_IMRW2_OFFSET                                                 0x000001B0
#define INTC_IMRW2_TYPE                                                   UInt32
#define INTC_IMRW2_RESERVED_MASK                                          0x00000000
#define    INTC_IMRW2_IRQ95_SHIFT                                         31
#define    INTC_IMRW2_IRQ95_MASK                                          0x80000000
#define    INTC_IMRW2_IRQ94_SHIFT                                         30
#define    INTC_IMRW2_IRQ94_MASK                                          0x40000000
#define    INTC_IMRW2_IRQ93_SHIFT                                         29
#define    INTC_IMRW2_IRQ93_MASK                                          0x20000000
#define    INTC_IMRW2_IRQ92_SHIFT                                         28
#define    INTC_IMRW2_IRQ92_MASK                                          0x10000000
#define    INTC_IMRW2_IRQ91_SHIFT                                         27
#define    INTC_IMRW2_IRQ91_MASK                                          0x08000000
#define    INTC_IMRW2_IRQ90_SHIFT                                         26
#define    INTC_IMRW2_IRQ90_MASK                                          0x04000000
#define    INTC_IMRW2_IRQ89_SHIFT                                         25
#define    INTC_IMRW2_IRQ89_MASK                                          0x02000000
#define    INTC_IMRW2_IRQ88_SHIFT                                         24
#define    INTC_IMRW2_IRQ88_MASK                                          0x01000000
#define    INTC_IMRW2_IRQ87_SHIFT                                         23
#define    INTC_IMRW2_IRQ87_MASK                                          0x00800000
#define    INTC_IMRW2_IRQ86_SHIFT                                         22
#define    INTC_IMRW2_IRQ86_MASK                                          0x00400000
#define    INTC_IMRW2_IRQ85_SHIFT                                         21
#define    INTC_IMRW2_IRQ85_MASK                                          0x00200000
#define    INTC_IMRW2_IRQ84_SHIFT                                         20
#define    INTC_IMRW2_IRQ84_MASK                                          0x00100000
#define    INTC_IMRW2_IRQ83_SHIFT                                         19
#define    INTC_IMRW2_IRQ83_MASK                                          0x00080000
#define    INTC_IMRW2_IRQ82_SHIFT                                         18
#define    INTC_IMRW2_IRQ82_MASK                                          0x00040000
#define    INTC_IMRW2_IRQ81_SHIFT                                         17
#define    INTC_IMRW2_IRQ81_MASK                                          0x00020000
#define    INTC_IMRW2_IRQ80_SHIFT                                         16
#define    INTC_IMRW2_IRQ80_MASK                                          0x00010000
#define    INTC_IMRW2_IRQ79_SHIFT                                         15
#define    INTC_IMRW2_IRQ79_MASK                                          0x00008000
#define    INTC_IMRW2_IRQ78_SHIFT                                         14
#define    INTC_IMRW2_IRQ78_MASK                                          0x00004000
#define    INTC_IMRW2_IRQ77_SHIFT                                         13
#define    INTC_IMRW2_IRQ77_MASK                                          0x00002000
#define    INTC_IMRW2_IRQ76_SHIFT                                         12
#define    INTC_IMRW2_IRQ76_MASK                                          0x00001000
#define    INTC_IMRW2_IRQ75_SHIFT                                         11
#define    INTC_IMRW2_IRQ75_MASK                                          0x00000800
#define    INTC_IMRW2_IRQ74_SHIFT                                         10
#define    INTC_IMRW2_IRQ74_MASK                                          0x00000400
#define    INTC_IMRW2_IRQ73_SHIFT                                         9
#define    INTC_IMRW2_IRQ73_MASK                                          0x00000200
#define    INTC_IMRW2_IRQ72_SHIFT                                         8
#define    INTC_IMRW2_IRQ72_MASK                                          0x00000100
#define    INTC_IMRW2_IRQ71_SHIFT                                         7
#define    INTC_IMRW2_IRQ71_MASK                                          0x00000080
#define    INTC_IMRW2_IRQ70_SHIFT                                         6
#define    INTC_IMRW2_IRQ70_MASK                                          0x00000040
#define    INTC_IMRW2_IRQ69_SHIFT                                         5
#define    INTC_IMRW2_IRQ69_MASK                                          0x00000020
#define    INTC_IMRW2_IRQ68_SHIFT                                         4
#define    INTC_IMRW2_IRQ68_MASK                                          0x00000010
#define    INTC_IMRW2_IRQ67_SHIFT                                         3
#define    INTC_IMRW2_IRQ67_MASK                                          0x00000008
#define    INTC_IMRW2_IRQ66_SHIFT                                         2
#define    INTC_IMRW2_IRQ66_MASK                                          0x00000004
#define    INTC_IMRW2_IRQ65_SHIFT                                         1
#define    INTC_IMRW2_IRQ65_MASK                                          0x00000002
#define    INTC_IMRW2_IRQ64_SHIFT                                         0
#define    INTC_IMRW2_IRQ64_MASK                                          0x00000001

#define INTC_IMSRW2_OFFSET                                                0x000001B4
#define INTC_IMSRW2_TYPE                                                  UInt32
#define INTC_IMSRW2_RESERVED_MASK                                         0x00000000
#define    INTC_IMSRW2_IRQ95_SHIFT                                        31
#define    INTC_IMSRW2_IRQ95_MASK                                         0x80000000
#define    INTC_IMSRW2_IRQ94_SHIFT                                        30
#define    INTC_IMSRW2_IRQ94_MASK                                         0x40000000
#define    INTC_IMSRW2_IRQ93_SHIFT                                        29
#define    INTC_IMSRW2_IRQ93_MASK                                         0x20000000
#define    INTC_IMSRW2_IRQ92_SHIFT                                        28
#define    INTC_IMSRW2_IRQ92_MASK                                         0x10000000
#define    INTC_IMSRW2_IRQ91_SHIFT                                        27
#define    INTC_IMSRW2_IRQ91_MASK                                         0x08000000
#define    INTC_IMSRW2_IRQ90_SHIFT                                        26
#define    INTC_IMSRW2_IRQ90_MASK                                         0x04000000
#define    INTC_IMSRW2_IRQ89_SHIFT                                        25
#define    INTC_IMSRW2_IRQ89_MASK                                         0x02000000
#define    INTC_IMSRW2_IRQ88_SHIFT                                        24
#define    INTC_IMSRW2_IRQ88_MASK                                         0x01000000
#define    INTC_IMSRW2_IRQ87_SHIFT                                        23
#define    INTC_IMSRW2_IRQ87_MASK                                         0x00800000
#define    INTC_IMSRW2_IRQ86_SHIFT                                        22
#define    INTC_IMSRW2_IRQ86_MASK                                         0x00400000
#define    INTC_IMSRW2_IRQ85_SHIFT                                        21
#define    INTC_IMSRW2_IRQ85_MASK                                         0x00200000
#define    INTC_IMSRW2_IRQ84_SHIFT                                        20
#define    INTC_IMSRW2_IRQ84_MASK                                         0x00100000
#define    INTC_IMSRW2_IRQ83_SHIFT                                        19
#define    INTC_IMSRW2_IRQ83_MASK                                         0x00080000
#define    INTC_IMSRW2_IRQ82_SHIFT                                        18
#define    INTC_IMSRW2_IRQ82_MASK                                         0x00040000
#define    INTC_IMSRW2_IRQ81_SHIFT                                        17
#define    INTC_IMSRW2_IRQ81_MASK                                         0x00020000
#define    INTC_IMSRW2_IRQ80_SHIFT                                        16
#define    INTC_IMSRW2_IRQ80_MASK                                         0x00010000
#define    INTC_IMSRW2_IRQ79_SHIFT                                        15
#define    INTC_IMSRW2_IRQ79_MASK                                         0x00008000
#define    INTC_IMSRW2_IRQ78_SHIFT                                        14
#define    INTC_IMSRW2_IRQ78_MASK                                         0x00004000
#define    INTC_IMSRW2_IRQ77_SHIFT                                        13
#define    INTC_IMSRW2_IRQ77_MASK                                         0x00002000
#define    INTC_IMSRW2_IRQ76_SHIFT                                        12
#define    INTC_IMSRW2_IRQ76_MASK                                         0x00001000
#define    INTC_IMSRW2_IRQ75_SHIFT                                        11
#define    INTC_IMSRW2_IRQ75_MASK                                         0x00000800
#define    INTC_IMSRW2_IRQ74_SHIFT                                        10
#define    INTC_IMSRW2_IRQ74_MASK                                         0x00000400
#define    INTC_IMSRW2_IRQ73_SHIFT                                        9
#define    INTC_IMSRW2_IRQ73_MASK                                         0x00000200
#define    INTC_IMSRW2_IRQ72_SHIFT                                        8
#define    INTC_IMSRW2_IRQ72_MASK                                         0x00000100
#define    INTC_IMSRW2_IRQ71_SHIFT                                        7
#define    INTC_IMSRW2_IRQ71_MASK                                         0x00000080
#define    INTC_IMSRW2_IRQ70_SHIFT                                        6
#define    INTC_IMSRW2_IRQ70_MASK                                         0x00000040
#define    INTC_IMSRW2_IRQ69_SHIFT                                        5
#define    INTC_IMSRW2_IRQ69_MASK                                         0x00000020
#define    INTC_IMSRW2_IRQ68_SHIFT                                        4
#define    INTC_IMSRW2_IRQ68_MASK                                         0x00000010
#define    INTC_IMSRW2_IRQ67_SHIFT                                        3
#define    INTC_IMSRW2_IRQ67_MASK                                         0x00000008
#define    INTC_IMSRW2_IRQ66_SHIFT                                        2
#define    INTC_IMSRW2_IRQ66_MASK                                         0x00000004
#define    INTC_IMSRW2_IRQ65_SHIFT                                        1
#define    INTC_IMSRW2_IRQ65_MASK                                         0x00000002
#define    INTC_IMSRW2_IRQ64_SHIFT                                        0
#define    INTC_IMSRW2_IRQ64_MASK                                         0x00000001

#define INTC_ICCRW_OFFSET                                                 0x000001BC
#define INTC_ICCRW_TYPE                                                   UInt32
#define INTC_ICCRW_RESERVED_MASK                                          0x00000000
#define    INTC_ICCRW_RESERVED__SHIFT                                     1
#define    INTC_ICCRW_RESERVED__MASK                                      0xFFFFFFFE
#define    INTC_ICCRW_INTRIP1_SHIFT                                       0
#define    INTC_ICCRW_INTRIP1_MASK                                        0x00000001

#endif /* __BRCM_RDB_INTC_H__ */
