{
  "Top": "uz_Park",
  "RtlTop": "uz_Park",
  "RtlPrefix": "",
  "RtlSubPrefix": "uz_Park_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvc900",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_trafo_alpha": {
      "index": "0",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "in_trafo_alpha",
          "name": "in_trafo_alpha",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in_trafo_beta": {
      "index": "1",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "in_trafo_beta",
          "name": "in_trafo_beta",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in_inv_d": {
      "index": "2",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "in_inv_d",
          "name": "in_inv_d",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in_inv_q": {
      "index": "3",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "in_inv_q",
          "name": "in_inv_q",
          "usage": "data",
          "direction": "in"
        }]
    },
    "theta_el": {
      "index": "4",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "theta_el",
          "name": "theta_el",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_trafo_d": {
      "index": "5",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "out_trafo_d",
          "name": "out_trafo_d",
          "usage": "data",
          "direction": "out"
        }]
    },
    "out_trafo_q": {
      "index": "6",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "out_trafo_q",
          "name": "out_trafo_q",
          "usage": "data",
          "direction": "out"
        }]
    },
    "out_inv_alpha": {
      "index": "7",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "out_inv_alpha",
          "name": "out_inv_alpha",
          "usage": "data",
          "direction": "out"
        }]
    },
    "out_inv_beta": {
      "index": "8",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "out_inv_beta",
          "name": "out_inv_beta",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/valen\/Documents\/repos\/UZ\/ultrazohm_sw\/ip_cores\/uz_xilinx_openhw_ipcores\/uz_Park",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=100MHz",
      "config_export -flow=syn"
    ],
    "DirectiveTcl": ["set_directive_top uz_Park -name uz_Park"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "uz_Park"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "29 ~ 30",
    "Latency": "28"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "uz_Park",
    "Version": "1.0",
    "DisplayName": "Uz_park",
    "Revision": "2113059049",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_uz_Park_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/uz_Park.cpp"],
    "Vhdl": [
      "impl\/vhdl\/uz_Park_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/uz_Park_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/uz_Park_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/uz_Park_mul_23s_22ns_45_1_1.vhd",
      "impl\/vhdl\/uz_Park_mul_30s_29ns_58_1_1.vhd",
      "impl\/vhdl\/uz_Park_mul_80s_24ns_80_1_1.vhd",
      "impl\/vhdl\/uz_Park_mul_mul_15ns_15ns_30_4_1.vhd",
      "impl\/vhdl\/uz_Park_mul_mul_15ns_15s_30_4_1.vhd",
      "impl\/vhdl\/uz_Park_mux_83_1_1_1.vhd",
      "impl\/vhdl\/uz_Park_mux_164_1_1_1.vhd",
      "impl\/vhdl\/uz_Park_sin_or_cos_float_Pipeline_1.vhd",
      "impl\/vhdl\/uz_Park_sin_or_cos_float_Pipeline_2.vhd",
      "impl\/vhdl\/uz_Park_sin_or_cos_float_s.vhd",
      "impl\/vhdl\/uz_Park_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/uz_Park_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/uz_Park_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/uz_Park_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/uz_Park.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/uz_Park_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/uz_Park_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/uz_Park_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/uz_Park_mul_23s_22ns_45_1_1.v",
      "impl\/verilog\/uz_Park_mul_30s_29ns_58_1_1.v",
      "impl\/verilog\/uz_Park_mul_80s_24ns_80_1_1.v",
      "impl\/verilog\/uz_Park_mul_mul_15ns_15ns_30_4_1.v",
      "impl\/verilog\/uz_Park_mul_mul_15ns_15s_30_4_1.v",
      "impl\/verilog\/uz_Park_mux_83_1_1_1.v",
      "impl\/verilog\/uz_Park_mux_164_1_1_1.v",
      "impl\/verilog\/uz_Park_sin_or_cos_float_Pipeline_1.v",
      "impl\/verilog\/uz_Park_sin_or_cos_float_Pipeline_2.v",
      "impl\/verilog\/uz_Park_sin_or_cos_float_s.v",
      "impl\/verilog\/uz_Park_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/uz_Park_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/uz_Park_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/uz_Park_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/uz_Park_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/uz_Park_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/uz_Park_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/uz_Park_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/uz_Park.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/uz_Park_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/uz_Park_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/uz_Park.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "uz_Park_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name uz_Park_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "uz_Park_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name uz_Park_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_trafo_alpha": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"in_trafo_alpha": "DATA"},
      "ports": ["in_trafo_alpha"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "in_trafo_alpha"
        }]
    },
    "in_trafo_beta": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"in_trafo_beta": "DATA"},
      "ports": ["in_trafo_beta"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "in_trafo_beta"
        }]
    },
    "in_inv_d": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"in_inv_d": "DATA"},
      "ports": ["in_inv_d"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "in_inv_d"
        }]
    },
    "in_inv_q": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"in_inv_q": "DATA"},
      "ports": ["in_inv_q"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "in_inv_q"
        }]
    },
    "theta_el": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"theta_el": "DATA"},
      "ports": ["theta_el"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "theta_el"
        }]
    },
    "out_trafo_d": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_trafo_d": "DATA"},
      "ports": ["out_trafo_d"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "out_trafo_d"
        }]
    },
    "out_trafo_q": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_trafo_q": "DATA"},
      "ports": ["out_trafo_q"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "out_trafo_q"
        }]
    },
    "out_inv_alpha": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_inv_alpha": "DATA"},
      "ports": ["out_inv_alpha"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "out_inv_alpha"
        }]
    },
    "out_inv_beta": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_inv_beta": "DATA"},
      "ports": ["out_inv_beta"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "out_inv_beta"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_trafo_alpha": {
      "dir": "in",
      "width": "32"
    },
    "in_trafo_beta": {
      "dir": "in",
      "width": "32"
    },
    "in_inv_d": {
      "dir": "in",
      "width": "32"
    },
    "in_inv_q": {
      "dir": "in",
      "width": "32"
    },
    "theta_el": {
      "dir": "in",
      "width": "32"
    },
    "out_trafo_d": {
      "dir": "out",
      "width": "32"
    },
    "out_trafo_q": {
      "dir": "out",
      "width": "32"
    },
    "out_inv_alpha": {
      "dir": "out",
      "width": "32"
    },
    "out_inv_beta": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "uz_Park",
      "Instances": [
        {
          "ModuleName": "sin_or_cos_float_s",
          "InstanceName": "grp_sin_or_cos_float_s_fu_112",
          "Instances": [
            {
              "ModuleName": "sin_or_cos_float_Pipeline_1",
              "InstanceName": "grp_sin_or_cos_float_Pipeline_1_fu_268"
            },
            {
              "ModuleName": "sin_or_cos_float_Pipeline_2",
              "InstanceName": "grp_sin_or_cos_float_Pipeline_2_fu_276"
            }
          ]
        },
        {
          "ModuleName": "sin_or_cos_float_s",
          "InstanceName": "grp_sin_or_cos_float_s_fu_128",
          "Instances": [
            {
              "ModuleName": "sin_or_cos_float_Pipeline_1",
              "InstanceName": "grp_sin_or_cos_float_Pipeline_1_fu_268"
            },
            {
              "ModuleName": "sin_or_cos_float_Pipeline_2",
              "InstanceName": "grp_sin_or_cos_float_Pipeline_2_fu_276"
            }
          ]
        }
      ]
    },
    "Info": {
      "sin_or_cos_float_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sin_or_cos_float_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sin_or_cos_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "uz_Park": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sin_or_cos_float_Pipeline_1": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.975"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "68",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "140",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sin_or_cos_float_Pipeline_2": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "4",
          "PipelineIIMin": "3",
          "PipelineIIMax": "4",
          "PipelineII": "3 ~ 4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.729"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "2",
            "Latency": "1 ~ 2",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "67",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "491",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sin_or_cos_float_s": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "20",
          "LatencyWorst": "21",
          "PipelineIIMin": "20",
          "PipelineIIMax": "21",
          "PipelineII": "20 ~ 21",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.673"
        },
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "~0",
          "FF": "809",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "2612",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "uz_Park": {
        "Latency": {
          "LatencyBest": "28",
          "LatencyAvg": "28",
          "LatencyWorst": "29",
          "PipelineIIMin": "29",
          "PipelineIIMax": "30",
          "PipelineII": "29 ~ 30",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "DSP": "56",
          "AVAIL_DSP": "2520",
          "UTIL_DSP": "2",
          "FF": "3913",
          "AVAIL_FF": "548160",
          "UTIL_FF": "~0",
          "LUT": "7249",
          "AVAIL_LUT": "274080",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "1824",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-06-03 13:49:45 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
