
./sim_define.v
../../src/rtl/ALU.v
../../src/rtl/adder_32bit.v
../../src/rtl/ASYNC_RAM_DP_WBE.v
../../src/rtl/control_unit.v
../../src/rtl/register_file_async.v
../../src/rtl/bios_ASYNC_RAM_DP_WBE.v
../../src/rtl/bios_dualport_mem_synch_rw_dualclk.sv
../../src/rtl/cpu_main.v
../../src/rtl/SMU_RV32I_System.v


../../src/rtl/Addr_Decoder.v
../../src/rtl/GPIO.v
../../src/rtl/TimerCounter.v
../../src/rtl/dualport_mem_synch_rw_dualclk.sv
../../src/rtl/uart.v
../../src/rtl/uart_reciver.v
../../src/rtl/uart_transmitter.v
../../src/rtl/uart_wrap.v


../../testbench/echo_tb.v