assert(sim.inspect_mem(rf)[8] == 2674, "ADD instruction failed")
assert(sim.inspect_mem(rf)[9] == 489, "ADDI instruction failed")
assert(sim.inspect_mem(rf)[10] == 0, "AND instruction failed")
assert(sim.inspect_mem(rf)[11] == 328012685, "LUI instruction failed")
assert(sim.inspect_mem(rf)[12] == 895, "ORI instruction failed")
assert(sim.inspect_mem(rf)[13] == 0, "SLT instruction failed")
assert(sim.inspect_mem(rf)[14] == 1337, "SW instruction failed")
assert(sim.inspect_mem(rf)[15] == 1000, "LW instruction failed")
assert(sim.inspect_mem(rf)[2] == 10, "BEQ instruction failed")