

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 15:26:59 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_34 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       95|       95|  0.950 us|  0.950 us|   96|   96|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 35 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 36 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 37 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add2392490_loc = alloca i64 1"   --->   Operation 38 'alloca' 'add2392490_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add239_1412492_loc = alloca i64 1"   --->   Operation 39 'alloca' 'add239_1412492_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add239_2732494_loc = alloca i64 1"   --->   Operation 40 'alloca' 'add239_2732494_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add239_12496_loc = alloca i64 1"   --->   Operation 41 'alloca' 'add239_12496_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add239_1_12498_loc = alloca i64 1"   --->   Operation 42 'alloca' 'add239_1_12498_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add239_1_22500_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add239_1_22500_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add239_22502_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add239_22502_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 45 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 46 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 47 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 48 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 49 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 50 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 51 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 52 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 65 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 66 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 67 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 68 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 69 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 70 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 71 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 72 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 73 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 74 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 75 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 76 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d2.cpp:24]   --->   Operation 77 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d2.cpp:31]   --->   Operation 78 'partselect' 'trunc_ln31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d2.cpp:130]   --->   Operation 79 'partselect' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln24_1" [d2.cpp:24]   --->   Operation 80 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln24" [d2.cpp:24]   --->   Operation 81 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 83 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 84 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 85 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 86 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 87 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 88 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 89 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d2.cpp:24]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d2.cpp:24]   --->   Operation 90 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 91 [1/2] (1.21ns)   --->   "%call_ln24 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln24_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d2.cpp:24]   --->   Operation 91 'call' 'call_ln24' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln31_1" [d2.cpp:31]   --->   Operation 92 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln31" [d2.cpp:31]   --->   Operation 93 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [8/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 94 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 95 [7/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 95 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 96 [6/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 96 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 97 [5/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 97 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 98 [4/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 98 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 99 [3/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 99 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 100 [2/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 100 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 101 [1/8] (7.30ns)   --->   "%empty_32 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d2.cpp:31]   --->   Operation 101 'readreq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 102 [2/2] (0.00ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d2.cpp:31]   --->   Operation 102 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 103 [1/2] (1.21ns)   --->   "%call_ln31 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln31_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d2.cpp:31]   --->   Operation 103 'call' 'call_ln31' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 6.52>
ST_22 : Operation 104 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 104 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 105 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 105 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 106 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 106 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 107 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 107 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 108 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 108 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 109 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 109 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 110 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 110 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 111 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 111 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 112 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 113 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 114 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 115 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 116 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 117 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 118 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 119 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 119 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 120 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 120 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 121 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 121 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 122 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 122 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 123 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 124 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 125 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 126 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 127 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 128 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i32 %arg1_r_15_loc_load" [d2.cpp:59]   --->   Operation 129 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i32 %arg2_r_8_loc_load" [d2.cpp:51]   --->   Operation 130 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i32 %arg2_r_15_loc_load" [d2.cpp:59]   --->   Operation 131 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln63_7 = zext i32 %arg2_r_15_loc_load" [d2.cpp:63]   --->   Operation 132 'zext' 'zext_ln63_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i32 %arg2_r_14_loc_load" [d2.cpp:59]   --->   Operation 133 'zext' 'zext_ln59_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln63_13 = zext i32 %arg2_r_14_loc_load" [d2.cpp:63]   --->   Operation 134 'zext' 'zext_ln63_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln63_14 = zext i32 %arg2_r_14_loc_load" [d2.cpp:63]   --->   Operation 135 'zext' 'zext_ln63_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln63_15 = zext i32 %arg2_r_14_loc_load" [d2.cpp:63]   --->   Operation 136 'zext' 'zext_ln63_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln63_16 = zext i32 %arg2_r_6_loc_load" [d2.cpp:63]   --->   Operation 137 'zext' 'zext_ln63_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (1.01ns)   --->   "%add_ln63_1 = add i33 %zext_ln63_15, i33 %zext_ln63_16" [d2.cpp:63]   --->   Operation 138 'add' 'add_ln63_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln63_18 = zext i33 %add_ln63_1" [d2.cpp:63]   --->   Operation 139 'zext' 'zext_ln63_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (1.01ns)   --->   "%add_ln65_1 = add i34 %zext_ln63_18, i34 %zext_ln63_14" [d2.cpp:65]   --->   Operation 140 'add' 'add_ln65_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i34 %add_ln65_1" [d2.cpp:65]   --->   Operation 141 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.67ns)   --->   Input mux for Operation 142 '%mul_ln65_1 = mul i64 %zext_ln65_1, i64 %zext_ln59'
ST_22 : Operation 142 [1/1] (2.73ns)   --->   "%mul_ln65_1 = mul i64 %zext_ln65_1, i64 %zext_ln59" [d2.cpp:65]   --->   Operation 142 'mul' 'mul_ln65_1' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln59_3 = zext i32 %arg2_r_13_loc_load" [d2.cpp:59]   --->   Operation 143 'zext' 'zext_ln59_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln63_19 = zext i32 %arg2_r_13_loc_load" [d2.cpp:63]   --->   Operation 144 'zext' 'zext_ln63_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln63_20 = zext i32 %arg2_r_13_loc_load" [d2.cpp:63]   --->   Operation 145 'zext' 'zext_ln63_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln63_21 = zext i32 %arg2_r_13_loc_load" [d2.cpp:63]   --->   Operation 146 'zext' 'zext_ln63_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln63_22 = zext i32 %arg2_r_5_loc_load" [d2.cpp:63]   --->   Operation 147 'zext' 'zext_ln63_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (1.01ns)   --->   "%add_ln63_2 = add i33 %zext_ln63_21, i33 %zext_ln63_22" [d2.cpp:63]   --->   Operation 148 'add' 'add_ln63_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln63_24 = zext i33 %add_ln63_2" [d2.cpp:63]   --->   Operation 149 'zext' 'zext_ln63_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (1.01ns)   --->   "%add_ln65_2 = add i34 %zext_ln63_24, i34 %zext_ln63_20" [d2.cpp:65]   --->   Operation 150 'add' 'add_ln65_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i34 %add_ln65_2" [d2.cpp:65]   --->   Operation 151 'zext' 'zext_ln65_2' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.67ns)   --->   Input mux for Operation 152 '%mul_ln65_2 = mul i64 %zext_ln65_2, i64 %zext_ln59'
ST_22 : Operation 152 [1/1] (2.73ns)   --->   "%mul_ln65_2 = mul i64 %zext_ln65_2, i64 %zext_ln59" [d2.cpp:65]   --->   Operation 152 'mul' 'mul_ln65_2' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln59_4 = zext i32 %arg2_r_12_loc_load" [d2.cpp:59]   --->   Operation 153 'zext' 'zext_ln59_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln63_25 = zext i32 %arg2_r_12_loc_load" [d2.cpp:63]   --->   Operation 154 'zext' 'zext_ln63_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln63_26 = zext i32 %arg2_r_12_loc_load" [d2.cpp:63]   --->   Operation 155 'zext' 'zext_ln63_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln63_27 = zext i32 %arg2_r_12_loc_load" [d2.cpp:63]   --->   Operation 156 'zext' 'zext_ln63_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln63_28 = zext i32 %arg2_r_4_loc_load" [d2.cpp:63]   --->   Operation 157 'zext' 'zext_ln63_28' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (1.01ns)   --->   "%add_ln63_3 = add i33 %zext_ln63_27, i33 %zext_ln63_28" [d2.cpp:63]   --->   Operation 158 'add' 'add_ln63_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln63_30 = zext i33 %add_ln63_3" [d2.cpp:63]   --->   Operation 159 'zext' 'zext_ln63_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (1.01ns)   --->   "%add_ln65_3 = add i34 %zext_ln63_30, i34 %zext_ln63_26" [d2.cpp:65]   --->   Operation 160 'add' 'add_ln65_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i34 %add_ln65_3" [d2.cpp:65]   --->   Operation 161 'zext' 'zext_ln65_3' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.67ns)   --->   Input mux for Operation 162 '%mul_ln65_3 = mul i64 %zext_ln65_3, i64 %zext_ln59'
ST_22 : Operation 162 [1/1] (2.73ns)   --->   "%mul_ln65_3 = mul i64 %zext_ln65_3, i64 %zext_ln59" [d2.cpp:65]   --->   Operation 162 'mul' 'mul_ln65_3' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln59_5 = zext i32 %arg2_r_11_loc_load" [d2.cpp:59]   --->   Operation 163 'zext' 'zext_ln59_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln63_31 = zext i32 %arg2_r_11_loc_load" [d2.cpp:63]   --->   Operation 164 'zext' 'zext_ln63_31' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln63_32 = zext i32 %arg2_r_11_loc_load" [d2.cpp:63]   --->   Operation 165 'zext' 'zext_ln63_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln63_33 = zext i32 %arg2_r_3_loc_load" [d2.cpp:63]   --->   Operation 166 'zext' 'zext_ln63_33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (1.01ns)   --->   "%add_ln63_4 = add i33 %zext_ln63_32, i33 %zext_ln63_33" [d2.cpp:63]   --->   Operation 167 'add' 'add_ln63_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln63_34 = zext i33 %add_ln63_4" [d2.cpp:63]   --->   Operation 168 'zext' 'zext_ln63_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln63_35 = zext i33 %add_ln63_4" [d2.cpp:63]   --->   Operation 169 'zext' 'zext_ln63_35' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.54ns)   --->   Input mux for Operation 170 '%mul_ln63_4 = mul i64 %zext_ln63_34, i64 %zext_ln59'
ST_22 : Operation 170 [1/1] (2.86ns)   --->   "%mul_ln63_4 = mul i64 %zext_ln63_34, i64 %zext_ln59" [d2.cpp:63]   --->   Operation 170 'mul' 'mul_ln63_4' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 171 [1/1] (1.01ns)   --->   "%add_ln65_4 = add i34 %zext_ln63_35, i34 %zext_ln63_31" [d2.cpp:65]   --->   Operation 171 'add' 'add_ln65_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln65_4 = zext i34 %add_ln65_4" [d2.cpp:65]   --->   Operation 172 'zext' 'zext_ln65_4' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.67ns)   --->   Input mux for Operation 173 '%mul_ln65_4 = mul i64 %zext_ln65_4, i64 %zext_ln59'
ST_22 : Operation 173 [1/1] (2.73ns)   --->   "%mul_ln65_4 = mul i64 %zext_ln65_4, i64 %zext_ln59" [d2.cpp:65]   --->   Operation 173 'mul' 'mul_ln65_4' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln59_6 = zext i32 %arg2_r_10_loc_load" [d2.cpp:59]   --->   Operation 174 'zext' 'zext_ln59_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln63_36 = zext i32 %arg2_r_10_loc_load" [d2.cpp:63]   --->   Operation 175 'zext' 'zext_ln63_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln63_37 = zext i32 %arg2_r_10_loc_load" [d2.cpp:63]   --->   Operation 176 'zext' 'zext_ln63_37' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln63_38 = zext i32 %arg2_r_2_loc_load" [d2.cpp:63]   --->   Operation 177 'zext' 'zext_ln63_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (1.01ns)   --->   "%add_ln63_5 = add i33 %zext_ln63_37, i33 %zext_ln63_38" [d2.cpp:63]   --->   Operation 178 'add' 'add_ln63_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln63_40 = zext i33 %add_ln63_5" [d2.cpp:63]   --->   Operation 179 'zext' 'zext_ln63_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (1.01ns)   --->   "%add_ln65_5 = add i34 %zext_ln63_40, i34 %zext_ln63_36" [d2.cpp:65]   --->   Operation 180 'add' 'add_ln65_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln65_5 = zext i34 %add_ln65_5" [d2.cpp:65]   --->   Operation 181 'zext' 'zext_ln65_5' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.67ns)   --->   Input mux for Operation 182 '%mul_ln65_5 = mul i64 %zext_ln65_5, i64 %zext_ln59'
ST_22 : Operation 182 [1/1] (2.73ns)   --->   "%mul_ln65_5 = mul i64 %zext_ln65_5, i64 %zext_ln59" [d2.cpp:65]   --->   Operation 182 'mul' 'mul_ln65_5' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln59_7 = zext i32 %arg2_r_9_loc_load" [d2.cpp:59]   --->   Operation 183 'zext' 'zext_ln59_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln63_41 = zext i32 %arg2_r_9_loc_load" [d2.cpp:63]   --->   Operation 184 'zext' 'zext_ln63_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln63_42 = zext i32 %arg2_r_9_loc_load" [d2.cpp:63]   --->   Operation 185 'zext' 'zext_ln63_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln63_43 = zext i32 %arg2_r_1_loc_load" [d2.cpp:63]   --->   Operation 186 'zext' 'zext_ln63_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 187 [1/1] (1.01ns)   --->   "%add_ln63_6 = add i33 %zext_ln63_42, i33 %zext_ln63_43" [d2.cpp:63]   --->   Operation 187 'add' 'add_ln63_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln63_45 = zext i33 %add_ln63_6" [d2.cpp:63]   --->   Operation 188 'zext' 'zext_ln63_45' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 189 [1/1] (1.01ns)   --->   "%add_ln65_6 = add i34 %zext_ln63_45, i34 %zext_ln63_41" [d2.cpp:65]   --->   Operation 189 'add' 'add_ln65_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln59_8 = zext i32 %arg1_r_14_loc_load" [d2.cpp:59]   --->   Operation 190 'zext' 'zext_ln59_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i32 %arg1_r_14_loc_load" [d2.cpp:51]   --->   Operation 191 'zext' 'zext_ln51_6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 192 '%mul_ln63_7 = mul i64 %zext_ln51, i64 %zext_ln59_8'
ST_22 : Operation 192 [1/1] (2.10ns)   --->   "%mul_ln63_7 = mul i64 %zext_ln51, i64 %zext_ln59_8" [d2.cpp:63]   --->   Operation 192 'mul' 'mul_ln63_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 193 '%mul_ln59 = mul i64 %zext_ln59_2, i64 %zext_ln59_8'
ST_22 : Operation 193 [1/1] (2.10ns)   --->   "%mul_ln59 = mul i64 %zext_ln59_2, i64 %zext_ln59_8" [d2.cpp:59]   --->   Operation 193 'mul' 'mul_ln59' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i64 %mul_ln59" [d2.cpp:63]   --->   Operation 194 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 195 '%mul_ln59_1 = mul i64 %zext_ln59_3, i64 %zext_ln59_8'
ST_22 : Operation 195 [1/1] (2.10ns)   --->   "%mul_ln59_1 = mul i64 %zext_ln59_3, i64 %zext_ln59_8" [d2.cpp:59]   --->   Operation 195 'mul' 'mul_ln59_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i64 %mul_ln59_1" [d2.cpp:63]   --->   Operation 196 'trunc' 'trunc_ln63_1' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 197 '%mul_ln59_2 = mul i63 %zext_ln63_25, i63 %zext_ln51_6'
ST_22 : Operation 197 [1/1] (2.69ns)   --->   "%mul_ln59_2 = mul i63 %zext_ln63_25, i63 %zext_ln51_6" [d2.cpp:59]   --->   Operation 197 'mul' 'mul_ln59_2' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 198 '%mul_ln59_3 = mul i64 %zext_ln59_5, i64 %zext_ln59_8'
ST_22 : Operation 198 [1/1] (2.10ns)   --->   "%mul_ln59_3 = mul i64 %zext_ln59_5, i64 %zext_ln59_8" [d2.cpp:59]   --->   Operation 198 'mul' 'mul_ln59_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln63_2 = trunc i64 %mul_ln59_3" [d2.cpp:63]   --->   Operation 199 'trunc' 'trunc_ln63_2' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 200 '%mul_ln59_4 = mul i64 %zext_ln59_6, i64 %zext_ln59_8'
ST_22 : Operation 200 [1/1] (2.10ns)   --->   "%mul_ln59_4 = mul i64 %zext_ln59_6, i64 %zext_ln59_8" [d2.cpp:59]   --->   Operation 200 'mul' 'mul_ln59_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln63_3 = trunc i64 %mul_ln59_4" [d2.cpp:63]   --->   Operation 201 'trunc' 'trunc_ln63_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln59_9 = zext i32 %arg1_r_13_loc_load" [d2.cpp:59]   --->   Operation 202 'zext' 'zext_ln59_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln51_8 = zext i32 %arg1_r_13_loc_load" [d2.cpp:51]   --->   Operation 203 'zext' 'zext_ln51_8' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 204 '%mul_ln59_5 = mul i63 %zext_ln63_7, i63 %zext_ln51_8'
ST_22 : Operation 204 [1/1] (2.69ns)   --->   "%mul_ln59_5 = mul i63 %zext_ln63_7, i63 %zext_ln51_8" [d2.cpp:59]   --->   Operation 204 'mul' 'mul_ln59_5' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 205 '%mul_ln63_14 = mul i64 %zext_ln59_7, i64 %zext_ln59_9'
ST_22 : Operation 205 [1/1] (2.10ns)   --->   "%mul_ln63_14 = mul i64 %zext_ln59_7, i64 %zext_ln59_9" [d2.cpp:63]   --->   Operation 205 'mul' 'mul_ln63_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 206 '%mul_ln63_15 = mul i64 %zext_ln51, i64 %zext_ln59_9'
ST_22 : Operation 206 [1/1] (2.10ns)   --->   "%mul_ln63_15 = mul i64 %zext_ln51, i64 %zext_ln59_9" [d2.cpp:63]   --->   Operation 206 'mul' 'mul_ln63_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 207 '%mul_ln59_6 = mul i63 %zext_ln63_13, i63 %zext_ln51_8'
ST_22 : Operation 207 [1/1] (2.69ns)   --->   "%mul_ln59_6 = mul i63 %zext_ln63_13, i63 %zext_ln51_8" [d2.cpp:59]   --->   Operation 207 'mul' 'mul_ln59_6' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 208 '%mul_ln59_7 = mul i63 %zext_ln63_19, i63 %zext_ln51_8'
ST_22 : Operation 208 [1/1] (2.69ns)   --->   "%mul_ln59_7 = mul i63 %zext_ln63_19, i63 %zext_ln51_8" [d2.cpp:59]   --->   Operation 208 'mul' 'mul_ln59_7' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 209 '%mul_ln59_8 = mul i64 %zext_ln59_4, i64 %zext_ln59_9'
ST_22 : Operation 209 [1/1] (2.10ns)   --->   "%mul_ln59_8 = mul i64 %zext_ln59_4, i64 %zext_ln59_9" [d2.cpp:59]   --->   Operation 209 'mul' 'mul_ln59_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln63_4 = trunc i64 %mul_ln59_8" [d2.cpp:63]   --->   Operation 210 'trunc' 'trunc_ln63_4' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 211 '%mul_ln59_9 = mul i64 %zext_ln59_5, i64 %zext_ln59_9'
ST_22 : Operation 211 [1/1] (2.10ns)   --->   "%mul_ln59_9 = mul i64 %zext_ln59_5, i64 %zext_ln59_9" [d2.cpp:59]   --->   Operation 211 'mul' 'mul_ln59_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln63_5 = trunc i64 %mul_ln59_9" [d2.cpp:63]   --->   Operation 212 'trunc' 'trunc_ln63_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln59_10 = zext i32 %arg1_r_12_loc_load" [d2.cpp:59]   --->   Operation 213 'zext' 'zext_ln59_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln51_10 = zext i32 %arg1_r_12_loc_load" [d2.cpp:51]   --->   Operation 214 'zext' 'zext_ln51_10' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 215 '%mul_ln59_10 = mul i63 %zext_ln63_7, i63 %zext_ln51_10'
ST_22 : Operation 215 [1/1] (2.69ns)   --->   "%mul_ln59_10 = mul i63 %zext_ln63_7, i63 %zext_ln51_10" [d2.cpp:59]   --->   Operation 215 'mul' 'mul_ln59_10' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 216 '%mul_ln63_21 = mul i64 %zext_ln59_6, i64 %zext_ln59_10'
ST_22 : Operation 216 [1/1] (2.10ns)   --->   "%mul_ln63_21 = mul i64 %zext_ln59_6, i64 %zext_ln59_10" [d2.cpp:63]   --->   Operation 216 'mul' 'mul_ln63_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 217 '%mul_ln63_22 = mul i64 %zext_ln59_7, i64 %zext_ln59_10'
ST_22 : Operation 217 [1/1] (2.10ns)   --->   "%mul_ln63_22 = mul i64 %zext_ln59_7, i64 %zext_ln59_10" [d2.cpp:63]   --->   Operation 217 'mul' 'mul_ln63_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 218 '%mul_ln59_11 = mul i63 %zext_ln63_13, i63 %zext_ln51_10'
ST_22 : Operation 218 [1/1] (2.69ns)   --->   "%mul_ln59_11 = mul i63 %zext_ln63_13, i63 %zext_ln51_10" [d2.cpp:59]   --->   Operation 218 'mul' 'mul_ln59_11' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 219 '%mul_ln59_12 = mul i64 %zext_ln59_3, i64 %zext_ln59_10'
ST_22 : Operation 219 [1/1] (2.10ns)   --->   "%mul_ln59_12 = mul i64 %zext_ln59_3, i64 %zext_ln59_10" [d2.cpp:59]   --->   Operation 219 'mul' 'mul_ln59_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln63_6 = trunc i64 %mul_ln59_12" [d2.cpp:63]   --->   Operation 220 'trunc' 'trunc_ln63_6' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 221 '%mul_ln59_13 = mul i64 %zext_ln59_4, i64 %zext_ln59_10'
ST_22 : Operation 221 [1/1] (2.10ns)   --->   "%mul_ln59_13 = mul i64 %zext_ln59_4, i64 %zext_ln59_10" [d2.cpp:59]   --->   Operation 221 'mul' 'mul_ln59_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln63_7 = trunc i64 %mul_ln59_13" [d2.cpp:63]   --->   Operation 222 'trunc' 'trunc_ln63_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln59_11 = zext i32 %arg1_r_11_loc_load" [d2.cpp:59]   --->   Operation 223 'zext' 'zext_ln59_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln51_12 = zext i32 %arg1_r_11_loc_load" [d2.cpp:51]   --->   Operation 224 'zext' 'zext_ln51_12' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 225 '%mul_ln59_14 = mul i63 %zext_ln63_7, i63 %zext_ln51_12'
ST_22 : Operation 225 [1/1] (2.69ns)   --->   "%mul_ln59_14 = mul i63 %zext_ln63_7, i63 %zext_ln51_12" [d2.cpp:59]   --->   Operation 225 'mul' 'mul_ln59_14' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 226 '%mul_ln63_28 = mul i64 %zext_ln59_5, i64 %zext_ln59_11'
ST_22 : Operation 226 [1/1] (2.10ns)   --->   "%mul_ln63_28 = mul i64 %zext_ln59_5, i64 %zext_ln59_11" [d2.cpp:63]   --->   Operation 226 'mul' 'mul_ln63_28' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 227 '%mul_ln63_29 = mul i64 %zext_ln59_6, i64 %zext_ln59_11'
ST_22 : Operation 227 [1/1] (2.10ns)   --->   "%mul_ln63_29 = mul i64 %zext_ln59_6, i64 %zext_ln59_11" [d2.cpp:63]   --->   Operation 227 'mul' 'mul_ln63_29' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 228 '%mul_ln63_30 = mul i64 %zext_ln59_7, i64 %zext_ln59_11'
ST_22 : Operation 228 [1/1] (2.10ns)   --->   "%mul_ln63_30 = mul i64 %zext_ln59_7, i64 %zext_ln59_11" [d2.cpp:63]   --->   Operation 228 'mul' 'mul_ln63_30' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 229 '%mul_ln59_15 = mul i63 %zext_ln63_13, i63 %zext_ln51_12'
ST_22 : Operation 229 [1/1] (2.69ns)   --->   "%mul_ln59_15 = mul i63 %zext_ln63_13, i63 %zext_ln51_12" [d2.cpp:59]   --->   Operation 229 'mul' 'mul_ln59_15' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 230 '%mul_ln59_16 = mul i64 %zext_ln59_3, i64 %zext_ln59_11'
ST_22 : Operation 230 [1/1] (2.10ns)   --->   "%mul_ln59_16 = mul i64 %zext_ln59_3, i64 %zext_ln59_11" [d2.cpp:59]   --->   Operation 230 'mul' 'mul_ln59_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln63_8 = trunc i64 %mul_ln59_16" [d2.cpp:63]   --->   Operation 231 'trunc' 'trunc_ln63_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln59_12 = zext i32 %arg1_r_10_loc_load" [d2.cpp:59]   --->   Operation 232 'zext' 'zext_ln59_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln51_14 = zext i32 %arg1_r_10_loc_load" [d2.cpp:51]   --->   Operation 233 'zext' 'zext_ln51_14' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 234 '%mul_ln59_17 = mul i63 %zext_ln63_7, i63 %zext_ln51_14'
ST_22 : Operation 234 [1/1] (2.69ns)   --->   "%mul_ln59_17 = mul i63 %zext_ln63_7, i63 %zext_ln51_14" [d2.cpp:59]   --->   Operation 234 'mul' 'mul_ln59_17' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 235 '%mul_ln63_35 = mul i64 %zext_ln59_4, i64 %zext_ln59_12'
ST_22 : Operation 235 [1/1] (2.10ns)   --->   "%mul_ln63_35 = mul i64 %zext_ln59_4, i64 %zext_ln59_12" [d2.cpp:63]   --->   Operation 235 'mul' 'mul_ln63_35' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 236 '%mul_ln63_36 = mul i64 %zext_ln59_5, i64 %zext_ln59_12'
ST_22 : Operation 236 [1/1] (2.10ns)   --->   "%mul_ln63_36 = mul i64 %zext_ln59_5, i64 %zext_ln59_12" [d2.cpp:63]   --->   Operation 236 'mul' 'mul_ln63_36' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 237 '%mul_ln63_37 = mul i64 %zext_ln59_6, i64 %zext_ln59_12'
ST_22 : Operation 237 [1/1] (2.10ns)   --->   "%mul_ln63_37 = mul i64 %zext_ln59_6, i64 %zext_ln59_12" [d2.cpp:63]   --->   Operation 237 'mul' 'mul_ln63_37' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 238 '%mul_ln59_18 = mul i63 %zext_ln63_13, i63 %zext_ln51_14'
ST_22 : Operation 238 [1/1] (2.69ns)   --->   "%mul_ln59_18 = mul i63 %zext_ln63_13, i63 %zext_ln51_14" [d2.cpp:59]   --->   Operation 238 'mul' 'mul_ln59_18' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i32 %arg1_r_9_loc_load" [d2.cpp:51]   --->   Operation 239 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln59_21 = zext i32 %arg1_r_9_loc_load" [d2.cpp:59]   --->   Operation 240 'zext' 'zext_ln59_21' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 241 '%mul_ln59_19 = mul i63 %zext_ln63_7, i63 %zext_ln59_21'
ST_22 : Operation 241 [1/1] (2.69ns)   --->   "%mul_ln59_19 = mul i63 %zext_ln63_7, i63 %zext_ln59_21" [d2.cpp:59]   --->   Operation 241 'mul' 'mul_ln59_19' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 242 '%mul_ln63_42 = mul i64 %zext_ln59_3, i64 %zext_ln51_1'
ST_22 : Operation 242 [1/1] (2.10ns)   --->   "%mul_ln63_42 = mul i64 %zext_ln59_3, i64 %zext_ln51_1" [d2.cpp:63]   --->   Operation 242 'mul' 'mul_ln63_42' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 243 '%mul_ln63_43 = mul i64 %zext_ln59_4, i64 %zext_ln51_1'
ST_22 : Operation 243 [1/1] (2.10ns)   --->   "%mul_ln63_43 = mul i64 %zext_ln59_4, i64 %zext_ln51_1" [d2.cpp:63]   --->   Operation 243 'mul' 'mul_ln63_43' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 244 '%mul_ln63_44 = mul i64 %zext_ln59_5, i64 %zext_ln51_1'
ST_22 : Operation 244 [1/1] (2.10ns)   --->   "%mul_ln63_44 = mul i64 %zext_ln59_5, i64 %zext_ln51_1" [d2.cpp:63]   --->   Operation 244 'mul' 'mul_ln63_44' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i32 %arg1_r_8_loc_load" [d2.cpp:51]   --->   Operation 245 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 246 '%mul_ln63_49 = mul i64 %zext_ln59_2, i64 %zext_ln51_2'
ST_22 : Operation 246 [1/1] (2.10ns)   --->   "%mul_ln63_49 = mul i64 %zext_ln59_2, i64 %zext_ln51_2" [d2.cpp:63]   --->   Operation 246 'mul' 'mul_ln63_49' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 247 '%mul_ln63_50 = mul i64 %zext_ln59_3, i64 %zext_ln51_2'
ST_22 : Operation 247 [1/1] (2.10ns)   --->   "%mul_ln63_50 = mul i64 %zext_ln59_3, i64 %zext_ln51_2" [d2.cpp:63]   --->   Operation 247 'mul' 'mul_ln63_50' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 248 '%mul_ln63_51 = mul i64 %zext_ln59_4, i64 %zext_ln51_2'
ST_22 : Operation 248 [1/1] (2.10ns)   --->   "%mul_ln63_51 = mul i64 %zext_ln59_4, i64 %zext_ln51_2" [d2.cpp:63]   --->   Operation 248 'mul' 'mul_ln63_51' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln59_13 = zext i32 %arg1_r_7_loc_load" [d2.cpp:59]   --->   Operation 249 'zext' 'zext_ln59_13' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 250 '%mul_ln59_20 = mul i64 %zext_ln59_1, i64 %zext_ln59_13'
ST_22 : Operation 250 [1/1] (2.10ns)   --->   "%mul_ln59_20 = mul i64 %zext_ln59_1, i64 %zext_ln59_13" [d2.cpp:59]   --->   Operation 250 'mul' 'mul_ln59_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 251 [1/1] (1.08ns)   --->   "%add_ln63_7 = add i64 %mul_ln63_42, i64 %mul_ln63_49" [d2.cpp:63]   --->   Operation 251 'add' 'add_ln63_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 252 [1/1] (1.08ns)   --->   "%add_ln63_8 = add i64 %mul_ln63_35, i64 %mul_ln63_28" [d2.cpp:63]   --->   Operation 252 'add' 'add_ln63_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_10 = add i64 %mul_ln63_14, i64 %mul_ln63_21" [d2.cpp:63]   --->   Operation 253 'add' 'add_ln63_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 254 [1/1] (1.08ns)   --->   "%add_ln63_11 = add i64 %mul_ln63_7, i64 %mul_ln59_20" [d2.cpp:63]   --->   Operation 254 'add' 'add_ln63_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 255 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_12 = add i64 %add_ln63_11, i64 %add_ln63_10" [d2.cpp:63]   --->   Operation 255 'add' 'add_ln63_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (0.72ns)   --->   Input mux for Operation 256 '%factor1112 = mul i63 %zext_ln51_6, i63 %zext_ln63_7'
ST_22 : Operation 256 [1/1] (2.69ns)   --->   "%factor1112 = mul i63 %zext_ln51_6, i63 %zext_ln63_7" [d2.cpp:51]   --->   Operation 256 'mul' 'factor1112' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%factor = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %factor1112, i1 0" [d2.cpp:51]   --->   Operation 257 'bitconcatenate' 'factor' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (1.08ns)   --->   "%add_ln63_16 = add i64 %mul_ln63_29, i64 %mul_ln63_36" [d2.cpp:63]   --->   Operation 258 'add' 'add_ln63_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 259 [1/1] (1.08ns)   --->   "%add_ln63_19 = add i64 %mul_ln63_43, i64 %mul_ln63_50" [d2.cpp:63]   --->   Operation 259 'add' 'add_ln63_19' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 260 [1/1] (1.08ns)   --->   "%add_ln63_20 = add i64 %factor, i64 %mul_ln65_1" [d2.cpp:63]   --->   Operation 260 'add' 'add_ln63_20' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 261 [1/1] (1.08ns)   --->   "%tmp9 = add i63 %mul_ln59_5, i63 %trunc_ln63" [d2.cpp:59]   --->   Operation 261 'add' 'tmp9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp9, i1 0" [d2.cpp:59]   --->   Operation 262 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 263 [1/1] (1.08ns)   --->   "%add_ln63_25 = add i64 %mul_ln63_30, i64 %mul_ln63_37" [d2.cpp:63]   --->   Operation 263 'add' 'add_ln63_25' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 264 [1/1] (1.08ns)   --->   "%add_ln63_28 = add i64 %mul_ln63_44, i64 %mul_ln63_51" [d2.cpp:63]   --->   Operation 264 'add' 'add_ln63_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 265 [1/1] (1.08ns)   --->   "%add_ln63_29 = add i64 %mul_ln65_2, i64 %tmp" [d2.cpp:63]   --->   Operation 265 'add' 'add_ln63_29' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 266 '%mul_ln63_58 = mul i64 %zext_ln59_4, i64 %zext_ln59_13'
ST_22 : Operation 266 [1/1] (2.10ns)   --->   "%mul_ln63_58 = mul i64 %zext_ln59_4, i64 %zext_ln59_13" [d2.cpp:63]   --->   Operation 266 'mul' 'mul_ln63_58' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp43 = add i63 %trunc_ln63_1, i63 %mul_ln59_10" [d2.cpp:63]   --->   Operation 267 'add' 'tmp43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 268 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp237 = add i63 %tmp43, i63 %mul_ln59_6" [d2.cpp:63]   --->   Operation 268 'add' 'tmp237' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 269 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp237, i1 0" [d2.cpp:63]   --->   Operation 269 'bitconcatenate' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_38 = add i64 %mul_ln65_3, i64 %tmp1" [d2.cpp:63]   --->   Operation 270 'add' 'add_ln63_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 271 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_39 = add i64 %add_ln63_38, i64 %mul_ln63_58" [d2.cpp:63]   --->   Operation 271 'add' 'add_ln63_39' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 272 '%mul_ln63_59 = mul i64 %zext_ln59_5, i64 %zext_ln59_13'
ST_22 : Operation 272 [1/1] (2.10ns)   --->   "%mul_ln63_59 = mul i64 %zext_ln59_5, i64 %zext_ln59_13" [d2.cpp:63]   --->   Operation 272 'mul' 'mul_ln63_59' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp58 = add i63 %mul_ln59_7, i63 %mul_ln59_2" [d2.cpp:59]   --->   Operation 273 'add' 'tmp58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 274 [1/1] (1.08ns)   --->   "%tmp59 = add i63 %mul_ln59_11, i63 %mul_ln59_14" [d2.cpp:59]   --->   Operation 274 'add' 'tmp59' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 275 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp315 = add i63 %tmp59, i63 %tmp58" [d2.cpp:59]   --->   Operation 275 'add' 'tmp315' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 276 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp315, i1 0" [d2.cpp:59]   --->   Operation 276 'bitconcatenate' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_47 = add i64 %mul_ln65_4, i64 %tmp2" [d2.cpp:63]   --->   Operation 277 'add' 'add_ln63_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 278 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_48 = add i64 %add_ln63_47, i64 %mul_ln63_59" [d2.cpp:63]   --->   Operation 278 'add' 'add_ln63_48' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 279 '%mul_ln63_60 = mul i64 %zext_ln59_6, i64 %zext_ln59_13'
ST_22 : Operation 279 [1/1] (2.10ns)   --->   "%mul_ln63_60 = mul i64 %zext_ln59_6, i64 %zext_ln59_13" [d2.cpp:63]   --->   Operation 279 'mul' 'mul_ln63_60' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp68 = add i63 %trunc_ln63_4, i63 %trunc_ln63_2" [d2.cpp:63]   --->   Operation 280 'add' 'tmp68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp70 = add i63 %mul_ln59_15, i63 %mul_ln59_17" [d2.cpp:59]   --->   Operation 281 'add' 'tmp70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 282 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp69 = add i63 %tmp70, i63 %trunc_ln63_6" [d2.cpp:59]   --->   Operation 282 'add' 'tmp69' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 283 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp413 = add i63 %tmp69, i63 %tmp68" [d2.cpp:59]   --->   Operation 283 'add' 'tmp413' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%tmp3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp413, i1 0" [d2.cpp:59]   --->   Operation 284 'bitconcatenate' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_56 = add i64 %mul_ln65_5, i64 %tmp3" [d2.cpp:63]   --->   Operation 285 'add' 'add_ln63_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 286 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_57 = add i64 %add_ln63_56, i64 %mul_ln63_60" [d2.cpp:63]   --->   Operation 286 'add' 'add_ln63_57' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 287 '%mul_ln63_61 = mul i64 %zext_ln59_7, i64 %zext_ln59_13'
ST_22 : Operation 287 [1/1] (2.10ns)   --->   "%mul_ln63_61 = mul i64 %zext_ln59_7, i64 %zext_ln59_13" [d2.cpp:63]   --->   Operation 287 'mul' 'mul_ln63_61' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 288 [1/1] (1.08ns)   --->   "%tmp80 = add i63 %trunc_ln63_3, i63 %trunc_ln63_7" [d2.cpp:63]   --->   Operation 288 'add' 'tmp80' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp79 = add i63 %tmp80, i63 %trunc_ln63_5" [d2.cpp:63]   --->   Operation 289 'add' 'tmp79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp82 = add i63 %mul_ln59_18, i63 %mul_ln59_19" [d2.cpp:59]   --->   Operation 290 'add' 'tmp82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 291 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp81 = add i63 %tmp82, i63 %trunc_ln63_8" [d2.cpp:59]   --->   Operation 291 'add' 'tmp81' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 292 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%tmp531 = add i63 %tmp81, i63 %tmp79" [d2.cpp:59]   --->   Operation 292 'add' 'tmp531' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln59_15 = zext i32 %arg1_r_4_loc_load" [d2.cpp:59]   --->   Operation 293 'zext' 'zext_ln59_15' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln59_16 = zext i32 %arg1_r_5_loc_load" [d2.cpp:59]   --->   Operation 294 'zext' 'zext_ln59_16' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 295 '%mul_ln65_9 = mul i64 %zext_ln59_4, i64 %zext_ln59_16'
ST_22 : Operation 295 [1/1] (2.10ns)   --->   "%mul_ln65_9 = mul i64 %zext_ln59_4, i64 %zext_ln59_16" [d2.cpp:65]   --->   Operation 295 'mul' 'mul_ln65_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 296 '%mul_ln65_13 = mul i64 %zext_ln59_5, i64 %zext_ln59_16'
ST_22 : Operation 296 [1/1] (2.10ns)   --->   "%mul_ln65_13 = mul i64 %zext_ln59_5, i64 %zext_ln59_16" [d2.cpp:65]   --->   Operation 296 'mul' 'mul_ln65_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 297 '%mul_ln65_14 = mul i64 %zext_ln59_4, i64 %zext_ln59_15'
ST_22 : Operation 297 [1/1] (2.10ns)   --->   "%mul_ln65_14 = mul i64 %zext_ln59_4, i64 %zext_ln59_15" [d2.cpp:65]   --->   Operation 297 'mul' 'mul_ln65_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 298 [1/1] (1.08ns)   --->   "%add_ln109_1 = add i64 %mul_ln59_16, i64 %mul_ln65_14" [d2.cpp:109]   --->   Operation 298 'add' 'add_ln109_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_5 = add i64 %mul_ln59_13, i64 %mul_ln65_13" [d2.cpp:109]   --->   Operation 299 'add' 'add_ln109_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 300 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109_6 = add i64 %add_ln109_5, i64 %mul_ln59_9" [d2.cpp:109]   --->   Operation 300 'add' 'add_ln109_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln109_1 = trunc i64 %add_ln109_6" [d2.cpp:109]   --->   Operation 301 'trunc' 'trunc_ln109_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 302 [1/1] (1.08ns)   --->   "%add_ln108_1 = add i64 %mul_ln59_12, i64 %mul_ln65_9" [d2.cpp:108]   --->   Operation 302 'add' 'add_ln108_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 303 [1/1] (1.08ns)   --->   "%add_ln108_4 = add i64 %mul_ln59_3, i64 %mul_ln63_60" [d2.cpp:108]   --->   Operation 303 'add' 'add_ln108_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i64 %add_ln108_4" [d2.cpp:108]   --->   Operation 304 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 305 [1/1] (1.08ns)   --->   "%add_ln107_2 = add i64 %mul_ln63_4, i64 %mul_ln63_59" [d2.cpp:107]   --->   Operation 305 'add' 'add_ln107_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i64 %add_ln107_2" [d2.cpp:107]   --->   Operation 306 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln105_2 = trunc i64 %add_ln63_25" [d2.cpp:105]   --->   Operation 307 'trunc' 'trunc_ln105_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln105_3 = trunc i64 %add_ln63_28" [d2.cpp:105]   --->   Operation 308 'trunc' 'trunc_ln105_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 309 [1/1] (0.97ns)   --->   "%add_ln105_5 = add i28 %trunc_ln105_3, i28 %trunc_ln105_2" [d2.cpp:105]   --->   Operation 309 'add' 'add_ln105_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln104_1 = trunc i64 %add_ln63_19" [d2.cpp:104]   --->   Operation 310 'trunc' 'trunc_ln104_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln104_3 = trunc i64 %add_ln63_16" [d2.cpp:104]   --->   Operation 311 'trunc' 'trunc_ln104_3' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.07>
ST_23 : Operation 312 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 312 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 313 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 313 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 314 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 314 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 315 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 315 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 316 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 316 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 317 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 317 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 318 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 318 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i32 %arg2_r_8_loc_load" [d2.cpp:51]   --->   Operation 319 'zext' 'zext_ln51_4' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 320 '%mul_ln51 = mul i64 %zext_ln51, i64 %zext_ln59'
ST_23 : Operation 320 [1/1] (2.10ns)   --->   "%mul_ln51 = mul i64 %zext_ln51, i64 %zext_ln59" [d2.cpp:51]   --->   Operation 320 'mul' 'mul_ln51' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln63_8 = zext i32 %arg2_r_15_loc_load" [d2.cpp:63]   --->   Operation 321 'zext' 'zext_ln63_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln63_9 = zext i32 %arg2_r_15_loc_load" [d2.cpp:63]   --->   Operation 322 'zext' 'zext_ln63_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i32 %arg2_r_7_loc_load" [d2.cpp:63]   --->   Operation 323 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln63_10 = zext i32 %arg2_r_7_loc_load" [d2.cpp:63]   --->   Operation 324 'zext' 'zext_ln63_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 325 [1/1] (1.01ns)   --->   "%add_ln63 = add i33 %zext_ln63_9, i33 %zext_ln63_10" [d2.cpp:63]   --->   Operation 325 'add' 'add_ln63' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln63_11 = zext i33 %add_ln63" [d2.cpp:63]   --->   Operation 326 'zext' 'zext_ln63_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln63_12 = zext i33 %add_ln63" [d2.cpp:63]   --->   Operation 327 'zext' 'zext_ln63_12' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 328 '%mul_ln63 = mul i64 %zext_ln63_11, i64 %zext_ln59'
ST_23 : Operation 328 [1/1] (2.86ns)   --->   "%mul_ln63 = mul i64 %zext_ln63_11, i64 %zext_ln59" [d2.cpp:63]   --->   Operation 328 'mul' 'mul_ln63' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 329 [1/1] (1.01ns)   --->   "%add_ln65 = add i34 %zext_ln63_12, i34 %zext_ln63_8" [d2.cpp:65]   --->   Operation 329 'add' 'add_ln65' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i34 %add_ln65" [d2.cpp:65]   --->   Operation 330 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.67ns)   --->   Input mux for Operation 331 '%mul_ln65 = mul i64 %zext_ln65, i64 %zext_ln59'
ST_23 : Operation 331 [1/1] (2.73ns)   --->   "%mul_ln65 = mul i64 %zext_ln65, i64 %zext_ln59" [d2.cpp:65]   --->   Operation 331 'mul' 'mul_ln65' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i32 %arg2_r_6_loc_load" [d2.cpp:63]   --->   Operation 332 'zext' 'zext_ln63_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln63_17 = zext i33 %add_ln63_1" [d2.cpp:63]   --->   Operation 333 'zext' 'zext_ln63_17' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 334 '%mul_ln63_1 = mul i64 %zext_ln63_17, i64 %zext_ln59'
ST_23 : Operation 334 [1/1] (2.86ns)   --->   "%mul_ln63_1 = mul i64 %zext_ln63_17, i64 %zext_ln59" [d2.cpp:63]   --->   Operation 334 'mul' 'mul_ln63_1' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln63_2 = zext i32 %arg2_r_5_loc_load" [d2.cpp:63]   --->   Operation 335 'zext' 'zext_ln63_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln63_23 = zext i33 %add_ln63_2" [d2.cpp:63]   --->   Operation 336 'zext' 'zext_ln63_23' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 337 '%mul_ln63_2 = mul i64 %zext_ln63_23, i64 %zext_ln59'
ST_23 : Operation 337 [1/1] (2.86ns)   --->   "%mul_ln63_2 = mul i64 %zext_ln63_23, i64 %zext_ln59" [d2.cpp:63]   --->   Operation 337 'mul' 'mul_ln63_2' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln63_3 = zext i32 %arg2_r_4_loc_load" [d2.cpp:63]   --->   Operation 338 'zext' 'zext_ln63_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln63_29 = zext i33 %add_ln63_3" [d2.cpp:63]   --->   Operation 339 'zext' 'zext_ln63_29' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 340 '%mul_ln63_3 = mul i64 %zext_ln63_29, i64 %zext_ln59'
ST_23 : Operation 340 [1/1] (2.86ns)   --->   "%mul_ln63_3 = mul i64 %zext_ln63_29, i64 %zext_ln59" [d2.cpp:63]   --->   Operation 340 'mul' 'mul_ln63_3' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln63_4 = zext i32 %arg2_r_3_loc_load" [d2.cpp:63]   --->   Operation 341 'zext' 'zext_ln63_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln63_5 = zext i32 %arg2_r_2_loc_load" [d2.cpp:63]   --->   Operation 342 'zext' 'zext_ln63_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln63_39 = zext i33 %add_ln63_5" [d2.cpp:63]   --->   Operation 343 'zext' 'zext_ln63_39' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 344 '%mul_ln63_5 = mul i64 %zext_ln63_39, i64 %zext_ln59'
ST_23 : Operation 344 [1/1] (2.86ns)   --->   "%mul_ln63_5 = mul i64 %zext_ln63_39, i64 %zext_ln59" [d2.cpp:63]   --->   Operation 344 'mul' 'mul_ln63_5' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln63_6 = zext i32 %arg2_r_1_loc_load" [d2.cpp:63]   --->   Operation 345 'zext' 'zext_ln63_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln63_44 = zext i33 %add_ln63_6" [d2.cpp:63]   --->   Operation 346 'zext' 'zext_ln63_44' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 347 '%mul_ln63_6 = mul i64 %zext_ln63_44, i64 %zext_ln59'
ST_23 : Operation 347 [1/1] (2.86ns)   --->   "%mul_ln63_6 = mul i64 %zext_ln63_44, i64 %zext_ln59" [d2.cpp:63]   --->   Operation 347 'mul' 'mul_ln63_6' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln65_6 = zext i34 %add_ln65_6" [d2.cpp:65]   --->   Operation 348 'zext' 'zext_ln65_6' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.67ns)   --->   Input mux for Operation 349 '%mul_ln65_6 = mul i64 %zext_ln65_6, i64 %zext_ln59'
ST_23 : Operation 349 [1/1] (2.73ns)   --->   "%mul_ln65_6 = mul i64 %zext_ln65_6, i64 %zext_ln59" [d2.cpp:65]   --->   Operation 349 'mul' 'mul_ln65_6' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i32 %arg1_r_14_loc_load" [d2.cpp:51]   --->   Operation 350 'zext' 'zext_ln51_5' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 351 '%mul_ln51_1 = mul i64 %zext_ln59_7, i64 %zext_ln59_8'
ST_23 : Operation 351 [1/1] (2.10ns)   --->   "%mul_ln51_1 = mul i64 %zext_ln59_7, i64 %zext_ln59_8" [d2.cpp:51]   --->   Operation 351 'mul' 'mul_ln51_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 352 '%mul_ln63_8 = mul i64 %zext_ln63, i64 %zext_ln59_8'
ST_23 : Operation 352 [1/1] (2.10ns)   --->   "%mul_ln63_8 = mul i64 %zext_ln63, i64 %zext_ln59_8" [d2.cpp:63]   --->   Operation 352 'mul' 'mul_ln63_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 353 '%mul_ln63_9 = mul i64 %zext_ln63_1, i64 %zext_ln59_8'
ST_23 : Operation 353 [1/1] (2.10ns)   --->   "%mul_ln63_9 = mul i64 %zext_ln63_1, i64 %zext_ln59_8" [d2.cpp:63]   --->   Operation 353 'mul' 'mul_ln63_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 354 '%mul_ln63_10 = mul i64 %zext_ln63_2, i64 %zext_ln59_8'
ST_23 : Operation 354 [1/1] (2.10ns)   --->   "%mul_ln63_10 = mul i64 %zext_ln63_2, i64 %zext_ln59_8" [d2.cpp:63]   --->   Operation 354 'mul' 'mul_ln63_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 355 '%mul_ln63_11 = mul i64 %zext_ln63_3, i64 %zext_ln59_8'
ST_23 : Operation 355 [1/1] (2.10ns)   --->   "%mul_ln63_11 = mul i64 %zext_ln63_3, i64 %zext_ln59_8" [d2.cpp:63]   --->   Operation 355 'mul' 'mul_ln63_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 356 '%mul_ln63_12 = mul i64 %zext_ln63_4, i64 %zext_ln59_8'
ST_23 : Operation 356 [1/1] (2.10ns)   --->   "%mul_ln63_12 = mul i64 %zext_ln63_4, i64 %zext_ln59_8" [d2.cpp:63]   --->   Operation 356 'mul' 'mul_ln63_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 357 '%mul_ln63_13 = mul i64 %zext_ln63_5, i64 %zext_ln59_8'
ST_23 : Operation 357 [1/1] (2.10ns)   --->   "%mul_ln63_13 = mul i64 %zext_ln63_5, i64 %zext_ln59_8" [d2.cpp:63]   --->   Operation 357 'mul' 'mul_ln63_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln51_7 = zext i32 %arg1_r_13_loc_load" [d2.cpp:51]   --->   Operation 358 'zext' 'zext_ln51_7' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 359 '%mul_ln51_2 = mul i64 %zext_ln59_6, i64 %zext_ln59_9'
ST_23 : Operation 359 [1/1] (2.10ns)   --->   "%mul_ln51_2 = mul i64 %zext_ln59_6, i64 %zext_ln59_9" [d2.cpp:51]   --->   Operation 359 'mul' 'mul_ln51_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 360 '%mul_ln63_16 = mul i64 %zext_ln63, i64 %zext_ln59_9'
ST_23 : Operation 360 [1/1] (2.10ns)   --->   "%mul_ln63_16 = mul i64 %zext_ln63, i64 %zext_ln59_9" [d2.cpp:63]   --->   Operation 360 'mul' 'mul_ln63_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 361 '%mul_ln63_17 = mul i64 %zext_ln63_1, i64 %zext_ln59_9'
ST_23 : Operation 361 [1/1] (2.10ns)   --->   "%mul_ln63_17 = mul i64 %zext_ln63_1, i64 %zext_ln59_9" [d2.cpp:63]   --->   Operation 361 'mul' 'mul_ln63_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 362 '%mul_ln63_18 = mul i64 %zext_ln63_2, i64 %zext_ln59_9'
ST_23 : Operation 362 [1/1] (2.10ns)   --->   "%mul_ln63_18 = mul i64 %zext_ln63_2, i64 %zext_ln59_9" [d2.cpp:63]   --->   Operation 362 'mul' 'mul_ln63_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 363 '%mul_ln63_19 = mul i64 %zext_ln63_3, i64 %zext_ln59_9'
ST_23 : Operation 363 [1/1] (2.10ns)   --->   "%mul_ln63_19 = mul i64 %zext_ln63_3, i64 %zext_ln59_9" [d2.cpp:63]   --->   Operation 363 'mul' 'mul_ln63_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 364 '%mul_ln63_20 = mul i64 %zext_ln63_4, i64 %zext_ln59_9'
ST_23 : Operation 364 [1/1] (2.10ns)   --->   "%mul_ln63_20 = mul i64 %zext_ln63_4, i64 %zext_ln59_9" [d2.cpp:63]   --->   Operation 364 'mul' 'mul_ln63_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln51_9 = zext i32 %arg1_r_12_loc_load" [d2.cpp:51]   --->   Operation 365 'zext' 'zext_ln51_9' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 366 '%mul_ln51_3 = mul i64 %zext_ln59_5, i64 %zext_ln59_10'
ST_23 : Operation 366 [1/1] (2.10ns)   --->   "%mul_ln51_3 = mul i64 %zext_ln59_5, i64 %zext_ln59_10" [d2.cpp:51]   --->   Operation 366 'mul' 'mul_ln51_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 367 '%mul_ln63_23 = mul i64 %zext_ln51, i64 %zext_ln59_10'
ST_23 : Operation 367 [1/1] (2.10ns)   --->   "%mul_ln63_23 = mul i64 %zext_ln51, i64 %zext_ln59_10" [d2.cpp:63]   --->   Operation 367 'mul' 'mul_ln63_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 368 '%mul_ln63_24 = mul i64 %zext_ln63, i64 %zext_ln59_10'
ST_23 : Operation 368 [1/1] (2.10ns)   --->   "%mul_ln63_24 = mul i64 %zext_ln63, i64 %zext_ln59_10" [d2.cpp:63]   --->   Operation 368 'mul' 'mul_ln63_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 369 '%mul_ln63_25 = mul i64 %zext_ln63_1, i64 %zext_ln59_10'
ST_23 : Operation 369 [1/1] (2.10ns)   --->   "%mul_ln63_25 = mul i64 %zext_ln63_1, i64 %zext_ln59_10" [d2.cpp:63]   --->   Operation 369 'mul' 'mul_ln63_25' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 370 '%mul_ln63_26 = mul i64 %zext_ln63_2, i64 %zext_ln59_10'
ST_23 : Operation 370 [1/1] (2.10ns)   --->   "%mul_ln63_26 = mul i64 %zext_ln63_2, i64 %zext_ln59_10" [d2.cpp:63]   --->   Operation 370 'mul' 'mul_ln63_26' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 371 '%mul_ln63_27 = mul i64 %zext_ln63_3, i64 %zext_ln59_10'
ST_23 : Operation 371 [1/1] (2.10ns)   --->   "%mul_ln63_27 = mul i64 %zext_ln63_3, i64 %zext_ln59_10" [d2.cpp:63]   --->   Operation 371 'mul' 'mul_ln63_27' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln51_11 = zext i32 %arg1_r_11_loc_load" [d2.cpp:51]   --->   Operation 372 'zext' 'zext_ln51_11' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 373 '%mul_ln51_4 = mul i64 %zext_ln59_4, i64 %zext_ln59_11'
ST_23 : Operation 373 [1/1] (2.10ns)   --->   "%mul_ln51_4 = mul i64 %zext_ln59_4, i64 %zext_ln59_11" [d2.cpp:51]   --->   Operation 373 'mul' 'mul_ln51_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 374 '%mul_ln63_31 = mul i64 %zext_ln51, i64 %zext_ln59_11'
ST_23 : Operation 374 [1/1] (2.10ns)   --->   "%mul_ln63_31 = mul i64 %zext_ln51, i64 %zext_ln59_11" [d2.cpp:63]   --->   Operation 374 'mul' 'mul_ln63_31' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 375 '%mul_ln63_32 = mul i64 %zext_ln63, i64 %zext_ln59_11'
ST_23 : Operation 375 [1/1] (2.10ns)   --->   "%mul_ln63_32 = mul i64 %zext_ln63, i64 %zext_ln59_11" [d2.cpp:63]   --->   Operation 375 'mul' 'mul_ln63_32' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 376 '%mul_ln63_33 = mul i64 %zext_ln63_1, i64 %zext_ln59_11'
ST_23 : Operation 376 [1/1] (2.10ns)   --->   "%mul_ln63_33 = mul i64 %zext_ln63_1, i64 %zext_ln59_11" [d2.cpp:63]   --->   Operation 376 'mul' 'mul_ln63_33' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 377 '%mul_ln63_34 = mul i64 %zext_ln63_2, i64 %zext_ln59_11'
ST_23 : Operation 377 [1/1] (2.10ns)   --->   "%mul_ln63_34 = mul i64 %zext_ln63_2, i64 %zext_ln59_11" [d2.cpp:63]   --->   Operation 377 'mul' 'mul_ln63_34' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln51_13 = zext i32 %arg1_r_10_loc_load" [d2.cpp:51]   --->   Operation 378 'zext' 'zext_ln51_13' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 379 '%mul_ln51_5 = mul i64 %zext_ln59_3, i64 %zext_ln59_12'
ST_23 : Operation 379 [1/1] (2.10ns)   --->   "%mul_ln51_5 = mul i64 %zext_ln59_3, i64 %zext_ln59_12" [d2.cpp:51]   --->   Operation 379 'mul' 'mul_ln51_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 380 '%mul_ln63_38 = mul i64 %zext_ln59_7, i64 %zext_ln59_12'
ST_23 : Operation 380 [1/1] (2.10ns)   --->   "%mul_ln63_38 = mul i64 %zext_ln59_7, i64 %zext_ln59_12" [d2.cpp:63]   --->   Operation 380 'mul' 'mul_ln63_38' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 381 '%mul_ln63_39 = mul i64 %zext_ln51, i64 %zext_ln59_12'
ST_23 : Operation 381 [1/1] (2.10ns)   --->   "%mul_ln63_39 = mul i64 %zext_ln51, i64 %zext_ln59_12" [d2.cpp:63]   --->   Operation 381 'mul' 'mul_ln63_39' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 382 '%mul_ln63_40 = mul i64 %zext_ln63, i64 %zext_ln59_12'
ST_23 : Operation 382 [1/1] (2.10ns)   --->   "%mul_ln63_40 = mul i64 %zext_ln63, i64 %zext_ln59_12" [d2.cpp:63]   --->   Operation 382 'mul' 'mul_ln63_40' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 383 '%mul_ln63_41 = mul i64 %zext_ln63_1, i64 %zext_ln59_12'
ST_23 : Operation 383 [1/1] (2.10ns)   --->   "%mul_ln63_41 = mul i64 %zext_ln63_1, i64 %zext_ln59_12" [d2.cpp:63]   --->   Operation 383 'mul' 'mul_ln63_41' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln59_20 = zext i32 %arg1_r_9_loc_load" [d2.cpp:59]   --->   Operation 384 'zext' 'zext_ln59_20' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 385 '%mul_ln63_45 = mul i64 %zext_ln59_6, i64 %zext_ln51_1'
ST_23 : Operation 385 [1/1] (2.10ns)   --->   "%mul_ln63_45 = mul i64 %zext_ln59_6, i64 %zext_ln51_1" [d2.cpp:63]   --->   Operation 385 'mul' 'mul_ln63_45' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 386 '%mul_ln63_46 = mul i64 %zext_ln59_7, i64 %zext_ln51_1'
ST_23 : Operation 386 [1/1] (2.10ns)   --->   "%mul_ln63_46 = mul i64 %zext_ln59_7, i64 %zext_ln51_1" [d2.cpp:63]   --->   Operation 386 'mul' 'mul_ln63_46' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 387 '%mul_ln63_47 = mul i64 %zext_ln51, i64 %zext_ln51_1'
ST_23 : Operation 387 [1/1] (2.10ns)   --->   "%mul_ln63_47 = mul i64 %zext_ln51, i64 %zext_ln51_1" [d2.cpp:63]   --->   Operation 387 'mul' 'mul_ln63_47' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 388 '%mul_ln63_48 = mul i64 %zext_ln63, i64 %zext_ln51_1'
ST_23 : Operation 388 [1/1] (2.10ns)   --->   "%mul_ln63_48 = mul i64 %zext_ln63, i64 %zext_ln51_1" [d2.cpp:63]   --->   Operation 388 'mul' 'mul_ln63_48' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln63_46 = zext i32 %arg1_r_8_loc_load" [d2.cpp:63]   --->   Operation 389 'zext' 'zext_ln63_46' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 390 '%mul_ln63_52 = mul i64 %zext_ln59_5, i64 %zext_ln51_2'
ST_23 : Operation 390 [1/1] (2.10ns)   --->   "%mul_ln63_52 = mul i64 %zext_ln59_5, i64 %zext_ln51_2" [d2.cpp:63]   --->   Operation 390 'mul' 'mul_ln63_52' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 391 '%mul_ln63_53 = mul i64 %zext_ln59_6, i64 %zext_ln51_2'
ST_23 : Operation 391 [1/1] (2.10ns)   --->   "%mul_ln63_53 = mul i64 %zext_ln59_6, i64 %zext_ln51_2" [d2.cpp:63]   --->   Operation 391 'mul' 'mul_ln63_53' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 392 '%mul_ln63_54 = mul i64 %zext_ln59_7, i64 %zext_ln51_2'
ST_23 : Operation 392 [1/1] (2.10ns)   --->   "%mul_ln63_54 = mul i64 %zext_ln59_7, i64 %zext_ln51_2" [d2.cpp:63]   --->   Operation 392 'mul' 'mul_ln63_54' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 393 '%mul_ln63_55 = mul i64 %zext_ln51, i64 %zext_ln51_2'
ST_23 : Operation 393 [1/1] (2.10ns)   --->   "%mul_ln63_55 = mul i64 %zext_ln51, i64 %zext_ln51_2" [d2.cpp:63]   --->   Operation 393 'mul' 'mul_ln63_55' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_9 = add i64 %add_ln63_8, i64 %add_ln63_7" [d2.cpp:63]   --->   Operation 394 'add' 'add_ln63_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 395 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_13 = add i64 %add_ln63_12, i64 %add_ln63_9" [d2.cpp:63]   --->   Operation 395 'add' 'add_ln63_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 396 [1/1] (1.08ns)   --->   "%arr = add i64 %mul_ln65, i64 %add_ln63_13" [d2.cpp:63]   --->   Operation 396 'add' 'arr' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 397 '%mul_ln63_56 = mul i64 %zext_ln59_2, i64 %zext_ln59_13'
ST_23 : Operation 397 [1/1] (2.10ns)   --->   "%mul_ln63_56 = mul i64 %zext_ln59_2, i64 %zext_ln59_13" [d2.cpp:63]   --->   Operation 397 'mul' 'mul_ln63_56' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 398 [1/1] (1.08ns)   --->   "%add_ln63_15 = add i64 %mul_ln63_15, i64 %mul_ln63_8" [d2.cpp:63]   --->   Operation 398 'add' 'add_ln63_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 399 [1/1] (1.08ns)   --->   "%add_ln63_17 = add i64 %add_ln63_16, i64 %mul_ln63_22" [d2.cpp:63]   --->   Operation 399 'add' 'add_ln63_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_18 = add i64 %add_ln63_17, i64 %add_ln63_15" [d2.cpp:63]   --->   Operation 400 'add' 'add_ln63_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_21 = add i64 %add_ln63_20, i64 %mul_ln63_56" [d2.cpp:63]   --->   Operation 401 'add' 'add_ln63_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 402 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_22 = add i64 %add_ln63_21, i64 %add_ln63_19" [d2.cpp:63]   --->   Operation 402 'add' 'add_ln63_22' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 403 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_1 = add i64 %add_ln63_22, i64 %add_ln63_18" [d2.cpp:63]   --->   Operation 403 'add' 'arr_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 404 '%mul_ln63_57 = mul i64 %zext_ln59_3, i64 %zext_ln59_13'
ST_23 : Operation 404 [1/1] (2.10ns)   --->   "%mul_ln63_57 = mul i64 %zext_ln59_3, i64 %zext_ln59_13" [d2.cpp:63]   --->   Operation 404 'mul' 'mul_ln63_57' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 405 [1/1] (1.08ns)   --->   "%add_ln63_24 = add i64 %mul_ln63_16, i64 %mul_ln63_9" [d2.cpp:63]   --->   Operation 405 'add' 'add_ln63_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 406 [1/1] (1.08ns)   --->   "%add_ln63_26 = add i64 %add_ln63_25, i64 %mul_ln63_23" [d2.cpp:63]   --->   Operation 406 'add' 'add_ln63_26' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_27 = add i64 %add_ln63_26, i64 %add_ln63_24" [d2.cpp:63]   --->   Operation 407 'add' 'add_ln63_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_30 = add i64 %add_ln63_29, i64 %mul_ln63_57" [d2.cpp:63]   --->   Operation 408 'add' 'add_ln63_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 409 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_31 = add i64 %add_ln63_30, i64 %add_ln63_28" [d2.cpp:63]   --->   Operation 409 'add' 'add_ln63_31' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 410 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_2 = add i64 %add_ln63_31, i64 %add_ln63_27" [d2.cpp:63]   --->   Operation 410 'add' 'arr_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 411 [1/1] (1.08ns)   --->   "%add_ln63_33 = add i64 %mul_ln63_17, i64 %mul_ln63_10" [d2.cpp:63]   --->   Operation 411 'add' 'add_ln63_33' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_34 = add i64 %mul_ln63_31, i64 %mul_ln63_38" [d2.cpp:63]   --->   Operation 412 'add' 'add_ln63_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 413 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_35 = add i64 %add_ln63_34, i64 %mul_ln63_24" [d2.cpp:63]   --->   Operation 413 'add' 'add_ln63_35' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_36 = add i64 %add_ln63_35, i64 %add_ln63_33" [d2.cpp:63]   --->   Operation 414 'add' 'add_ln63_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_37 = add i64 %mul_ln63_45, i64 %mul_ln63_52" [d2.cpp:63]   --->   Operation 415 'add' 'add_ln63_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 416 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_40 = add i64 %add_ln63_39, i64 %add_ln63_37" [d2.cpp:63]   --->   Operation 416 'add' 'add_ln63_40' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 417 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_3 = add i64 %add_ln63_40, i64 %add_ln63_36" [d2.cpp:63]   --->   Operation 417 'add' 'arr_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 418 [1/1] (1.08ns)   --->   "%add_ln63_42 = add i64 %mul_ln63_18, i64 %mul_ln63_11" [d2.cpp:63]   --->   Operation 418 'add' 'add_ln63_42' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_43 = add i64 %mul_ln63_32, i64 %mul_ln63_39" [d2.cpp:63]   --->   Operation 419 'add' 'add_ln63_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 420 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_44 = add i64 %add_ln63_43, i64 %mul_ln63_25" [d2.cpp:63]   --->   Operation 420 'add' 'add_ln63_44' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_45 = add i64 %add_ln63_44, i64 %add_ln63_42" [d2.cpp:63]   --->   Operation 421 'add' 'add_ln63_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_46 = add i64 %mul_ln63_46, i64 %mul_ln63_53" [d2.cpp:63]   --->   Operation 422 'add' 'add_ln63_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 423 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_49 = add i64 %add_ln63_48, i64 %add_ln63_46" [d2.cpp:63]   --->   Operation 423 'add' 'add_ln63_49' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 424 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_4 = add i64 %add_ln63_49, i64 %add_ln63_45" [d2.cpp:63]   --->   Operation 424 'add' 'arr_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 425 [1/1] (1.08ns)   --->   "%add_ln63_51 = add i64 %mul_ln63_19, i64 %mul_ln63_12" [d2.cpp:63]   --->   Operation 425 'add' 'add_ln63_51' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_52 = add i64 %mul_ln63_33, i64 %mul_ln63_40" [d2.cpp:63]   --->   Operation 426 'add' 'add_ln63_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 427 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_53 = add i64 %add_ln63_52, i64 %mul_ln63_26" [d2.cpp:63]   --->   Operation 427 'add' 'add_ln63_53' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_54 = add i64 %add_ln63_53, i64 %add_ln63_51" [d2.cpp:63]   --->   Operation 428 'add' 'add_ln63_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_55 = add i64 %mul_ln63_47, i64 %mul_ln63_54" [d2.cpp:63]   --->   Operation 429 'add' 'add_ln63_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 430 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_58 = add i64 %add_ln63_57, i64 %add_ln63_55" [d2.cpp:63]   --->   Operation 430 'add' 'add_ln63_58' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 431 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_5 = add i64 %add_ln63_58, i64 %add_ln63_54" [d2.cpp:63]   --->   Operation 431 'add' 'arr_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 432 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp531, i1 0" [d2.cpp:59]   --->   Operation 432 'bitconcatenate' 'tmp4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 433 [1/1] (1.08ns)   --->   "%add_ln63_60 = add i64 %mul_ln63_20, i64 %mul_ln63_13" [d2.cpp:63]   --->   Operation 433 'add' 'add_ln63_60' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_61 = add i64 %mul_ln63_34, i64 %mul_ln63_41" [d2.cpp:63]   --->   Operation 434 'add' 'add_ln63_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 435 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_62 = add i64 %add_ln63_61, i64 %mul_ln63_27" [d2.cpp:63]   --->   Operation 435 'add' 'add_ln63_62' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_63 = add i64 %add_ln63_62, i64 %add_ln63_60" [d2.cpp:63]   --->   Operation 436 'add' 'add_ln63_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_64 = add i64 %mul_ln63_48, i64 %mul_ln63_55" [d2.cpp:63]   --->   Operation 437 'add' 'add_ln63_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 438 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_65 = add i64 %mul_ln65_6, i64 %tmp4" [d2.cpp:63]   --->   Operation 438 'add' 'add_ln63_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 439 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_66 = add i64 %add_ln63_65, i64 %mul_ln63_61" [d2.cpp:63]   --->   Operation 439 'add' 'add_ln63_66' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 440 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_67 = add i64 %add_ln63_66, i64 %add_ln63_64" [d2.cpp:63]   --->   Operation 440 'add' 'add_ln63_67' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 441 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_6 = add i64 %add_ln63_67, i64 %add_ln63_63" [d2.cpp:63]   --->   Operation 441 'add' 'arr_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln59_14 = zext i32 %arg1_r_6_loc_load" [d2.cpp:59]   --->   Operation 442 'zext' 'zext_ln59_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln59_22 = zext i32 %arg1_r_6_loc_load" [d2.cpp:59]   --->   Operation 443 'zext' 'zext_ln59_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i32 %arg1_r_4_loc_load" [d2.cpp:12]   --->   Operation 444 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 445 [2/2] (0.54ns)   --->   "%call_ln63 = call void @test_Pipeline_VITIS_LOOP_73_5, i64 %arr_6, i64 %arr_5, i64 %arr_4, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_10_loc_load, i64 %add239_22502_loc, i64 %add239_1_22500_loc, i64 %add239_1_12498_loc, i64 %add239_12496_loc, i64 %add239_2732494_loc, i64 %add239_1412492_loc, i64 %add2392490_loc" [d2.cpp:63]   --->   Operation 445 'call' 'call_ln63' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 446 '%mul_ln51_6 = mul i64 %zext_ln59_2, i64 %zext_ln51_1'
ST_23 : Operation 446 [1/1] (2.10ns)   --->   "%mul_ln51_6 = mul i64 %zext_ln59_2, i64 %zext_ln51_1" [d2.cpp:51]   --->   Operation 446 'mul' 'mul_ln51_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln59_23 = zext i32 %arg1_r_5_loc_load" [d2.cpp:59]   --->   Operation 447 'zext' 'zext_ln59_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln59_17 = zext i32 %arg1_r_2_loc_load" [d2.cpp:59]   --->   Operation 448 'zext' 'zext_ln59_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln51_15 = zext i32 %arg1_r_2_loc_load" [d2.cpp:51]   --->   Operation 449 'zext' 'zext_ln51_15' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 450 '%mul_ln51_7 = mul i64 %zext_ln59_1, i64 %zext_ln51_2'
ST_23 : Operation 450 [1/1] (2.10ns)   --->   "%mul_ln51_7 = mul i64 %zext_ln59_1, i64 %zext_ln51_2" [d2.cpp:51]   --->   Operation 450 'mul' 'mul_ln51_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 451 '%mul_ln65_7 = mul i64 %zext_ln59_3, i64 %zext_ln59_14'
ST_23 : Operation 451 [1/1] (2.10ns)   --->   "%mul_ln65_7 = mul i64 %zext_ln59_3, i64 %zext_ln59_14" [d2.cpp:65]   --->   Operation 451 'mul' 'mul_ln65_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln59_18 = zext i32 %arg1_r_3_loc_load" [d2.cpp:59]   --->   Operation 452 'zext' 'zext_ln59_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln51_16 = zext i32 %arg1_r_3_loc_load" [d2.cpp:51]   --->   Operation 453 'zext' 'zext_ln51_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i32 %arg2_r_loc_load" [d2.cpp:51]   --->   Operation 454 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln65_7 = zext i32 %arg2_r_loc_load" [d2.cpp:65]   --->   Operation 455 'zext' 'zext_ln65_7' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 456 '%mul_ln65_8 = mul i64 %zext_ln59_5, i64 %zext_ln59_14'
ST_23 : Operation 456 [1/1] (2.10ns)   --->   "%mul_ln65_8 = mul i64 %zext_ln59_5, i64 %zext_ln59_14" [d2.cpp:65]   --->   Operation 456 'mul' 'mul_ln65_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 457 '%mul_ln65_10 = mul i64 %zext_ln59_3, i64 %zext_ln59_15'
ST_23 : Operation 457 [1/1] (2.10ns)   --->   "%mul_ln65_10 = mul i64 %zext_ln59_3, i64 %zext_ln59_15" [d2.cpp:65]   --->   Operation 457 'mul' 'mul_ln65_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln59_19 = zext i32 %arg1_r_1_loc_load" [d2.cpp:59]   --->   Operation 458 'zext' 'zext_ln59_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln51_17 = zext i32 %arg1_r_1_loc_load" [d2.cpp:51]   --->   Operation 459 'zext' 'zext_ln51_17' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 460 '%mul_ln51_8 = mul i64 %zext_ln63_6, i64 %zext_ln59_8'
ST_23 : Operation 460 [1/1] (2.10ns)   --->   "%mul_ln51_8 = mul i64 %zext_ln63_6, i64 %zext_ln59_8" [d2.cpp:51]   --->   Operation 460 'mul' 'mul_ln51_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 461 '%mul_ln51_9 = mul i64 %zext_ln63_5, i64 %zext_ln59_9'
ST_23 : Operation 461 [1/1] (2.10ns)   --->   "%mul_ln51_9 = mul i64 %zext_ln63_5, i64 %zext_ln59_9" [d2.cpp:51]   --->   Operation 461 'mul' 'mul_ln51_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 462 '%mul_ln51_10 = mul i64 %zext_ln63_4, i64 %zext_ln59_10'
ST_23 : Operation 462 [1/1] (2.10ns)   --->   "%mul_ln51_10 = mul i64 %zext_ln63_4, i64 %zext_ln59_10" [d2.cpp:51]   --->   Operation 462 'mul' 'mul_ln51_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 463 '%mul_ln51_11 = mul i64 %zext_ln63_3, i64 %zext_ln59_11'
ST_23 : Operation 463 [1/1] (2.10ns)   --->   "%mul_ln51_11 = mul i64 %zext_ln63_3, i64 %zext_ln59_11" [d2.cpp:51]   --->   Operation 463 'mul' 'mul_ln51_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 464 '%mul_ln51_12 = mul i64 %zext_ln63_2, i64 %zext_ln59_12'
ST_23 : Operation 464 [1/1] (2.10ns)   --->   "%mul_ln51_12 = mul i64 %zext_ln63_2, i64 %zext_ln59_12" [d2.cpp:51]   --->   Operation 464 'mul' 'mul_ln51_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 465 '%mul_ln51_13 = mul i64 %zext_ln63_1, i64 %zext_ln51_1'
ST_23 : Operation 465 [1/1] (2.10ns)   --->   "%mul_ln51_13 = mul i64 %zext_ln63_1, i64 %zext_ln51_1" [d2.cpp:51]   --->   Operation 465 'mul' 'mul_ln51_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 466 '%mul_ln51_14 = mul i64 %zext_ln63, i64 %zext_ln51_2'
ST_23 : Operation 466 [1/1] (2.10ns)   --->   "%mul_ln51_14 = mul i64 %zext_ln63, i64 %zext_ln51_2" [d2.cpp:51]   --->   Operation 466 'mul' 'mul_ln51_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 467 '%mul_ln65_11 = mul i64 %zext_ln59_2, i64 %zext_ln59_14'
ST_23 : Operation 467 [1/1] (2.10ns)   --->   "%mul_ln65_11 = mul i64 %zext_ln59_2, i64 %zext_ln59_14" [d2.cpp:65]   --->   Operation 467 'mul' 'mul_ln65_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 468 '%mul_ln65_12 = mul i64 %zext_ln59_6, i64 %zext_ln59_14'
ST_23 : Operation 468 [1/1] (2.10ns)   --->   "%mul_ln65_12 = mul i64 %zext_ln59_6, i64 %zext_ln59_14" [d2.cpp:65]   --->   Operation 468 'mul' 'mul_ln65_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 469 '%mul_ln65_15 = mul i64 %zext_ln59_3, i64 %zext_ln59_18'
ST_23 : Operation 469 [1/1] (2.10ns)   --->   "%mul_ln65_15 = mul i64 %zext_ln59_3, i64 %zext_ln59_18" [d2.cpp:65]   --->   Operation 469 'mul' 'mul_ln65_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 470 [1/1] (1.01ns)   --->   "%add_ln51 = add i33 %zext_ln51_4, i33 %zext_ln65_7" [d2.cpp:51]   --->   Operation 470 'add' 'add_ln51' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln51_18 = zext i33 %add_ln51" [d2.cpp:51]   --->   Operation 471 'zext' 'zext_ln51_18' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 472 '%mul_ln51_15 = mul i64 %zext_ln51_18, i64 %zext_ln59'
ST_23 : Operation 472 [1/1] (2.86ns)   --->   "%mul_ln51_15 = mul i64 %zext_ln51_18, i64 %zext_ln59" [d2.cpp:51]   --->   Operation 472 'mul' 'mul_ln51_15' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i32 %arg1_r_loc_load" [d2.cpp:95]   --->   Operation 473 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i32 %arg1_r_loc_load" [d2.cpp:95]   --->   Operation 474 'zext' 'zext_ln95_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 475 '%mul_ln101 = mul i64 %zext_ln59_3, i64 %zext_ln59_17'
ST_23 : Operation 475 [1/1] (2.10ns)   --->   "%mul_ln101 = mul i64 %zext_ln59_3, i64 %zext_ln59_17" [d2.cpp:101]   --->   Operation 475 'mul' 'mul_ln101' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 476 '%mul_ln101_1 = mul i64 %zext_ln59_4, i64 %zext_ln59_18'
ST_23 : Operation 476 [1/1] (2.10ns)   --->   "%mul_ln101_1 = mul i64 %zext_ln59_4, i64 %zext_ln59_18" [d2.cpp:101]   --->   Operation 476 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 477 '%mul_ln101_2 = mul i64 %zext_ln51, i64 %zext_ln59_13'
ST_23 : Operation 477 [1/1] (2.10ns)   --->   "%mul_ln101_2 = mul i64 %zext_ln51, i64 %zext_ln59_13" [d2.cpp:101]   --->   Operation 477 'mul' 'mul_ln101_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 478 '%mul_ln101_3 = mul i64 %zext_ln59_7, i64 %zext_ln59_14'
ST_23 : Operation 478 [1/1] (2.10ns)   --->   "%mul_ln101_3 = mul i64 %zext_ln59_7, i64 %zext_ln59_14" [d2.cpp:101]   --->   Operation 478 'mul' 'mul_ln101_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 479 '%mul_ln101_4 = mul i64 %zext_ln59_6, i64 %zext_ln59_16'
ST_23 : Operation 479 [1/1] (2.10ns)   --->   "%mul_ln101_4 = mul i64 %zext_ln59_6, i64 %zext_ln59_16" [d2.cpp:101]   --->   Operation 479 'mul' 'mul_ln101_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 480 [1/1] (1.01ns)   --->   "%add_ln51_1 = add i33 %zext_ln63_46, i33 %zext_ln95_1" [d2.cpp:51]   --->   Operation 480 'add' 'add_ln51_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln51_19 = zext i33 %add_ln51_1" [d2.cpp:51]   --->   Operation 481 'zext' 'zext_ln51_19' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 482 '%mul_ln51_16 = mul i64 %zext_ln51_19, i64 %zext_ln59_1'
ST_23 : Operation 482 [1/1] (2.86ns)   --->   "%mul_ln51_16 = mul i64 %zext_ln51_19, i64 %zext_ln59_1" [d2.cpp:51]   --->   Operation 482 'mul' 'mul_ln51_16' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 483 [1/1] (1.01ns)   --->   "%add_ln101 = add i33 %zext_ln59_20, i33 %zext_ln51_17" [d2.cpp:101]   --->   Operation 483 'add' 'add_ln101' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i33 %add_ln101" [d2.cpp:101]   --->   Operation 484 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.72ns)   --->   Input mux for Operation 485 '%mul_ln101_5 = mul i64 %zext_ln59_2, i64 %zext_ln101'
ST_23 : Operation 485 [1/1] (2.69ns)   --->   "%mul_ln101_5 = mul i64 %zext_ln59_2, i64 %zext_ln101" [d2.cpp:101]   --->   Operation 485 'mul' 'mul_ln101_5' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 486 [1/1] (1.08ns)   --->   "%add_ln101_1 = add i64 %mul_ln51_4, i64 %mul_ln51_5" [d2.cpp:101]   --->   Operation 486 'add' 'add_ln101_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_2 = add i64 %add_ln101_1, i64 %mul_ln101" [d2.cpp:101]   --->   Operation 487 'add' 'add_ln101_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 488 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_3 = add i64 %add_ln101_2, i64 %mul_ln101_5" [d2.cpp:101]   --->   Operation 488 'add' 'add_ln101_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_4 = add i64 %mul_ln101_4, i64 %mul_ln101_3" [d2.cpp:101]   --->   Operation 489 'add' 'add_ln101_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 490 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_5 = add i64 %add_ln101_4, i64 %mul_ln101_1" [d2.cpp:101]   --->   Operation 490 'add' 'add_ln101_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 491 [1/1] (1.01ns)   --->   "%add_ln101_6 = add i33 %zext_ln12, i33 %zext_ln51_9" [d2.cpp:101]   --->   Operation 491 'add' 'add_ln101_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i33 %add_ln101_6" [d2.cpp:101]   --->   Operation 492 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.72ns)   --->   Input mux for Operation 493 '%mul_ln101_6 = mul i64 %zext_ln59_5, i64 %zext_ln101_1'
ST_23 : Operation 493 [1/1] (2.69ns)   --->   "%mul_ln101_6 = mul i64 %zext_ln59_5, i64 %zext_ln101_1" [d2.cpp:101]   --->   Operation 493 'mul' 'mul_ln101_6' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 494 [1/1] (1.08ns)   --->   "%add_ln101_7 = add i64 %mul_ln101_6, i64 %mul_ln51_2" [d2.cpp:101]   --->   Operation 494 'add' 'add_ln101_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i64 %add_ln101_5" [d2.cpp:101]   --->   Operation 495 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln101_1 = trunc i64 %add_ln101_7" [d2.cpp:101]   --->   Operation 496 'trunc' 'trunc_ln101_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 497 [1/1] (1.08ns)   --->   "%add_ln101_8 = add i64 %add_ln101_7, i64 %add_ln101_5" [d2.cpp:101]   --->   Operation 497 'add' 'add_ln101_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln101_2 = trunc i64 %add_ln101_3" [d2.cpp:101]   --->   Operation 498 'trunc' 'trunc_ln101_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 499 [1/1] (0.97ns)   --->   "%add_ln101_9 = add i28 %trunc_ln101_1, i28 %trunc_ln101" [d2.cpp:101]   --->   Operation 499 'add' 'add_ln101_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 500 [1/1] (1.08ns)   --->   "%add_ln101_11 = add i64 %mul_ln51_8, i64 %mul_ln51_9" [d2.cpp:101]   --->   Operation 500 'add' 'add_ln101_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_12 = add i64 %mul_ln51_12, i64 %mul_ln51_11" [d2.cpp:101]   --->   Operation 501 'add' 'add_ln101_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 502 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_13 = add i64 %add_ln101_12, i64 %mul_ln51_10" [d2.cpp:101]   --->   Operation 502 'add' 'add_ln101_13' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln101_3 = trunc i64 %add_ln101_11" [d2.cpp:101]   --->   Operation 503 'trunc' 'trunc_ln101_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln101_4 = trunc i64 %add_ln101_13" [d2.cpp:101]   --->   Operation 504 'trunc' 'trunc_ln101_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_15 = add i64 %mul_ln51_13, i64 %mul_ln101_2" [d2.cpp:101]   --->   Operation 505 'add' 'add_ln101_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 506 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_16 = add i64 %add_ln101_15, i64 %mul_ln51_14" [d2.cpp:101]   --->   Operation 506 'add' 'add_ln101_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_17 = add i64 %mul_ln51_15, i64 %mul_ln51_16" [d2.cpp:101]   --->   Operation 507 'add' 'add_ln101_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 508 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_18 = add i64 %add_ln101_17, i64 %mul_ln51_1" [d2.cpp:101]   --->   Operation 508 'add' 'add_ln101_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln101_5 = trunc i64 %add_ln101_16" [d2.cpp:101]   --->   Operation 509 'trunc' 'trunc_ln101_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln101_6 = trunc i64 %add_ln101_18" [d2.cpp:101]   --->   Operation 510 'trunc' 'trunc_ln101_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 511 [1/1] (1.08ns)   --->   "%add_ln101_19 = add i64 %add_ln101_18, i64 %add_ln101_16" [d2.cpp:101]   --->   Operation 511 'add' 'add_ln101_19' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_20 = add i28 %trunc_ln101_4, i28 %trunc_ln101_3" [d2.cpp:101]   --->   Operation 512 'add' 'add_ln101_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 513 [1/1] (0.97ns)   --->   "%add_ln101_21 = add i28 %trunc_ln101_6, i28 %trunc_ln101_5" [d2.cpp:101]   --->   Operation 513 'add' 'add_ln101_21' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 514 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln101_24 = add i28 %add_ln101_21, i28 %add_ln101_20" [d2.cpp:101]   --->   Operation 514 'add' 'add_ln101_24' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 515 '%mul_ln102 = mul i64 %zext_ln63, i64 %zext_ln95'
ST_23 : Operation 515 [1/1] (2.10ns)   --->   "%mul_ln102 = mul i64 %zext_ln63, i64 %zext_ln95" [d2.cpp:102]   --->   Operation 515 'mul' 'mul_ln102' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 516 '%mul_ln102_1 = mul i64 %zext_ln63_1, i64 %zext_ln59_19'
ST_23 : Operation 516 [1/1] (2.10ns)   --->   "%mul_ln102_1 = mul i64 %zext_ln63_1, i64 %zext_ln59_19" [d2.cpp:102]   --->   Operation 516 'mul' 'mul_ln102_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 517 '%mul_ln102_2 = mul i64 %zext_ln63_2, i64 %zext_ln59_17'
ST_23 : Operation 517 [1/1] (2.10ns)   --->   "%mul_ln102_2 = mul i64 %zext_ln63_2, i64 %zext_ln59_17" [d2.cpp:102]   --->   Operation 517 'mul' 'mul_ln102_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 518 '%mul_ln102_4 = mul i64 %zext_ln63_4, i64 %zext_ln59_15'
ST_23 : Operation 518 [1/1] (2.10ns)   --->   "%mul_ln102_4 = mul i64 %zext_ln63_4, i64 %zext_ln59_15" [d2.cpp:102]   --->   Operation 518 'mul' 'mul_ln102_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 519 [1/1] (1.08ns)   --->   "%add_ln102 = add i64 %mul_ln51_5, i64 %mul_ln51_6" [d2.cpp:102]   --->   Operation 519 'add' 'add_ln102' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 520 [1/1] (1.08ns)   --->   "%add_ln102_1 = add i64 %mul_ln51_4, i64 %mul_ln51_3" [d2.cpp:102]   --->   Operation 520 'add' 'add_ln102_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i64 %add_ln102" [d2.cpp:102]   --->   Operation 521 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i64 %add_ln102_1" [d2.cpp:102]   --->   Operation 522 'trunc' 'trunc_ln102_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 523 [1/1] (1.08ns)   --->   "%add_ln102_2 = add i64 %add_ln102_1, i64 %add_ln102" [d2.cpp:102]   --->   Operation 523 'add' 'add_ln102_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 524 [1/1] (1.08ns)   --->   "%add_ln102_3 = add i64 %mul_ln51, i64 %mul_ln102" [d2.cpp:102]   --->   Operation 524 'add' 'add_ln102_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 525 [1/1] (1.08ns)   --->   "%add_ln102_4 = add i64 %mul_ln51_2, i64 %mul_ln51_1" [d2.cpp:102]   --->   Operation 525 'add' 'add_ln102_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln102_2 = trunc i64 %add_ln102_3" [d2.cpp:102]   --->   Operation 526 'trunc' 'trunc_ln102_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln102_3 = trunc i64 %add_ln102_4" [d2.cpp:102]   --->   Operation 527 'trunc' 'trunc_ln102_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 528 [1/1] (1.08ns)   --->   "%add_ln102_5 = add i64 %add_ln102_4, i64 %add_ln102_3" [d2.cpp:102]   --->   Operation 528 'add' 'add_ln102_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 529 [1/1] (0.97ns)   --->   "%add_ln102_6 = add i28 %trunc_ln102_1, i28 %trunc_ln102" [d2.cpp:102]   --->   Operation 529 'add' 'add_ln102_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 530 [1/1] (0.97ns)   --->   "%add_ln102_7 = add i28 %trunc_ln102_3, i28 %trunc_ln102_2" [d2.cpp:102]   --->   Operation 530 'add' 'add_ln102_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 531 [1/1] (1.08ns)   --->   "%add_ln102_12 = add i64 %mul_ln102_4, i64 %mul_ln102_1" [d2.cpp:102]   --->   Operation 531 'add' 'add_ln102_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 532 [1/1] (1.08ns)   --->   "%add_ln102_13 = add i64 %mul_ln102_2, i64 %mul_ln51_7" [d2.cpp:102]   --->   Operation 532 'add' 'add_ln102_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln102_6 = trunc i64 %add_ln102_12" [d2.cpp:102]   --->   Operation 533 'trunc' 'trunc_ln102_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln102_7 = trunc i64 %add_ln102_13" [d2.cpp:102]   --->   Operation 534 'trunc' 'trunc_ln102_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 535 [1/1] (1.08ns)   --->   "%add_ln102_14 = add i64 %add_ln102_13, i64 %add_ln102_12" [d2.cpp:102]   --->   Operation 535 'add' 'add_ln102_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 536 [1/1] (0.97ns)   --->   "%add_ln102_16 = add i28 %trunc_ln102_7, i28 %trunc_ln102_6" [d2.cpp:102]   --->   Operation 536 'add' 'add_ln102_16' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 537 '%mul_ln104 = mul i64 %zext_ln63_2, i64 %zext_ln95'
ST_23 : Operation 537 [1/1] (2.10ns)   --->   "%mul_ln104 = mul i64 %zext_ln63_2, i64 %zext_ln95" [d2.cpp:104]   --->   Operation 537 'mul' 'mul_ln104' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 538 '%mul_ln104_2 = mul i64 %zext_ln63_4, i64 %zext_ln59_17'
ST_23 : Operation 538 [1/1] (2.10ns)   --->   "%mul_ln104_2 = mul i64 %zext_ln63_4, i64 %zext_ln59_17" [d2.cpp:104]   --->   Operation 538 'mul' 'mul_ln104_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 539 '%mul_ln105 = mul i64 %zext_ln63_3, i64 %zext_ln95'
ST_23 : Operation 539 [1/1] (2.10ns)   --->   "%mul_ln105 = mul i64 %zext_ln63_3, i64 %zext_ln95" [d2.cpp:105]   --->   Operation 539 'mul' 'mul_ln105' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 540 '%mul_ln107 = mul i64 %zext_ln63_5, i64 %zext_ln95'
ST_23 : Operation 540 [1/1] (2.10ns)   --->   "%mul_ln107 = mul i64 %zext_ln63_5, i64 %zext_ln95" [d2.cpp:107]   --->   Operation 540 'mul' 'mul_ln107' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 541 '%mul_ln107_1 = mul i64 %zext_ln63_6, i64 %zext_ln59_19'
ST_23 : Operation 541 [1/1] (2.10ns)   --->   "%mul_ln107_1 = mul i64 %zext_ln63_6, i64 %zext_ln59_19" [d2.cpp:107]   --->   Operation 541 'mul' 'mul_ln107_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 542 '%mul_ln107_2 = mul i64 %zext_ln51_3, i64 %zext_ln59_17'
ST_23 : Operation 542 [1/1] (2.10ns)   --->   "%mul_ln107_2 = mul i64 %zext_ln51_3, i64 %zext_ln59_17" [d2.cpp:107]   --->   Operation 542 'mul' 'mul_ln107_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 543 '%mul_ln108 = mul i64 %zext_ln51_3, i64 %zext_ln59_19'
ST_23 : Operation 543 [1/1] (2.10ns)   --->   "%mul_ln108 = mul i64 %zext_ln51_3, i64 %zext_ln59_19" [d2.cpp:108]   --->   Operation 543 'mul' 'mul_ln108' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 544 '%mul_ln108_1 = mul i64 %zext_ln63_6, i64 %zext_ln95'
ST_23 : Operation 544 [1/1] (2.10ns)   --->   "%mul_ln108_1 = mul i64 %zext_ln63_6, i64 %zext_ln95" [d2.cpp:108]   --->   Operation 544 'mul' 'mul_ln108_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 545 '%mul_ln109 = mul i64 %zext_ln51_3, i64 %zext_ln95'
ST_23 : Operation 545 [1/1] (2.10ns)   --->   "%mul_ln109 = mul i64 %zext_ln51_3, i64 %zext_ln95" [d2.cpp:109]   --->   Operation 545 'mul' 'mul_ln109' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 546 '%mul_ln61 = mul i64 %zext_ln101, i64 %zext_ln59_1'
ST_23 : Operation 546 [1/1] (2.86ns)   --->   "%mul_ln61 = mul i64 %zext_ln101, i64 %zext_ln59_1" [d2.cpp:61]   --->   Operation 546 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 547 [1/1] (1.01ns)   --->   "%add_ln109 = add i33 %zext_ln51_13, i33 %zext_ln51_15" [d2.cpp:109]   --->   Operation 547 'add' 'add_ln109' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i33 %add_ln109" [d2.cpp:109]   --->   Operation 548 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.72ns)   --->   Input mux for Operation 549 '%mul_ln109_1 = mul i64 %zext_ln59_2, i64 %zext_ln109'
ST_23 : Operation 549 [1/1] (2.69ns)   --->   "%mul_ln109_1 = mul i64 %zext_ln59_2, i64 %zext_ln109" [d2.cpp:109]   --->   Operation 549 'mul' 'mul_ln109_1' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_2 = add i64 %add_ln109_1, i64 %mul_ln65_15" [d2.cpp:109]   --->   Operation 550 'add' 'add_ln109_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 551 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109_3 = add i64 %add_ln109_2, i64 %mul_ln109_1" [d2.cpp:109]   --->   Operation 551 'add' 'add_ln109_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 552 [1/1] (1.08ns)   --->   "%add_ln109_4 = add i64 %mul_ln63_6, i64 %mul_ln65_12" [d2.cpp:109]   --->   Operation 552 'add' 'add_ln109_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i64 %add_ln109_4" [d2.cpp:109]   --->   Operation 553 'trunc' 'trunc_ln109' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_7 = add i64 %add_ln109_6, i64 %add_ln109_4" [d2.cpp:109]   --->   Operation 554 'add' 'add_ln109_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln109_2 = trunc i64 %add_ln109_3" [d2.cpp:109]   --->   Operation 555 'trunc' 'trunc_ln109_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_8 = add i28 %trunc_ln109_1, i28 %trunc_ln109" [d2.cpp:109]   --->   Operation 556 'add' 'add_ln109_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 557 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109_9 = add i64 %add_ln109_7, i64 %add_ln109_3" [d2.cpp:109]   --->   Operation 557 'add' 'add_ln109_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 558 [1/1] (1.08ns)   --->   "%add_ln109_10 = add i64 %mul_ln109, i64 %mul_ln63_13" [d2.cpp:109]   --->   Operation 558 'add' 'add_ln109_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 559 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_11 = add i64 %mul_ln63_34, i64 %mul_ln63_27" [d2.cpp:109]   --->   Operation 559 'add' 'add_ln109_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 560 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109_12 = add i64 %add_ln109_11, i64 %mul_ln63_20" [d2.cpp:109]   --->   Operation 560 'add' 'add_ln109_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln109_3 = trunc i64 %add_ln109_10" [d2.cpp:109]   --->   Operation 561 'trunc' 'trunc_ln109_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln109_4 = trunc i64 %add_ln109_12" [d2.cpp:109]   --->   Operation 562 'trunc' 'trunc_ln109_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_14 = add i64 %mul_ln63_41, i64 %mul_ln63_55" [d2.cpp:109]   --->   Operation 563 'add' 'add_ln109_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 564 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109_15 = add i64 %add_ln109_14, i64 %mul_ln63_48" [d2.cpp:109]   --->   Operation 564 'add' 'add_ln109_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_16 = add i64 %mul_ln63_61, i64 %mul_ln61" [d2.cpp:109]   --->   Operation 565 'add' 'add_ln109_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 566 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109_17 = add i64 %add_ln109_16, i64 %mul_ln59_4" [d2.cpp:109]   --->   Operation 566 'add' 'add_ln109_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln109_5 = trunc i64 %add_ln109_15" [d2.cpp:109]   --->   Operation 567 'trunc' 'trunc_ln109_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln109_6 = trunc i64 %add_ln109_17" [d2.cpp:109]   --->   Operation 568 'trunc' 'trunc_ln109_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 569 [1/1] (1.08ns)   --->   "%add_ln109_18 = add i64 %add_ln109_17, i64 %add_ln109_15" [d2.cpp:109]   --->   Operation 569 'add' 'add_ln109_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_19 = add i28 %trunc_ln109_4, i28 %trunc_ln109_3" [d2.cpp:109]   --->   Operation 570 'add' 'add_ln109_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 571 [1/1] (0.97ns)   --->   "%add_ln109_20 = add i28 %trunc_ln109_6, i28 %trunc_ln109_5" [d2.cpp:109]   --->   Operation 571 'add' 'add_ln109_20' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 572 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln109_22 = add i28 %add_ln109_8, i28 %trunc_ln109_2" [d2.cpp:109]   --->   Operation 572 'add' 'add_ln109_22' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 573 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln109_23 = add i28 %add_ln109_20, i28 %add_ln109_19" [d2.cpp:109]   --->   Operation 573 'add' 'add_ln109_23' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 574 '%mul_ln61_1 = mul i64 %zext_ln109, i64 %zext_ln59_1'
ST_23 : Operation 574 [1/1] (2.86ns)   --->   "%mul_ln61_1 = mul i64 %zext_ln109, i64 %zext_ln59_1" [d2.cpp:61]   --->   Operation 574 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 575 [1/1] (1.01ns)   --->   "%add_ln108 = add i33 %zext_ln51_11, i33 %zext_ln51_16" [d2.cpp:108]   --->   Operation 575 'add' 'add_ln108' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i33 %add_ln108" [d2.cpp:108]   --->   Operation 576 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.72ns)   --->   Input mux for Operation 577 '%mul_ln108_2 = mul i64 %zext_ln59_2, i64 %zext_ln108'
ST_23 : Operation 577 [1/1] (2.69ns)   --->   "%mul_ln108_2 = mul i64 %zext_ln59_2, i64 %zext_ln108" [d2.cpp:108]   --->   Operation 577 'mul' 'mul_ln108_2' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_2 = add i64 %add_ln108_1, i64 %mul_ln65_10" [d2.cpp:108]   --->   Operation 578 'add' 'add_ln108_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 579 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln108_3 = add i64 %add_ln108_2, i64 %mul_ln108_2" [d2.cpp:108]   --->   Operation 579 'add' 'add_ln108_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_5 = add i64 %mul_ln59_8, i64 %mul_ln63_5" [d2.cpp:108]   --->   Operation 580 'add' 'add_ln108_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 581 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln108_6 = add i64 %add_ln108_5, i64 %mul_ln65_8" [d2.cpp:108]   --->   Operation 581 'add' 'add_ln108_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln108_1 = trunc i64 %add_ln108_6" [d2.cpp:108]   --->   Operation 582 'trunc' 'trunc_ln108_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_7 = add i64 %add_ln108_6, i64 %add_ln108_4" [d2.cpp:108]   --->   Operation 583 'add' 'add_ln108_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln108_2 = trunc i64 %add_ln108_3" [d2.cpp:108]   --->   Operation 584 'trunc' 'trunc_ln108_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_8 = add i28 %trunc_ln108_1, i28 %trunc_ln108" [d2.cpp:108]   --->   Operation 585 'add' 'add_ln108_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 586 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln108_9 = add i64 %add_ln108_7, i64 %add_ln108_3" [d2.cpp:108]   --->   Operation 586 'add' 'add_ln108_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 587 [1/1] (1.08ns)   --->   "%add_ln108_10 = add i64 %mul_ln108, i64 %mul_ln108_1" [d2.cpp:108]   --->   Operation 587 'add' 'add_ln108_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_11 = add i64 %mul_ln63_12, i64 %mul_ln63_33" [d2.cpp:108]   --->   Operation 588 'add' 'add_ln108_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 589 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln108_12 = add i64 %add_ln108_11, i64 %mul_ln63_19" [d2.cpp:108]   --->   Operation 589 'add' 'add_ln108_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln108_3 = trunc i64 %add_ln108_10" [d2.cpp:108]   --->   Operation 590 'trunc' 'trunc_ln108_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln108_4 = trunc i64 %add_ln108_12" [d2.cpp:108]   --->   Operation 591 'trunc' 'trunc_ln108_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 592 [1/1] (1.08ns)   --->   "%add_ln108_14 = add i64 %mul_ln63_26, i64 %mul_ln63_40" [d2.cpp:108]   --->   Operation 592 'add' 'add_ln108_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_15 = add i64 %mul_ln63_47, i64 %mul_ln61_1" [d2.cpp:108]   --->   Operation 593 'add' 'add_ln108_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 594 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln108_16 = add i64 %add_ln108_15, i64 %mul_ln63_54" [d2.cpp:108]   --->   Operation 594 'add' 'add_ln108_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln108_5 = trunc i64 %add_ln108_14" [d2.cpp:108]   --->   Operation 595 'trunc' 'trunc_ln108_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln108_6 = trunc i64 %add_ln108_16" [d2.cpp:108]   --->   Operation 596 'trunc' 'trunc_ln108_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 597 [1/1] (1.08ns)   --->   "%add_ln108_17 = add i64 %add_ln108_16, i64 %add_ln108_14" [d2.cpp:108]   --->   Operation 597 'add' 'add_ln108_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 598 [1/1] (0.97ns)   --->   "%add_ln108_19 = add i28 %trunc_ln108_6, i28 %trunc_ln108_5" [d2.cpp:108]   --->   Operation 598 'add' 'add_ln108_19' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 599 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln108_21 = add i28 %add_ln108_8, i28 %trunc_ln108_2" [d2.cpp:108]   --->   Operation 599 'add' 'add_ln108_21' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 600 '%mul_ln61_2 = mul i64 %zext_ln108, i64 %zext_ln59_1'
ST_23 : Operation 600 [1/1] (2.86ns)   --->   "%mul_ln61_2 = mul i64 %zext_ln108, i64 %zext_ln59_1" [d2.cpp:61]   --->   Operation 600 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.72ns)   --->   Input mux for Operation 601 '%mul_ln107_3 = mul i64 %zext_ln59_2, i64 %zext_ln101_1'
ST_23 : Operation 601 [1/1] (2.69ns)   --->   "%mul_ln107_3 = mul i64 %zext_ln59_2, i64 %zext_ln101_1" [d2.cpp:107]   --->   Operation 601 'mul' 'mul_ln107_3' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 602 [1/1] (1.01ns)   --->   "%add_ln107 = add i33 %zext_ln59_23, i33 %zext_ln51_7" [d2.cpp:107]   --->   Operation 602 'add' 'add_ln107' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i33 %add_ln107" [d2.cpp:107]   --->   Operation 603 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.72ns)   --->   Input mux for Operation 604 '%mul_ln107_4 = mul i64 %zext_ln59_3, i64 %zext_ln107'
ST_23 : Operation 604 [1/1] (2.69ns)   --->   "%mul_ln107_4 = mul i64 %zext_ln59_3, i64 %zext_ln107" [d2.cpp:107]   --->   Operation 604 'mul' 'mul_ln107_4' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 605 [1/1] (1.08ns)   --->   "%add_ln107_1 = add i64 %mul_ln107_4, i64 %mul_ln107_3" [d2.cpp:107]   --->   Operation 605 'add' 'add_ln107_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 606 [1/1] (1.01ns)   --->   "%add_ln107_3 = add i33 %zext_ln59_22, i33 %zext_ln51_5" [d2.cpp:107]   --->   Operation 606 'add' 'add_ln107_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i33 %add_ln107_3" [d2.cpp:107]   --->   Operation 607 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (0.72ns)   --->   Input mux for Operation 608 '%mul_ln107_5 = mul i64 %zext_ln59_4, i64 %zext_ln107_1'
ST_23 : Operation 608 [1/1] (2.69ns)   --->   "%mul_ln107_5 = mul i64 %zext_ln59_4, i64 %zext_ln107_1" [d2.cpp:107]   --->   Operation 608 'mul' 'mul_ln107_5' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 609 [1/1] (1.08ns)   --->   "%add_ln107_4 = add i64 %mul_ln107_5, i64 %mul_ln63_53" [d2.cpp:107]   --->   Operation 609 'add' 'add_ln107_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i64 %add_ln107_4" [d2.cpp:107]   --->   Operation 610 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_5 = add i64 %add_ln107_4, i64 %add_ln107_2" [d2.cpp:107]   --->   Operation 611 'add' 'add_ln107_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = trunc i64 %add_ln107_1" [d2.cpp:107]   --->   Operation 612 'trunc' 'trunc_ln107_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_6 = add i28 %trunc_ln107_1, i28 %trunc_ln107" [d2.cpp:107]   --->   Operation 613 'add' 'add_ln107_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 614 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln107_7 = add i64 %add_ln107_5, i64 %add_ln107_1" [d2.cpp:107]   --->   Operation 614 'add' 'add_ln107_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 615 [1/1] (1.08ns)   --->   "%add_ln107_8 = add i64 %mul_ln107_2, i64 %mul_ln107_1" [d2.cpp:107]   --->   Operation 615 'add' 'add_ln107_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_9 = add i64 %mul_ln107, i64 %mul_ln63_25" [d2.cpp:107]   --->   Operation 616 'add' 'add_ln107_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 617 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln107_10 = add i64 %add_ln107_9, i64 %mul_ln63_11" [d2.cpp:107]   --->   Operation 617 'add' 'add_ln107_10' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln107_3 = trunc i64 %add_ln107_8" [d2.cpp:107]   --->   Operation 618 'trunc' 'trunc_ln107_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln107_4 = trunc i64 %add_ln107_10" [d2.cpp:107]   --->   Operation 619 'trunc' 'trunc_ln107_4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 620 [1/1] (1.08ns)   --->   "%add_ln107_12 = add i64 %mul_ln63_18, i64 %mul_ln63_32" [d2.cpp:107]   --->   Operation 620 'add' 'add_ln107_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_13 = add i64 %mul_ln63_39, i64 %mul_ln61_2" [d2.cpp:107]   --->   Operation 621 'add' 'add_ln107_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 622 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln107_14 = add i64 %add_ln107_13, i64 %mul_ln63_46" [d2.cpp:107]   --->   Operation 622 'add' 'add_ln107_14' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln107_5 = trunc i64 %add_ln107_12" [d2.cpp:107]   --->   Operation 623 'trunc' 'trunc_ln107_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln107_6 = trunc i64 %add_ln107_14" [d2.cpp:107]   --->   Operation 624 'trunc' 'trunc_ln107_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 625 [1/1] (1.08ns)   --->   "%add_ln107_15 = add i64 %add_ln107_14, i64 %add_ln107_12" [d2.cpp:107]   --->   Operation 625 'add' 'add_ln107_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 626 [1/1] (0.97ns)   --->   "%add_ln107_17 = add i28 %trunc_ln107_6, i28 %trunc_ln107_5" [d2.cpp:107]   --->   Operation 626 'add' 'add_ln107_17' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 627 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln107_19 = add i28 %add_ln107_6, i28 %trunc_ln107_2" [d2.cpp:107]   --->   Operation 627 'add' 'add_ln107_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 628 '%mul_ln61_3 = mul i64 %zext_ln101_1, i64 %zext_ln59_1'
ST_23 : Operation 628 [1/1] (2.86ns)   --->   "%mul_ln61_3 = mul i64 %zext_ln101_1, i64 %zext_ln59_1" [d2.cpp:61]   --->   Operation 628 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.72ns)   --->   Input mux for Operation 629 '%mul_ln106_4 = mul i64 %zext_ln59_2, i64 %zext_ln107'
ST_23 : Operation 629 [1/1] (2.69ns)   --->   "%mul_ln106_4 = mul i64 %zext_ln59_2, i64 %zext_ln107" [d2.cpp:106]   --->   Operation 629 'mul' 'mul_ln106_4' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106 = add i64 %mul_ln63_3, i64 %mul_ln65_7" [d2.cpp:106]   --->   Operation 630 'add' 'add_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 631 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_1 = add i64 %add_ln106, i64 %mul_ln106_4" [d2.cpp:106]   --->   Operation 631 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 632 [1/1] (1.08ns)   --->   "%add_ln106_2 = add i64 %mul_ln59_1, i64 %mul_ln63_45" [d2.cpp:106]   --->   Operation 632 'add' 'add_ln106_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_3 = add i64 %mul_ln63_58, i64 %mul_ln63_52" [d2.cpp:106]   --->   Operation 633 'add' 'add_ln106_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 634 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_4 = add i64 %add_ln106_3, i64 %mul_ln63_38" [d2.cpp:106]   --->   Operation 634 'add' 'add_ln106_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %add_ln106_2" [d2.cpp:106]   --->   Operation 635 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i64 %add_ln106_4" [d2.cpp:106]   --->   Operation 636 'trunc' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 637 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_5 = add i64 %add_ln106_4, i64 %add_ln106_2" [d2.cpp:106]   --->   Operation 637 'add' 'add_ln106_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = trunc i64 %add_ln106_1" [d2.cpp:106]   --->   Operation 638 'trunc' 'trunc_ln106_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_6 = add i28 %trunc_ln106_1, i28 %trunc_ln106" [d2.cpp:106]   --->   Operation 639 'add' 'add_ln106_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 640 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_7 = add i64 %add_ln106_5, i64 %add_ln106_1" [d2.cpp:106]   --->   Operation 640 'add' 'add_ln106_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_11 = add i64 %mul_ln63_24, i64 %mul_ln61_3" [d2.cpp:106]   --->   Operation 641 'add' 'add_ln106_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 642 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_12 = add i64 %add_ln106_11, i64 %mul_ln63_31" [d2.cpp:106]   --->   Operation 642 'add' 'add_ln106_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln106_5 = trunc i64 %add_ln63_33" [d2.cpp:106]   --->   Operation 643 'trunc' 'trunc_ln106_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln106_6 = trunc i64 %add_ln106_12" [d2.cpp:106]   --->   Operation 644 'trunc' 'trunc_ln106_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 645 [1/1] (1.08ns)   --->   "%add_ln106_13 = add i64 %add_ln106_12, i64 %add_ln63_33" [d2.cpp:106]   --->   Operation 645 'add' 'add_ln106_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 646 [1/1] (0.97ns)   --->   "%add_ln106_15 = add i28 %trunc_ln106_6, i28 %trunc_ln106_5" [d2.cpp:106]   --->   Operation 646 'add' 'add_ln106_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 647 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln106_17 = add i28 %add_ln106_6, i28 %trunc_ln106_2" [d2.cpp:106]   --->   Operation 647 'add' 'add_ln106_17' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 648 '%mul_ln61_4 = mul i64 %zext_ln107, i64 %zext_ln59_1'
ST_23 : Operation 648 [1/1] (2.86ns)   --->   "%mul_ln61_4 = mul i64 %zext_ln107, i64 %zext_ln59_1" [d2.cpp:61]   --->   Operation 648 'mul' 'mul_ln61_4' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 649 [1/1] (1.08ns)   --->   "%add_ln105 = add i64 %mul_ln65_11, i64 %mul_ln63_2" [d2.cpp:105]   --->   Operation 649 'add' 'add_ln105' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 650 [1/1] (1.08ns)   --->   "%add_ln105_1 = add i64 %mul_ln59, i64 %mul_ln63_57" [d2.cpp:105]   --->   Operation 650 'add' 'add_ln105_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %add_ln105" [d2.cpp:105]   --->   Operation 651 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i64 %add_ln105_1" [d2.cpp:105]   --->   Operation 652 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_2 = add i64 %add_ln105_1, i64 %add_ln105" [d2.cpp:105]   --->   Operation 653 'add' 'add_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 654 [1/1] (1.08ns)   --->   "%add_ln105_3 = add i64 %add_ln63_28, i64 %add_ln63_25" [d2.cpp:105]   --->   Operation 654 'add' 'add_ln105_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_4 = add i28 %trunc_ln105_1, i28 %trunc_ln105" [d2.cpp:105]   --->   Operation 655 'add' 'add_ln105_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 656 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_6 = add i64 %add_ln105_3, i64 %add_ln105_2" [d2.cpp:105]   --->   Operation 656 'add' 'add_ln105_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 657 [1/1] (1.08ns)   --->   "%add_ln105_10 = add i64 %mul_ln63_9, i64 %mul_ln105" [d2.cpp:105]   --->   Operation 657 'add' 'add_ln105_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_11 = add i64 %mul_ln63_16, i64 %mul_ln61_4" [d2.cpp:105]   --->   Operation 658 'add' 'add_ln105_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 659 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_12 = add i64 %add_ln105_11, i64 %mul_ln63_23" [d2.cpp:105]   --->   Operation 659 'add' 'add_ln105_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln105_6 = trunc i64 %add_ln105_10" [d2.cpp:105]   --->   Operation 660 'trunc' 'trunc_ln105_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln105_7 = trunc i64 %add_ln105_12" [d2.cpp:105]   --->   Operation 661 'trunc' 'trunc_ln105_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 662 [1/1] (1.08ns)   --->   "%add_ln105_13 = add i64 %add_ln105_12, i64 %add_ln105_10" [d2.cpp:105]   --->   Operation 662 'add' 'add_ln105_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 663 [1/1] (0.97ns)   --->   "%add_ln105_15 = add i28 %trunc_ln105_7, i28 %trunc_ln105_6" [d2.cpp:105]   --->   Operation 663 'add' 'add_ln105_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 664 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln105_17 = add i28 %add_ln105_5, i28 %add_ln105_4" [d2.cpp:105]   --->   Operation 664 'add' 'add_ln105_17' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : [1/1] (0.54ns)   --->   Input mux for Operation 665 '%mul_ln61_5 = mul i64 %zext_ln107_1, i64 %zext_ln59_1'
ST_23 : Operation 665 [1/1] (2.86ns)   --->   "%mul_ln61_5 = mul i64 %zext_ln107_1, i64 %zext_ln59_1" [d2.cpp:61]   --->   Operation 665 'mul' 'mul_ln61_5' <Predicate = true> <Delay = 2.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 666 [1/1] (1.08ns)   --->   "%add_ln104 = add i64 %mul_ln63_56, i64 %mul_ln61_5" [d2.cpp:104]   --->   Operation 666 'add' 'add_ln104' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i64 %add_ln104" [d2.cpp:104]   --->   Operation 667 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_1 = add i64 %add_ln63_19, i64 %add_ln104" [d2.cpp:104]   --->   Operation 668 'add' 'add_ln104_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 669 [1/1] (1.08ns)   --->   "%add_ln104_2 = add i64 %mul_ln63_22, i64 %mul_ln63_15" [d2.cpp:104]   --->   Operation 669 'add' 'add_ln104_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln104_2 = trunc i64 %add_ln104_2" [d2.cpp:104]   --->   Operation 670 'trunc' 'trunc_ln104_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 671 [1/1] (1.08ns)   --->   "%add_ln104_3 = add i64 %add_ln63_16, i64 %add_ln104_2" [d2.cpp:104]   --->   Operation 671 'add' 'add_ln104_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_4 = add i28 %trunc_ln104_1, i28 %trunc_ln104" [d2.cpp:104]   --->   Operation 672 'add' 'add_ln104_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 673 [1/1] (0.97ns)   --->   "%add_ln104_5 = add i28 %trunc_ln104_3, i28 %trunc_ln104_2" [d2.cpp:104]   --->   Operation 673 'add' 'add_ln104_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 674 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_6 = add i64 %add_ln104_3, i64 %add_ln104_1" [d2.cpp:104]   --->   Operation 674 'add' 'add_ln104_6' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 675 [1/1] (1.08ns)   --->   "%add_ln104_10 = add i64 %mul_ln104_2, i64 %mul_ln63_8" [d2.cpp:104]   --->   Operation 675 'add' 'add_ln104_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 676 [1/1] (1.08ns)   --->   "%add_ln104_11 = add i64 %mul_ln104, i64 %mul_ln63_1" [d2.cpp:104]   --->   Operation 676 'add' 'add_ln104_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln104_6 = trunc i64 %add_ln104_10" [d2.cpp:104]   --->   Operation 677 'trunc' 'trunc_ln104_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln104_7 = trunc i64 %add_ln104_11" [d2.cpp:104]   --->   Operation 678 'trunc' 'trunc_ln104_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 679 [1/1] (1.08ns)   --->   "%add_ln104_12 = add i64 %add_ln104_11, i64 %add_ln104_10" [d2.cpp:104]   --->   Operation 679 'add' 'add_ln104_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 680 [1/1] (0.97ns)   --->   "%add_ln104_14 = add i28 %trunc_ln104_7, i28 %trunc_ln104_6" [d2.cpp:104]   --->   Operation 680 'add' 'add_ln104_14' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 681 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln104_16 = add i28 %add_ln104_5, i28 %add_ln104_4" [d2.cpp:104]   --->   Operation 681 'add' 'add_ln104_16' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 5.94>
ST_24 : Operation 682 [1/2] (1.22ns)   --->   "%call_ln63 = call void @test_Pipeline_VITIS_LOOP_73_5, i64 %arr_6, i64 %arr_5, i64 %arr_4, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_10_loc_load, i64 %add239_22502_loc, i64 %add239_1_22500_loc, i64 %add239_1_12498_loc, i64 %add239_12496_loc, i64 %add239_2732494_loc, i64 %add239_1412492_loc, i64 %add2392490_loc" [d2.cpp:63]   --->   Operation 682 'call' 'call_ln63' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 683 '%mul_ln100 = mul i64 %zext_ln63_6, i64 %zext_ln51_2'
ST_24 : Operation 683 [1/1] (2.10ns)   --->   "%mul_ln100 = mul i64 %zext_ln63_6, i64 %zext_ln51_2" [d2.cpp:100]   --->   Operation 683 'mul' 'mul_ln100' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 684 '%mul_ln100_1 = mul i64 %zext_ln63_5, i64 %zext_ln59_13'
ST_24 : Operation 684 [1/1] (2.10ns)   --->   "%mul_ln100_1 = mul i64 %zext_ln63_5, i64 %zext_ln59_13" [d2.cpp:100]   --->   Operation 684 'mul' 'mul_ln100_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 685 [1/1] (1.08ns)   --->   "%add_ln100 = add i64 %mul_ln100_1, i64 %mul_ln100" [d2.cpp:100]   --->   Operation 685 'add' 'add_ln100' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = trunc i64 %add_ln100" [d2.cpp:100]   --->   Operation 686 'trunc' 'trunc_ln100_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_10 = add i64 %add_ln101_8, i64 %add_ln101_3" [d2.cpp:101]   --->   Operation 687 'add' 'add_ln101_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_14 = add i64 %add_ln101_13, i64 %add_ln101_11" [d2.cpp:101]   --->   Operation 688 'add' 'add_ln101_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 689 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_22 = add i64 %add_ln101_19, i64 %add_ln101_14" [d2.cpp:101]   --->   Operation 689 'add' 'add_ln101_22' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_23 = add i28 %add_ln101_9, i28 %trunc_ln101_2" [d2.cpp:101]   --->   Operation 690 'add' 'add_ln101_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 691 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_11 = add i64 %add_ln101_22, i64 %add_ln101_10" [d2.cpp:101]   --->   Operation 691 'add' 'arr_11' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 692 '%mul_ln102_3 = mul i64 %zext_ln63_3, i64 %zext_ln59_18'
ST_24 : Operation 692 [1/1] (2.10ns)   --->   "%mul_ln102_3 = mul i64 %zext_ln63_3, i64 %zext_ln59_18" [d2.cpp:102]   --->   Operation 692 'mul' 'mul_ln102_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 693 '%mul_ln102_5 = mul i64 %zext_ln63_5, i64 %zext_ln59_16'
ST_24 : Operation 693 [1/1] (2.10ns)   --->   "%mul_ln102_5 = mul i64 %zext_ln63_5, i64 %zext_ln59_16" [d2.cpp:102]   --->   Operation 693 'mul' 'mul_ln102_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 694 '%mul_ln102_6 = mul i64 %zext_ln51_3, i64 %zext_ln59_13'
ST_24 : Operation 694 [1/1] (2.10ns)   --->   "%mul_ln102_6 = mul i64 %zext_ln51_3, i64 %zext_ln59_13" [d2.cpp:102]   --->   Operation 694 'mul' 'mul_ln102_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 695 '%mul_ln102_7 = mul i64 %zext_ln63_6, i64 %zext_ln59_14'
ST_24 : Operation 695 [1/1] (2.10ns)   --->   "%mul_ln102_7 = mul i64 %zext_ln63_6, i64 %zext_ln59_14" [d2.cpp:102]   --->   Operation 695 'mul' 'mul_ln102_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 696 [1/1] (1.08ns)   --->   "%add_ln102_9 = add i64 %mul_ln102_7, i64 %mul_ln102_5" [d2.cpp:102]   --->   Operation 696 'add' 'add_ln102_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 697 [1/1] (1.08ns)   --->   "%add_ln102_10 = add i64 %mul_ln102_6, i64 %mul_ln102_3" [d2.cpp:102]   --->   Operation 697 'add' 'add_ln102_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln102_4 = trunc i64 %add_ln102_9" [d2.cpp:102]   --->   Operation 698 'trunc' 'trunc_ln102_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln102_5 = trunc i64 %add_ln102_10" [d2.cpp:102]   --->   Operation 699 'trunc' 'trunc_ln102_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 700 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_11 = add i64 %add_ln102_10, i64 %add_ln102_9" [d2.cpp:102]   --->   Operation 700 'add' 'add_ln102_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_15 = add i28 %trunc_ln102_5, i28 %trunc_ln102_4" [d2.cpp:102]   --->   Operation 701 'add' 'add_ln102_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 702 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln102_17 = add i64 %add_ln102_14, i64 %add_ln102_11" [d2.cpp:102]   --->   Operation 702 'add' 'add_ln102_17' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_18 = add i28 %add_ln102_7, i28 %add_ln102_6" [d2.cpp:102]   --->   Operation 703 'add' 'add_ln102_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 704 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln102_19 = add i28 %add_ln102_16, i28 %add_ln102_15" [d2.cpp:102]   --->   Operation 704 'add' 'add_ln102_19' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 705 '%mul_ln103 = mul i64 %zext_ln63_1, i64 %zext_ln95'
ST_24 : Operation 705 [1/1] (2.10ns)   --->   "%mul_ln103 = mul i64 %zext_ln63_1, i64 %zext_ln95" [d2.cpp:103]   --->   Operation 705 'mul' 'mul_ln103' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 706 '%mul_ln103_1 = mul i64 %zext_ln63_2, i64 %zext_ln59_19'
ST_24 : Operation 706 [1/1] (2.10ns)   --->   "%mul_ln103_1 = mul i64 %zext_ln63_2, i64 %zext_ln59_19" [d2.cpp:103]   --->   Operation 706 'mul' 'mul_ln103_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 707 '%mul_ln103_2 = mul i64 %zext_ln63_3, i64 %zext_ln59_17'
ST_24 : Operation 707 [1/1] (2.10ns)   --->   "%mul_ln103_2 = mul i64 %zext_ln63_3, i64 %zext_ln59_17" [d2.cpp:103]   --->   Operation 707 'mul' 'mul_ln103_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 708 '%mul_ln103_3 = mul i64 %zext_ln63_4, i64 %zext_ln59_18'
ST_24 : Operation 708 [1/1] (2.10ns)   --->   "%mul_ln103_3 = mul i64 %zext_ln63_4, i64 %zext_ln59_18" [d2.cpp:103]   --->   Operation 708 'mul' 'mul_ln103_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 709 '%mul_ln103_4 = mul i64 %zext_ln63_5, i64 %zext_ln59_15'
ST_24 : Operation 709 [1/1] (2.10ns)   --->   "%mul_ln103_4 = mul i64 %zext_ln63_5, i64 %zext_ln59_15" [d2.cpp:103]   --->   Operation 709 'mul' 'mul_ln103_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 710 '%mul_ln103_5 = mul i64 %zext_ln63_6, i64 %zext_ln59_16'
ST_24 : Operation 710 [1/1] (2.10ns)   --->   "%mul_ln103_5 = mul i64 %zext_ln63_6, i64 %zext_ln59_16" [d2.cpp:103]   --->   Operation 710 'mul' 'mul_ln103_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 711 '%mul_ln103_6 = mul i64 %zext_ln51_3, i64 %zext_ln59_14'
ST_24 : Operation 711 [1/1] (2.10ns)   --->   "%mul_ln103_6 = mul i64 %zext_ln51_3, i64 %zext_ln59_14" [d2.cpp:103]   --->   Operation 711 'mul' 'mul_ln103_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 712 '%mul_ln104_1 = mul i64 %zext_ln63_3, i64 %zext_ln59_19'
ST_24 : Operation 712 [1/1] (2.10ns)   --->   "%mul_ln104_1 = mul i64 %zext_ln63_3, i64 %zext_ln59_19" [d2.cpp:104]   --->   Operation 712 'mul' 'mul_ln104_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 713 '%mul_ln104_3 = mul i64 %zext_ln63_5, i64 %zext_ln59_18'
ST_24 : Operation 713 [1/1] (2.10ns)   --->   "%mul_ln104_3 = mul i64 %zext_ln63_5, i64 %zext_ln59_18" [d2.cpp:104]   --->   Operation 713 'mul' 'mul_ln104_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 714 '%mul_ln104_4 = mul i64 %zext_ln63_6, i64 %zext_ln59_15'
ST_24 : Operation 714 [1/1] (2.10ns)   --->   "%mul_ln104_4 = mul i64 %zext_ln63_6, i64 %zext_ln59_15" [d2.cpp:104]   --->   Operation 714 'mul' 'mul_ln104_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 715 '%mul_ln104_5 = mul i64 %zext_ln51_3, i64 %zext_ln59_16'
ST_24 : Operation 715 [1/1] (2.10ns)   --->   "%mul_ln104_5 = mul i64 %zext_ln51_3, i64 %zext_ln59_16" [d2.cpp:104]   --->   Operation 715 'mul' 'mul_ln104_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 716 '%mul_ln105_1 = mul i64 %zext_ln63_4, i64 %zext_ln59_19'
ST_24 : Operation 716 [1/1] (2.10ns)   --->   "%mul_ln105_1 = mul i64 %zext_ln63_4, i64 %zext_ln59_19" [d2.cpp:105]   --->   Operation 716 'mul' 'mul_ln105_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 717 '%mul_ln105_2 = mul i64 %zext_ln63_5, i64 %zext_ln59_17'
ST_24 : Operation 717 [1/1] (2.10ns)   --->   "%mul_ln105_2 = mul i64 %zext_ln63_5, i64 %zext_ln59_17" [d2.cpp:105]   --->   Operation 717 'mul' 'mul_ln105_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 718 '%mul_ln105_3 = mul i64 %zext_ln63_6, i64 %zext_ln59_18'
ST_24 : Operation 718 [1/1] (2.10ns)   --->   "%mul_ln105_3 = mul i64 %zext_ln63_6, i64 %zext_ln59_18" [d2.cpp:105]   --->   Operation 718 'mul' 'mul_ln105_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 719 '%mul_ln105_4 = mul i64 %zext_ln51_3, i64 %zext_ln59_15'
ST_24 : Operation 719 [1/1] (2.10ns)   --->   "%mul_ln105_4 = mul i64 %zext_ln51_3, i64 %zext_ln59_15" [d2.cpp:105]   --->   Operation 719 'mul' 'mul_ln105_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 720 '%mul_ln106 = mul i64 %zext_ln63_4, i64 %zext_ln95'
ST_24 : Operation 720 [1/1] (2.10ns)   --->   "%mul_ln106 = mul i64 %zext_ln63_4, i64 %zext_ln95" [d2.cpp:106]   --->   Operation 720 'mul' 'mul_ln106' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 721 '%mul_ln106_1 = mul i64 %zext_ln63_5, i64 %zext_ln59_19'
ST_24 : Operation 721 [1/1] (2.10ns)   --->   "%mul_ln106_1 = mul i64 %zext_ln63_5, i64 %zext_ln59_19" [d2.cpp:106]   --->   Operation 721 'mul' 'mul_ln106_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 722 '%mul_ln106_2 = mul i64 %zext_ln51_3, i64 %zext_ln59_18'
ST_24 : Operation 722 [1/1] (2.10ns)   --->   "%mul_ln106_2 = mul i64 %zext_ln51_3, i64 %zext_ln59_18" [d2.cpp:106]   --->   Operation 722 'mul' 'mul_ln106_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 723 '%mul_ln106_3 = mul i64 %zext_ln63_6, i64 %zext_ln59_17'
ST_24 : Operation 723 [1/1] (2.10ns)   --->   "%mul_ln106_3 = mul i64 %zext_ln63_6, i64 %zext_ln59_17" [d2.cpp:106]   --->   Operation 723 'mul' 'mul_ln106_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 724 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_11, i32 28, i32 63" [d2.cpp:111]   --->   Operation 724 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 725 [1/1] (0.00ns)   --->   "%zext_ln111_63 = zext i36 %lshr_ln" [d2.cpp:111]   --->   Operation 725 'zext' 'zext_ln111_63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_13 = add i64 %add_ln109_12, i64 %add_ln109_10" [d2.cpp:109]   --->   Operation 726 'add' 'add_ln109_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 727 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln109_21 = add i64 %add_ln109_18, i64 %add_ln109_13" [d2.cpp:109]   --->   Operation 727 'add' 'add_ln109_21' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_26 = add i64 %add_ln109_21, i64 %add_ln109_9" [d2.cpp:109]   --->   Operation 728 'add' 'arr_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln111_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_11, i32 28, i32 55" [d2.cpp:111]   --->   Operation 729 'partselect' 'trunc_ln111_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln111_1 = add i28 %add_ln109_23, i28 %add_ln109_22" [d2.cpp:111]   --->   Operation 730 'add' 'add_ln111_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 731 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln111 = add i64 %arr_26, i64 %zext_ln111_63" [d2.cpp:111]   --->   Operation 731 'add' 'add_ln111' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 732 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln111_2 = add i28 %add_ln111_1, i28 %trunc_ln111_1" [d2.cpp:111]   --->   Operation 732 'add' 'add_ln111_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 733 '%mul_ln111 = mul i64 %zext_ln51, i64 %zext_ln95'
ST_24 : Operation 733 [1/1] (2.10ns)   --->   "%mul_ln111 = mul i64 %zext_ln51, i64 %zext_ln95" [d2.cpp:111]   --->   Operation 733 'mul' 'mul_ln111' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i64 %mul_ln111" [d2.cpp:111]   --->   Operation 734 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 735 '%mul_ln111_1 = mul i64 %zext_ln63, i64 %zext_ln59_19'
ST_24 : Operation 735 [1/1] (2.10ns)   --->   "%mul_ln111_1 = mul i64 %zext_ln63, i64 %zext_ln59_19" [d2.cpp:111]   --->   Operation 735 'mul' 'mul_ln111_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i64 %mul_ln111_1" [d2.cpp:111]   --->   Operation 736 'zext' 'zext_ln111_2' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 737 '%mul_ln111_2 = mul i64 %zext_ln63_1, i64 %zext_ln59_17'
ST_24 : Operation 737 [1/1] (2.10ns)   --->   "%mul_ln111_2 = mul i64 %zext_ln63_1, i64 %zext_ln59_17" [d2.cpp:111]   --->   Operation 737 'mul' 'mul_ln111_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i64 %mul_ln111_2" [d2.cpp:111]   --->   Operation 738 'zext' 'zext_ln111_3' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 739 '%mul_ln111_3 = mul i64 %zext_ln63_2, i64 %zext_ln59_18'
ST_24 : Operation 739 [1/1] (2.10ns)   --->   "%mul_ln111_3 = mul i64 %zext_ln63_2, i64 %zext_ln59_18" [d2.cpp:111]   --->   Operation 739 'mul' 'mul_ln111_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln111_4 = zext i64 %mul_ln111_3" [d2.cpp:111]   --->   Operation 740 'zext' 'zext_ln111_4' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 741 '%mul_ln111_4 = mul i64 %zext_ln63_3, i64 %zext_ln59_15'
ST_24 : Operation 741 [1/1] (2.10ns)   --->   "%mul_ln111_4 = mul i64 %zext_ln63_3, i64 %zext_ln59_15" [d2.cpp:111]   --->   Operation 741 'mul' 'mul_ln111_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln111_5 = zext i64 %mul_ln111_4" [d2.cpp:111]   --->   Operation 742 'zext' 'zext_ln111_5' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 743 '%mul_ln111_5 = mul i64 %zext_ln63_4, i64 %zext_ln59_16'
ST_24 : Operation 743 [1/1] (2.10ns)   --->   "%mul_ln111_5 = mul i64 %zext_ln63_4, i64 %zext_ln59_16" [d2.cpp:111]   --->   Operation 743 'mul' 'mul_ln111_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln111_6 = zext i64 %mul_ln111_5" [d2.cpp:111]   --->   Operation 744 'zext' 'zext_ln111_6' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 745 '%mul_ln111_6 = mul i64 %zext_ln63_5, i64 %zext_ln59_14'
ST_24 : Operation 745 [1/1] (2.10ns)   --->   "%mul_ln111_6 = mul i64 %zext_ln63_5, i64 %zext_ln59_14" [d2.cpp:111]   --->   Operation 745 'mul' 'mul_ln111_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln111_7 = zext i64 %mul_ln111_6" [d2.cpp:111]   --->   Operation 746 'zext' 'zext_ln111_7' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 747 '%mul_ln111_7 = mul i64 %zext_ln63_6, i64 %zext_ln59_13'
ST_24 : Operation 747 [1/1] (2.10ns)   --->   "%mul_ln111_7 = mul i64 %zext_ln63_6, i64 %zext_ln59_13" [d2.cpp:111]   --->   Operation 747 'mul' 'mul_ln111_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln111_8 = zext i64 %mul_ln111_7" [d2.cpp:111]   --->   Operation 748 'zext' 'zext_ln111_8' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (1.31ns)   --->   Input mux for Operation 749 '%mul_ln111_8 = mul i64 %zext_ln51_3, i64 %zext_ln51_2'
ST_24 : Operation 749 [1/1] (2.10ns)   --->   "%mul_ln111_8 = mul i64 %zext_ln51_3, i64 %zext_ln51_2" [d2.cpp:111]   --->   Operation 749 'mul' 'mul_ln111_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln111_9 = zext i64 %mul_ln111_8" [d2.cpp:111]   --->   Operation 750 'zext' 'zext_ln111_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i64 %mul_ln111_8" [d2.cpp:111]   --->   Operation 751 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 752 [1/1] (0.00ns)   --->   "%trunc_ln111_2 = trunc i64 %mul_ln111_7" [d2.cpp:111]   --->   Operation 752 'trunc' 'trunc_ln111_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 753 [1/1] (0.00ns)   --->   "%trunc_ln111_3 = trunc i64 %mul_ln111_6" [d2.cpp:111]   --->   Operation 753 'trunc' 'trunc_ln111_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln111_4 = trunc i64 %mul_ln111_5" [d2.cpp:111]   --->   Operation 754 'trunc' 'trunc_ln111_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 755 [1/1] (0.00ns)   --->   "%trunc_ln111_5 = trunc i64 %mul_ln111_4" [d2.cpp:111]   --->   Operation 755 'trunc' 'trunc_ln111_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln111_7 = trunc i64 %mul_ln111_3" [d2.cpp:111]   --->   Operation 756 'trunc' 'trunc_ln111_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln111_8 = trunc i64 %mul_ln111_2" [d2.cpp:111]   --->   Operation 757 'trunc' 'trunc_ln111_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln111_9 = trunc i64 %mul_ln111_1" [d2.cpp:111]   --->   Operation 758 'trunc' 'trunc_ln111_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln111_10 = trunc i64 %mul_ln111" [d2.cpp:111]   --->   Operation 759 'trunc' 'trunc_ln111_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 760 [1/1] (1.08ns)   --->   "%add_ln111_3 = add i65 %zext_ln111_9, i65 %zext_ln111_7" [d2.cpp:111]   --->   Operation 760 'add' 'add_ln111_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln111_12 = zext i65 %add_ln111_3" [d2.cpp:111]   --->   Operation 761 'zext' 'zext_ln111_12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 762 [1/1] (1.09ns)   --->   "%add_ln111_4 = add i66 %zext_ln111_12, i66 %zext_ln111_8" [d2.cpp:111]   --->   Operation 762 'add' 'add_ln111_4' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 763 [1/1] (1.08ns)   --->   "%add_ln111_5 = add i65 %zext_ln111_5, i65 %zext_ln111_4" [d2.cpp:111]   --->   Operation 763 'add' 'add_ln111_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln111_14 = zext i65 %add_ln111_5" [d2.cpp:111]   --->   Operation 764 'zext' 'zext_ln111_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 765 [1/1] (1.09ns)   --->   "%add_ln111_6 = add i66 %zext_ln111_14, i66 %zext_ln111_6" [d2.cpp:111]   --->   Operation 765 'add' 'add_ln111_6' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 766 [1/1] (1.08ns)   --->   "%add_ln111_8 = add i65 %zext_ln111_2, i65 %zext_ln111_1" [d2.cpp:111]   --->   Operation 766 'add' 'add_ln111_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln111_17 = zext i65 %add_ln111_8" [d2.cpp:111]   --->   Operation 767 'zext' 'zext_ln111_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 768 [1/1] (1.09ns)   --->   "%add_ln111_9 = add i66 %zext_ln111_17, i66 %zext_ln111_3" [d2.cpp:111]   --->   Operation 768 'add' 'add_ln111_9' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 769 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln111_40 = add i28 %add_ln101_24, i28 %add_ln101_23" [d2.cpp:111]   --->   Operation 769 'add' 'add_ln111_40' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 770 [1/1] (0.00ns)   --->   "%lshr_ln112_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln111, i32 28, i32 63" [d2.cpp:112]   --->   Operation 770 'partselect' 'lshr_ln112_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i36 %lshr_ln112_1" [d2.cpp:112]   --->   Operation 771 'zext' 'zext_ln112_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_13 = add i64 %add_ln108_12, i64 %add_ln108_10" [d2.cpp:108]   --->   Operation 772 'add' 'add_ln108_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln108_18 = add i28 %trunc_ln108_4, i28 %trunc_ln108_3" [d2.cpp:108]   --->   Operation 773 'add' 'add_ln108_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 774 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln108_20 = add i64 %add_ln108_17, i64 %add_ln108_13" [d2.cpp:108]   --->   Operation 774 'add' 'add_ln108_20' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 775 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln108_22 = add i28 %add_ln108_19, i28 %add_ln108_18" [d2.cpp:108]   --->   Operation 775 'add' 'add_ln108_22' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 776 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_25 = add i64 %add_ln108_20, i64 %add_ln108_9" [d2.cpp:108]   --->   Operation 776 'add' 'arr_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln111, i32 28, i32 55" [d2.cpp:112]   --->   Operation 777 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln112_3 = add i28 %add_ln108_22, i28 %add_ln108_21" [d2.cpp:112]   --->   Operation 778 'add' 'add_ln112_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 779 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln112_1 = add i64 %arr_25, i64 %zext_ln112_3" [d2.cpp:112]   --->   Operation 779 'add' 'add_ln112_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 780 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln112_2 = add i28 %add_ln112_3, i28 %trunc_ln" [d2.cpp:112]   --->   Operation 780 'add' 'add_ln112_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 781 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln112_1, i32 28, i32 63" [d2.cpp:113]   --->   Operation 781 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i36 %lshr_ln2" [d2.cpp:113]   --->   Operation 782 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_11 = add i64 %add_ln107_10, i64 %add_ln107_8" [d2.cpp:107]   --->   Operation 783 'add' 'add_ln107_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 784 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_16 = add i28 %trunc_ln107_4, i28 %trunc_ln107_3" [d2.cpp:107]   --->   Operation 784 'add' 'add_ln107_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 785 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln107_18 = add i64 %add_ln107_15, i64 %add_ln107_11" [d2.cpp:107]   --->   Operation 785 'add' 'add_ln107_18' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 786 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln107_20 = add i28 %add_ln107_17, i28 %add_ln107_16" [d2.cpp:107]   --->   Operation 786 'add' 'add_ln107_20' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_24 = add i64 %add_ln107_18, i64 %add_ln107_7" [d2.cpp:107]   --->   Operation 787 'add' 'arr_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln112_1, i32 28, i32 55" [d2.cpp:113]   --->   Operation 788 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_1 = add i28 %add_ln107_20, i28 %add_ln107_19" [d2.cpp:113]   --->   Operation 789 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 790 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln113 = add i64 %arr_24, i64 %zext_ln113" [d2.cpp:113]   --->   Operation 790 'add' 'add_ln113' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 791 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln113_1, i28 %trunc_ln1" [d2.cpp:113]   --->   Operation 791 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 792 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln113, i32 28, i32 63" [d2.cpp:114]   --->   Operation 792 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 793 [1/1] (1.08ns)   --->   "%add_ln106_8 = add i64 %mul_ln106_2, i64 %mul_ln106_3" [d2.cpp:106]   --->   Operation 793 'add' 'add_ln106_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 794 [1/1] (1.08ns)   --->   "%add_ln106_9 = add i64 %mul_ln106, i64 %mul_ln106_1" [d2.cpp:106]   --->   Operation 794 'add' 'add_ln106_9' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln106_3 = trunc i64 %add_ln106_8" [d2.cpp:106]   --->   Operation 795 'trunc' 'trunc_ln106_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln106_4 = trunc i64 %add_ln106_9" [d2.cpp:106]   --->   Operation 796 'trunc' 'trunc_ln106_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_10 = add i64 %add_ln106_9, i64 %add_ln106_8" [d2.cpp:106]   --->   Operation 797 'add' 'add_ln106_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_14 = add i28 %trunc_ln106_4, i28 %trunc_ln106_3" [d2.cpp:106]   --->   Operation 798 'add' 'add_ln106_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 799 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_16 = add i64 %add_ln106_13, i64 %add_ln106_10" [d2.cpp:106]   --->   Operation 799 'add' 'add_ln106_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 800 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln106_18 = add i28 %add_ln106_15, i28 %add_ln106_14" [d2.cpp:106]   --->   Operation 800 'add' 'add_ln106_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 801 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln113, i32 28, i32 55" [d2.cpp:114]   --->   Operation 801 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_1 = add i28 %add_ln106_18, i28 %add_ln106_17" [d2.cpp:114]   --->   Operation 802 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 803 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln114_1, i28 %trunc_ln2" [d2.cpp:114]   --->   Operation 803 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 804 [1/1] (1.08ns)   --->   "%add_ln105_7 = add i64 %mul_ln105_4, i64 %mul_ln105_3" [d2.cpp:105]   --->   Operation 804 'add' 'add_ln105_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 805 [1/1] (1.08ns)   --->   "%add_ln105_8 = add i64 %mul_ln105_1, i64 %mul_ln105_2" [d2.cpp:105]   --->   Operation 805 'add' 'add_ln105_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln105_4 = trunc i64 %add_ln105_7" [d2.cpp:105]   --->   Operation 806 'trunc' 'trunc_ln105_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 807 [1/1] (0.00ns)   --->   "%trunc_ln105_5 = trunc i64 %add_ln105_8" [d2.cpp:105]   --->   Operation 807 'trunc' 'trunc_ln105_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_9 = add i64 %add_ln105_8, i64 %add_ln105_7" [d2.cpp:105]   --->   Operation 808 'add' 'add_ln105_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105_14 = add i28 %trunc_ln105_5, i28 %trunc_ln105_4" [d2.cpp:105]   --->   Operation 809 'add' 'add_ln105_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 810 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln105_16 = add i64 %add_ln105_13, i64 %add_ln105_9" [d2.cpp:105]   --->   Operation 810 'add' 'add_ln105_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 811 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln105_18 = add i28 %add_ln105_15, i28 %add_ln105_14" [d2.cpp:105]   --->   Operation 811 'add' 'add_ln105_18' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 812 [1/1] (1.08ns)   --->   "%add_ln104_7 = add i64 %mul_ln104_4, i64 %mul_ln104_3" [d2.cpp:104]   --->   Operation 812 'add' 'add_ln104_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 813 [1/1] (1.08ns)   --->   "%add_ln104_8 = add i64 %mul_ln104_5, i64 %mul_ln104_1" [d2.cpp:104]   --->   Operation 813 'add' 'add_ln104_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln104_4 = trunc i64 %add_ln104_7" [d2.cpp:104]   --->   Operation 814 'trunc' 'trunc_ln104_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 815 [1/1] (0.00ns)   --->   "%trunc_ln104_5 = trunc i64 %add_ln104_8" [d2.cpp:104]   --->   Operation 815 'trunc' 'trunc_ln104_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_9 = add i64 %add_ln104_8, i64 %add_ln104_7" [d2.cpp:104]   --->   Operation 816 'add' 'add_ln104_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln104_13 = add i28 %trunc_ln104_5, i28 %trunc_ln104_4" [d2.cpp:104]   --->   Operation 817 'add' 'add_ln104_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 818 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln104_15 = add i64 %add_ln104_12, i64 %add_ln104_9" [d2.cpp:104]   --->   Operation 818 'add' 'add_ln104_15' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 819 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln104_17 = add i28 %add_ln104_14, i28 %add_ln104_13" [d2.cpp:104]   --->   Operation 819 'add' 'add_ln104_17' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 820 [1/1] (1.08ns)   --->   "%add_ln103 = add i64 %mul_ln103, i64 %add_ln63_13" [d2.cpp:103]   --->   Operation 820 'add' 'add_ln103' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 821 [1/1] (1.08ns)   --->   "%add_ln103_1 = add i64 %mul_ln103_1, i64 %mul_ln103_2" [d2.cpp:103]   --->   Operation 821 'add' 'add_ln103_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 822 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i64 %add_ln103" [d2.cpp:103]   --->   Operation 822 'trunc' 'trunc_ln103' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 823 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i64 %add_ln103_1" [d2.cpp:103]   --->   Operation 823 'trunc' 'trunc_ln103_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 824 [1/1] (1.08ns)   --->   "%add_ln103_2 = add i64 %add_ln103_1, i64 %add_ln103" [d2.cpp:103]   --->   Operation 824 'add' 'add_ln103_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 825 [1/1] (1.08ns)   --->   "%add_ln103_3 = add i64 %mul_ln103_6, i64 %mul_ln103_5" [d2.cpp:103]   --->   Operation 825 'add' 'add_ln103_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103_4 = add i64 %mul_ln103_4, i64 %mul_ln63" [d2.cpp:103]   --->   Operation 826 'add' 'add_ln103_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 827 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln103_5 = add i64 %add_ln103_4, i64 %mul_ln103_3" [d2.cpp:103]   --->   Operation 827 'add' 'add_ln103_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln103_2 = trunc i64 %add_ln103_3" [d2.cpp:103]   --->   Operation 828 'trunc' 'trunc_ln103_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 829 [1/1] (0.00ns)   --->   "%trunc_ln103_3 = trunc i64 %add_ln103_5" [d2.cpp:103]   --->   Operation 829 'trunc' 'trunc_ln103_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 830 [1/1] (1.08ns)   --->   "%add_ln103_6 = add i64 %add_ln103_5, i64 %add_ln103_3" [d2.cpp:103]   --->   Operation 830 'add' 'add_ln103_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 831 [1/1] (0.97ns)   --->   "%add_ln103_7 = add i28 %trunc_ln103_1, i28 %trunc_ln103" [d2.cpp:103]   --->   Operation 831 'add' 'add_ln103_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 832 [1/1] (0.97ns)   --->   "%add_ln103_8 = add i28 %trunc_ln103_3, i28 %trunc_ln103_2" [d2.cpp:103]   --->   Operation 832 'add' 'add_ln103_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 833 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln118 = add i28 %add_ln102_19, i28 %add_ln102_18" [d2.cpp:118]   --->   Operation 833 'add' 'add_ln118' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_4 = add i28 %trunc_ln111_9, i28 %trunc_ln111_8" [d2.cpp:119]   --->   Operation 834 'add' 'add_ln119_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 835 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_5 = add i28 %add_ln119_4, i28 %trunc_ln111_7" [d2.cpp:119]   --->   Operation 835 'add' 'add_ln119_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 836 [1/1] (0.97ns)   --->   "%add_ln119_7 = add i28 %trunc_ln111_2, i28 %trunc_ln111_3" [d2.cpp:119]   --->   Operation 836 'add' 'add_ln119_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.12>
ST_25 : Operation 837 [1/1] (0.00ns)   --->   "%add239_22502_loc_load = load i64 %add239_22502_loc"   --->   Operation 837 'load' 'add239_22502_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 838 [1/1] (0.00ns)   --->   "%add239_1_22500_loc_load = load i64 %add239_1_22500_loc"   --->   Operation 838 'load' 'add239_1_22500_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 839 [1/1] (0.00ns)   --->   "%add239_1_12498_loc_load = load i64 %add239_1_12498_loc"   --->   Operation 839 'load' 'add239_1_12498_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 840 [1/1] (0.00ns)   --->   "%add239_12496_loc_load = load i64 %add239_12496_loc"   --->   Operation 840 'load' 'add239_12496_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 841 '%mul_ln95 = mul i64 %zext_ln63_1, i64 %zext_ln51_2'
ST_25 : Operation 841 [1/1] (2.10ns)   --->   "%mul_ln95 = mul i64 %zext_ln63_1, i64 %zext_ln51_2" [d2.cpp:95]   --->   Operation 841 'mul' 'mul_ln95' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 842 '%mul_ln95_1 = mul i64 %zext_ln63, i64 %zext_ln59_13'
ST_25 : Operation 842 [1/1] (2.10ns)   --->   "%mul_ln95_1 = mul i64 %zext_ln63, i64 %zext_ln59_13" [d2.cpp:95]   --->   Operation 842 'mul' 'mul_ln95_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 843 '%mul_ln95_2 = mul i64 %zext_ln51, i64 %zext_ln59_14'
ST_25 : Operation 843 [1/1] (2.10ns)   --->   "%mul_ln95_2 = mul i64 %zext_ln51, i64 %zext_ln59_14" [d2.cpp:95]   --->   Operation 843 'mul' 'mul_ln95_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 844 '%mul_ln95_3 = mul i64 %zext_ln59_7, i64 %zext_ln59_16'
ST_25 : Operation 844 [1/1] (2.10ns)   --->   "%mul_ln95_3 = mul i64 %zext_ln59_7, i64 %zext_ln59_16" [d2.cpp:95]   --->   Operation 844 'mul' 'mul_ln95_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 845 '%mul_ln95_4 = mul i64 %zext_ln59_6, i64 %zext_ln59_15'
ST_25 : Operation 845 [1/1] (2.10ns)   --->   "%mul_ln95_4 = mul i64 %zext_ln59_6, i64 %zext_ln59_15" [d2.cpp:95]   --->   Operation 845 'mul' 'mul_ln95_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 846 '%mul_ln95_5 = mul i64 %zext_ln59_5, i64 %zext_ln59_18'
ST_25 : Operation 846 [1/1] (2.10ns)   --->   "%mul_ln95_5 = mul i64 %zext_ln59_5, i64 %zext_ln59_18" [d2.cpp:95]   --->   Operation 846 'mul' 'mul_ln95_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 847 '%mul_ln95_6 = mul i64 %zext_ln59_4, i64 %zext_ln59_17'
ST_25 : Operation 847 [1/1] (2.10ns)   --->   "%mul_ln95_6 = mul i64 %zext_ln59_4, i64 %zext_ln59_17" [d2.cpp:95]   --->   Operation 847 'mul' 'mul_ln95_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 848 '%mul_ln95_7 = mul i64 %zext_ln59_3, i64 %zext_ln59_19'
ST_25 : Operation 848 [1/1] (2.10ns)   --->   "%mul_ln95_7 = mul i64 %zext_ln59_3, i64 %zext_ln59_19" [d2.cpp:95]   --->   Operation 848 'mul' 'mul_ln95_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 849 '%mul_ln95_8 = mul i64 %zext_ln59_2, i64 %zext_ln95'
ST_25 : Operation 849 [1/1] (2.10ns)   --->   "%mul_ln95_8 = mul i64 %zext_ln59_2, i64 %zext_ln95" [d2.cpp:95]   --->   Operation 849 'mul' 'mul_ln95_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 850 '%mul_ln96 = mul i64 %zext_ln63_2, i64 %zext_ln51_2'
ST_25 : Operation 850 [1/1] (2.10ns)   --->   "%mul_ln96 = mul i64 %zext_ln63_2, i64 %zext_ln51_2" [d2.cpp:96]   --->   Operation 850 'mul' 'mul_ln96' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 851 '%mul_ln96_1 = mul i64 %zext_ln63_1, i64 %zext_ln59_13'
ST_25 : Operation 851 [1/1] (2.10ns)   --->   "%mul_ln96_1 = mul i64 %zext_ln63_1, i64 %zext_ln59_13" [d2.cpp:96]   --->   Operation 851 'mul' 'mul_ln96_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 852 '%mul_ln96_2 = mul i64 %zext_ln51, i64 %zext_ln59_16'
ST_25 : Operation 852 [1/1] (2.10ns)   --->   "%mul_ln96_2 = mul i64 %zext_ln51, i64 %zext_ln59_16" [d2.cpp:96]   --->   Operation 852 'mul' 'mul_ln96_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 853 '%mul_ln96_3 = mul i64 %zext_ln59_7, i64 %zext_ln59_15'
ST_25 : Operation 853 [1/1] (2.10ns)   --->   "%mul_ln96_3 = mul i64 %zext_ln59_7, i64 %zext_ln59_15" [d2.cpp:96]   --->   Operation 853 'mul' 'mul_ln96_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 854 '%mul_ln96_4 = mul i64 %zext_ln63, i64 %zext_ln59_14'
ST_25 : Operation 854 [1/1] (2.10ns)   --->   "%mul_ln96_4 = mul i64 %zext_ln63, i64 %zext_ln59_14" [d2.cpp:96]   --->   Operation 854 'mul' 'mul_ln96_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 855 '%mul_ln96_5 = mul i64 %zext_ln59_6, i64 %zext_ln59_18'
ST_25 : Operation 855 [1/1] (2.10ns)   --->   "%mul_ln96_5 = mul i64 %zext_ln59_6, i64 %zext_ln59_18" [d2.cpp:96]   --->   Operation 855 'mul' 'mul_ln96_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 856 '%mul_ln96_6 = mul i64 %zext_ln59_5, i64 %zext_ln59_17'
ST_25 : Operation 856 [1/1] (2.10ns)   --->   "%mul_ln96_6 = mul i64 %zext_ln59_5, i64 %zext_ln59_17" [d2.cpp:96]   --->   Operation 856 'mul' 'mul_ln96_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 857 '%mul_ln96_7 = mul i64 %zext_ln59_4, i64 %zext_ln59_19'
ST_25 : Operation 857 [1/1] (2.10ns)   --->   "%mul_ln96_7 = mul i64 %zext_ln59_4, i64 %zext_ln59_19" [d2.cpp:96]   --->   Operation 857 'mul' 'mul_ln96_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 858 '%mul_ln96_8 = mul i64 %zext_ln59_3, i64 %zext_ln95'
ST_25 : Operation 858 [1/1] (2.10ns)   --->   "%mul_ln96_8 = mul i64 %zext_ln59_3, i64 %zext_ln95" [d2.cpp:96]   --->   Operation 858 'mul' 'mul_ln96_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 859 '%mul_ln97 = mul i64 %zext_ln63_3, i64 %zext_ln51_2'
ST_25 : Operation 859 [1/1] (2.10ns)   --->   "%mul_ln97 = mul i64 %zext_ln63_3, i64 %zext_ln51_2" [d2.cpp:97]   --->   Operation 859 'mul' 'mul_ln97' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 860 '%mul_ln97_1 = mul i64 %zext_ln63_2, i64 %zext_ln59_13'
ST_25 : Operation 860 [1/1] (2.10ns)   --->   "%mul_ln97_1 = mul i64 %zext_ln63_2, i64 %zext_ln59_13" [d2.cpp:97]   --->   Operation 860 'mul' 'mul_ln97_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 861 '%mul_ln97_2 = mul i64 %zext_ln63_1, i64 %zext_ln59_14'
ST_25 : Operation 861 [1/1] (2.10ns)   --->   "%mul_ln97_2 = mul i64 %zext_ln63_1, i64 %zext_ln59_14" [d2.cpp:97]   --->   Operation 861 'mul' 'mul_ln97_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 862 '%mul_ln97_3 = mul i64 %zext_ln63, i64 %zext_ln59_16'
ST_25 : Operation 862 [1/1] (2.10ns)   --->   "%mul_ln97_3 = mul i64 %zext_ln63, i64 %zext_ln59_16" [d2.cpp:97]   --->   Operation 862 'mul' 'mul_ln97_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 863 '%mul_ln97_4 = mul i64 %zext_ln51, i64 %zext_ln59_15'
ST_25 : Operation 863 [1/1] (2.10ns)   --->   "%mul_ln97_4 = mul i64 %zext_ln51, i64 %zext_ln59_15" [d2.cpp:97]   --->   Operation 863 'mul' 'mul_ln97_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 864 '%mul_ln97_5 = mul i64 %zext_ln59_7, i64 %zext_ln59_18'
ST_25 : Operation 864 [1/1] (2.10ns)   --->   "%mul_ln97_5 = mul i64 %zext_ln59_7, i64 %zext_ln59_18" [d2.cpp:97]   --->   Operation 864 'mul' 'mul_ln97_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 865 '%mul_ln97_6 = mul i64 %zext_ln59_6, i64 %zext_ln59_17'
ST_25 : Operation 865 [1/1] (2.10ns)   --->   "%mul_ln97_6 = mul i64 %zext_ln59_6, i64 %zext_ln59_17" [d2.cpp:97]   --->   Operation 865 'mul' 'mul_ln97_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 866 '%mul_ln97_7 = mul i64 %zext_ln59_5, i64 %zext_ln59_19'
ST_25 : Operation 866 [1/1] (2.10ns)   --->   "%mul_ln97_7 = mul i64 %zext_ln59_5, i64 %zext_ln59_19" [d2.cpp:97]   --->   Operation 866 'mul' 'mul_ln97_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 867 [1/1] (1.08ns)   --->   "%add_ln97 = add i64 %mul_ln97_5, i64 %mul_ln97_6" [d2.cpp:97]   --->   Operation 867 'add' 'add_ln97' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 868 [1/1] (1.08ns)   --->   "%add_ln97_1 = add i64 %mul_ln97_4, i64 %mul_ln97_3" [d2.cpp:97]   --->   Operation 868 'add' 'add_ln97_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 869 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i64 %add_ln97" [d2.cpp:97]   --->   Operation 869 'trunc' 'trunc_ln97' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = trunc i64 %add_ln97_1" [d2.cpp:97]   --->   Operation 870 'trunc' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 871 [1/1] (1.08ns)   --->   "%add_ln97_2 = add i64 %add_ln97_1, i64 %add_ln97" [d2.cpp:97]   --->   Operation 871 'add' 'add_ln97_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 872 [1/1] (1.08ns)   --->   "%add_ln97_3 = add i64 %mul_ln97_1, i64 %mul_ln97_2" [d2.cpp:97]   --->   Operation 872 'add' 'add_ln97_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 873 [1/1] (1.08ns)   --->   "%add_ln97_4 = add i64 %mul_ln97, i64 %mul_ln97_7" [d2.cpp:97]   --->   Operation 873 'add' 'add_ln97_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 874 [1/1] (0.00ns)   --->   "%trunc_ln97_2 = trunc i64 %add_ln97_3" [d2.cpp:97]   --->   Operation 874 'trunc' 'trunc_ln97_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln97_3 = trunc i64 %add_ln97_4" [d2.cpp:97]   --->   Operation 875 'trunc' 'trunc_ln97_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 876 [1/1] (1.08ns)   --->   "%add_ln97_5 = add i64 %add_ln97_4, i64 %add_ln97_3" [d2.cpp:97]   --->   Operation 876 'add' 'add_ln97_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 877 [1/1] (0.97ns)   --->   "%add_ln97_8 = add i28 %trunc_ln97_3, i28 %trunc_ln97_2" [d2.cpp:97]   --->   Operation 877 'add' 'add_ln97_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 878 '%mul_ln98 = mul i64 %zext_ln51, i64 %zext_ln59_18'
ST_25 : Operation 878 [1/1] (2.10ns)   --->   "%mul_ln98 = mul i64 %zext_ln51, i64 %zext_ln59_18" [d2.cpp:98]   --->   Operation 878 'mul' 'mul_ln98' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 879 '%mul_ln98_1 = mul i64 %zext_ln63_4, i64 %zext_ln51_2'
ST_25 : Operation 879 [1/1] (2.10ns)   --->   "%mul_ln98_1 = mul i64 %zext_ln63_4, i64 %zext_ln51_2" [d2.cpp:98]   --->   Operation 879 'mul' 'mul_ln98_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 880 '%mul_ln98_2 = mul i64 %zext_ln63_3, i64 %zext_ln59_13'
ST_25 : Operation 880 [1/1] (2.10ns)   --->   "%mul_ln98_2 = mul i64 %zext_ln63_3, i64 %zext_ln59_13" [d2.cpp:98]   --->   Operation 880 'mul' 'mul_ln98_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 881 '%mul_ln98_3 = mul i64 %zext_ln63_2, i64 %zext_ln59_14'
ST_25 : Operation 881 [1/1] (2.10ns)   --->   "%mul_ln98_3 = mul i64 %zext_ln63_2, i64 %zext_ln59_14" [d2.cpp:98]   --->   Operation 881 'mul' 'mul_ln98_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 882 '%mul_ln98_4 = mul i64 %zext_ln63_1, i64 %zext_ln59_16'
ST_25 : Operation 882 [1/1] (2.10ns)   --->   "%mul_ln98_4 = mul i64 %zext_ln63_1, i64 %zext_ln59_16" [d2.cpp:98]   --->   Operation 882 'mul' 'mul_ln98_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 883 '%mul_ln98_5 = mul i64 %zext_ln63, i64 %zext_ln59_15'
ST_25 : Operation 883 [1/1] (2.10ns)   --->   "%mul_ln98_5 = mul i64 %zext_ln63, i64 %zext_ln59_15" [d2.cpp:98]   --->   Operation 883 'mul' 'mul_ln98_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98 = add i64 %mul_ln98_5, i64 %mul_ln98_3" [d2.cpp:98]   --->   Operation 884 'add' 'add_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 885 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln98_1 = add i64 %add_ln98, i64 %mul_ln98_4" [d2.cpp:98]   --->   Operation 885 'add' 'add_ln98_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_2 = add i64 %mul_ln98_2, i64 %mul_ln98" [d2.cpp:98]   --->   Operation 886 'add' 'add_ln98_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 887 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln98_3 = add i64 %add_ln98_2, i64 %mul_ln98_1" [d2.cpp:98]   --->   Operation 887 'add' 'add_ln98_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i64 %add_ln98_1" [d2.cpp:98]   --->   Operation 888 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 889 [1/1] (0.00ns)   --->   "%trunc_ln98_1 = trunc i64 %add_ln98_3" [d2.cpp:98]   --->   Operation 889 'trunc' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln98_4 = add i64 %add_ln98_3, i64 %add_ln98_1" [d2.cpp:98]   --->   Operation 890 'add' 'add_ln98_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 891 [1/1] (0.00ns)   --->   "%trunc_ln98_2 = trunc i64 %add239_12496_loc_load" [d2.cpp:98]   --->   Operation 891 'trunc' 'trunc_ln98_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 892 [1/1] (0.97ns)   --->   "%add_ln98_5 = add i28 %trunc_ln98_1, i28 %trunc_ln98" [d2.cpp:98]   --->   Operation 892 'add' 'add_ln98_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 893 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_8 = add i64 %add_ln98_4, i64 %add239_12496_loc_load" [d2.cpp:98]   --->   Operation 893 'add' 'arr_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 894 '%mul_ln99 = mul i64 %zext_ln63_5, i64 %zext_ln51_2'
ST_25 : Operation 894 [1/1] (2.10ns)   --->   "%mul_ln99 = mul i64 %zext_ln63_5, i64 %zext_ln51_2" [d2.cpp:99]   --->   Operation 894 'mul' 'mul_ln99' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 895 '%mul_ln99_1 = mul i64 %zext_ln63_4, i64 %zext_ln59_13'
ST_25 : Operation 895 [1/1] (2.10ns)   --->   "%mul_ln99_1 = mul i64 %zext_ln63_4, i64 %zext_ln59_13" [d2.cpp:99]   --->   Operation 895 'mul' 'mul_ln99_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 896 '%mul_ln99_2 = mul i64 %zext_ln63_3, i64 %zext_ln59_14'
ST_25 : Operation 896 [1/1] (2.10ns)   --->   "%mul_ln99_2 = mul i64 %zext_ln63_3, i64 %zext_ln59_14" [d2.cpp:99]   --->   Operation 896 'mul' 'mul_ln99_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 897 '%mul_ln99_3 = mul i64 %zext_ln63_2, i64 %zext_ln59_16'
ST_25 : Operation 897 [1/1] (2.10ns)   --->   "%mul_ln99_3 = mul i64 %zext_ln63_2, i64 %zext_ln59_16" [d2.cpp:99]   --->   Operation 897 'mul' 'mul_ln99_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 898 [1/1] (1.08ns)   --->   "%add_ln99 = add i64 %mul_ln99, i64 %mul_ln99_2" [d2.cpp:99]   --->   Operation 898 'add' 'add_ln99' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 899 [1/1] (1.08ns)   --->   "%add_ln99_1 = add i64 %mul_ln99_1, i64 %mul_ln99_3" [d2.cpp:99]   --->   Operation 899 'add' 'add_ln99_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 900 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i64 %add_ln99" [d2.cpp:99]   --->   Operation 900 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i64 %add_ln99_1" [d2.cpp:99]   --->   Operation 901 'trunc' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 902 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_2 = add i64 %add_ln99_1, i64 %add_ln99" [d2.cpp:99]   --->   Operation 902 'add' 'add_ln99_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln99_2 = trunc i64 %add239_1_12498_loc_load" [d2.cpp:99]   --->   Operation 903 'trunc' 'trunc_ln99_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 904 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_9 = add i64 %add_ln99_2, i64 %add239_1_12498_loc_load" [d2.cpp:99]   --->   Operation 904 'add' 'arr_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 905 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i64 %add239_1_22500_loc_load" [d2.cpp:100]   --->   Operation 905 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 906 [1/1] (1.08ns)   --->   "%arr_10 = add i64 %add_ln100, i64 %add239_1_22500_loc_load" [d2.cpp:100]   --->   Operation 906 'add' 'arr_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln102_8 = add i64 %add_ln102_5, i64 %add_ln102_2" [d2.cpp:102]   --->   Operation 907 'add' 'add_ln102_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 908 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_12 = add i64 %add_ln102_17, i64 %add_ln102_8" [d2.cpp:102]   --->   Operation 908 'add' 'arr_12' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 909 [1/1] (0.00ns)   --->   "%lshr_ln111_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_12, i32 28, i32 63" [d2.cpp:111]   --->   Operation 909 'partselect' 'lshr_ln111_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i36 %lshr_ln111_1" [d2.cpp:111]   --->   Operation 910 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln111_10 = zext i64 %add239_22502_loc_load" [d2.cpp:111]   --->   Operation 911 'zext' 'zext_ln111_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln111_11 = zext i36 %lshr_ln" [d2.cpp:111]   --->   Operation 912 'zext' 'zext_ln111_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 913 [1/1] (0.00ns)   --->   "%trunc_ln111_6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_12, i32 28, i32 55" [d2.cpp:111]   --->   Operation 913 'partselect' 'trunc_ln111_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln111_12 = trunc i64 %add239_22502_loc_load" [d2.cpp:111]   --->   Operation 914 'trunc' 'trunc_ln111_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln111_13 = zext i66 %add_ln111_4" [d2.cpp:111]   --->   Operation 915 'zext' 'zext_ln111_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln111_15 = zext i66 %add_ln111_6" [d2.cpp:111]   --->   Operation 916 'zext' 'zext_ln111_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 917 [1/1] (1.10ns)   --->   "%add_ln111_42 = add i66 %add_ln111_6, i66 %add_ln111_4" [d2.cpp:111]   --->   Operation 917 'add' 'add_ln111_42' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 918 [1/1] (1.10ns)   --->   "%add_ln111_7 = add i67 %zext_ln111_15, i67 %zext_ln111_13" [d2.cpp:111]   --->   Operation 918 'add' 'add_ln111_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln111_13 = trunc i66 %add_ln111_42" [d2.cpp:111]   --->   Operation 919 'trunc' 'trunc_ln111_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln111_16 = zext i67 %add_ln111_7" [d2.cpp:111]   --->   Operation 920 'zext' 'zext_ln111_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln111_18 = zext i66 %add_ln111_9" [d2.cpp:111]   --->   Operation 921 'zext' 'zext_ln111_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln111_10 = add i65 %zext_ln111_11, i65 %zext_ln111_10" [d2.cpp:111]   --->   Operation 922 'add' 'add_ln111_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 923 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln111_12 = add i65 %add_ln111_10, i65 %zext_ln111" [d2.cpp:111]   --->   Operation 923 'add' 'add_ln111_12' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln111_19 = zext i65 %add_ln111_12" [d2.cpp:111]   --->   Operation 924 'zext' 'zext_ln111_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 925 [1/1] (1.10ns)   --->   "%add_ln111_13 = add i67 %zext_ln111_19, i67 %zext_ln111_18" [d2.cpp:111]   --->   Operation 925 'add' 'add_ln111_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 926 [1/1] (0.00ns)   --->   "%trunc_ln111_14 = trunc i67 %add_ln111_13" [d2.cpp:111]   --->   Operation 926 'trunc' 'trunc_ln111_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln111_20 = zext i67 %add_ln111_13" [d2.cpp:111]   --->   Operation 927 'zext' 'zext_ln111_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 928 [1/1] (1.09ns)   --->   "%add_ln111_35 = add i56 %trunc_ln111_14, i56 %trunc_ln111_13" [d2.cpp:111]   --->   Operation 928 'add' 'add_ln111_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 929 [1/1] (1.10ns)   --->   "%add_ln111_11 = add i68 %zext_ln111_20, i68 %zext_ln111_16" [d2.cpp:111]   --->   Operation 929 'add' 'add_ln111_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 930 [1/1] (0.00ns)   --->   "%trunc_ln111_s = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln111_11, i32 28, i32 67" [d2.cpp:111]   --->   Operation 930 'partselect' 'trunc_ln111_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln111_21 = zext i40 %trunc_ln111_s" [d2.cpp:111]   --->   Operation 931 'zext' 'zext_ln111_21' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 932 '%mul_ln111_9 = mul i64 %zext_ln59_7, i64 %zext_ln95'
ST_25 : Operation 932 [1/1] (2.10ns)   --->   "%mul_ln111_9 = mul i64 %zext_ln59_7, i64 %zext_ln95" [d2.cpp:111]   --->   Operation 932 'mul' 'mul_ln111_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln111_22 = zext i64 %mul_ln111_9" [d2.cpp:111]   --->   Operation 933 'zext' 'zext_ln111_22' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 934 '%mul_ln111_10 = mul i64 %zext_ln51, i64 %zext_ln59_19'
ST_25 : Operation 934 [1/1] (2.10ns)   --->   "%mul_ln111_10 = mul i64 %zext_ln51, i64 %zext_ln59_19" [d2.cpp:111]   --->   Operation 934 'mul' 'mul_ln111_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln111_23 = zext i64 %mul_ln111_10" [d2.cpp:111]   --->   Operation 935 'zext' 'zext_ln111_23' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 936 '%mul_ln111_11 = mul i64 %zext_ln63, i64 %zext_ln59_17'
ST_25 : Operation 936 [1/1] (2.10ns)   --->   "%mul_ln111_11 = mul i64 %zext_ln63, i64 %zext_ln59_17" [d2.cpp:111]   --->   Operation 936 'mul' 'mul_ln111_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln111_24 = zext i64 %mul_ln111_11" [d2.cpp:111]   --->   Operation 937 'zext' 'zext_ln111_24' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 938 '%mul_ln111_12 = mul i64 %zext_ln63_1, i64 %zext_ln59_18'
ST_25 : Operation 938 [1/1] (2.10ns)   --->   "%mul_ln111_12 = mul i64 %zext_ln63_1, i64 %zext_ln59_18" [d2.cpp:111]   --->   Operation 938 'mul' 'mul_ln111_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln111_25 = zext i64 %mul_ln111_12" [d2.cpp:111]   --->   Operation 939 'zext' 'zext_ln111_25' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 940 '%mul_ln111_13 = mul i64 %zext_ln63_2, i64 %zext_ln59_15'
ST_25 : Operation 940 [1/1] (2.10ns)   --->   "%mul_ln111_13 = mul i64 %zext_ln63_2, i64 %zext_ln59_15" [d2.cpp:111]   --->   Operation 940 'mul' 'mul_ln111_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln111_26 = zext i64 %mul_ln111_13" [d2.cpp:111]   --->   Operation 941 'zext' 'zext_ln111_26' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 942 '%mul_ln111_14 = mul i64 %zext_ln63_3, i64 %zext_ln59_16'
ST_25 : Operation 942 [1/1] (2.10ns)   --->   "%mul_ln111_14 = mul i64 %zext_ln63_3, i64 %zext_ln59_16" [d2.cpp:111]   --->   Operation 942 'mul' 'mul_ln111_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 943 [1/1] (0.00ns)   --->   "%zext_ln111_27 = zext i64 %mul_ln111_14" [d2.cpp:111]   --->   Operation 943 'zext' 'zext_ln111_27' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 944 '%mul_ln111_15 = mul i64 %zext_ln63_4, i64 %zext_ln59_14'
ST_25 : Operation 944 [1/1] (2.10ns)   --->   "%mul_ln111_15 = mul i64 %zext_ln63_4, i64 %zext_ln59_14" [d2.cpp:111]   --->   Operation 944 'mul' 'mul_ln111_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln111_28 = zext i64 %mul_ln111_15" [d2.cpp:111]   --->   Operation 945 'zext' 'zext_ln111_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln111_29 = zext i64 %arr_10" [d2.cpp:111]   --->   Operation 946 'zext' 'zext_ln111_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln111_15 = trunc i64 %mul_ln111_15" [d2.cpp:111]   --->   Operation 947 'trunc' 'trunc_ln111_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln111_16 = trunc i64 %mul_ln111_14" [d2.cpp:111]   --->   Operation 948 'trunc' 'trunc_ln111_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 949 [1/1] (0.00ns)   --->   "%trunc_ln111_17 = trunc i64 %mul_ln111_13" [d2.cpp:111]   --->   Operation 949 'trunc' 'trunc_ln111_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 950 [1/1] (0.00ns)   --->   "%trunc_ln111_18 = trunc i64 %mul_ln111_12" [d2.cpp:111]   --->   Operation 950 'trunc' 'trunc_ln111_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln111_21 = trunc i64 %mul_ln111_11" [d2.cpp:111]   --->   Operation 951 'trunc' 'trunc_ln111_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 952 [1/1] (0.00ns)   --->   "%trunc_ln111_22 = trunc i64 %mul_ln111_10" [d2.cpp:111]   --->   Operation 952 'trunc' 'trunc_ln111_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln111_23 = trunc i64 %mul_ln111_9" [d2.cpp:111]   --->   Operation 953 'trunc' 'trunc_ln111_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 954 [1/1] (0.00ns)   --->   "%trunc_ln111_11 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln111_35, i32 28, i32 55" [d2.cpp:111]   --->   Operation 954 'partselect' 'trunc_ln111_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 955 [1/1] (1.08ns)   --->   "%add_ln111_14 = add i65 %zext_ln111_27, i65 %zext_ln111_28" [d2.cpp:111]   --->   Operation 955 'add' 'add_ln111_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 956 [1/1] (0.00ns)   --->   "%zext_ln111_30 = zext i65 %add_ln111_14" [d2.cpp:111]   --->   Operation 956 'zext' 'zext_ln111_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 957 [1/1] (1.08ns)   --->   "%add_ln111_15 = add i65 %zext_ln111_26, i65 %zext_ln111_25" [d2.cpp:111]   --->   Operation 957 'add' 'add_ln111_15' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln111_31 = zext i65 %add_ln111_15" [d2.cpp:111]   --->   Operation 958 'zext' 'zext_ln111_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 959 [1/1] (1.09ns)   --->   "%add_ln111_16 = add i66 %zext_ln111_31, i66 %zext_ln111_30" [d2.cpp:111]   --->   Operation 959 'add' 'add_ln111_16' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 960 [1/1] (1.08ns)   --->   "%add_ln111_17 = add i65 %zext_ln111_24, i65 %zext_ln111_23" [d2.cpp:111]   --->   Operation 960 'add' 'add_ln111_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln111_33 = zext i65 %add_ln111_17" [d2.cpp:111]   --->   Operation 961 'zext' 'zext_ln111_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 962 [1/1] (1.08ns)   --->   "%add_ln111_18 = add i65 %zext_ln111_29, i65 %zext_ln111_21" [d2.cpp:111]   --->   Operation 962 'add' 'add_ln111_18' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln111_34 = zext i65 %add_ln111_18" [d2.cpp:111]   --->   Operation 963 'zext' 'zext_ln111_34' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 964 [1/1] (1.09ns)   --->   "%add_ln111_20 = add i66 %zext_ln111_34, i66 %zext_ln111_22" [d2.cpp:111]   --->   Operation 964 'add' 'add_ln111_20' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 965 [1/1] (0.00ns)   --->   "%zext_ln111_35 = zext i66 %add_ln111_20" [d2.cpp:111]   --->   Operation 965 'zext' 'zext_ln111_35' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 966 [1/1] (1.10ns)   --->   "%add_ln111_21 = add i67 %zext_ln111_35, i67 %zext_ln111_33" [d2.cpp:111]   --->   Operation 966 'add' 'add_ln111_21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 967 '%mul_ln111_16 = mul i64 %zext_ln59_6, i64 %zext_ln95'
ST_25 : Operation 967 [1/1] (2.10ns)   --->   "%mul_ln111_16 = mul i64 %zext_ln59_6, i64 %zext_ln95" [d2.cpp:111]   --->   Operation 967 'mul' 'mul_ln111_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 968 [1/1] (0.00ns)   --->   "%zext_ln111_38 = zext i64 %mul_ln111_16" [d2.cpp:111]   --->   Operation 968 'zext' 'zext_ln111_38' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 969 '%mul_ln111_17 = mul i64 %zext_ln59_7, i64 %zext_ln59_19'
ST_25 : Operation 969 [1/1] (2.10ns)   --->   "%mul_ln111_17 = mul i64 %zext_ln59_7, i64 %zext_ln59_19" [d2.cpp:111]   --->   Operation 969 'mul' 'mul_ln111_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 970 [1/1] (0.00ns)   --->   "%zext_ln111_39 = zext i64 %mul_ln111_17" [d2.cpp:111]   --->   Operation 970 'zext' 'zext_ln111_39' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 971 '%mul_ln111_18 = mul i64 %zext_ln51, i64 %zext_ln59_17'
ST_25 : Operation 971 [1/1] (2.10ns)   --->   "%mul_ln111_18 = mul i64 %zext_ln51, i64 %zext_ln59_17" [d2.cpp:111]   --->   Operation 971 'mul' 'mul_ln111_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln111_40 = zext i64 %mul_ln111_18" [d2.cpp:111]   --->   Operation 972 'zext' 'zext_ln111_40' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 973 '%mul_ln111_19 = mul i64 %zext_ln63, i64 %zext_ln59_18'
ST_25 : Operation 973 [1/1] (2.10ns)   --->   "%mul_ln111_19 = mul i64 %zext_ln63, i64 %zext_ln59_18" [d2.cpp:111]   --->   Operation 973 'mul' 'mul_ln111_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 974 [1/1] (0.00ns)   --->   "%zext_ln111_41 = zext i64 %mul_ln111_19" [d2.cpp:111]   --->   Operation 974 'zext' 'zext_ln111_41' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 975 '%mul_ln111_20 = mul i64 %zext_ln63_1, i64 %zext_ln59_15'
ST_25 : Operation 975 [1/1] (2.10ns)   --->   "%mul_ln111_20 = mul i64 %zext_ln63_1, i64 %zext_ln59_15" [d2.cpp:111]   --->   Operation 975 'mul' 'mul_ln111_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln111_42 = zext i64 %mul_ln111_20" [d2.cpp:111]   --->   Operation 976 'zext' 'zext_ln111_42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 977 [1/1] (0.00ns)   --->   "%trunc_ln111_24 = trunc i64 %mul_ln111_20" [d2.cpp:111]   --->   Operation 977 'trunc' 'trunc_ln111_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 978 [1/1] (0.00ns)   --->   "%trunc_ln111_25 = trunc i64 %mul_ln111_19" [d2.cpp:111]   --->   Operation 978 'trunc' 'trunc_ln111_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 979 [1/1] (0.00ns)   --->   "%trunc_ln111_28 = trunc i64 %mul_ln111_18" [d2.cpp:111]   --->   Operation 979 'trunc' 'trunc_ln111_28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln111_29 = trunc i64 %mul_ln111_17" [d2.cpp:111]   --->   Operation 980 'trunc' 'trunc_ln111_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 981 [1/1] (0.00ns)   --->   "%trunc_ln111_30 = trunc i64 %mul_ln111_16" [d2.cpp:111]   --->   Operation 981 'trunc' 'trunc_ln111_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 982 [1/1] (1.08ns)   --->   "%add_ln111_22 = add i65 %zext_ln111_42, i65 %zext_ln111_40" [d2.cpp:111]   --->   Operation 982 'add' 'add_ln111_22' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln111_44 = zext i65 %add_ln111_22" [d2.cpp:111]   --->   Operation 983 'zext' 'zext_ln111_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 984 [1/1] (1.09ns)   --->   "%add_ln111_23 = add i66 %zext_ln111_44, i66 %zext_ln111_41" [d2.cpp:111]   --->   Operation 984 'add' 'add_ln111_23' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln111_33 = trunc i66 %add_ln111_23" [d2.cpp:111]   --->   Operation 985 'trunc' 'trunc_ln111_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 986 [1/1] (1.08ns)   --->   "%add_ln111_24 = add i65 %zext_ln111_39, i65 %zext_ln111_38" [d2.cpp:111]   --->   Operation 986 'add' 'add_ln111_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 987 '%mul_ln111_21 = mul i64 %zext_ln59_5, i64 %zext_ln95'
ST_25 : Operation 987 [1/1] (2.10ns)   --->   "%mul_ln111_21 = mul i64 %zext_ln59_5, i64 %zext_ln95" [d2.cpp:111]   --->   Operation 987 'mul' 'mul_ln111_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 988 '%mul_ln111_22 = mul i64 %zext_ln59_6, i64 %zext_ln59_19'
ST_25 : Operation 988 [1/1] (2.10ns)   --->   "%mul_ln111_22 = mul i64 %zext_ln59_6, i64 %zext_ln59_19" [d2.cpp:111]   --->   Operation 988 'mul' 'mul_ln111_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln111_51 = zext i64 %mul_ln111_22" [d2.cpp:111]   --->   Operation 989 'zext' 'zext_ln111_51' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 990 '%mul_ln111_23 = mul i64 %zext_ln59_7, i64 %zext_ln59_17'
ST_25 : Operation 990 [1/1] (2.10ns)   --->   "%mul_ln111_23 = mul i64 %zext_ln59_7, i64 %zext_ln59_17" [d2.cpp:111]   --->   Operation 990 'mul' 'mul_ln111_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln111_52 = zext i64 %mul_ln111_23" [d2.cpp:111]   --->   Operation 991 'zext' 'zext_ln111_52' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 992 [1/1] (0.00ns)   --->   "%trunc_ln111_39 = trunc i64 %mul_ln111_23" [d2.cpp:111]   --->   Operation 992 'trunc' 'trunc_ln111_39' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 993 [1/1] (0.00ns)   --->   "%trunc_ln111_40 = trunc i64 %mul_ln111_22" [d2.cpp:111]   --->   Operation 993 'trunc' 'trunc_ln111_40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 994 [1/1] (0.00ns)   --->   "%trunc_ln111_41 = trunc i64 %mul_ln111_21" [d2.cpp:111]   --->   Operation 994 'trunc' 'trunc_ln111_41' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 995 [1/1] (1.08ns)   --->   "%add_ln111_28 = add i65 %zext_ln111_51, i65 %zext_ln111_52" [d2.cpp:111]   --->   Operation 995 'add' 'add_ln111_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.31ns)   --->   Input mux for Operation 996 '%mul_ln111_24 = mul i64 %zext_ln59_4, i64 %zext_ln95'
ST_25 : Operation 996 [1/1] (2.10ns)   --->   "%mul_ln111_24 = mul i64 %zext_ln59_4, i64 %zext_ln95" [d2.cpp:111]   --->   Operation 996 'mul' 'mul_ln111_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln111_42 = trunc i64 %mul_ln111_24" [d2.cpp:111]   --->   Operation 997 'trunc' 'trunc_ln111_42' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 998 [1/1] (1.08ns)   --->   "%add_ln96 = add i64 %mul_ln96_6, i64 %mul_ln96_7" [d2.cpp:96]   --->   Operation 998 'add' 'add_ln96' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 999 [1/1] (1.08ns)   --->   "%add_ln96_1 = add i64 %mul_ln96_5, i64 %mul_ln96_3" [d2.cpp:96]   --->   Operation 999 'add' 'add_ln96_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1000 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i64 %add_ln96" [d2.cpp:96]   --->   Operation 1000 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i64 %add_ln96_1" [d2.cpp:96]   --->   Operation 1001 'trunc' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1002 [1/1] (1.08ns)   --->   "%add_ln96_2 = add i64 %add_ln96_1, i64 %add_ln96" [d2.cpp:96]   --->   Operation 1002 'add' 'add_ln96_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1003 [1/1] (1.08ns)   --->   "%add_ln96_3 = add i64 %mul_ln96, i64 %mul_ln96_1" [d2.cpp:96]   --->   Operation 1003 'add' 'add_ln96_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_4 = add i64 %mul_ln96_4, i64 %mul_ln96_8" [d2.cpp:96]   --->   Operation 1004 'add' 'add_ln96_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1005 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln96_5 = add i64 %add_ln96_4, i64 %mul_ln96_2" [d2.cpp:96]   --->   Operation 1005 'add' 'add_ln96_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln96_2 = trunc i64 %add_ln96_3" [d2.cpp:96]   --->   Operation 1006 'trunc' 'trunc_ln96_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln96_3 = trunc i64 %add_ln96_5" [d2.cpp:96]   --->   Operation 1007 'trunc' 'trunc_ln96_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1008 [1/1] (1.08ns)   --->   "%add_ln96_6 = add i64 %add_ln96_5, i64 %add_ln96_3" [d2.cpp:96]   --->   Operation 1008 'add' 'add_ln96_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1009 [1/1] (0.97ns)   --->   "%add_ln96_8 = add i28 %trunc_ln96_1, i28 %trunc_ln96" [d2.cpp:96]   --->   Operation 1009 'add' 'add_ln96_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1010 [1/1] (0.97ns)   --->   "%add_ln96_9 = add i28 %trunc_ln96_3, i28 %trunc_ln96_2" [d2.cpp:96]   --->   Operation 1010 'add' 'add_ln96_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1011 [1/1] (1.08ns)   --->   "%add_ln95 = add i64 %mul_ln95_6, i64 %mul_ln95_7" [d2.cpp:95]   --->   Operation 1011 'add' 'add_ln95' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1012 [1/1] (1.08ns)   --->   "%add_ln95_1 = add i64 %mul_ln95_5, i64 %mul_ln95_4" [d2.cpp:95]   --->   Operation 1012 'add' 'add_ln95_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i64 %add_ln95" [d2.cpp:95]   --->   Operation 1013 'trunc' 'trunc_ln95' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1014 [1/1] (0.00ns)   --->   "%trunc_ln95_1 = trunc i64 %add_ln95_1" [d2.cpp:95]   --->   Operation 1014 'trunc' 'trunc_ln95_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1015 [1/1] (1.08ns)   --->   "%add_ln95_2 = add i64 %add_ln95_1, i64 %add_ln95" [d2.cpp:95]   --->   Operation 1015 'add' 'add_ln95_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1016 [1/1] (1.08ns)   --->   "%add_ln95_3 = add i64 %mul_ln95, i64 %mul_ln95_1" [d2.cpp:95]   --->   Operation 1016 'add' 'add_ln95_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_4 = add i64 %mul_ln95_2, i64 %mul_ln95_8" [d2.cpp:95]   --->   Operation 1017 'add' 'add_ln95_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1018 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln95_5 = add i64 %add_ln95_4, i64 %mul_ln95_3" [d2.cpp:95]   --->   Operation 1018 'add' 'add_ln95_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1019 [1/1] (0.00ns)   --->   "%trunc_ln95_2 = trunc i64 %add_ln95_3" [d2.cpp:95]   --->   Operation 1019 'trunc' 'trunc_ln95_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1020 [1/1] (0.00ns)   --->   "%trunc_ln95_3 = trunc i64 %add_ln95_5" [d2.cpp:95]   --->   Operation 1020 'trunc' 'trunc_ln95_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1021 [1/1] (1.08ns)   --->   "%add_ln95_6 = add i64 %add_ln95_5, i64 %add_ln95_3" [d2.cpp:95]   --->   Operation 1021 'add' 'add_ln95_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1022 [1/1] (0.97ns)   --->   "%add_ln95_8 = add i28 %trunc_ln95_1, i28 %trunc_ln95" [d2.cpp:95]   --->   Operation 1022 'add' 'add_ln95_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1023 [1/1] (0.97ns)   --->   "%add_ln95_9 = add i28 %trunc_ln95_3, i28 %trunc_ln95_2" [d2.cpp:95]   --->   Operation 1023 'add' 'add_ln95_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i36 %lshr_ln3" [d2.cpp:114]   --->   Operation 1024 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_23 = add i64 %add_ln106_16, i64 %add_ln106_7" [d2.cpp:106]   --->   Operation 1025 'add' 'arr_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1026 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln114 = add i64 %arr_23, i64 %zext_ln114" [d2.cpp:114]   --->   Operation 1026 'add' 'add_ln114' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1027 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln114, i32 28, i32 63" [d2.cpp:115]   --->   Operation 1027 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i36 %lshr_ln4" [d2.cpp:115]   --->   Operation 1028 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_22 = add i64 %add_ln105_16, i64 %add_ln105_6" [d2.cpp:105]   --->   Operation 1029 'add' 'arr_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1030 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln114, i32 28, i32 55" [d2.cpp:115]   --->   Operation 1030 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_1 = add i28 %add_ln105_18, i28 %add_ln105_17" [d2.cpp:115]   --->   Operation 1031 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1032 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln115 = add i64 %arr_22, i64 %zext_ln115" [d2.cpp:115]   --->   Operation 1032 'add' 'add_ln115' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1033 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln115_1, i28 %trunc_ln3" [d2.cpp:115]   --->   Operation 1033 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1034 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln115, i32 28, i32 63" [d2.cpp:116]   --->   Operation 1034 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i36 %lshr_ln5" [d2.cpp:116]   --->   Operation 1035 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_21 = add i64 %add_ln104_15, i64 %add_ln104_6" [d2.cpp:104]   --->   Operation 1036 'add' 'arr_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1037 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln115, i32 28, i32 55" [d2.cpp:116]   --->   Operation 1037 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_1 = add i28 %add_ln104_17, i28 %add_ln104_16" [d2.cpp:116]   --->   Operation 1038 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1039 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i64 %arr_21, i64 %zext_ln116" [d2.cpp:116]   --->   Operation 1039 'add' 'add_ln116' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1040 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln116_1, i28 %trunc_ln4" [d2.cpp:116]   --->   Operation 1040 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1041 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln116, i32 28, i32 63" [d2.cpp:117]   --->   Operation 1041 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i36 %lshr_ln6" [d2.cpp:117]   --->   Operation 1042 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_20 = add i64 %add_ln103_6, i64 %add_ln103_2" [d2.cpp:103]   --->   Operation 1043 'add' 'arr_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln116, i32 28, i32 55" [d2.cpp:117]   --->   Operation 1044 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln117_1 = add i28 %add_ln103_8, i28 %add_ln103_7" [d2.cpp:117]   --->   Operation 1045 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1046 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln117 = add i64 %arr_20, i64 %zext_ln117" [d2.cpp:117]   --->   Operation 1046 'add' 'add_ln117' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1047 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln117_1, i28 %trunc_ln5" [d2.cpp:117]   --->   Operation 1047 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1048 [1/1] (0.00ns)   --->   "%trunc_ln118_2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln117, i32 28, i32 63" [d2.cpp:118]   --->   Operation 1048 'partselect' 'trunc_ln118_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i36 %trunc_ln118_2" [d2.cpp:118]   --->   Operation 1049 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1050 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln117, i32 28, i32 55" [d2.cpp:118]   --->   Operation 1050 'partselect' 'trunc_ln118_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1051 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln118_1, i28 %add_ln118" [d2.cpp:118]   --->   Operation 1051 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i28 %add_ln118" [d2.cpp:119]   --->   Operation 1052 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1053 [1/1] (1.02ns)   --->   "%add_ln119 = add i37 %zext_ln118, i37 %zext_ln119" [d2.cpp:119]   --->   Operation 1053 'add' 'add_ln119' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln119, i32 28, i32 36" [d2.cpp:119]   --->   Operation 1054 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1055 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_1 = add i28 %trunc_ln111_1, i28 %trunc_ln111_10" [d2.cpp:119]   --->   Operation 1055 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1056 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_2 = add i28 %add_ln119_1, i28 %trunc_ln111_6" [d2.cpp:119]   --->   Operation 1056 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_6 = add i28 %add_ln119_5, i28 %add_ln119_2" [d2.cpp:119]   --->   Operation 1057 'add' 'add_ln119_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_8 = add i28 %add_ln119_7, i28 %trunc_ln111" [d2.cpp:119]   --->   Operation 1058 'add' 'add_ln119_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1059 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_9 = add i28 %trunc_ln111_4, i28 %trunc_ln111_12" [d2.cpp:119]   --->   Operation 1059 'add' 'add_ln119_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1060 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_10 = add i28 %add_ln119_9, i28 %trunc_ln111_5" [d2.cpp:119]   --->   Operation 1060 'add' 'add_ln119_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1061 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_11 = add i28 %add_ln119_10, i28 %add_ln119_8" [d2.cpp:119]   --->   Operation 1061 'add' 'add_ln119_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1062 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln119_3 = add i28 %add_ln119_11, i28 %add_ln119_6" [d2.cpp:119]   --->   Operation 1062 'add' 'add_ln119_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1063 [1/1] (0.97ns)   --->   "%add_ln120_1 = add i28 %trunc_ln111_16, i28 %trunc_ln111_15" [d2.cpp:120]   --->   Operation 1063 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1064 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_3 = add i28 %trunc_ln111_18, i28 %trunc_ln111_21" [d2.cpp:120]   --->   Operation 1064 'add' 'add_ln120_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1065 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_4 = add i28 %add_ln120_3, i28 %trunc_ln111_17" [d2.cpp:120]   --->   Operation 1065 'add' 'add_ln120_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1066 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_5 = add i28 %add_ln120_4, i28 %add_ln120_1" [d2.cpp:120]   --->   Operation 1066 'add' 'add_ln120_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1067 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_6 = add i28 %trunc_ln111_22, i28 %trunc_ln111_23" [d2.cpp:120]   --->   Operation 1067 'add' 'add_ln120_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1068 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln120_7 = add i28 %trunc_ln100_1, i28 %trunc_ln111_11" [d2.cpp:120]   --->   Operation 1068 'add' 'add_ln120_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1069 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_8 = add i28 %add_ln120_7, i28 %trunc_ln100" [d2.cpp:120]   --->   Operation 1069 'add' 'add_ln120_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1070 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_9 = add i28 %add_ln120_8, i28 %add_ln120_6" [d2.cpp:120]   --->   Operation 1070 'add' 'add_ln120_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1071 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln120_2 = add i28 %add_ln120_9, i28 %add_ln120_5" [d2.cpp:120]   --->   Operation 1071 'add' 'add_ln120_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1072 [1/1] (0.97ns)   --->   "%add_ln121 = add i28 %trunc_ln111_25, i28 %trunc_ln111_24" [d2.cpp:121]   --->   Operation 1072 'add' 'add_ln121' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1073 [1/1] (0.97ns)   --->   "%add_ln121_1 = add i28 %trunc_ln111_28, i28 %trunc_ln111_29" [d2.cpp:121]   --->   Operation 1073 'add' 'add_ln121_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1074 [1/1] (0.97ns)   --->   "%add_ln122 = add i28 %trunc_ln111_39, i28 %trunc_ln111_41" [d2.cpp:122]   --->   Operation 1074 'add' 'add_ln122' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.56>
ST_26 : Operation 1075 [1/1] (0.00ns)   --->   "%add239_2732494_loc_load = load i64 %add239_2732494_loc"   --->   Operation 1075 'load' 'add239_2732494_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1076 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_7 = add i28 %trunc_ln97_1, i28 %trunc_ln97" [d2.cpp:97]   --->   Operation 1076 'add' 'add_ln97_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_6 = add i64 %add_ln97_5, i64 %add_ln97_2" [d2.cpp:97]   --->   Operation 1077 'add' 'add_ln97_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1078 [1/1] (0.00ns)   --->   "%trunc_ln97_4 = trunc i64 %add239_2732494_loc_load" [d2.cpp:97]   --->   Operation 1078 'trunc' 'trunc_ln97_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1079 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln97_9 = add i28 %add_ln97_8, i28 %add_ln97_7" [d2.cpp:97]   --->   Operation 1079 'add' 'add_ln97_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1080 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_7 = add i64 %add_ln97_6, i64 %add239_2732494_loc_load" [d2.cpp:97]   --->   Operation 1080 'add' 'arr_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99_3 = add i28 %trunc_ln99_1, i28 %trunc_ln99" [d2.cpp:99]   --->   Operation 1081 'add' 'add_ln99_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln111_32 = zext i66 %add_ln111_16" [d2.cpp:111]   --->   Operation 1082 'zext' 'zext_ln111_32' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln111_36 = zext i67 %add_ln111_21" [d2.cpp:111]   --->   Operation 1083 'zext' 'zext_ln111_36' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1084 [1/1] (1.10ns)   --->   "%add_ln111_19 = add i68 %zext_ln111_36, i68 %zext_ln111_32" [d2.cpp:111]   --->   Operation 1084 'add' 'add_ln111_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln111_19 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln111_19, i32 28, i32 67" [d2.cpp:111]   --->   Operation 1085 'partselect' 'trunc_ln111_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1086 [1/1] (0.00ns)   --->   "%zext_ln111_37 = zext i40 %trunc_ln111_19" [d2.cpp:111]   --->   Operation 1086 'zext' 'zext_ln111_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln111_43 = zext i64 %arr_9" [d2.cpp:111]   --->   Operation 1087 'zext' 'zext_ln111_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln111_20 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln111_19, i32 28, i32 55" [d2.cpp:111]   --->   Operation 1088 'partselect' 'trunc_ln111_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1089 [1/1] (0.00ns)   --->   "%zext_ln111_45 = zext i66 %add_ln111_23" [d2.cpp:111]   --->   Operation 1089 'zext' 'zext_ln111_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln111_46 = zext i65 %add_ln111_24" [d2.cpp:111]   --->   Operation 1090 'zext' 'zext_ln111_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1091 [1/1] (1.08ns)   --->   "%add_ln111_26 = add i65 %zext_ln111_43, i65 %zext_ln111_37" [d2.cpp:111]   --->   Operation 1091 'add' 'add_ln111_26' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln111_47 = zext i65 %add_ln111_26" [d2.cpp:111]   --->   Operation 1092 'zext' 'zext_ln111_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1093 [1/1] (1.09ns)   --->   "%add_ln111_43 = add i65 %add_ln111_26, i65 %add_ln111_24" [d2.cpp:111]   --->   Operation 1093 'add' 'add_ln111_43' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1094 [1/1] (1.09ns)   --->   "%add_ln111_27 = add i66 %zext_ln111_47, i66 %zext_ln111_46" [d2.cpp:111]   --->   Operation 1094 'add' 'add_ln111_27' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln111_38 = trunc i65 %add_ln111_43" [d2.cpp:111]   --->   Operation 1095 'trunc' 'trunc_ln111_38' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln111_48 = zext i66 %add_ln111_27" [d2.cpp:111]   --->   Operation 1096 'zext' 'zext_ln111_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1097 [1/1] (1.09ns)   --->   "%add_ln111_41 = add i56 %trunc_ln111_38, i56 %trunc_ln111_33" [d2.cpp:111]   --->   Operation 1097 'add' 'add_ln111_41' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1098 [1/1] (1.10ns)   --->   "%add_ln111_25 = add i67 %zext_ln111_48, i67 %zext_ln111_45" [d2.cpp:111]   --->   Operation 1098 'add' 'add_ln111_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln111_26 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln111_25, i32 28, i32 66" [d2.cpp:111]   --->   Operation 1099 'partselect' 'trunc_ln111_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln111_49 = zext i39 %trunc_ln111_26" [d2.cpp:111]   --->   Operation 1100 'zext' 'zext_ln111_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln111_50 = zext i64 %mul_ln111_21" [d2.cpp:111]   --->   Operation 1101 'zext' 'zext_ln111_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln111_53 = zext i64 %arr_8" [d2.cpp:111]   --->   Operation 1102 'zext' 'zext_ln111_53' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1103 [1/1] (0.00ns)   --->   "%trunc_ln111_27 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln111_41, i32 28, i32 55" [d2.cpp:111]   --->   Operation 1103 'partselect' 'trunc_ln111_27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1104 [1/1] (1.08ns)   --->   "%add_ln111_30 = add i65 %zext_ln111_53, i65 %zext_ln111_49" [d2.cpp:111]   --->   Operation 1104 'add' 'add_ln111_30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln111_55 = zext i65 %add_ln111_30" [d2.cpp:111]   --->   Operation 1105 'zext' 'zext_ln111_55' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1106 [1/1] (1.09ns)   --->   "%add_ln111_36 = add i66 %zext_ln111_55, i66 %zext_ln111_50" [d2.cpp:111]   --->   Operation 1106 'add' 'add_ln111_36' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_2 = add i28 %add_ln121_1, i28 %add_ln121" [d2.cpp:121]   --->   Operation 1107 'add' 'add_ln121_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln121_3 = add i28 %trunc_ln111_30, i28 %trunc_ln99_2" [d2.cpp:121]   --->   Operation 1108 'add' 'add_ln121_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1109 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln121_4 = add i28 %add_ln99_3, i28 %trunc_ln111_20" [d2.cpp:121]   --->   Operation 1109 'add' 'add_ln121_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1110 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln121_5 = add i28 %add_ln121_4, i28 %add_ln121_3" [d2.cpp:121]   --->   Operation 1110 'add' 'add_ln121_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1111 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln121_5, i28 %add_ln121_2" [d2.cpp:121]   --->   Operation 1111 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_1 = add i28 %add_ln122, i28 %trunc_ln111_40" [d2.cpp:122]   --->   Operation 1112 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln122_2 = add i28 %add_ln98_5, i28 %trunc_ln111_27" [d2.cpp:122]   --->   Operation 1113 'add' 'add_ln122_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1114 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln122_3 = add i28 %add_ln122_2, i28 %trunc_ln98_2" [d2.cpp:122]   --->   Operation 1114 'add' 'add_ln122_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1115 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln122_3, i28 %add_ln122_1" [d2.cpp:122]   --->   Operation 1115 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 1116 [1/1] (0.00ns)   --->   "%add239_1412492_loc_load = load i64 %add239_1412492_loc"   --->   Operation 1116 'load' 'add239_1412492_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1117 [1/1] (0.00ns)   --->   "%add2392490_loc_load = load i64 %add2392490_loc"   --->   Operation 1117 'load' 'add2392490_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln111_54 = zext i65 %add_ln111_28" [d2.cpp:111]   --->   Operation 1118 'zext' 'zext_ln111_54' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln111_56 = zext i66 %add_ln111_36" [d2.cpp:111]   --->   Operation 1119 'zext' 'zext_ln111_56' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1120 [1/1] (1.10ns)   --->   "%add_ln111_29 = add i67 %zext_ln111_56, i67 %zext_ln111_54" [d2.cpp:111]   --->   Operation 1120 'add' 'add_ln111_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln111_31 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln111_29, i32 28, i32 66" [d2.cpp:111]   --->   Operation 1121 'partselect' 'trunc_ln111_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln111_57 = zext i39 %trunc_ln111_31" [d2.cpp:111]   --->   Operation 1122 'zext' 'zext_ln111_57' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln111_58 = zext i64 %mul_ln111_24" [d2.cpp:111]   --->   Operation 1123 'zext' 'zext_ln111_58' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln111_59 = zext i64 %arr_7" [d2.cpp:111]   --->   Operation 1124 'zext' 'zext_ln111_59' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1125 [1/1] (0.00ns)   --->   "%trunc_ln111_32 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln111_29, i32 28, i32 55" [d2.cpp:111]   --->   Operation 1125 'partselect' 'trunc_ln111_32' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1126 [1/1] (1.08ns)   --->   "%add_ln111_37 = add i65 %zext_ln111_58, i65 %zext_ln111_57" [d2.cpp:111]   --->   Operation 1126 'add' 'add_ln111_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln111_60 = zext i65 %add_ln111_37" [d2.cpp:111]   --->   Operation 1127 'zext' 'zext_ln111_60' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1128 [1/1] (1.09ns)   --->   "%add_ln111_31 = add i66 %zext_ln111_60, i66 %zext_ln111_59" [d2.cpp:111]   --->   Operation 1128 'add' 'add_ln111_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1129 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln111_31, i32 28, i32 65" [d2.cpp:111]   --->   Operation 1129 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1130 [1/1] (0.00ns)   --->   "%zext_ln111_64 = zext i38 %tmp_s" [d2.cpp:111]   --->   Operation 1130 'zext' 'zext_ln111_64' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_7 = add i64 %add_ln96_6, i64 %add_ln96_2" [d2.cpp:96]   --->   Operation 1131 'add' 'add_ln96_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln96_4 = trunc i64 %add239_1412492_loc_load" [d2.cpp:96]   --->   Operation 1132 'trunc' 'trunc_ln96_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln96_10 = add i28 %add_ln96_9, i28 %add_ln96_8" [d2.cpp:96]   --->   Operation 1133 'add' 'add_ln96_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1134 [1/1] (0.00ns)   --->   "%trunc_ln111_34 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln111_31, i32 28, i32 55" [d2.cpp:111]   --->   Operation 1134 'partselect' 'trunc_ln111_34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1135 [1/1] (1.08ns)   --->   "%add_ln111_38 = add i64 %add239_1412492_loc_load, i64 %zext_ln111_64" [d2.cpp:111]   --->   Operation 1135 'add' 'add_ln111_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1136 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln111_32 = add i64 %add_ln111_38, i64 %add_ln96_7" [d2.cpp:111]   --->   Operation 1136 'add' 'add_ln111_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1137 [1/1] (0.00ns)   --->   "%lshr_ln111_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln111_32, i32 28, i32 63" [d2.cpp:111]   --->   Operation 1137 'partselect' 'lshr_ln111_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln111_65 = zext i36 %lshr_ln111_7" [d2.cpp:111]   --->   Operation 1138 'zext' 'zext_ln111_65' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_7 = add i64 %add_ln95_6, i64 %add_ln95_2" [d2.cpp:95]   --->   Operation 1139 'add' 'add_ln95_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1140 [1/1] (0.00ns)   --->   "%trunc_ln95_4 = trunc i64 %add2392490_loc_load" [d2.cpp:95]   --->   Operation 1140 'trunc' 'trunc_ln95_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_10 = add i28 %add_ln95_9, i28 %add_ln95_8" [d2.cpp:95]   --->   Operation 1141 'add' 'add_ln95_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1142 [1/1] (0.00ns)   --->   "%trunc_ln111_35 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln111_32, i32 28, i32 55" [d2.cpp:111]   --->   Operation 1142 'partselect' 'trunc_ln111_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1143 [1/1] (1.08ns)   --->   "%add_ln111_39 = add i64 %add2392490_loc_load, i64 %zext_ln111_65" [d2.cpp:111]   --->   Operation 1143 'add' 'add_ln111_39' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1144 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln111_33 = add i64 %add_ln111_39, i64 %add_ln95_7" [d2.cpp:111]   --->   Operation 1144 'add' 'add_ln111_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1145 [1/1] (0.00ns)   --->   "%trunc_ln111_36 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln111_33, i32 28, i32 63" [d2.cpp:111]   --->   Operation 1145 'partselect' 'trunc_ln111_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123 = add i28 %add_ln97_9, i28 %trunc_ln97_4" [d2.cpp:123]   --->   Operation 1146 'add' 'add_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1147 [1/1] (0.97ns)   --->   "%add_ln123_1 = add i28 %trunc_ln111_42, i28 %trunc_ln111_32" [d2.cpp:123]   --->   Operation 1147 'add' 'add_ln123_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1148 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln123_1, i28 %add_ln123" [d2.cpp:123]   --->   Operation 1148 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1149 [1/1] (0.97ns)   --->   "%add_ln124 = add i28 %trunc_ln96_4, i28 %trunc_ln111_34" [d2.cpp:124]   --->   Operation 1149 'add' 'add_ln124' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1150 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln124, i28 %add_ln96_10" [d2.cpp:124]   --->   Operation 1150 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1151 [1/1] (0.97ns)   --->   "%add_ln125 = add i28 %trunc_ln95_4, i28 %trunc_ln111_35" [d2.cpp:125]   --->   Operation 1151 'add' 'add_ln125' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1152 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln125, i28 %add_ln95_10" [d2.cpp:125]   --->   Operation 1152 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln111_33, i32 28, i32 55" [d2.cpp:126]   --->   Operation 1153 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i62 %trunc_ln130_1" [d2.cpp:130]   --->   Operation 1154 'sext' 'sext_ln130' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1155 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln130" [d2.cpp:130]   --->   Operation 1155 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1156 [1/1] (7.30ns)   --->   "%empty_33 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d2.cpp:130]   --->   Operation 1156 'writereq' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 4.24>
ST_28 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln111_61 = zext i36 %trunc_ln111_36" [d2.cpp:111]   --->   Operation 1157 'zext' 'zext_ln111_61' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1158 [1/1] (0.00ns)   --->   "%zext_ln111_62 = zext i28 %add_ln111_40" [d2.cpp:111]   --->   Operation 1158 'zext' 'zext_ln111_62' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1159 [1/1] (1.02ns)   --->   "%add_ln111_34 = add i37 %zext_ln111_61, i37 %zext_ln111_62" [d2.cpp:111]   --->   Operation 1159 'add' 'add_ln111_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln111_34, i32 28, i32 36" [d2.cpp:111]   --->   Operation 1160 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln111_66 = zext i9 %tmp_12" [d2.cpp:111]   --->   Operation 1161 'zext' 'zext_ln111_66' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1162 [1/1] (0.00ns)   --->   "%zext_ln111_67 = zext i9 %tmp_12" [d2.cpp:111]   --->   Operation 1162 'zext' 'zext_ln111_67' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln111_68 = zext i9 %tmp_12" [d2.cpp:111]   --->   Operation 1163 'zext' 'zext_ln111_68' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1164 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln111_68, i28 %add_ln111_2" [d2.cpp:111]   --->   Operation 1164 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i28 %add_ln111_2" [d2.cpp:112]   --->   Operation 1165 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1166 [1/1] (0.97ns)   --->   "%add_ln112 = add i29 %zext_ln111_67, i29 %zext_ln112" [d2.cpp:112]   --->   Operation 1166 'add' 'add_ln112' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln112, i32 28" [d2.cpp:112]   --->   Operation 1167 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i1 %tmp_1" [d2.cpp:112]   --->   Operation 1168 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i28 %add_ln112_2" [d2.cpp:112]   --->   Operation 1169 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1170 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln112_2, i29 %zext_ln112_1" [d2.cpp:112]   --->   Operation 1170 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1171 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i9 %tmp_13" [d2.cpp:119]   --->   Operation 1171 'zext' 'zext_ln119_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1172 [1/1] (0.77ns)   --->   "%add_ln119_12 = add i10 %zext_ln119_1, i10 %zext_ln111_66" [d2.cpp:119]   --->   Operation 1172 'add' 'add_ln119_12' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln119_2 = zext i10 %add_ln119_12" [d2.cpp:119]   --->   Operation 1173 'zext' 'zext_ln119_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1174 [1/1] (0.97ns)   --->   "%out1_w_8 = add i28 %zext_ln119_2, i28 %add_ln119_3" [d2.cpp:119]   --->   Operation 1174 'add' 'out1_w_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1175 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i28 %add_ln119_3" [d2.cpp:120]   --->   Operation 1175 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1176 [1/1] (0.00ns)   --->   "%zext_ln120_1 = zext i10 %add_ln119_12" [d2.cpp:120]   --->   Operation 1176 'zext' 'zext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1177 [1/1] (0.97ns)   --->   "%add_ln120 = add i29 %zext_ln120_1, i29 %zext_ln120" [d2.cpp:120]   --->   Operation 1177 'add' 'add_ln120' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln120, i32 28" [d2.cpp:120]   --->   Operation 1178 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln120_2 = zext i1 %tmp_2" [d2.cpp:120]   --->   Operation 1179 'zext' 'zext_ln120_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1180 [1/1] (0.00ns)   --->   "%zext_ln120_3 = zext i28 %add_ln120_2" [d2.cpp:120]   --->   Operation 1180 'zext' 'zext_ln120_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1181 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln120_3, i29 %zext_ln120_2" [d2.cpp:120]   --->   Operation 1181 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1182 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln6, i28 %add_ln111_40" [d2.cpp:126]   --->   Operation 1182 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1183 [2/2] (0.48ns)   --->   "%call_ln130 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln130_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d2.cpp:130]   --->   Operation 1183 'call' 'call_ln130' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 1184 [1/2] (0.00ns)   --->   "%call_ln130 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln130_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d2.cpp:130]   --->   Operation 1184 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 1185 [5/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 1185 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 1186 [4/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 1186 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 1187 [3/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 1187 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 1188 [2/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 1188 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 1189 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [d2.cpp:3]   --->   Operation 1189 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_7, i32 0, i32 0, void @empty_14, i32 0, i32 16, void @empty, void @empty_0, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 1191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 1192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 1193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 1194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 1195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 1196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_4, i32 4294967295, i32 0"   --->   Operation 1197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1199 [1/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d2.cpp:134]   --->   Operation 1199 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 1200 [1/1] (0.00ns)   --->   "%ret_ln134 = ret" [d2.cpp:134]   --->   Operation 1200 'ret' 'ret_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d2.cpp:24) [59]  (0.000 ns)
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [60]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [60]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [60]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [60]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [60]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [60]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [60]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d2.cpp:24) on port 'mem' (d2.cpp:24) [60]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln24', d2.cpp:24) to 'test_Pipeline_ARRAY_1_READ' [61]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d2.cpp:31) [80]  (0.000 ns)
	bus request operation ('empty_32', d2.cpp:31) on port 'mem' (d2.cpp:31) [81]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', d2.cpp:31) on port 'mem' (d2.cpp:31) [81]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', d2.cpp:31) on port 'mem' (d2.cpp:31) [81]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', d2.cpp:31) on port 'mem' (d2.cpp:31) [81]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', d2.cpp:31) on port 'mem' (d2.cpp:31) [81]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', d2.cpp:31) on port 'mem' (d2.cpp:31) [81]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', d2.cpp:31) on port 'mem' (d2.cpp:31) [81]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_32', d2.cpp:31) on port 'mem' (d2.cpp:31) [81]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln31', d2.cpp:31) to 'test_Pipeline_ARRAY_2_READ' [82]  (1.216 ns)

 <State 22>: 6.529ns
The critical path consists of the following:
	'load' operation ('arg2_r_14_loc_load') on local variable 'arg2_r_14_loc' [84]  (0.000 ns)
	'add' operation ('add_ln63_1', d2.cpp:63) [122]  (1.016 ns)
	'add' operation ('add_ln65_1', d2.cpp:65) [126]  (1.018 ns)
	multiplexor before operation 'mul' with delay (0.672 ns)
'mul' operation ('mul_ln65_1', d2.cpp:65) [128]  (2.738 ns)
	'add' operation ('add_ln63_20', d2.cpp:63) [312]  (1.085 ns)

 <State 23>: 7.077ns
The critical path consists of the following:
	'load' operation ('arg2_r_7_loc_load') on local variable 'arg2_r_7_loc' [91]  (0.000 ns)
	'add' operation ('add_ln63', d2.cpp:63) [109]  (1.016 ns)
	'add' operation ('add_ln65', d2.cpp:65) [113]  (1.018 ns)
	multiplexor before operation 'mul' with delay (0.672 ns)
'mul' operation ('mul_ln65', d2.cpp:65) [115]  (2.738 ns)
	'add' operation ('arr', d2.cpp:63) [303]  (1.085 ns)
	'call' operation ('call_ln63', d2.cpp:63) to 'test_Pipeline_VITIS_LOOP_73_5' [390]  (0.547 ns)

 <State 24>: 5.945ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.317 ns)
'mul' operation ('mul_ln106', d2.cpp:106) [607]  (2.103 ns)
	'add' operation ('add_ln106_9', d2.cpp:106) [974]  (1.085 ns)
	'add' operation ('add_ln106_14', d2.cpp:106) [983]  (0.000 ns)
	'add' operation ('add_ln106_18', d2.cpp:106) [987]  (0.720 ns)
	'add' operation ('add_ln114_1', d2.cpp:114) [990]  (0.000 ns)
	'add' operation ('out1_w', d2.cpp:114) [992]  (0.720 ns)

 <State 25>: 7.127ns
The critical path consists of the following:
	'add' operation ('add_ln102_8', d2.cpp:102) [572]  (0.000 ns)
	'add' operation ('arr', d2.cpp:102) [588]  (0.819 ns)
	'add' operation ('add_ln111_12', d2.cpp:111) [708]  (0.822 ns)
	'add' operation ('add_ln111_13', d2.cpp:111) [710]  (1.100 ns)
	'add' operation ('add_ln111_11', d2.cpp:111) [714]  (1.108 ns)
	'add' operation ('add_ln111_18', d2.cpp:111) [748]  (1.085 ns)
	'add' operation ('add_ln111_20', d2.cpp:111) [750]  (1.093 ns)
	'add' operation ('add_ln111_21', d2.cpp:111) [752]  (1.100 ns)

 <State 26>: 6.564ns
The critical path consists of the following:
	'add' operation ('add_ln111_19', d2.cpp:111) [754]  (1.108 ns)
	'add' operation ('add_ln111_26', d2.cpp:111) [781]  (1.085 ns)
	'add' operation ('add_ln111_27', d2.cpp:111) [784]  (1.093 ns)
	'add' operation ('add_ln111_25', d2.cpp:111) [788]  (1.100 ns)
	'add' operation ('add_ln111_30', d2.cpp:111) [804]  (1.085 ns)
	'add' operation ('add_ln111_36', d2.cpp:111) [806]  (1.093 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d2.cpp:130) [1144]  (0.000 ns)
	bus request operation ('empty_33', d2.cpp:130) on port 'mem' (d2.cpp:130) [1145]  (7.300 ns)

 <State 28>: 4.240ns
The critical path consists of the following:
	'add' operation ('add_ln111_34', d2.cpp:111) [865]  (1.025 ns)
	'add' operation ('add_ln119_12', d2.cpp:119) [1102]  (0.776 ns)
	'add' operation ('add_ln120', d2.cpp:120) [1107]  (0.975 ns)
	'add' operation ('out1_w', d2.cpp:120) [1120]  (0.975 ns)
	'call' operation ('call_ln130', d2.cpp:130) to 'test_Pipeline_ARRAY_WRITE' [1146]  (0.489 ns)

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_34', d2.cpp:134) on port 'mem' (d2.cpp:134) [1147]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_34', d2.cpp:134) on port 'mem' (d2.cpp:134) [1147]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_34', d2.cpp:134) on port 'mem' (d2.cpp:134) [1147]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_34', d2.cpp:134) on port 'mem' (d2.cpp:134) [1147]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_34', d2.cpp:134) on port 'mem' (d2.cpp:134) [1147]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
