{"metadata":{"externalID":"s:11VHDLParsing19ComponentDefinitionV4portAA9PortBlockVvp","title":"port","modules":[{"name":"VHDLParsing"}],"role":"symbol","symbolKind":"property","fragments":[{"text":"let","kind":"keyword"},{"text":" ","kind":"text"},{"text":"port","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing9PortBlockV","text":"PortBlock","kind":"typeIdentifier"}],"roleHeading":"Instance Property"},"sections":[],"schemaVersion":{"patch":0,"major":0,"minor":3},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition"]]},"variants":[{"paths":["\/documentation\/vhdlparsing\/componentdefinition\/port"],"traits":[{"interfaceLanguage":"swift"}]}],"primaryContentSections":[{"declarations":[{"languages":["swift"],"tokens":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"port"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing9PortBlockV","kind":"typeIdentifier","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock","text":"PortBlock"}],"platforms":["Linux"]}],"kind":"declarations"}],"abstract":[{"type":"text","text":"The port declaration of the component."}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition\/port","interfaceLanguage":"swift"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/ComponentDefinition":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/componentdefinition","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition","abstract":[{"text":"A definition of a ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" component that can be instantiated in the architecture body.","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"ComponentDefinition"}],"type":"topic","title":"ComponentDefinition","navigatorTitle":[{"kind":"identifier","text":"ComponentDefinition"}]},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/ComponentDefinition/port":{"kind":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ComponentDefinition\/port","abstract":[{"text":"The port declaration of the component.","type":"text"}],"type":"topic","url":"\/documentation\/vhdlparsing\/componentdefinition\/port","role":"symbol","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"port"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"PortBlock","preciseIdentifier":"s:11VHDLParsing9PortBlockV"}],"title":"port"},"doc://VHDLParsing/documentation/VHDLParsing/PortBlock":{"kind":"symbol","role":"symbol","url":"\/documentation\/vhdlparsing\/portblock","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortBlock","abstract":[{"text":"A port statement in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortBlock"}],"type":"topic","title":"PortBlock","navigatorTitle":[{"kind":"identifier","text":"PortBlock"}]}}}