#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d05230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d053c0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1d1b340 .functor NOT 1, L_0x1d4d640, C4<0>, C4<0>, C4<0>;
L_0x1d4d3d0 .functor XOR 1, L_0x1d4d270, L_0x1d4d330, C4<0>, C4<0>;
L_0x1d4d530 .functor XOR 1, L_0x1d4d3d0, L_0x1d4d490, C4<0>, C4<0>;
v0x1d44ec0_0 .net *"_ivl_10", 0 0, L_0x1d4d490;  1 drivers
v0x1d44fc0_0 .net *"_ivl_12", 0 0, L_0x1d4d530;  1 drivers
v0x1d450a0_0 .net *"_ivl_2", 0 0, L_0x1d47b50;  1 drivers
v0x1d45160_0 .net *"_ivl_4", 0 0, L_0x1d4d270;  1 drivers
v0x1d45240_0 .net *"_ivl_6", 0 0, L_0x1d4d330;  1 drivers
v0x1d45370_0 .net *"_ivl_8", 0 0, L_0x1d4d3d0;  1 drivers
v0x1d45450_0 .net "a", 0 0, v0x1d3f8b0_0;  1 drivers
v0x1d454f0_0 .net "b", 0 0, v0x1d3f950_0;  1 drivers
v0x1d45590_0 .net "c", 0 0, v0x1d3f9f0_0;  1 drivers
v0x1d45630_0 .var "clk", 0 0;
v0x1d456d0_0 .net "d", 0 0, v0x1d3fb60_0;  1 drivers
v0x1d45770_0 .net "out_dut", 0 0, L_0x1d4d110;  1 drivers
v0x1d45810_0 .net "out_ref", 0 0, L_0x1d466d0;  1 drivers
v0x1d458b0_0 .var/2u "stats1", 159 0;
v0x1d45950_0 .var/2u "strobe", 0 0;
v0x1d459f0_0 .net "tb_match", 0 0, L_0x1d4d640;  1 drivers
v0x1d45ab0_0 .net "tb_mismatch", 0 0, L_0x1d1b340;  1 drivers
v0x1d45b70_0 .net "wavedrom_enable", 0 0, v0x1d3fc50_0;  1 drivers
v0x1d45c10_0 .net "wavedrom_title", 511 0, v0x1d3fcf0_0;  1 drivers
L_0x1d47b50 .concat [ 1 0 0 0], L_0x1d466d0;
L_0x1d4d270 .concat [ 1 0 0 0], L_0x1d466d0;
L_0x1d4d330 .concat [ 1 0 0 0], L_0x1d4d110;
L_0x1d4d490 .concat [ 1 0 0 0], L_0x1d466d0;
L_0x1d4d640 .cmp/eeq 1, L_0x1d47b50, L_0x1d4d530;
S_0x1d05550 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1d053c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d05cd0 .functor NOT 1, v0x1d3f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d1bc00 .functor NOT 1, v0x1d3f950_0, C4<0>, C4<0>, C4<0>;
L_0x1d45e20 .functor AND 1, L_0x1d05cd0, L_0x1d1bc00, C4<1>, C4<1>;
L_0x1d45ec0 .functor NOT 1, v0x1d3fb60_0, C4<0>, C4<0>, C4<0>;
L_0x1d45ff0 .functor NOT 1, v0x1d3f8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d460f0 .functor AND 1, L_0x1d45ec0, L_0x1d45ff0, C4<1>, C4<1>;
L_0x1d461d0 .functor OR 1, L_0x1d45e20, L_0x1d460f0, C4<0>, C4<0>;
L_0x1d46290 .functor AND 1, v0x1d3f8b0_0, v0x1d3f9f0_0, C4<1>, C4<1>;
L_0x1d46350 .functor AND 1, L_0x1d46290, v0x1d3fb60_0, C4<1>, C4<1>;
L_0x1d46410 .functor OR 1, L_0x1d461d0, L_0x1d46350, C4<0>, C4<0>;
L_0x1d46580 .functor AND 1, v0x1d3f950_0, v0x1d3f9f0_0, C4<1>, C4<1>;
L_0x1d465f0 .functor AND 1, L_0x1d46580, v0x1d3fb60_0, C4<1>, C4<1>;
L_0x1d466d0 .functor OR 1, L_0x1d46410, L_0x1d465f0, C4<0>, C4<0>;
v0x1d1b5b0_0 .net *"_ivl_0", 0 0, L_0x1d05cd0;  1 drivers
v0x1d1b650_0 .net *"_ivl_10", 0 0, L_0x1d460f0;  1 drivers
v0x1d3e0a0_0 .net *"_ivl_12", 0 0, L_0x1d461d0;  1 drivers
v0x1d3e160_0 .net *"_ivl_14", 0 0, L_0x1d46290;  1 drivers
v0x1d3e240_0 .net *"_ivl_16", 0 0, L_0x1d46350;  1 drivers
v0x1d3e370_0 .net *"_ivl_18", 0 0, L_0x1d46410;  1 drivers
v0x1d3e450_0 .net *"_ivl_2", 0 0, L_0x1d1bc00;  1 drivers
v0x1d3e530_0 .net *"_ivl_20", 0 0, L_0x1d46580;  1 drivers
v0x1d3e610_0 .net *"_ivl_22", 0 0, L_0x1d465f0;  1 drivers
v0x1d3e6f0_0 .net *"_ivl_4", 0 0, L_0x1d45e20;  1 drivers
v0x1d3e7d0_0 .net *"_ivl_6", 0 0, L_0x1d45ec0;  1 drivers
v0x1d3e8b0_0 .net *"_ivl_8", 0 0, L_0x1d45ff0;  1 drivers
v0x1d3e990_0 .net "a", 0 0, v0x1d3f8b0_0;  alias, 1 drivers
v0x1d3ea50_0 .net "b", 0 0, v0x1d3f950_0;  alias, 1 drivers
v0x1d3eb10_0 .net "c", 0 0, v0x1d3f9f0_0;  alias, 1 drivers
v0x1d3ebd0_0 .net "d", 0 0, v0x1d3fb60_0;  alias, 1 drivers
v0x1d3ec90_0 .net "out", 0 0, L_0x1d466d0;  alias, 1 drivers
S_0x1d3edf0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1d053c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d3f8b0_0 .var "a", 0 0;
v0x1d3f950_0 .var "b", 0 0;
v0x1d3f9f0_0 .var "c", 0 0;
v0x1d3fac0_0 .net "clk", 0 0, v0x1d45630_0;  1 drivers
v0x1d3fb60_0 .var "d", 0 0;
v0x1d3fc50_0 .var "wavedrom_enable", 0 0;
v0x1d3fcf0_0 .var "wavedrom_title", 511 0;
S_0x1d3f090 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1d3edf0;
 .timescale -12 -12;
v0x1d3f2f0_0 .var/2s "count", 31 0;
E_0x1d00180/0 .event negedge, v0x1d3fac0_0;
E_0x1d00180/1 .event posedge, v0x1d3fac0_0;
E_0x1d00180 .event/or E_0x1d00180/0, E_0x1d00180/1;
E_0x1d003d0 .event negedge, v0x1d3fac0_0;
E_0x1ce89f0 .event posedge, v0x1d3fac0_0;
S_0x1d3f3f0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d3edf0;
 .timescale -12 -12;
v0x1d3f5f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d3f6d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d3edf0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d3fe50 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1d053c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1d46830 .functor NOT 1, v0x1d3f8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d468a0 .functor NOT 1, v0x1d3f950_0, C4<0>, C4<0>, C4<0>;
L_0x1d46930 .functor AND 1, L_0x1d46830, L_0x1d468a0, C4<1>, C4<1>;
L_0x1d46a40 .functor NOT 1, v0x1d3f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d46ae0 .functor AND 1, L_0x1d46930, L_0x1d46a40, C4<1>, C4<1>;
L_0x1d46bf0 .functor NOT 1, v0x1d3fb60_0, C4<0>, C4<0>, C4<0>;
L_0x1d46ca0 .functor AND 1, L_0x1d46ae0, L_0x1d46bf0, C4<1>, C4<1>;
L_0x1d46db0 .functor NOT 1, v0x1d3f8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d46e70 .functor NOT 1, v0x1d3f950_0, C4<0>, C4<0>, C4<0>;
L_0x1d46ee0 .functor AND 1, L_0x1d46db0, L_0x1d46e70, C4<1>, C4<1>;
L_0x1d47050 .functor NOT 1, v0x1d3f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d471d0 .functor AND 1, L_0x1d46ee0, L_0x1d47050, C4<1>, C4<1>;
L_0x1d47300 .functor AND 1, L_0x1d471d0, v0x1d3fb60_0, C4<1>, C4<1>;
L_0x1d474d0 .functor OR 1, L_0x1d46ca0, L_0x1d47300, C4<0>, C4<0>;
L_0x1d47290 .functor NOT 1, v0x1d3f8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d47770 .functor NOT 1, v0x1d3f950_0, C4<0>, C4<0>, C4<0>;
L_0x1d47980 .functor AND 1, L_0x1d47290, L_0x1d47770, C4<1>, C4<1>;
L_0x1d47a90 .functor AND 1, L_0x1d47980, v0x1d3f950_0, C4<1>, C4<1>;
L_0x1d47bf0 .functor NOT 1, v0x1d3fb60_0, C4<0>, C4<0>, C4<0>;
L_0x1d47c60 .functor AND 1, L_0x1d47a90, L_0x1d47bf0, C4<1>, C4<1>;
L_0x1d47e20 .functor OR 1, L_0x1d474d0, L_0x1d47c60, C4<0>, C4<0>;
L_0x1d47f30 .functor NOT 1, v0x1d3f8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d48060 .functor NOT 1, v0x1d3f950_0, C4<0>, C4<0>, C4<0>;
L_0x1d480d0 .functor AND 1, L_0x1d47f30, L_0x1d48060, C4<1>, C4<1>;
L_0x1d482b0 .functor AND 1, L_0x1d480d0, v0x1d3f950_0, C4<1>, C4<1>;
L_0x1d48370 .functor AND 1, L_0x1d482b0, v0x1d3fb60_0, C4<1>, C4<1>;
L_0x1d48510 .functor OR 1, L_0x1d47e20, L_0x1d48370, C4<0>, C4<0>;
L_0x1d48620 .functor NOT 1, v0x1d3f8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d48780 .functor AND 1, L_0x1d48620, v0x1d3f950_0, C4<1>, C4<1>;
L_0x1d48840 .functor NOT 1, v0x1d3f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d489b0 .functor AND 1, L_0x1d48780, L_0x1d48840, C4<1>, C4<1>;
L_0x1d48ac0 .functor NOT 1, v0x1d3fb60_0, C4<0>, C4<0>, C4<0>;
L_0x1d48c40 .functor AND 1, L_0x1d489b0, L_0x1d48ac0, C4<1>, C4<1>;
L_0x1d48d50 .functor OR 1, L_0x1d48510, L_0x1d48c40, C4<0>, C4<0>;
L_0x1d48f80 .functor NOT 1, v0x1d3f8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d48ff0 .functor AND 1, L_0x1d48f80, v0x1d3f950_0, C4<1>, C4<1>;
L_0x1d491e0 .functor NOT 1, v0x1d3f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d49250 .functor AND 1, L_0x1d48ff0, L_0x1d491e0, C4<1>, C4<1>;
L_0x1d494a0 .functor AND 1, L_0x1d49250, v0x1d3fb60_0, C4<1>, C4<1>;
L_0x1d49560 .functor OR 1, L_0x1d48d50, L_0x1d494a0, C4<0>, C4<0>;
L_0x1d497c0 .functor NOT 1, v0x1d3f8b0_0, C4<0>, C4<0>, C4<0>;
L_0x1d49830 .functor AND 1, L_0x1d497c0, v0x1d3f950_0, C4<1>, C4<1>;
L_0x1d49a50 .functor AND 1, L_0x1d49830, v0x1d3f950_0, C4<1>, C4<1>;
L_0x1d49b10 .functor AND 1, L_0x1d49a50, v0x1d3fb60_0, C4<1>, C4<1>;
L_0x1d49d40 .functor OR 1, L_0x1d49560, L_0x1d49b10, C4<0>, C4<0>;
L_0x1d49e50 .functor NOT 1, v0x1d3f950_0, C4<0>, C4<0>, C4<0>;
L_0x1d4a040 .functor AND 1, v0x1d3f8b0_0, L_0x1d49e50, C4<1>, C4<1>;
L_0x1d4a100 .functor NOT 1, v0x1d3f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d4a300 .functor AND 1, L_0x1d4a040, L_0x1d4a100, C4<1>, C4<1>;
L_0x1d4a410 .functor NOT 1, v0x1d3fb60_0, C4<0>, C4<0>, C4<0>;
L_0x1d4a620 .functor AND 1, L_0x1d4a300, L_0x1d4a410, C4<1>, C4<1>;
L_0x1d4a730 .functor OR 1, L_0x1d49d40, L_0x1d4a620, C4<0>, C4<0>;
L_0x1d4a9f0 .functor NOT 1, v0x1d3f950_0, C4<0>, C4<0>, C4<0>;
L_0x1d4aa60 .functor AND 1, v0x1d3f8b0_0, L_0x1d4a9f0, C4<1>, C4<1>;
L_0x1d4ace0 .functor NOT 1, v0x1d3f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d4ad50 .functor AND 1, L_0x1d4aa60, L_0x1d4ace0, C4<1>, C4<1>;
L_0x1d4b030 .functor AND 1, L_0x1d4ad50, v0x1d3fb60_0, C4<1>, C4<1>;
L_0x1d4b0f0 .functor OR 1, L_0x1d4a730, L_0x1d4b030, C4<0>, C4<0>;
L_0x1d4b3e0 .functor NOT 1, v0x1d3f950_0, C4<0>, C4<0>, C4<0>;
L_0x1d4b450 .functor AND 1, v0x1d3f8b0_0, L_0x1d4b3e0, C4<1>, C4<1>;
L_0x1d4b700 .functor AND 1, L_0x1d4b450, v0x1d3f950_0, C4<1>, C4<1>;
L_0x1d4b7c0 .functor AND 1, L_0x1d4b700, v0x1d3fb60_0, C4<1>, C4<1>;
L_0x1d4bc90 .functor OR 1, L_0x1d4b0f0, L_0x1d4b7c0, C4<0>, C4<0>;
L_0x1d4bda0 .functor AND 1, v0x1d3f8b0_0, v0x1d3f950_0, C4<1>, C4<1>;
L_0x1d4c230 .functor NOT 1, v0x1d3f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1d4c2a0 .functor AND 1, L_0x1d4bda0, L_0x1d4c230, C4<1>, C4<1>;
L_0x1d4c5d0 .functor NOT 1, v0x1d3fb60_0, C4<0>, C4<0>, C4<0>;
L_0x1d4c640 .functor AND 1, L_0x1d4c2a0, L_0x1d4c5d0, C4<1>, C4<1>;
L_0x1d4c980 .functor OR 1, L_0x1d4bc90, L_0x1d4c640, C4<0>, C4<0>;
L_0x1d4ca90 .functor AND 1, v0x1d3f8b0_0, v0x1d3f950_0, C4<1>, C4<1>;
L_0x1d4cd40 .functor AND 1, L_0x1d4ca90, v0x1d3f950_0, C4<1>, C4<1>;
L_0x1d4ce00 .functor AND 1, L_0x1d4cd40, v0x1d3fb60_0, C4<1>, C4<1>;
L_0x1d4d110 .functor OR 1, L_0x1d4c980, L_0x1d4ce00, C4<0>, C4<0>;
v0x1d40140_0 .net *"_ivl_0", 0 0, L_0x1d46830;  1 drivers
v0x1d40220_0 .net *"_ivl_10", 0 0, L_0x1d46bf0;  1 drivers
v0x1d40300_0 .net *"_ivl_100", 0 0, L_0x1d4a620;  1 drivers
v0x1d403f0_0 .net *"_ivl_102", 0 0, L_0x1d4a730;  1 drivers
v0x1d404d0_0 .net *"_ivl_104", 0 0, L_0x1d4a9f0;  1 drivers
v0x1d40600_0 .net *"_ivl_106", 0 0, L_0x1d4aa60;  1 drivers
v0x1d406e0_0 .net *"_ivl_108", 0 0, L_0x1d4ace0;  1 drivers
v0x1d407c0_0 .net *"_ivl_110", 0 0, L_0x1d4ad50;  1 drivers
v0x1d408a0_0 .net *"_ivl_112", 0 0, L_0x1d4b030;  1 drivers
v0x1d40980_0 .net *"_ivl_114", 0 0, L_0x1d4b0f0;  1 drivers
v0x1d40a60_0 .net *"_ivl_116", 0 0, L_0x1d4b3e0;  1 drivers
v0x1d40b40_0 .net *"_ivl_118", 0 0, L_0x1d4b450;  1 drivers
v0x1d40c20_0 .net *"_ivl_12", 0 0, L_0x1d46ca0;  1 drivers
v0x1d40d00_0 .net *"_ivl_120", 0 0, L_0x1d4b700;  1 drivers
v0x1d40de0_0 .net *"_ivl_122", 0 0, L_0x1d4b7c0;  1 drivers
v0x1d40ec0_0 .net *"_ivl_124", 0 0, L_0x1d4bc90;  1 drivers
v0x1d40fa0_0 .net *"_ivl_126", 0 0, L_0x1d4bda0;  1 drivers
v0x1d41190_0 .net *"_ivl_128", 0 0, L_0x1d4c230;  1 drivers
v0x1d41270_0 .net *"_ivl_130", 0 0, L_0x1d4c2a0;  1 drivers
v0x1d41350_0 .net *"_ivl_132", 0 0, L_0x1d4c5d0;  1 drivers
v0x1d41430_0 .net *"_ivl_134", 0 0, L_0x1d4c640;  1 drivers
v0x1d41510_0 .net *"_ivl_136", 0 0, L_0x1d4c980;  1 drivers
v0x1d415f0_0 .net *"_ivl_138", 0 0, L_0x1d4ca90;  1 drivers
v0x1d416d0_0 .net *"_ivl_14", 0 0, L_0x1d46db0;  1 drivers
v0x1d417b0_0 .net *"_ivl_140", 0 0, L_0x1d4cd40;  1 drivers
v0x1d41890_0 .net *"_ivl_142", 0 0, L_0x1d4ce00;  1 drivers
v0x1d41970_0 .net *"_ivl_16", 0 0, L_0x1d46e70;  1 drivers
v0x1d41a50_0 .net *"_ivl_18", 0 0, L_0x1d46ee0;  1 drivers
v0x1d41b30_0 .net *"_ivl_2", 0 0, L_0x1d468a0;  1 drivers
v0x1d41c10_0 .net *"_ivl_20", 0 0, L_0x1d47050;  1 drivers
v0x1d41cf0_0 .net *"_ivl_22", 0 0, L_0x1d471d0;  1 drivers
v0x1d41dd0_0 .net *"_ivl_24", 0 0, L_0x1d47300;  1 drivers
v0x1d41eb0_0 .net *"_ivl_26", 0 0, L_0x1d474d0;  1 drivers
v0x1d421a0_0 .net *"_ivl_28", 0 0, L_0x1d47290;  1 drivers
v0x1d42280_0 .net *"_ivl_30", 0 0, L_0x1d47770;  1 drivers
v0x1d42360_0 .net *"_ivl_32", 0 0, L_0x1d47980;  1 drivers
v0x1d42440_0 .net *"_ivl_34", 0 0, L_0x1d47a90;  1 drivers
v0x1d42520_0 .net *"_ivl_36", 0 0, L_0x1d47bf0;  1 drivers
v0x1d42600_0 .net *"_ivl_38", 0 0, L_0x1d47c60;  1 drivers
v0x1d426e0_0 .net *"_ivl_4", 0 0, L_0x1d46930;  1 drivers
v0x1d427c0_0 .net *"_ivl_40", 0 0, L_0x1d47e20;  1 drivers
v0x1d428a0_0 .net *"_ivl_42", 0 0, L_0x1d47f30;  1 drivers
v0x1d42980_0 .net *"_ivl_44", 0 0, L_0x1d48060;  1 drivers
v0x1d42a60_0 .net *"_ivl_46", 0 0, L_0x1d480d0;  1 drivers
v0x1d42b40_0 .net *"_ivl_48", 0 0, L_0x1d482b0;  1 drivers
v0x1d42c20_0 .net *"_ivl_50", 0 0, L_0x1d48370;  1 drivers
v0x1d42d00_0 .net *"_ivl_52", 0 0, L_0x1d48510;  1 drivers
v0x1d42de0_0 .net *"_ivl_54", 0 0, L_0x1d48620;  1 drivers
v0x1d42ec0_0 .net *"_ivl_56", 0 0, L_0x1d48780;  1 drivers
v0x1d42fa0_0 .net *"_ivl_58", 0 0, L_0x1d48840;  1 drivers
v0x1d43080_0 .net *"_ivl_6", 0 0, L_0x1d46a40;  1 drivers
v0x1d43160_0 .net *"_ivl_60", 0 0, L_0x1d489b0;  1 drivers
v0x1d43240_0 .net *"_ivl_62", 0 0, L_0x1d48ac0;  1 drivers
v0x1d43320_0 .net *"_ivl_64", 0 0, L_0x1d48c40;  1 drivers
v0x1d43400_0 .net *"_ivl_66", 0 0, L_0x1d48d50;  1 drivers
v0x1d434e0_0 .net *"_ivl_68", 0 0, L_0x1d48f80;  1 drivers
v0x1d435c0_0 .net *"_ivl_70", 0 0, L_0x1d48ff0;  1 drivers
v0x1d436a0_0 .net *"_ivl_72", 0 0, L_0x1d491e0;  1 drivers
v0x1d43780_0 .net *"_ivl_74", 0 0, L_0x1d49250;  1 drivers
v0x1d43860_0 .net *"_ivl_76", 0 0, L_0x1d494a0;  1 drivers
v0x1d43940_0 .net *"_ivl_78", 0 0, L_0x1d49560;  1 drivers
v0x1d43a20_0 .net *"_ivl_8", 0 0, L_0x1d46ae0;  1 drivers
v0x1d43b00_0 .net *"_ivl_80", 0 0, L_0x1d497c0;  1 drivers
v0x1d43be0_0 .net *"_ivl_82", 0 0, L_0x1d49830;  1 drivers
v0x1d43cc0_0 .net *"_ivl_84", 0 0, L_0x1d49a50;  1 drivers
v0x1d441b0_0 .net *"_ivl_86", 0 0, L_0x1d49b10;  1 drivers
v0x1d44290_0 .net *"_ivl_88", 0 0, L_0x1d49d40;  1 drivers
v0x1d44370_0 .net *"_ivl_90", 0 0, L_0x1d49e50;  1 drivers
v0x1d44450_0 .net *"_ivl_92", 0 0, L_0x1d4a040;  1 drivers
v0x1d44530_0 .net *"_ivl_94", 0 0, L_0x1d4a100;  1 drivers
v0x1d44610_0 .net *"_ivl_96", 0 0, L_0x1d4a300;  1 drivers
v0x1d446f0_0 .net *"_ivl_98", 0 0, L_0x1d4a410;  1 drivers
v0x1d447d0_0 .net "a", 0 0, v0x1d3f8b0_0;  alias, 1 drivers
v0x1d44870_0 .net "b", 0 0, v0x1d3f950_0;  alias, 1 drivers
v0x1d44960_0 .net "c", 0 0, v0x1d3f9f0_0;  alias, 1 drivers
v0x1d44a50_0 .net "d", 0 0, v0x1d3fb60_0;  alias, 1 drivers
v0x1d44b40_0 .net "out", 0 0, L_0x1d4d110;  alias, 1 drivers
S_0x1d44ca0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1d053c0;
 .timescale -12 -12;
E_0x1cfff20 .event anyedge, v0x1d45950_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d45950_0;
    %nor/r;
    %assign/vec4 v0x1d45950_0, 0;
    %wait E_0x1cfff20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d3edf0;
T_3 ;
    %fork t_1, S_0x1d3f090;
    %jmp t_0;
    .scope S_0x1d3f090;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d3f2f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d3fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3f9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3f950_0, 0;
    %assign/vec4 v0x1d3f8b0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ce89f0;
    %load/vec4 v0x1d3f2f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1d3f2f0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d3fb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3f9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3f950_0, 0;
    %assign/vec4 v0x1d3f8b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1d003d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d3f6d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d00180;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d3f8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3f950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d3f9f0_0, 0;
    %assign/vec4 v0x1d3fb60_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1d3edf0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1d053c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d45950_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d053c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d45630_0;
    %inv;
    %store/vec4 v0x1d45630_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d053c0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d3fac0_0, v0x1d45ab0_0, v0x1d45450_0, v0x1d454f0_0, v0x1d45590_0, v0x1d456d0_0, v0x1d45810_0, v0x1d45770_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d053c0;
T_7 ;
    %load/vec4 v0x1d458b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d458b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d458b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d458b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d458b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d458b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d458b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d053c0;
T_8 ;
    %wait E_0x1d00180;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d458b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d458b0_0, 4, 32;
    %load/vec4 v0x1d459f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d458b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d458b0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d458b0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d458b0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d45810_0;
    %load/vec4 v0x1d45810_0;
    %load/vec4 v0x1d45770_0;
    %xor;
    %load/vec4 v0x1d45810_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d458b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d458b0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d458b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d458b0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth1/human/kmap2/iter1/response1/top_module.sv";
