Loading plugins phase: Elapsed time ==> 0s.266ms
Initializing data phase: Elapsed time ==> 1s.845ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Master\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -d CY8C3246PVI-147 -s C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Master\Erebus_Sensor.cydsn\Generated_Source\PSoC3 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.274ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.137ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Erebus_Sensor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Master\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -dcpsoc3 Erebus_Sensor.v -verilog
======================================================================

======================================================================
Compiling:  Erebus_Sensor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Master\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -dcpsoc3 Erebus_Sensor.v -verilog
======================================================================

======================================================================
Compiling:  Erebus_Sensor.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Master\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -dcpsoc3 -verilog Erebus_Sensor.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 30 21:10:04 2014


======================================================================
Compiling:  Erebus_Sensor.v
Program  :   vpp
Options  :    -yv2 -q10 Erebus_Sensor.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 30 21:10:04 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Erebus_Sensor.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Erebus_Sensor.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Master\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -dcpsoc3 -verilog Erebus_Sensor.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 30 21:10:04 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Master\Erebus_Sensor.cydsn\codegentemp\Erebus_Sensor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Master\Erebus_Sensor.cydsn\codegentemp\Erebus_Sensor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Erebus_Sensor.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Master\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -dcpsoc3 -verilog Erebus_Sensor.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 30 21:10:06 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Master\Erebus_Sensor.cydsn\codegentemp\Erebus_Sensor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Master\Erebus_Sensor.cydsn\codegentemp\Erebus_Sensor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\demux_2:tmp__demux_2_0_reg\
	Net_1478
	\demux_1:tmp__demux_1_0_reg\
	Net_1405
	\PWM0_CTRL:control_bus_7\
	\PWM0_CTRL:control_bus_6\
	\PWM0_CTRL:control_bus_5\
	\PWM0_CTRL:control_bus_4\
	\PWM0_CTRL:control_bus_3\
	\PWM0_CTRL:control_bus_2\
	\ADC:Net_268\
	\ADC:Net_270\
	\PWM1_CTRL:control_bus_7\
	\PWM1_CTRL:control_bus_6\
	\PWM1_CTRL:control_bus_5\
	\PWM1_CTRL:control_bus_4\
	\PWM1_CTRL:control_bus_3\
	\PWM1_CTRL:control_bus_2\
	\LED_PWM:PWMUDB:km_run\
	\LED_PWM:PWMUDB:ctrl_cmpmode2_2\
	\LED_PWM:PWMUDB:ctrl_cmpmode2_1\
	\LED_PWM:PWMUDB:ctrl_cmpmode2_0\
	\LED_PWM:PWMUDB:ctrl_cmpmode1_2\
	\LED_PWM:PWMUDB:ctrl_cmpmode1_1\
	\LED_PWM:PWMUDB:ctrl_cmpmode1_0\
	\LED_PWM:PWMUDB:capt_rising\
	\LED_PWM:PWMUDB:capt_falling\
	\LED_PWM:PWMUDB:trig_rise\
	\LED_PWM:PWMUDB:trig_fall\
	\LED_PWM:PWMUDB:sc_kill\
	\LED_PWM:PWMUDB:min_kill\
	\LED_PWM:PWMUDB:km_tc\
	\LED_PWM:PWMUDB:db_tc\
	\LED_PWM:PWMUDB:dith_sel\
	\LED_PWM:Net_101\
	\LED_PWM:Net_96\
	\LED_PWM:PWMUDB:MODULE_1:b_31\
	\LED_PWM:PWMUDB:MODULE_1:b_30\
	\LED_PWM:PWMUDB:MODULE_1:b_29\
	\LED_PWM:PWMUDB:MODULE_1:b_28\
	\LED_PWM:PWMUDB:MODULE_1:b_27\
	\LED_PWM:PWMUDB:MODULE_1:b_26\
	\LED_PWM:PWMUDB:MODULE_1:b_25\
	\LED_PWM:PWMUDB:MODULE_1:b_24\
	\LED_PWM:PWMUDB:MODULE_1:b_23\
	\LED_PWM:PWMUDB:MODULE_1:b_22\
	\LED_PWM:PWMUDB:MODULE_1:b_21\
	\LED_PWM:PWMUDB:MODULE_1:b_20\
	\LED_PWM:PWMUDB:MODULE_1:b_19\
	\LED_PWM:PWMUDB:MODULE_1:b_18\
	\LED_PWM:PWMUDB:MODULE_1:b_17\
	\LED_PWM:PWMUDB:MODULE_1:b_16\
	\LED_PWM:PWMUDB:MODULE_1:b_15\
	\LED_PWM:PWMUDB:MODULE_1:b_14\
	\LED_PWM:PWMUDB:MODULE_1:b_13\
	\LED_PWM:PWMUDB:MODULE_1:b_12\
	\LED_PWM:PWMUDB:MODULE_1:b_11\
	\LED_PWM:PWMUDB:MODULE_1:b_10\
	\LED_PWM:PWMUDB:MODULE_1:b_9\
	\LED_PWM:PWMUDB:MODULE_1:b_8\
	\LED_PWM:PWMUDB:MODULE_1:b_7\
	\LED_PWM:PWMUDB:MODULE_1:b_6\
	\LED_PWM:PWMUDB:MODULE_1:b_5\
	\LED_PWM:PWMUDB:MODULE_1:b_4\
	\LED_PWM:PWMUDB:MODULE_1:b_3\
	\LED_PWM:PWMUDB:MODULE_1:b_2\
	\LED_PWM:PWMUDB:MODULE_1:b_1\
	\LED_PWM:PWMUDB:MODULE_1:b_0\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1487
	Net_1481
	Net_1480
	\LED_PWM:Net_113\
	\LED_PWM:Net_107\
	\LED_PWM:Net_114\
	Net_1567
	Net_1569
	Net_1570
	Net_1571
	Net_1572

    Synthesized names
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 156 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__RGB_LED_net_1 to tmpOE__RGB_LED_net_2
Aliasing tmpOE__RGB_LED_net_0 to tmpOE__RGB_LED_net_2
Aliasing one to tmpOE__RGB_LED_net_2
Aliasing tmpOE__Vbus_net_0 to tmpOE__RGB_LED_net_2
Aliasing \PWM0_CTRL:clk\ to zero
Aliasing \PWM0_CTRL:rst\ to zero
Aliasing tmpOE__Sensor_In_net_0 to tmpOE__RGB_LED_net_2
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing \ADC:soc\ to tmpOE__RGB_LED_net_2
Aliasing tmpOE__ModifyCollection_B_net_1 to tmpOE__RGB_LED_net_2
Aliasing tmpOE__ModifyCollection_B_net_0 to tmpOE__RGB_LED_net_2
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__RGB_LED_net_2
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__RGB_LED_net_2
Aliasing \PWM1_CTRL:clk\ to zero
Aliasing \PWM1_CTRL:rst\ to zero
Aliasing Net_1308 to zero
Aliasing \LED_PWM:PWMUDB:hwCapture\ to zero
Aliasing \LED_PWM:PWMUDB:trig_out\ to tmpOE__RGB_LED_net_2
Aliasing \LED_PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \LED_PWM:PWMUDB:ltch_kill_reg\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \LED_PWM:PWMUDB:min_kill_reg\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \LED_PWM:PWMUDB:final_kill\ to tmpOE__RGB_LED_net_2
Aliasing \LED_PWM:PWMUDB:dith_count_1\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \LED_PWM:PWMUDB:dith_count_0\\R\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \LED_PWM:PWMUDB:cs_addr_0\ to \LED_PWM:PWMUDB:runmode_enable\\R\
Aliasing \LED_PWM:PWMUDB:pwm_temp\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_LED_net_2
Aliasing tmpOE__Batt_Monitor_net_0 to tmpOE__RGB_LED_net_2
Aliasing \SOLID_LED_CTRL:clk\ to zero
Aliasing \SOLID_LED_CTRL:rst\ to zero
Aliasing \LED_PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_LED_net_2
Aliasing \LED_PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \LED_PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \LED_PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_LED_net_2
Removing Rhs of wire Net_1460_1[4] = \PWM1_CTRL:control_out_1\[209]
Removing Rhs of wire Net_1460_1[4] = \PWM1_CTRL:control_1\[218]
Removing Rhs of wire Net_1460_0[5] = \PWM1_CTRL:control_out_0\[210]
Removing Rhs of wire Net_1460_0[5] = \PWM1_CTRL:control_0\[219]
Removing Rhs of wire Net_1415[6] = \LED_PWM:PWMUDB:pwm2_reg_i\[320]
Removing Rhs of wire Net_1462[11] = \demux_2:tmp__demux_2_1_reg\[7]
Removing Rhs of wire Net_1479[12] = \demux_2:tmp__demux_2_2_reg\[8]
Removing Rhs of wire Net_1468[13] = \demux_2:tmp__demux_2_3_reg\[9]
Removing Lhs of wire tmpOE__RGB_LED_net_1[16] = tmpOE__RGB_LED_net_2[15]
Removing Lhs of wire tmpOE__RGB_LED_net_0[17] = tmpOE__RGB_LED_net_2[15]
Removing Lhs of wire one[29] = tmpOE__RGB_LED_net_2[15]
Removing Rhs of wire Net_1568[31] = \SOLID_LED_CTRL:control_out_0\[545]
Removing Rhs of wire Net_1568[31] = \SOLID_LED_CTRL:control_0\[566]
Removing Rhs of wire Net_1461[32] = \demux_1:tmp__demux_1_1_reg\[37]
Removing Rhs of wire Net_1410_1[34] = \PWM0_CTRL:control_out_1\[64]
Removing Rhs of wire Net_1410_1[34] = \PWM0_CTRL:control_1\[73]
Removing Rhs of wire Net_1410_0[35] = \PWM0_CTRL:control_out_0\[65]
Removing Rhs of wire Net_1410_0[35] = \PWM0_CTRL:control_0\[74]
Removing Rhs of wire Net_1409[36] = \LED_PWM:PWMUDB:pwm1_reg_i\[318]
Removing Rhs of wire Net_1464[41] = \demux_1:tmp__demux_1_2_reg\[38]
Removing Rhs of wire Net_1467[42] = \demux_1:tmp__demux_1_3_reg\[39]
Removing Lhs of wire tmpOE__Vbus_net_0[44] = tmpOE__RGB_LED_net_2[15]
Removing Lhs of wire \PWM0_CTRL:clk\[50] = zero[28]
Removing Lhs of wire \PWM0_CTRL:rst\[51] = zero[28]
Removing Lhs of wire tmpOE__Sensor_In_net_0[76] = tmpOE__RGB_LED_net_2[15]
Removing Rhs of wire \ADC:Net_488\[94] = \ADC:Net_250\[130]
Removing Lhs of wire \ADC:Net_481\[97] = zero[28]
Removing Lhs of wire \ADC:Net_482\[98] = zero[28]
Removing Lhs of wire \ADC:Net_252\[132] = zero[28]
Removing Lhs of wire \ADC:soc\[134] = tmpOE__RGB_LED_net_2[15]
Removing Lhs of wire tmpOE__ModifyCollection_B_net_1[138] = tmpOE__RGB_LED_net_2[15]
Removing Lhs of wire tmpOE__ModifyCollection_B_net_0[139] = tmpOE__RGB_LED_net_2[15]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[180] = tmpOE__RGB_LED_net_2[15]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[186] = tmpOE__RGB_LED_net_2[15]
Removing Rhs of wire Net_1565[194] = \SOLID_LED_CTRL:control_out_1\[546]
Removing Rhs of wire Net_1565[194] = \SOLID_LED_CTRL:control_1\[565]
Removing Lhs of wire \PWM1_CTRL:clk\[195] = zero[28]
Removing Lhs of wire \PWM1_CTRL:rst\[196] = zero[28]
Removing Lhs of wire Net_1308[220] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:ctrl_enable\[237] = \LED_PWM:PWMUDB:control_7\[229]
Removing Lhs of wire \LED_PWM:PWMUDB:hwCapture\[247] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:hwEnable\[248] = \LED_PWM:PWMUDB:control_7\[229]
Removing Lhs of wire \LED_PWM:PWMUDB:trig_out\[252] = tmpOE__RGB_LED_net_2[15]
Removing Lhs of wire \LED_PWM:PWMUDB:runmode_enable\\R\[254] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:runmode_enable\\S\[255] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:final_enable\[256] = \LED_PWM:PWMUDB:runmode_enable\[253]
Removing Lhs of wire \LED_PWM:PWMUDB:ltch_kill_reg\\R\[260] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:ltch_kill_reg\\S\[261] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:min_kill_reg\\R\[262] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:min_kill_reg\\S\[263] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:final_kill\[266] = tmpOE__RGB_LED_net_2[15]
Removing Lhs of wire \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[270] = \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_1\[486]
Removing Lhs of wire \LED_PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[272] = \LED_PWM:PWMUDB:MODULE_1:g2:a0:s_0\[487]
Removing Lhs of wire \LED_PWM:PWMUDB:dith_count_1\\R\[273] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:dith_count_1\\S\[274] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:dith_count_0\\R\[275] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:dith_count_0\\S\[276] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:cs_addr_2\[278] = \LED_PWM:PWMUDB:tc_i\[258]
Removing Lhs of wire \LED_PWM:PWMUDB:cs_addr_1\[279] = \LED_PWM:PWMUDB:runmode_enable\[253]
Removing Lhs of wire \LED_PWM:PWMUDB:cs_addr_0\[280] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:compare1\[314] = \LED_PWM:PWMUDB:cmp1_less\[284]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm_temp\[325] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_23\[368] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_22\[369] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_21\[370] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_20\[371] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_19\[372] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_18\[373] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_17\[374] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_16\[375] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_15\[376] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_14\[377] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_13\[378] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_12\[379] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_11\[380] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_10\[381] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_9\[382] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_8\[383] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_7\[384] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_6\[385] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_5\[386] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_4\[387] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_3\[388] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_2\[389] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_1\[390] = \LED_PWM:PWMUDB:MODIN1_1\[391]
Removing Lhs of wire \LED_PWM:PWMUDB:MODIN1_1\[391] = \LED_PWM:PWMUDB:dith_count_1\[269]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:a_0\[392] = \LED_PWM:PWMUDB:MODIN1_0\[393]
Removing Lhs of wire \LED_PWM:PWMUDB:MODIN1_0\[393] = \LED_PWM:PWMUDB:dith_count_0\[271]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[525] = tmpOE__RGB_LED_net_2[15]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[526] = tmpOE__RGB_LED_net_2[15]
Removing Rhs of wire Net_1566[534] = \SOLID_LED_CTRL:control_out_2\[547]
Removing Rhs of wire Net_1566[534] = \SOLID_LED_CTRL:control_2\[564]
Removing Lhs of wire tmpOE__Batt_Monitor_net_0[537] = tmpOE__RGB_LED_net_2[15]
Removing Lhs of wire \SOLID_LED_CTRL:clk\[543] = zero[28]
Removing Lhs of wire \SOLID_LED_CTRL:rst\[544] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:min_kill_reg\\D\[568] = tmpOE__RGB_LED_net_2[15]
Removing Lhs of wire \LED_PWM:PWMUDB:prevCapture\\D\[569] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:trig_last\\D\[570] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:ltch_kill_reg\\D\[573] = tmpOE__RGB_LED_net_2[15]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm_reg_i\\D\[576] = \LED_PWM:PWMUDB:pwm_i\[317]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm1_reg_i\\D\[577] = \LED_PWM:PWMUDB:pwm1_i\[319]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm2_reg_i\\D\[578] = \LED_PWM:PWMUDB:pwm2_i\[321]

------------------------------------------------------
Aliased 0 equations, 102 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_1462' (cost = 3):
Net_1462 <= ((not Net_1460_1 and Net_1460_0 and Net_1415));

Note:  Expanding virtual equation for 'Net_1479' (cost = 3):
Net_1479 <= ((not Net_1460_0 and Net_1460_1 and Net_1415));

Note:  Expanding virtual equation for 'Net_1468' (cost = 3):
Net_1468 <= ((Net_1460_1 and Net_1460_0 and Net_1415));

Note:  Expanding virtual equation for 'tmpOE__RGB_LED_net_2' (cost = 0):
tmpOE__RGB_LED_net_2 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1467' (cost = 9):
Net_1467 <= ((Net_1410_1 and Net_1410_0 and Net_1409));

Note:  Expanding virtual equation for 'Net_1464' (cost = 9):
Net_1464 <= ((not Net_1410_0 and Net_1410_1 and Net_1409));

Note:  Expanding virtual equation for 'Net_1461' (cost = 9):
Net_1461 <= ((not Net_1410_1 and Net_1410_0 and Net_1409));

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:compare2\' (cost = 1):
\LED_PWM:PWMUDB:compare2\ <= ((not \LED_PWM:PWMUDB:cmp2_eq\ and not \LED_PWM:PWMUDB:cmp2_less\));

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:cmp1\' (cost = 0):
\LED_PWM:PWMUDB:cmp1\ <= (\LED_PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:cmp2\' (cost = 1):
\LED_PWM:PWMUDB:cmp2\ <= ((not \LED_PWM:PWMUDB:cmp2_eq\ and not \LED_PWM:PWMUDB:cmp2_less\));

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LED_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \LED_PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LED_PWM:PWMUDB:dith_count_1\ and \LED_PWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \LED_PWM:PWMUDB:dith_count_0\ and \LED_PWM:PWMUDB:dith_count_1\)
	OR (not \LED_PWM:PWMUDB:dith_count_1\ and \LED_PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 34 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LED_PWM:PWMUDB:final_capture\ to zero
Aliasing \LED_PWM:PWMUDB:pwm_i\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \LED_PWM:PWMUDB:final_capture\[282] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:pwm_i\[317] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[496] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[506] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[516] = zero[28]
Removing Lhs of wire \LED_PWM:PWMUDB:runmode_enable\\D\[571] = \LED_PWM:PWMUDB:control_7\[229]

------------------------------------------------------
Aliased 0 equations, 6 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Master\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -dcpsoc3 Erebus_Sensor.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.437ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.1539, Family: PSoC3, Started at: Friday, 30 May 2014 21:10:06
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=BE -ya -.fftprj=C:\Users\maxwell18\Documents\GitHub\frack-n-sensor\Code\Master\Erebus_Sensor.cydsn\Erebus_Sensor.cyprj -d CY8C3246PVI-147 Erebus_Sensor.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LED_PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \LED_PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \LED_PWM:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \LED_PWM:PWMUDB:trig_last\ from registered to combinatorial
Assigning clock PWM_CLK to clock ILO because it is a pass-through
Assigning clock USBUART_Clock_vbus to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\LED_PWM:PWMUDB:ltch_kill_reg\:macrocell'
    Removed unused cell/equation '\LED_PWM:PWMUDB:min_kill_reg\:macrocell'
    Removed unused cell/equation '\LED_PWM:PWMUDB:prevCapture\:macrocell'
    Removed unused cell/equation '\LED_PWM:PWMUDB:pwm_reg_i\:macrocell'
    Removed unused cell/equation '\LED_PWM:PWMUDB:sc_kill_tmp\:macrocell'
    Removed unused cell/equation '\LED_PWM:PWMUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\LED_PWM:PWMUDB:trig_last\:macrocell'
    Removed unused cell/equation '\LED_PWM:PWMUDB:sc_kill_tmp\\D\:macrocell'
    Removed unused cell/equation '\LED_PWM:PWMUDB:tc_reg_i\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LED_PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_100k__SYNC:synccell.out
    UDB Clk/Enable \LED_PWM:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ILO was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: ClockBlock_100k__SYNC_1:synccell.out
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: Batt_Monitor(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation '\LED_PWM:PWMUDB:dith_count_0\\D\:macrocell'
    Removed unused cell/equation '\LED_PWM:PWMUDB:dith_count_1\\D\:macrocell'
    Removed unused cell/equation '\LED_PWM:PWMUDB:pwm1_i\:macrocell'
    Removed unused cell/equation '\LED_PWM:PWMUDB:pwm2_i\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
    Removed unused cell/equation '\LED_PWM:PWMUDB:dith_count_1\:macrocell'
    Removed unused cell/equation '\LED_PWM:PWMUDB:dith_count_0\:macrocell'
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Batt_Monitor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Batt_Monitor(0)__PA ,
            analog_term => Net_1603 ,
            pad => Batt_Monitor(0)_PAD );

    Pin : Name = ModifyCollection_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ModifyCollection_B(0)__PA ,
            pad => ModifyCollection_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ModifyCollection_B(1)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ModifyCollection_B(1)__PA ,
            pad => ModifyCollection_B(1)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_LED(0)__PA ,
            input => Net_1632 ,
            pad => RGB_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_LED(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_LED(1)__PA ,
            input => Net_1664 ,
            pad => RGB_LED(1)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_LED(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_LED(2)__PA ,
            input => Net_1634 ,
            pad => RGB_LED(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Sensor_In(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sensor_In(0)__PA ,
            analog_term => Net_1602 ,
            pad => Sensor_In(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vbus(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vbus(0)__PA ,
            pad => Vbus(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1409, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:control_7\ * \LED_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1409 (fanout=3)

    MacroCell: Name=Net_1415, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:control_7\ * !\LED_PWM:PWMUDB:cmp2_eq\ * 
              !\LED_PWM:PWMUDB:cmp2_less\
        );
        Output = Net_1415 (fanout=3)

    MacroCell: Name=Net_1632, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_1460_1 * Net_1460_0 * Net_1415
            + Net_1568
            + !Net_1410_1 * Net_1410_0 * Net_1409
        );
        Output = Net_1632 (fanout=1)

    MacroCell: Name=Net_1634, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              Net_1460_1 * Net_1460_0 * Net_1415
            + Net_1410_1 * Net_1410_0 * Net_1409
            + Net_1566
        );
        Output = Net_1634 (fanout=1)

    MacroCell: Name=Net_1664, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              Net_1460_1 * !Net_1460_0 * Net_1415
            + Net_1410_1 * !Net_1410_0 * Net_1409
            + Net_1565
        );
        Output = Net_1664 (fanout=1)

    MacroCell: Name=\LED_PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:control_7\
        );
        Output = \LED_PWM:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LED_PWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \LED_PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \LED_PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \LED_PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \LED_PWM:PWMUDB:tc_i\ ,
            ce1_comb => \LED_PWM:PWMUDB:cmp2_eq\ ,
            cl1_comb => \LED_PWM:PWMUDB:cmp2_less\ ,
            clk_en => ClockBlock_100k__SYNC_OUT );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =ClockBlock_100k__SYNC
        PORT MAP (
            in => ClockBlock_100k ,
            out => ClockBlock_100k__SYNC_OUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =ClockBlock_100k__SYNC_1
        PORT MAP (
            in => ClockBlock_100k ,
            out => ClockBlock_100k__SYNC_OUT_1 ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LED_PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \LED_PWM:PWMUDB:control_7\ ,
            control_6 => \LED_PWM:PWMUDB:control_6\ ,
            control_5 => \LED_PWM:PWMUDB:control_5\ ,
            control_4 => \LED_PWM:PWMUDB:control_4\ ,
            control_3 => \LED_PWM:PWMUDB:control_3\ ,
            control_2 => \LED_PWM:PWMUDB:control_2\ ,
            control_1 => \LED_PWM:PWMUDB:control_1\ ,
            control_0 => \LED_PWM:PWMUDB:control_0\ ,
            clk_en => ClockBlock_100k__SYNC_OUT_1 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_1)

    controlcell: Name =\PWM0_CTRL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PWM0_CTRL:control_7\ ,
            control_6 => \PWM0_CTRL:control_6\ ,
            control_5 => \PWM0_CTRL:control_5\ ,
            control_4 => \PWM0_CTRL:control_4\ ,
            control_3 => \PWM0_CTRL:control_3\ ,
            control_2 => \PWM0_CTRL:control_2\ ,
            control_1 => Net_1410_1 ,
            control_0 => Net_1410_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM1_CTRL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PWM1_CTRL:control_7\ ,
            control_6 => \PWM1_CTRL:control_6\ ,
            control_5 => \PWM1_CTRL:control_5\ ,
            control_4 => \PWM1_CTRL:control_4\ ,
            control_3 => \PWM1_CTRL:control_3\ ,
            control_2 => \PWM1_CTRL:control_2\ ,
            control_1 => Net_1460_1 ,
            control_0 => Net_1460_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SOLID_LED_CTRL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SOLID_LED_CTRL:control_7\ ,
            control_6 => \SOLID_LED_CTRL:control_6\ ,
            control_5 => \SOLID_LED_CTRL:control_5\ ,
            control_4 => \SOLID_LED_CTRL:control_4\ ,
            control_3 => \SOLID_LED_CTRL:control_3\ ,
            control_2 => Net_1566 ,
            control_1 => Net_1565 ,
            control_0 => Net_1568 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ModifyCollection_IRQ
        PORT MAP (
            interrupt => Net_1524 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Vbus_IRQ
        PORT MAP (
            interrupt => Net_1525 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_566 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\RTC:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1347 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    1 :    7 :    8 :  12.50%
Analog clock dividers         :    1 :    3 :    4 :  25.00%
Pins                          :   17 :   14 :   31 :  54.84%
UDB Macrocells                :    7 :  185 :  192 :   3.65%
UDB Unique Pterms             :   12 :  372 :  384 :   3.13%
UDB Total Pterms              :   12 :      :      : 
UDB Datapath Cells            :    1 :   23 :   24 :   4.17%
UDB Status Cells              :    1 :   23 :   24 :   4.17%
                   Sync Cells :    2 (in 1 status cell)
UDB Control Cells             :    4 :   20 :   24 :  16.67%
            Control Registers :    4 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :   12 :   20 :   32 :  37.50%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    0 :    1 :    1 :   0.00%
Comparator Fixed Blocks       :    0 :    2 :    2 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.049ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.161ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_690\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : ModifyCollection_B(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : ModifyCollection_B(1) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_LED(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RGB_LED(1) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RGB_LED(2) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Sensor_In(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Vbus(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Batt_Monitor(0)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Log: apr.M0058: The analog placement iterative improvement is 56% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(2)][IoId=(3)] : ModifyCollection_B(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : ModifyCollection_B(1) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_LED(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : RGB_LED(1) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : RGB_LED(2) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Sensor_In(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Vbus(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Batt_Monitor(0)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
USB[0]@[FFB(USB,0)] : \USBUART:USB\

Analog Placement phase: Elapsed time ==> 2s.150ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1593 {
    dsm_0_vplus
  }
  Net: Net_1602 {
    p0_0
  }
  Net: Net_1603 {
    p0_4
  }
  Net: \ADC:Net_520\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_690\ {
  }
  Net: \ADC:Net_573\ {
  }
  Net: \ADC:Net_41\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_677\ {
  }
  Net: AmuxNet::ADC_MUX {
    dsm_0_vplus
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_0
    agl4_x_p0_4
    p0_0
    p0_4
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_1593
  p0_0                                             -> Net_1602
  p0_4                                             -> Net_1603
  dsm_0_vminus                                     -> \ADC:Net_520\
  common_vssa                                      -> \ADC:Net_244\
  agl4_x_dsm_0_vplus                               -> AmuxNet::ADC_MUX
  agl4                                             -> AmuxNet::ADC_MUX
  agl4_x_p0_0                                      -> AmuxNet::ADC_MUX
  agl4_x_p0_4                                      -> AmuxNet::ADC_MUX
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: ADC_MUX {
     Mouth: Net_1593
     Guts:  AmuxNet::ADC_MUX
     IsSingleSwitching: True
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1602
      Outer: agl4_x_p0_0
      Inner: __open__
      Path {
        p0_0
        agl4_x_p0_0
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_1603
      Outer: agl4_x_p0_4
      Inner: __open__
      Path {
        p0_4
        agl4_x_p0_4
        agl4
        agl4_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_520\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_690\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.447ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :   46 :   48 :   4.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :           10.00
                   Pterms :            6.00
               Macrocells :            3.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 292, final cost is 292 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       3.25 :       1.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
controlcell: Name =\PWM1_CTRL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PWM1_CTRL:control_7\ ,
        control_6 => \PWM1_CTRL:control_6\ ,
        control_5 => \PWM1_CTRL:control_5\ ,
        control_4 => \PWM1_CTRL:control_4\ ,
        control_3 => \PWM1_CTRL:control_3\ ,
        control_2 => \PWM1_CTRL:control_2\ ,
        control_1 => Net_1460_1 ,
        control_0 => Net_1460_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
controlcell: Name =\LED_PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \LED_PWM:PWMUDB:control_7\ ,
        control_6 => \LED_PWM:PWMUDB:control_6\ ,
        control_5 => \LED_PWM:PWMUDB:control_5\ ,
        control_4 => \LED_PWM:PWMUDB:control_4\ ,
        control_3 => \LED_PWM:PWMUDB:control_3\ ,
        control_2 => \LED_PWM:PWMUDB:control_2\ ,
        control_1 => \LED_PWM:PWMUDB:control_1\ ,
        control_0 => \LED_PWM:PWMUDB:control_0\ ,
        clk_en => ClockBlock_100k__SYNC_OUT_1 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT_1)

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
controlcell: Name =\PWM0_CTRL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PWM0_CTRL:control_7\ ,
        control_6 => \PWM0_CTRL:control_6\ ,
        control_5 => \PWM0_CTRL:control_5\ ,
        control_4 => \PWM0_CTRL:control_4\ ,
        control_3 => \PWM0_CTRL:control_3\ ,
        control_2 => \PWM0_CTRL:control_2\ ,
        control_1 => Net_1410_1 ,
        control_0 => Net_1410_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_1632, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_1460_1 * Net_1460_0 * Net_1415
            + Net_1568
            + !Net_1410_1 * Net_1410_0 * Net_1409
        );
        Output = Net_1632 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1634, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              Net_1460_1 * Net_1460_0 * Net_1415
            + Net_1410_1 * Net_1410_0 * Net_1409
            + Net_1566
        );
        Output = Net_1634 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1409, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:control_7\ * \LED_PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1409 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1415, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:control_7\ * !\LED_PWM:PWMUDB:cmp2_eq\ * 
              !\LED_PWM:PWMUDB:cmp2_less\
        );
        Output = Net_1415 (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1664, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              Net_1460_1 * !Net_1460_0 * Net_1415
            + Net_1410_1 * !Net_1410_0 * Net_1409
            + Net_1565
        );
        Output = Net_1664 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LED_PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)
        Main Equation            : 1 pterm
        (
              \LED_PWM:PWMUDB:control_7\
        );
        Output = \LED_PWM:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\LED_PWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \LED_PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \LED_PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \LED_PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \LED_PWM:PWMUDB:tc_i\ ,
        ce1_comb => \LED_PWM:PWMUDB:cmp2_eq\ ,
        cl1_comb => \LED_PWM:PWMUDB:cmp2_less\ ,
        clk_en => ClockBlock_100k__SYNC_OUT );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(ClockBlock_100k__SYNC_OUT)

controlcell: Name =\SOLID_LED_CTRL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SOLID_LED_CTRL:control_7\ ,
        control_6 => \SOLID_LED_CTRL:control_6\ ,
        control_5 => \SOLID_LED_CTRL:control_5\ ,
        control_4 => \SOLID_LED_CTRL:control_4\ ,
        control_3 => \SOLID_LED_CTRL:control_3\ ,
        control_2 => Net_1566 ,
        control_1 => Net_1565 ,
        control_0 => Net_1568 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =ClockBlock_100k__SYNC_1
    PORT MAP (
        in => ClockBlock_100k ,
        out => ClockBlock_100k__SYNC_OUT_1 ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =ClockBlock_100k__SYNC
    PORT MAP (
        in => ClockBlock_100k ,
        out => ClockBlock_100k__SYNC_OUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\RTC:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =Vbus_IRQ
        PORT MAP (
            interrupt => Net_1525 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(6)] 
    interrupt: Name =ModifyCollection_IRQ
        PORT MAP (
            interrupt => Net_1524 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1347 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_566 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Sensor_In(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sensor_In(0)__PA ,
        analog_term => Net_1602 ,
        pad => Sensor_In(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Batt_Monitor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Batt_Monitor(0)__PA ,
        analog_term => Net_1603 ,
        pad => Batt_Monitor(0)_PAD );
    Properties:
    {
    }

Port 1 generates interrupt for logical port:
    logicalport: Name =Vbus
        PORT MAP (
            in_clock_en => tmpOE__RGB_LED_net_2 ,
            in_reset => zero ,
            out_clock_en => tmpOE__RGB_LED_net_2 ,
            out_reset => zero ,
            interrupt => Net_1525 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "011"
            ibuf_enabled = "1"
            id = "4c15b41e-e284-4978-99e7-5aaee19bd0ce"
            init_dr_st = "0"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=7]: 
Pin : Name = Vbus(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vbus(0)__PA ,
        pad => Vbus(0)_PAD );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =ModifyCollection_B
        PORT MAP (
            in_clock_en => tmpOE__RGB_LED_net_2 ,
            in_reset => zero ,
            out_clock_en => tmpOE__RGB_LED_net_2 ,
            out_reset => zero ,
            interrupt => Net_1524 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "011011"
            ibuf_enabled = "11"
            id = "7bd73714-fc02-4433-9733-e47f5d6532cc"
            init_dr_st = "00"
            input_clk_en = 0
            input_sync = "11"
            input_sync_mode = "00"
            intr_mode = "0101"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ", "
            layout_mode = "CONTIGUOUS"
            oe_conn = "00"
            oe_reset = 0
            oe_sync = "00"
            output_clk_en = 0
            output_clock_mode = "00"
            output_conn = "00"
            output_mode = "00"
            output_reset = 0
            output_sync = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ","
            pin_mode = "II"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "00"
            sio_ibuf = "00000000"
            sio_info = "0000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "00"
            spanning = 0
            sw_only = 0
            use_annotation = "00"
            vtrip = "0000"
            width = 2
        }
    and contains the following IO cells:
[IoId=3]: 
Pin : Name = ModifyCollection_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ModifyCollection_B(0)__PA ,
        pad => ModifyCollection_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ModifyCollection_B(1)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ModifyCollection_B(1)__PA ,
        pad => ModifyCollection_B(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_LED(0)__PA ,
        input => Net_1632 ,
        pad => RGB_LED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RGB_LED(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_LED(1)__PA ,
        input => Net_1664 ,
        pad => RGB_LED(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RGB_LED(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_LED(2)__PA ,
        input => Net_1634 ,
        pad => RGB_LED(2)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__RGB_LED_net_2 ,
            in_reset => zero ,
            out_clock_en => tmpOE__RGB_LED_net_2 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "2b269b96-47a4-4e9a-937e-76d4080bb211/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "0"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "0"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \ADC:Net_93\ ,
            dclk_0 => \ADC:Net_93_local\ ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_1593 ,
            vminus => \ADC:Net_520\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_573\ ,
            ext_pin_2 => \ADC:Net_41\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_677\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 12
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_566 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: 
    Pm Block @ [FFB(PM,0)]: 
    pmcell: Name =PM
        PORT MAP (
            onepps_int => OPPS_OUT );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_1347 ,
            arb_int => \USBUART:Net_79\ ,
            usb_int => \USBUART:Net_81\ ,
            ept_int_8 => \USBUART:ept_int_8\ ,
            ept_int_7 => \USBUART:ept_int_7\ ,
            ept_int_6 => \USBUART:ept_int_6\ ,
            ept_int_5 => \USBUART:ept_int_5\ ,
            ept_int_4 => \USBUART:ept_int_4\ ,
            ept_int_3 => \USBUART:ept_int_3\ ,
            ept_int_2 => \USBUART:ept_int_2\ ,
            ept_int_1 => \USBUART:ept_int_1\ ,
            ept_int_0 => \USBUART:ept_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_req_7\ ,
            dma_req_6 => \USBUART:dma_req_6\ ,
            dma_req_5 => \USBUART:dma_req_5\ ,
            dma_req_4 => \USBUART:dma_req_4\ ,
            dma_req_3 => \USBUART:dma_req_3\ ,
            dma_req_2 => \USBUART:dma_req_2\ ,
            dma_req_1 => \USBUART:dma_req_1\ ,
            dma_req_0 => \USBUART:dma_req_0\ ,
            dma_termin => \USBUART:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =ADC_MUX
        PORT MAP (
            muxin_1 => Net_1603 ,
            muxin_0 => Net_1602 ,
            vout => Net_1593 );
        Properties:
        {
            api_type = 0
            connect_mode = 0
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 1
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_690\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_520\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |          Sensor_In(0) | Analog(Net_1602)
     |   4 |       |      NONE |      HI_Z_ANALOG |       Batt_Monitor(0) | Analog(Net_1603)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   1 |   7 |     * |    RISING |    RES_PULL_DOWN |               Vbus(0) | 
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   2 |   3 |     * |    RISING |    RES_PULL_DOWN | ModifyCollection_B(0) | 
     |   4 |     * |    RISING |    RES_PULL_DOWN | ModifyCollection_B(1) | 
     |   5 |     * |      NONE |         CMOS_OUT |            RGB_LED(0) | In(Net_1632)
     |   6 |     * |      NONE |         CMOS_OUT |            RGB_LED(1) | In(Net_1664)
     |   7 |     * |      NONE |         CMOS_OUT |            RGB_LED(2) | In(Net_1634)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG |       \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |       \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 1s.222ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.654ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.214ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.077ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Erebus_Sensor_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.434ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.789ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.230ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.437ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.478ms
API generation phase: Elapsed time ==> 1s.732ms
Dependency generation phase: Elapsed time ==> 0s.016ms
Cleanup phase: Elapsed time ==> 0s.002ms
