package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import(
	"unsafe"
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
)

// CUDA handle for calculatemaskJ2 kernel
var calculatemaskJ2_code cu.Function

// Stores the arguments for calculatemaskJ2 kernel invocation
type calculatemaskJ2_args_t struct{
	 arg_jmaskx unsafe.Pointer
	 arg_jmasky unsafe.Pointer
	 arg_jmaskz unsafe.Pointer
	 arg_mx unsafe.Pointer
	 arg_my unsafe.Pointer
	 arg_mz unsafe.Pointer
	 arg_v unsafe.Pointer
	 arg_wx float32
	 arg_wy float32
	 arg_wz float32
	 arg_Nx int
	 arg_Ny int
	 arg_Nz int
	 argptr [13]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for calculatemaskJ2 kernel invocation
var calculatemaskJ2_args calculatemaskJ2_args_t

func init(){
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	 calculatemaskJ2_args.argptr[0] = unsafe.Pointer(&calculatemaskJ2_args.arg_jmaskx)
	 calculatemaskJ2_args.argptr[1] = unsafe.Pointer(&calculatemaskJ2_args.arg_jmasky)
	 calculatemaskJ2_args.argptr[2] = unsafe.Pointer(&calculatemaskJ2_args.arg_jmaskz)
	 calculatemaskJ2_args.argptr[3] = unsafe.Pointer(&calculatemaskJ2_args.arg_mx)
	 calculatemaskJ2_args.argptr[4] = unsafe.Pointer(&calculatemaskJ2_args.arg_my)
	 calculatemaskJ2_args.argptr[5] = unsafe.Pointer(&calculatemaskJ2_args.arg_mz)
	 calculatemaskJ2_args.argptr[6] = unsafe.Pointer(&calculatemaskJ2_args.arg_v)
	 calculatemaskJ2_args.argptr[7] = unsafe.Pointer(&calculatemaskJ2_args.arg_wx)
	 calculatemaskJ2_args.argptr[8] = unsafe.Pointer(&calculatemaskJ2_args.arg_wy)
	 calculatemaskJ2_args.argptr[9] = unsafe.Pointer(&calculatemaskJ2_args.arg_wz)
	 calculatemaskJ2_args.argptr[10] = unsafe.Pointer(&calculatemaskJ2_args.arg_Nx)
	 calculatemaskJ2_args.argptr[11] = unsafe.Pointer(&calculatemaskJ2_args.arg_Ny)
	 calculatemaskJ2_args.argptr[12] = unsafe.Pointer(&calculatemaskJ2_args.arg_Nz)
	 }

// Wrapper for calculatemaskJ2 CUDA kernel, asynchronous.
func k_calculatemaskJ2_async ( jmaskx unsafe.Pointer, jmasky unsafe.Pointer, jmaskz unsafe.Pointer, mx unsafe.Pointer, my unsafe.Pointer, mz unsafe.Pointer, v unsafe.Pointer, wx float32, wy float32, wz float32, Nx int, Ny int, Nz int,  cfg *config) {
	if Synchronous{ // debug
		Sync()
		timer.Start("calculatemaskJ2")
	}

	calculatemaskJ2_args.Lock()
	defer calculatemaskJ2_args.Unlock()

	if calculatemaskJ2_code == 0{
		calculatemaskJ2_code = fatbinLoad(calculatemaskJ2_map, "calculatemaskJ2")
	}

	 calculatemaskJ2_args.arg_jmaskx = jmaskx
	 calculatemaskJ2_args.arg_jmasky = jmasky
	 calculatemaskJ2_args.arg_jmaskz = jmaskz
	 calculatemaskJ2_args.arg_mx = mx
	 calculatemaskJ2_args.arg_my = my
	 calculatemaskJ2_args.arg_mz = mz
	 calculatemaskJ2_args.arg_v = v
	 calculatemaskJ2_args.arg_wx = wx
	 calculatemaskJ2_args.arg_wy = wy
	 calculatemaskJ2_args.arg_wz = wz
	 calculatemaskJ2_args.arg_Nx = Nx
	 calculatemaskJ2_args.arg_Ny = Ny
	 calculatemaskJ2_args.arg_Nz = Nz
	

	args := calculatemaskJ2_args.argptr[:]
	cu.LaunchKernel(calculatemaskJ2_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous{ // debug
		Sync()
		timer.Stop("calculatemaskJ2")
	}
}

// maps compute capability on PTX code for calculatemaskJ2 kernel.
var calculatemaskJ2_map = map[int]string{ 0: "" ,
20: calculatemaskJ2_ptx_20 ,
30: calculatemaskJ2_ptx_30 ,
35: calculatemaskJ2_ptx_35 ,
50: calculatemaskJ2_ptx_50 ,
52: calculatemaskJ2_ptx_52 ,
53: calculatemaskJ2_ptx_53  }

// calculatemaskJ2 PTX code for various compute capabilities.
const(
  calculatemaskJ2_ptx_20 = `
.version 4.3
.target sm_20
.address_size 64

	// .globl	calculatemaskJ2

.visible .entry calculatemaskJ2(
	.param .u64 calculatemaskJ2_param_0,
	.param .u64 calculatemaskJ2_param_1,
	.param .u64 calculatemaskJ2_param_2,
	.param .u64 calculatemaskJ2_param_3,
	.param .u64 calculatemaskJ2_param_4,
	.param .u64 calculatemaskJ2_param_5,
	.param .u64 calculatemaskJ2_param_6,
	.param .f32 calculatemaskJ2_param_7,
	.param .f32 calculatemaskJ2_param_8,
	.param .f32 calculatemaskJ2_param_9,
	.param .u32 calculatemaskJ2_param_10,
	.param .u32 calculatemaskJ2_param_11,
	.param .u32 calculatemaskJ2_param_12
)
{
	.reg .pred 	%p<56>;
	.reg .f32 	%f<154>;
	.reg .b32 	%r<332>;
	.reg .b64 	%rd<153>;


	ld.param.u64 	%rd11, [calculatemaskJ2_param_0];
	ld.param.u64 	%rd12, [calculatemaskJ2_param_1];
	ld.param.u64 	%rd13, [calculatemaskJ2_param_2];
	ld.param.u64 	%rd14, [calculatemaskJ2_param_3];
	ld.param.u64 	%rd15, [calculatemaskJ2_param_4];
	ld.param.u64 	%rd16, [calculatemaskJ2_param_5];
	ld.param.u64 	%rd17, [calculatemaskJ2_param_6];
	ld.param.u32 	%r31, [calculatemaskJ2_param_10];
	ld.param.u32 	%r32, [calculatemaskJ2_param_11];
	ld.param.u32 	%r33, [calculatemaskJ2_param_12];
	mov.u32 	%r34, %ctaid.x;
	mov.u32 	%r35, %ntid.x;
	mov.u32 	%r36, %tid.x;
	mad.lo.s32 	%r37, %r35, %r34, %r36;
	mov.u32 	%r38, %ntid.y;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %tid.y;
	mad.lo.s32 	%r41, %r38, %r39, %r40;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %ctaid.z;
	mov.u32 	%r44, %tid.z;
	mad.lo.s32 	%r45, %r42, %r43, %r44;
	setp.ge.s32	%p1, %r41, %r32;
	setp.ge.s32	%p2, %r37, %r31;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r45, %r33;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_41;

	cvta.to.global.u64 	%rd18, %rd11;
	mad.lo.s32 	%r54, %r45, %r32, %r41;
	mad.lo.s32 	%r59, %r54, %r31, %r37;
	cvt.s64.s32	%rd1, %r59;
	mul.wide.s32 	%rd19, %r59, 4;
	add.s64 	%rd20, %rd18, %rd19;
	mov.u32 	%r326, 0;
	st.global.u32 	[%rd20], %r326;
	cvta.to.global.u64 	%rd21, %rd12;
	add.s64 	%rd22, %rd21, %rd19;
	st.global.u32 	[%rd22], %r326;
	cvta.to.global.u64 	%rd23, %rd13;
	add.s64 	%rd24, %rd23, %rd19;
	st.global.u32 	[%rd24], %r326;
	cvta.to.global.u64 	%rd25, %rd14;
	add.s64 	%rd26, %rd25, %rd19;
	cvta.to.global.u64 	%rd27, %rd15;
	add.s64 	%rd28, %rd27, %rd19;
	cvta.to.global.u64 	%rd29, %rd16;
	add.s64 	%rd30, %rd29, %rd19;
	ld.global.f32 	%f25, [%rd26];
	ld.global.f32 	%f26, [%rd28];
	mul.f32 	%f27, %f26, %f26;
	fma.rn.f32 	%f28, %f25, %f25, %f27;
	ld.global.f32 	%f29, [%rd30];
	fma.rn.f32 	%f30, %f29, %f29, %f28;
	setp.eq.f32	%p6, %f30, 0f00000000;
	@%p6 bra 	BB0_41;

	cvta.to.global.u64 	%rd31, %rd17;
	shl.b64 	%rd32, %rd1, 2;
	add.s64 	%rd2, %rd31, %rd32;
	add.s32 	%r66, %r37, -2;
	setp.gt.s32	%p7, %r66, -1;
	setp.lt.s32	%p8, %r66, %r31;
	and.pred  	%p9, %p7, %p8;
	mov.f32 	%f151, 0f00000000;
	@!%p9 bra 	BB0_5;
	bra.uni 	BB0_3;

BB0_3:
	ld.global.f32 	%f33, [%rd26+-8];
	ld.global.f32 	%f34, [%rd28+-8];
	mul.f32 	%f35, %f34, %f34;
	fma.rn.f32 	%f36, %f33, %f33, %f35;
	ld.global.f32 	%f37, [%rd30+-8];
	fma.rn.f32 	%f38, %f37, %f37, %f36;
	setp.eq.f32	%p10, %f38, 0f00000000;
	@%p10 bra 	BB0_5;

	ld.global.f32 	%f39, [%rd2];
	ld.global.f32 	%f40, [%rd2+-8];
	sub.f32 	%f41, %f40, %f39;
	fma.rn.f32 	%f151, %f41, 0fBF000000, 0f00000000;
	mov.u32 	%r326, 1;

BB0_5:
	setp.gt.s32	%p11, %r37, 0;
	setp.le.s32	%p12, %r37, %r31;
	and.pred  	%p13, %p11, %p12;
	@!%p13 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_6:
	ld.global.f32 	%f42, [%rd26+-4];
	ld.global.f32 	%f43, [%rd28+-4];
	mul.f32 	%f44, %f43, %f43;
	fma.rn.f32 	%f45, %f42, %f42, %f44;
	ld.global.f32 	%f46, [%rd30+-4];
	fma.rn.f32 	%f47, %f46, %f46, %f45;
	setp.eq.f32	%p14, %f47, 0f00000000;
	@%p14 bra 	BB0_8;

	ld.global.f32 	%f48, [%rd2];
	ld.global.f32 	%f49, [%rd2+-4];
	sub.f32 	%f50, %f49, %f48;
	sub.f32 	%f151, %f151, %f50;
	add.s32 	%r326, %r326, 1;

BB0_8:
	shr.u32 	%r105, %r37, 31;
	xor.b32  	%r106, %r105, 1;
	add.s32 	%r327, %r326, %r106;
	add.s32 	%r107, %r37, 1;
	setp.gt.s32	%p15, %r37, -2;
	setp.lt.s32	%p16, %r107, %r31;
	and.pred  	%p17, %p15, %p16;
	@!%p17 bra 	BB0_11;
	bra.uni 	BB0_9;

BB0_9:
	ld.global.f32 	%f51, [%rd26+4];
	ld.global.f32 	%f52, [%rd28+4];
	mul.f32 	%f53, %f52, %f52;
	fma.rn.f32 	%f54, %f51, %f51, %f53;
	ld.global.f32 	%f55, [%rd30+4];
	fma.rn.f32 	%f56, %f55, %f55, %f54;
	setp.eq.f32	%p18, %f56, 0f00000000;
	@%p18 bra 	BB0_11;

	ld.global.f32 	%f57, [%rd2];
	ld.global.f32 	%f58, [%rd2+4];
	sub.f32 	%f59, %f58, %f57;
	add.f32 	%f151, %f151, %f59;
	add.s32 	%r327, %r327, 1;

BB0_11:
	add.s32 	%r126, %r37, 2;
	setp.gt.s32	%p19, %r126, -1;
	setp.lt.s32	%p20, %r126, %r31;
	and.pred  	%p21, %p19, %p20;
	@!%p21 bra 	BB0_14;
	bra.uni 	BB0_12;

BB0_12:
	ld.global.f32 	%f60, [%rd26+8];
	ld.global.f32 	%f61, [%rd28+8];
	mul.f32 	%f62, %f61, %f61;
	fma.rn.f32 	%f63, %f60, %f60, %f62;
	ld.global.f32 	%f64, [%rd30+8];
	fma.rn.f32 	%f65, %f64, %f64, %f63;
	setp.eq.f32	%p22, %f65, 0f00000000;
	@%p22 bra 	BB0_14;

	ld.global.f32 	%f66, [%rd2];
	ld.global.f32 	%f67, [%rd2+8];
	sub.f32 	%f68, %f67, %f66;
	fma.rn.f32 	%f151, %f68, 0f3F000000, %f151;
	add.s32 	%r327, %r327, 1;

BB0_14:
	cvt.rn.f32.s32	%f70, %r327;
	div.rn.f32 	%f71, %f151, %f70;
	st.global.f32 	[%rd20], %f71;
	add.s32 	%r9, %r41, -2;
	setp.gt.s32	%p23, %r9, -1;
	setp.lt.s32	%p24, %r9, %r32;
	and.pred  	%p25, %p23, %p24;
	mov.u32 	%r328, 0;
	mov.f32 	%f152, 0f00000000;
	@!%p25 bra 	BB0_17;
	bra.uni 	BB0_15;

BB0_15:
	mad.lo.s32 	%r161, %r45, %r32, %r9;
	mad.lo.s32 	%r166, %r161, %r31, %r37;
	cvt.s64.s32	%rd3, %r166;
	mul.wide.s32 	%rd65, %r166, 4;
	add.s64 	%rd66, %rd25, %rd65;
	add.s64 	%rd68, %rd27, %rd65;
	add.s64 	%rd70, %rd29, %rd65;
	ld.global.f32 	%f73, [%rd66];
	ld.global.f32 	%f74, [%rd68];
	mul.f32 	%f75, %f74, %f74;
	fma.rn.f32 	%f76, %f73, %f73, %f75;
	ld.global.f32 	%f77, [%rd70];
	fma.rn.f32 	%f78, %f77, %f77, %f76;
	setp.eq.f32	%p26, %f78, 0f00000000;
	@%p26 bra 	BB0_17;

	shl.b64 	%rd72, %rd3, 2;
	add.s64 	%rd73, %rd31, %rd72;
	ld.global.f32 	%f79, [%rd2];
	ld.global.f32 	%f80, [%rd73];
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f152, %f81, 0fBF000000, 0f00000000;
	mov.u32 	%r328, 1;

BB0_17:
	setp.gt.s32	%p27, %r41, 0;
	setp.le.s32	%p28, %r41, %r32;
	and.pred  	%p29, %p27, %p28;
	@!%p29 bra 	BB0_20;
	bra.uni 	BB0_18;

BB0_18:
	add.s32 	%r181, %r54, -1;
	mad.lo.s32 	%r186, %r181, %r31, %r37;
	cvt.s64.s32	%rd4, %r186;
	mul.wide.s32 	%rd75, %r186, 4;
	add.s64 	%rd76, %rd25, %rd75;
	add.s64 	%rd78, %rd27, %rd75;
	add.s64 	%rd80, %rd29, %rd75;
	ld.global.f32 	%f82, [%rd76];
	ld.global.f32 	%f83, [%rd78];
	mul.f32 	%f84, %f83, %f83;
	fma.rn.f32 	%f85, %f82, %f82, %f84;
	ld.global.f32 	%f86, [%rd80];
	fma.rn.f32 	%f87, %f86, %f86, %f85;
	setp.eq.f32	%p30, %f87, 0f00000000;
	@%p30 bra 	BB0_20;

	shl.b64 	%rd82, %rd4, 2;
	add.s64 	%rd83, %rd31, %rd82;
	ld.global.f32 	%f88, [%rd2];
	ld.global.f32 	%f89, [%rd83];
	sub.f32 	%f90, %f89, %f88;
	sub.f32 	%f152, %f152, %f90;
	add.s32 	%r328, %r328, 1;

BB0_20:
	shr.u32 	%r191, %r41, 31;
	xor.b32  	%r192, %r191, 1;
	add.s32 	%r329, %r328, %r192;
	add.s32 	%r14, %r41, 1;
	setp.gt.s32	%p31, %r41, -2;
	setp.lt.s32	%p32, %r14, %r32;
	and.pred  	%p33, %p31, %p32;
	@!%p33 bra 	BB0_23;
	bra.uni 	BB0_21;

BB0_21:
	mad.lo.s32 	%r197, %r45, %r32, %r14;
	mad.lo.s32 	%r202, %r197, %r31, %r37;
	cvt.s64.s32	%rd5, %r202;
	mul.wide.s32 	%rd85, %r202, 4;
	add.s64 	%rd86, %rd25, %rd85;
	add.s64 	%rd88, %rd27, %rd85;
	add.s64 	%rd90, %rd29, %rd85;
	ld.global.f32 	%f91, [%rd86];
	ld.global.f32 	%f92, [%rd88];
	mul.f32 	%f93, %f92, %f92;
	fma.rn.f32 	%f94, %f91, %f91, %f93;
	ld.global.f32 	%f95, [%rd90];
	fma.rn.f32 	%f96, %f95, %f95, %f94;
	setp.eq.f32	%p34, %f96, 0f00000000;
	@%p34 bra 	BB0_23;

	shl.b64 	%rd92, %rd5, 2;
	add.s64 	%rd93, %rd31, %rd92;
	ld.global.f32 	%f97, [%rd2];
	ld.global.f32 	%f98, [%rd93];
	sub.f32 	%f99, %f98, %f97;
	add.f32 	%f152, %f152, %f99;
	add.s32 	%r329, %r329, 1;

BB0_23:
	add.s32 	%r17, %r41, 2;
	setp.gt.s32	%p35, %r17, -1;
	setp.lt.s32	%p36, %r17, %r32;
	and.pred  	%p37, %p35, %p36;
	@!%p37 bra 	BB0_26;
	bra.uni 	BB0_24;

BB0_24:
	mad.lo.s32 	%r211, %r45, %r32, %r17;
	mad.lo.s32 	%r216, %r211, %r31, %r37;
	cvt.s64.s32	%rd6, %r216;
	mul.wide.s32 	%rd95, %r216, 4;
	add.s64 	%rd96, %rd25, %rd95;
	add.s64 	%rd98, %rd27, %rd95;
	add.s64 	%rd100, %rd29, %rd95;
	ld.global.f32 	%f100, [%rd96];
	ld.global.f32 	%f101, [%rd98];
	mul.f32 	%f102, %f101, %f101;
	fma.rn.f32 	%f103, %f100, %f100, %f102;
	ld.global.f32 	%f104, [%rd100];
	fma.rn.f32 	%f105, %f104, %f104, %f103;
	setp.eq.f32	%p38, %f105, 0f00000000;
	@%p38 bra 	BB0_26;

	shl.b64 	%rd102, %rd6, 2;
	add.s64 	%rd103, %rd31, %rd102;
	ld.global.f32 	%f106, [%rd2];
	ld.global.f32 	%f107, [%rd103];
	sub.f32 	%f108, %f107, %f106;
	fma.rn.f32 	%f152, %f108, 0f3F000000, %f152;
	add.s32 	%r329, %r329, 1;

BB0_26:
	cvt.rn.f32.s32	%f109, %r329;
	div.rn.f32 	%f110, %f152, %f109;
	st.global.f32 	[%rd22], %f110;
	setp.gt.s32	%p39, %r33, 1;
	@%p39 bra 	BB0_28;
	bra.uni 	BB0_27;

BB0_28:
	add.s32 	%r20, %r45, -2;
	setp.gt.s32	%p40, %r20, -1;
	setp.lt.s32	%p41, %r20, %r33;
	and.pred  	%p42, %p40, %p41;
	mov.u32 	%r330, 0;
	mov.f32 	%f153, 0f00000000;
	@!%p42 bra 	BB0_31;
	bra.uni 	BB0_29;

BB0_29:
	mad.lo.s32 	%r256, %r20, %r32, %r41;
	mad.lo.s32 	%r261, %r256, %r31, %r37;
	cvt.s64.s32	%rd7, %r261;
	mul.wide.s32 	%rd111, %r261, 4;
	add.s64 	%rd112, %rd25, %rd111;
	add.s64 	%rd114, %rd27, %rd111;
	add.s64 	%rd116, %rd29, %rd111;
	ld.global.f32 	%f113, [%rd112];
	ld.global.f32 	%f114, [%rd114];
	mul.f32 	%f115, %f114, %f114;
	fma.rn.f32 	%f116, %f113, %f113, %f115;
	ld.global.f32 	%f117, [%rd116];
	fma.rn.f32 	%f118, %f117, %f117, %f116;
	setp.eq.f32	%p43, %f118, 0f00000000;
	@%p43 bra 	BB0_31;

	shl.b64 	%rd118, %rd7, 2;
	add.s64 	%rd119, %rd31, %rd118;
	ld.global.f32 	%f119, [%rd2];
	ld.global.f32 	%f120, [%rd119];
	sub.f32 	%f121, %f120, %f119;
	fma.rn.f32 	%f153, %f121, 0fBF000000, 0f00000000;
	mov.u32 	%r330, 1;

BB0_31:
	setp.gt.s32	%p44, %r45, 0;
	setp.le.s32	%p45, %r45, %r33;
	and.pred  	%p46, %p44, %p45;
	@!%p46 bra 	BB0_34;
	bra.uni 	BB0_32;

BB0_32:
	add.s32 	%r271, %r45, -1;
	mad.lo.s32 	%r276, %r271, %r32, %r41;
	mad.lo.s32 	%r281, %r276, %r31, %r37;
	cvt.s64.s32	%rd8, %r281;
	mul.wide.s32 	%rd121, %r281, 4;
	add.s64 	%rd122, %rd25, %rd121;
	add.s64 	%rd124, %rd27, %rd121;
	add.s64 	%rd126, %rd29, %rd121;
	ld.global.f32 	%f122, [%rd122];
	ld.global.f32 	%f123, [%rd124];
	mul.f32 	%f124, %f123, %f123;
	fma.rn.f32 	%f125, %f122, %f122, %f124;
	ld.global.f32 	%f126, [%rd126];
	fma.rn.f32 	%f127, %f126, %f126, %f125;
	setp.eq.f32	%p47, %f127, 0f00000000;
	@%p47 bra 	BB0_34;

	shl.b64 	%rd128, %rd8, 2;
	add.s64 	%rd129, %rd31, %rd128;
	ld.global.f32 	%f128, [%rd2];
	ld.global.f32 	%f129, [%rd129];
	sub.f32 	%f130, %f129, %f128;
	sub.f32 	%f153, %f153, %f130;
	add.s32 	%r330, %r330, 1;

BB0_34:
	shr.u32 	%r286, %r45, 31;
	xor.b32  	%r287, %r286, 1;
	add.s32 	%r331, %r330, %r287;
	add.s32 	%r25, %r45, 1;
	setp.gt.s32	%p48, %r45, -2;
	setp.lt.s32	%p49, %r25, %r33;
	and.pred  	%p50, %p48, %p49;
	@!%p50 bra 	BB0_37;
	bra.uni 	BB0_35;

BB0_35:
	mad.lo.s32 	%r292, %r25, %r32, %r41;
	mad.lo.s32 	%r297, %r292, %r31, %r37;
	cvt.s64.s32	%rd9, %r297;
	mul.wide.s32 	%rd131, %r297, 4;
	add.s64 	%rd132, %rd25, %rd131;
	add.s64 	%rd134, %rd27, %rd131;
	add.s64 	%rd136, %rd29, %rd131;
	ld.global.f32 	%f131, [%rd132];
	ld.global.f32 	%f132, [%rd134];
	mul.f32 	%f133, %f132, %f132;
	fma.rn.f32 	%f134, %f131, %f131, %f133;
	ld.global.f32 	%f135, [%rd136];
	fma.rn.f32 	%f136, %f135, %f135, %f134;
	setp.eq.f32	%p51, %f136, 0f00000000;
	@%p51 bra 	BB0_37;

	shl.b64 	%rd138, %rd9, 2;
	add.s64 	%rd139, %rd31, %rd138;
	ld.global.f32 	%f137, [%rd2];
	ld.global.f32 	%f138, [%rd139];
	sub.f32 	%f139, %f138, %f137;
	add.f32 	%f153, %f153, %f139;
	add.s32 	%r331, %r331, 1;

BB0_37:
	add.s32 	%r28, %r45, 2;
	setp.gt.s32	%p52, %r28, -1;
	setp.lt.s32	%p53, %r28, %r33;
	and.pred  	%p54, %p52, %p53;
	@!%p54 bra 	BB0_40;
	bra.uni 	BB0_38;

BB0_38:
	mad.lo.s32 	%r306, %r28, %r32, %r41;
	mad.lo.s32 	%r311, %r306, %r31, %r37;
	cvt.s64.s32	%rd10, %r311;
	mul.wide.s32 	%rd141, %r311, 4;
	add.s64 	%rd142, %rd25, %rd141;
	add.s64 	%rd144, %rd27, %rd141;
	add.s64 	%rd146, %rd29, %rd141;
	ld.global.f32 	%f140, [%rd142];
	ld.global.f32 	%f141, [%rd144];
	mul.f32 	%f142, %f141, %f141;
	fma.rn.f32 	%f143, %f140, %f140, %f142;
	ld.global.f32 	%f144, [%rd146];
	fma.rn.f32 	%f145, %f144, %f144, %f143;
	setp.eq.f32	%p55, %f145, 0f00000000;
	@%p55 bra 	BB0_40;

	shl.b64 	%rd148, %rd10, 2;
	add.s64 	%rd149, %rd31, %rd148;
	ld.global.f32 	%f146, [%rd2];
	ld.global.f32 	%f147, [%rd149];
	sub.f32 	%f148, %f147, %f146;
	fma.rn.f32 	%f153, %f148, 0f3F000000, %f153;
	add.s32 	%r331, %r331, 1;

BB0_40:
	cvt.rn.f32.s32	%f149, %r331;
	div.rn.f32 	%f150, %f153, %f149;
	st.global.f32 	[%rd24], %f150;
	bra.uni 	BB0_41;

BB0_27:
	mov.u32 	%r245, 0;
	st.global.u32 	[%rd24], %r245;

BB0_41:
	ret;
}


`
   calculatemaskJ2_ptx_30 = `
.version 4.3
.target sm_30
.address_size 64

	// .globl	calculatemaskJ2

.visible .entry calculatemaskJ2(
	.param .u64 calculatemaskJ2_param_0,
	.param .u64 calculatemaskJ2_param_1,
	.param .u64 calculatemaskJ2_param_2,
	.param .u64 calculatemaskJ2_param_3,
	.param .u64 calculatemaskJ2_param_4,
	.param .u64 calculatemaskJ2_param_5,
	.param .u64 calculatemaskJ2_param_6,
	.param .f32 calculatemaskJ2_param_7,
	.param .f32 calculatemaskJ2_param_8,
	.param .f32 calculatemaskJ2_param_9,
	.param .u32 calculatemaskJ2_param_10,
	.param .u32 calculatemaskJ2_param_11,
	.param .u32 calculatemaskJ2_param_12
)
{
	.reg .pred 	%p<56>;
	.reg .f32 	%f<154>;
	.reg .b32 	%r<332>;
	.reg .b64 	%rd<153>;


	ld.param.u64 	%rd11, [calculatemaskJ2_param_0];
	ld.param.u64 	%rd12, [calculatemaskJ2_param_1];
	ld.param.u64 	%rd13, [calculatemaskJ2_param_2];
	ld.param.u64 	%rd14, [calculatemaskJ2_param_3];
	ld.param.u64 	%rd15, [calculatemaskJ2_param_4];
	ld.param.u64 	%rd16, [calculatemaskJ2_param_5];
	ld.param.u64 	%rd17, [calculatemaskJ2_param_6];
	ld.param.u32 	%r31, [calculatemaskJ2_param_10];
	ld.param.u32 	%r32, [calculatemaskJ2_param_11];
	ld.param.u32 	%r33, [calculatemaskJ2_param_12];
	mov.u32 	%r34, %ctaid.x;
	mov.u32 	%r35, %ntid.x;
	mov.u32 	%r36, %tid.x;
	mad.lo.s32 	%r37, %r35, %r34, %r36;
	mov.u32 	%r38, %ntid.y;
	mov.u32 	%r39, %ctaid.y;
	mov.u32 	%r40, %tid.y;
	mad.lo.s32 	%r41, %r38, %r39, %r40;
	mov.u32 	%r42, %ntid.z;
	mov.u32 	%r43, %ctaid.z;
	mov.u32 	%r44, %tid.z;
	mad.lo.s32 	%r45, %r42, %r43, %r44;
	setp.ge.s32	%p1, %r41, %r32;
	setp.ge.s32	%p2, %r37, %r31;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r45, %r33;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_41;

	cvta.to.global.u64 	%rd18, %rd11;
	mad.lo.s32 	%r54, %r45, %r32, %r41;
	mad.lo.s32 	%r59, %r54, %r31, %r37;
	cvt.s64.s32	%rd1, %r59;
	mul.wide.s32 	%rd19, %r59, 4;
	add.s64 	%rd20, %rd18, %rd19;
	mov.u32 	%r326, 0;
	st.global.u32 	[%rd20], %r326;
	cvta.to.global.u64 	%rd21, %rd12;
	add.s64 	%rd22, %rd21, %rd19;
	st.global.u32 	[%rd22], %r326;
	cvta.to.global.u64 	%rd23, %rd13;
	add.s64 	%rd24, %rd23, %rd19;
	st.global.u32 	[%rd24], %r326;
	cvta.to.global.u64 	%rd25, %rd14;
	add.s64 	%rd26, %rd25, %rd19;
	cvta.to.global.u64 	%rd27, %rd15;
	add.s64 	%rd28, %rd27, %rd19;
	cvta.to.global.u64 	%rd29, %rd16;
	add.s64 	%rd30, %rd29, %rd19;
	ld.global.f32 	%f25, [%rd26];
	ld.global.f32 	%f26, [%rd28];
	mul.f32 	%f27, %f26, %f26;
	fma.rn.f32 	%f28, %f25, %f25, %f27;
	ld.global.f32 	%f29, [%rd30];
	fma.rn.f32 	%f30, %f29, %f29, %f28;
	setp.eq.f32	%p6, %f30, 0f00000000;
	@%p6 bra 	BB0_41;

	cvta.to.global.u64 	%rd31, %rd17;
	shl.b64 	%rd32, %rd1, 2;
	add.s64 	%rd2, %rd31, %rd32;
	add.s32 	%r66, %r37, -2;
	setp.gt.s32	%p7, %r66, -1;
	setp.lt.s32	%p8, %r66, %r31;
	and.pred  	%p9, %p7, %p8;
	mov.f32 	%f151, 0f00000000;
	@!%p9 bra 	BB0_5;
	bra.uni 	BB0_3;

BB0_3:
	ld.global.f32 	%f33, [%rd26+-8];
	ld.global.f32 	%f34, [%rd28+-8];
	mul.f32 	%f35, %f34, %f34;
	fma.rn.f32 	%f36, %f33, %f33, %f35;
	ld.global.f32 	%f37, [%rd30+-8];
	fma.rn.f32 	%f38, %f37, %f37, %f36;
	setp.eq.f32	%p10, %f38, 0f00000000;
	@%p10 bra 	BB0_5;

	ld.global.f32 	%f39, [%rd2];
	ld.global.f32 	%f40, [%rd2+-8];
	sub.f32 	%f41, %f40, %f39;
	fma.rn.f32 	%f151, %f41, 0fBF000000, 0f00000000;
	mov.u32 	%r326, 1;

BB0_5:
	setp.gt.s32	%p11, %r37, 0;
	setp.le.s32	%p12, %r37, %r31;
	and.pred  	%p13, %p11, %p12;
	@!%p13 bra 	BB0_8;
	bra.uni 	BB0_6;

BB0_6:
	ld.global.f32 	%f42, [%rd26+-4];
	ld.global.f32 	%f43, [%rd28+-4];
	mul.f32 	%f44, %f43, %f43;
	fma.rn.f32 	%f45, %f42, %f42, %f44;
	ld.global.f32 	%f46, [%rd30+-4];
	fma.rn.f32 	%f47, %f46, %f46, %f45;
	setp.eq.f32	%p14, %f47, 0f00000000;
	@%p14 bra 	BB0_8;

	ld.global.f32 	%f48, [%rd2];
	ld.global.f32 	%f49, [%rd2+-4];
	sub.f32 	%f50, %f49, %f48;
	sub.f32 	%f151, %f151, %f50;
	add.s32 	%r326, %r326, 1;

BB0_8:
	shr.u32 	%r105, %r37, 31;
	xor.b32  	%r106, %r105, 1;
	add.s32 	%r327, %r326, %r106;
	add.s32 	%r107, %r37, 1;
	setp.gt.s32	%p15, %r37, -2;
	setp.lt.s32	%p16, %r107, %r31;
	and.pred  	%p17, %p15, %p16;
	@!%p17 bra 	BB0_11;
	bra.uni 	BB0_9;

BB0_9:
	ld.global.f32 	%f51, [%rd26+4];
	ld.global.f32 	%f52, [%rd28+4];
	mul.f32 	%f53, %f52, %f52;
	fma.rn.f32 	%f54, %f51, %f51, %f53;
	ld.global.f32 	%f55, [%rd30+4];
	fma.rn.f32 	%f56, %f55, %f55, %f54;
	setp.eq.f32	%p18, %f56, 0f00000000;
	@%p18 bra 	BB0_11;

	ld.global.f32 	%f57, [%rd2];
	ld.global.f32 	%f58, [%rd2+4];
	sub.f32 	%f59, %f58, %f57;
	add.f32 	%f151, %f151, %f59;
	add.s32 	%r327, %r327, 1;

BB0_11:
	add.s32 	%r126, %r37, 2;
	setp.gt.s32	%p19, %r126, -1;
	setp.lt.s32	%p20, %r126, %r31;
	and.pred  	%p21, %p19, %p20;
	@!%p21 bra 	BB0_14;
	bra.uni 	BB0_12;

BB0_12:
	ld.global.f32 	%f60, [%rd26+8];
	ld.global.f32 	%f61, [%rd28+8];
	mul.f32 	%f62, %f61, %f61;
	fma.rn.f32 	%f63, %f60, %f60, %f62;
	ld.global.f32 	%f64, [%rd30+8];
	fma.rn.f32 	%f65, %f64, %f64, %f63;
	setp.eq.f32	%p22, %f65, 0f00000000;
	@%p22 bra 	BB0_14;

	ld.global.f32 	%f66, [%rd2];
	ld.global.f32 	%f67, [%rd2+8];
	sub.f32 	%f68, %f67, %f66;
	fma.rn.f32 	%f151, %f68, 0f3F000000, %f151;
	add.s32 	%r327, %r327, 1;

BB0_14:
	cvt.rn.f32.s32	%f70, %r327;
	div.rn.f32 	%f71, %f151, %f70;
	st.global.f32 	[%rd20], %f71;
	add.s32 	%r9, %r41, -2;
	setp.gt.s32	%p23, %r9, -1;
	setp.lt.s32	%p24, %r9, %r32;
	and.pred  	%p25, %p23, %p24;
	mov.u32 	%r328, 0;
	mov.f32 	%f152, 0f00000000;
	@!%p25 bra 	BB0_17;
	bra.uni 	BB0_15;

BB0_15:
	mad.lo.s32 	%r161, %r45, %r32, %r9;
	mad.lo.s32 	%r166, %r161, %r31, %r37;
	cvt.s64.s32	%rd3, %r166;
	mul.wide.s32 	%rd65, %r166, 4;
	add.s64 	%rd66, %rd25, %rd65;
	add.s64 	%rd68, %rd27, %rd65;
	add.s64 	%rd70, %rd29, %rd65;
	ld.global.f32 	%f73, [%rd66];
	ld.global.f32 	%f74, [%rd68];
	mul.f32 	%f75, %f74, %f74;
	fma.rn.f32 	%f76, %f73, %f73, %f75;
	ld.global.f32 	%f77, [%rd70];
	fma.rn.f32 	%f78, %f77, %f77, %f76;
	setp.eq.f32	%p26, %f78, 0f00000000;
	@%p26 bra 	BB0_17;

	shl.b64 	%rd72, %rd3, 2;
	add.s64 	%rd73, %rd31, %rd72;
	ld.global.f32 	%f79, [%rd2];
	ld.global.f32 	%f80, [%rd73];
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f152, %f81, 0fBF000000, 0f00000000;
	mov.u32 	%r328, 1;

BB0_17:
	setp.gt.s32	%p27, %r41, 0;
	setp.le.s32	%p28, %r41, %r32;
	and.pred  	%p29, %p27, %p28;
	@!%p29 bra 	BB0_20;
	bra.uni 	BB0_18;

BB0_18:
	add.s32 	%r181, %r54, -1;
	mad.lo.s32 	%r186, %r181, %r31, %r37;
	cvt.s64.s32	%rd4, %r186;
	mul.wide.s32 	%rd75, %r186, 4;
	add.s64 	%rd76, %rd25, %rd75;
	add.s64 	%rd78, %rd27, %rd75;
	add.s64 	%rd80, %rd29, %rd75;
	ld.global.f32 	%f82, [%rd76];
	ld.global.f32 	%f83, [%rd78];
	mul.f32 	%f84, %f83, %f83;
	fma.rn.f32 	%f85, %f82, %f82, %f84;
	ld.global.f32 	%f86, [%rd80];
	fma.rn.f32 	%f87, %f86, %f86, %f85;
	setp.eq.f32	%p30, %f87, 0f00000000;
	@%p30 bra 	BB0_20;

	shl.b64 	%rd82, %rd4, 2;
	add.s64 	%rd83, %rd31, %rd82;
	ld.global.f32 	%f88, [%rd2];
	ld.global.f32 	%f89, [%rd83];
	sub.f32 	%f90, %f89, %f88;
	sub.f32 	%f152, %f152, %f90;
	add.s32 	%r328, %r328, 1;

BB0_20:
	shr.u32 	%r191, %r41, 31;
	xor.b32  	%r192, %r191, 1;
	add.s32 	%r329, %r328, %r192;
	add.s32 	%r14, %r41, 1;
	setp.gt.s32	%p31, %r41, -2;
	setp.lt.s32	%p32, %r14, %r32;
	and.pred  	%p33, %p31, %p32;
	@!%p33 bra 	BB0_23;
	bra.uni 	BB0_21;

BB0_21:
	mad.lo.s32 	%r197, %r45, %r32, %r14;
	mad.lo.s32 	%r202, %r197, %r31, %r37;
	cvt.s64.s32	%rd5, %r202;
	mul.wide.s32 	%rd85, %r202, 4;
	add.s64 	%rd86, %rd25, %rd85;
	add.s64 	%rd88, %rd27, %rd85;
	add.s64 	%rd90, %rd29, %rd85;
	ld.global.f32 	%f91, [%rd86];
	ld.global.f32 	%f92, [%rd88];
	mul.f32 	%f93, %f92, %f92;
	fma.rn.f32 	%f94, %f91, %f91, %f93;
	ld.global.f32 	%f95, [%rd90];
	fma.rn.f32 	%f96, %f95, %f95, %f94;
	setp.eq.f32	%p34, %f96, 0f00000000;
	@%p34 bra 	BB0_23;

	shl.b64 	%rd92, %rd5, 2;
	add.s64 	%rd93, %rd31, %rd92;
	ld.global.f32 	%f97, [%rd2];
	ld.global.f32 	%f98, [%rd93];
	sub.f32 	%f99, %f98, %f97;
	add.f32 	%f152, %f152, %f99;
	add.s32 	%r329, %r329, 1;

BB0_23:
	add.s32 	%r17, %r41, 2;
	setp.gt.s32	%p35, %r17, -1;
	setp.lt.s32	%p36, %r17, %r32;
	and.pred  	%p37, %p35, %p36;
	@!%p37 bra 	BB0_26;
	bra.uni 	BB0_24;

BB0_24:
	mad.lo.s32 	%r211, %r45, %r32, %r17;
	mad.lo.s32 	%r216, %r211, %r31, %r37;
	cvt.s64.s32	%rd6, %r216;
	mul.wide.s32 	%rd95, %r216, 4;
	add.s64 	%rd96, %rd25, %rd95;
	add.s64 	%rd98, %rd27, %rd95;
	add.s64 	%rd100, %rd29, %rd95;
	ld.global.f32 	%f100, [%rd96];
	ld.global.f32 	%f101, [%rd98];
	mul.f32 	%f102, %f101, %f101;
	fma.rn.f32 	%f103, %f100, %f100, %f102;
	ld.global.f32 	%f104, [%rd100];
	fma.rn.f32 	%f105, %f104, %f104, %f103;
	setp.eq.f32	%p38, %f105, 0f00000000;
	@%p38 bra 	BB0_26;

	shl.b64 	%rd102, %rd6, 2;
	add.s64 	%rd103, %rd31, %rd102;
	ld.global.f32 	%f106, [%rd2];
	ld.global.f32 	%f107, [%rd103];
	sub.f32 	%f108, %f107, %f106;
	fma.rn.f32 	%f152, %f108, 0f3F000000, %f152;
	add.s32 	%r329, %r329, 1;

BB0_26:
	cvt.rn.f32.s32	%f109, %r329;
	div.rn.f32 	%f110, %f152, %f109;
	st.global.f32 	[%rd22], %f110;
	setp.gt.s32	%p39, %r33, 1;
	@%p39 bra 	BB0_28;
	bra.uni 	BB0_27;

BB0_28:
	add.s32 	%r20, %r45, -2;
	setp.gt.s32	%p40, %r20, -1;
	setp.lt.s32	%p41, %r20, %r33;
	and.pred  	%p42, %p40, %p41;
	mov.u32 	%r330, 0;
	mov.f32 	%f153, 0f00000000;
	@!%p42 bra 	BB0_31;
	bra.uni 	BB0_29;

BB0_29:
	mad.lo.s32 	%r256, %r20, %r32, %r41;
	mad.lo.s32 	%r261, %r256, %r31, %r37;
	cvt.s64.s32	%rd7, %r261;
	mul.wide.s32 	%rd111, %r261, 4;
	add.s64 	%rd112, %rd25, %rd111;
	add.s64 	%rd114, %rd27, %rd111;
	add.s64 	%rd116, %rd29, %rd111;
	ld.global.f32 	%f113, [%rd112];
	ld.global.f32 	%f114, [%rd114];
	mul.f32 	%f115, %f114, %f114;
	fma.rn.f32 	%f116, %f113, %f113, %f115;
	ld.global.f32 	%f117, [%rd116];
	fma.rn.f32 	%f118, %f117, %f117, %f116;
	setp.eq.f32	%p43, %f118, 0f00000000;
	@%p43 bra 	BB0_31;

	shl.b64 	%rd118, %rd7, 2;
	add.s64 	%rd119, %rd31, %rd118;
	ld.global.f32 	%f119, [%rd2];
	ld.global.f32 	%f120, [%rd119];
	sub.f32 	%f121, %f120, %f119;
	fma.rn.f32 	%f153, %f121, 0fBF000000, 0f00000000;
	mov.u32 	%r330, 1;

BB0_31:
	setp.gt.s32	%p44, %r45, 0;
	setp.le.s32	%p45, %r45, %r33;
	and.pred  	%p46, %p44, %p45;
	@!%p46 bra 	BB0_34;
	bra.uni 	BB0_32;

BB0_32:
	add.s32 	%r271, %r45, -1;
	mad.lo.s32 	%r276, %r271, %r32, %r41;
	mad.lo.s32 	%r281, %r276, %r31, %r37;
	cvt.s64.s32	%rd8, %r281;
	mul.wide.s32 	%rd121, %r281, 4;
	add.s64 	%rd122, %rd25, %rd121;
	add.s64 	%rd124, %rd27, %rd121;
	add.s64 	%rd126, %rd29, %rd121;
	ld.global.f32 	%f122, [%rd122];
	ld.global.f32 	%f123, [%rd124];
	mul.f32 	%f124, %f123, %f123;
	fma.rn.f32 	%f125, %f122, %f122, %f124;
	ld.global.f32 	%f126, [%rd126];
	fma.rn.f32 	%f127, %f126, %f126, %f125;
	setp.eq.f32	%p47, %f127, 0f00000000;
	@%p47 bra 	BB0_34;

	shl.b64 	%rd128, %rd8, 2;
	add.s64 	%rd129, %rd31, %rd128;
	ld.global.f32 	%f128, [%rd2];
	ld.global.f32 	%f129, [%rd129];
	sub.f32 	%f130, %f129, %f128;
	sub.f32 	%f153, %f153, %f130;
	add.s32 	%r330, %r330, 1;

BB0_34:
	shr.u32 	%r286, %r45, 31;
	xor.b32  	%r287, %r286, 1;
	add.s32 	%r331, %r330, %r287;
	add.s32 	%r25, %r45, 1;
	setp.gt.s32	%p48, %r45, -2;
	setp.lt.s32	%p49, %r25, %r33;
	and.pred  	%p50, %p48, %p49;
	@!%p50 bra 	BB0_37;
	bra.uni 	BB0_35;

BB0_35:
	mad.lo.s32 	%r292, %r25, %r32, %r41;
	mad.lo.s32 	%r297, %r292, %r31, %r37;
	cvt.s64.s32	%rd9, %r297;
	mul.wide.s32 	%rd131, %r297, 4;
	add.s64 	%rd132, %rd25, %rd131;
	add.s64 	%rd134, %rd27, %rd131;
	add.s64 	%rd136, %rd29, %rd131;
	ld.global.f32 	%f131, [%rd132];
	ld.global.f32 	%f132, [%rd134];
	mul.f32 	%f133, %f132, %f132;
	fma.rn.f32 	%f134, %f131, %f131, %f133;
	ld.global.f32 	%f135, [%rd136];
	fma.rn.f32 	%f136, %f135, %f135, %f134;
	setp.eq.f32	%p51, %f136, 0f00000000;
	@%p51 bra 	BB0_37;

	shl.b64 	%rd138, %rd9, 2;
	add.s64 	%rd139, %rd31, %rd138;
	ld.global.f32 	%f137, [%rd2];
	ld.global.f32 	%f138, [%rd139];
	sub.f32 	%f139, %f138, %f137;
	add.f32 	%f153, %f153, %f139;
	add.s32 	%r331, %r331, 1;

BB0_37:
	add.s32 	%r28, %r45, 2;
	setp.gt.s32	%p52, %r28, -1;
	setp.lt.s32	%p53, %r28, %r33;
	and.pred  	%p54, %p52, %p53;
	@!%p54 bra 	BB0_40;
	bra.uni 	BB0_38;

BB0_38:
	mad.lo.s32 	%r306, %r28, %r32, %r41;
	mad.lo.s32 	%r311, %r306, %r31, %r37;
	cvt.s64.s32	%rd10, %r311;
	mul.wide.s32 	%rd141, %r311, 4;
	add.s64 	%rd142, %rd25, %rd141;
	add.s64 	%rd144, %rd27, %rd141;
	add.s64 	%rd146, %rd29, %rd141;
	ld.global.f32 	%f140, [%rd142];
	ld.global.f32 	%f141, [%rd144];
	mul.f32 	%f142, %f141, %f141;
	fma.rn.f32 	%f143, %f140, %f140, %f142;
	ld.global.f32 	%f144, [%rd146];
	fma.rn.f32 	%f145, %f144, %f144, %f143;
	setp.eq.f32	%p55, %f145, 0f00000000;
	@%p55 bra 	BB0_40;

	shl.b64 	%rd148, %rd10, 2;
	add.s64 	%rd149, %rd31, %rd148;
	ld.global.f32 	%f146, [%rd2];
	ld.global.f32 	%f147, [%rd149];
	sub.f32 	%f148, %f147, %f146;
	fma.rn.f32 	%f153, %f148, 0f3F000000, %f153;
	add.s32 	%r331, %r331, 1;

BB0_40:
	cvt.rn.f32.s32	%f149, %r331;
	div.rn.f32 	%f150, %f153, %f149;
	st.global.f32 	[%rd24], %f150;
	bra.uni 	BB0_41;

BB0_27:
	mov.u32 	%r245, 0;
	st.global.u32 	[%rd24], %r245;

BB0_41:
	ret;
}


`
   calculatemaskJ2_ptx_35 = `
.version 4.3
.target sm_35
.address_size 64

	// .weak	cudaMalloc

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaFuncGetAttributes
.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaDeviceGetAttribute
.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaGetDevice
.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessor
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .globl	calculatemaskJ2
.visible .entry calculatemaskJ2(
	.param .u64 calculatemaskJ2_param_0,
	.param .u64 calculatemaskJ2_param_1,
	.param .u64 calculatemaskJ2_param_2,
	.param .u64 calculatemaskJ2_param_3,
	.param .u64 calculatemaskJ2_param_4,
	.param .u64 calculatemaskJ2_param_5,
	.param .u64 calculatemaskJ2_param_6,
	.param .f32 calculatemaskJ2_param_7,
	.param .f32 calculatemaskJ2_param_8,
	.param .f32 calculatemaskJ2_param_9,
	.param .u32 calculatemaskJ2_param_10,
	.param .u32 calculatemaskJ2_param_11,
	.param .u32 calculatemaskJ2_param_12
)
{
	.reg .pred 	%p<56>;
	.reg .f32 	%f<154>;
	.reg .b32 	%r<93>;
	.reg .b64 	%rd<81>;


	ld.param.u64 	%rd21, [calculatemaskJ2_param_0];
	ld.param.u64 	%rd22, [calculatemaskJ2_param_1];
	ld.param.u64 	%rd23, [calculatemaskJ2_param_2];
	ld.param.u64 	%rd24, [calculatemaskJ2_param_3];
	ld.param.u64 	%rd25, [calculatemaskJ2_param_4];
	ld.param.u64 	%rd26, [calculatemaskJ2_param_5];
	ld.param.u64 	%rd27, [calculatemaskJ2_param_6];
	ld.param.u32 	%r35, [calculatemaskJ2_param_10];
	ld.param.u32 	%r36, [calculatemaskJ2_param_11];
	ld.param.u32 	%r37, [calculatemaskJ2_param_12];
	cvta.to.global.u64 	%rd1, %rd27;
	cvta.to.global.u64 	%rd2, %rd26;
	cvta.to.global.u64 	%rd3, %rd25;
	cvta.to.global.u64 	%rd4, %rd24;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.x;
	mov.u32 	%r40, %tid.x;
	mad.lo.s32 	%r1, %r38, %r39, %r40;
	mov.u32 	%r41, %ntid.y;
	mov.u32 	%r42, %ctaid.y;
	mov.u32 	%r43, %tid.y;
	mad.lo.s32 	%r2, %r41, %r42, %r43;
	mov.u32 	%r44, %ntid.z;
	mov.u32 	%r45, %ctaid.z;
	mov.u32 	%r46, %tid.z;
	mad.lo.s32 	%r3, %r44, %r45, %r46;
	setp.ge.s32	%p1, %r2, %r36;
	setp.ge.s32	%p2, %r1, %r35;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r37;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB6_41;

	cvta.to.global.u64 	%rd28, %rd21;
	mul.lo.s32 	%r4, %r3, %r36;
	add.s32 	%r47, %r4, %r2;
	mad.lo.s32 	%r48, %r47, %r35, %r1;
	cvt.s64.s32	%rd5, %r48;
	mul.wide.s32 	%rd29, %r48, 4;
	add.s64 	%rd6, %rd28, %rd29;
	mov.u32 	%r87, 0;
	st.global.u32 	[%rd6], %r87;
	cvta.to.global.u64 	%rd30, %rd22;
	add.s64 	%rd7, %rd30, %rd29;
	st.global.u32 	[%rd7], %r87;
	cvta.to.global.u64 	%rd31, %rd23;
	add.s64 	%rd8, %rd31, %rd29;
	st.global.u32 	[%rd8], %r87;
	add.s64 	%rd9, %rd4, %rd29;
	add.s64 	%rd10, %rd3, %rd29;
	add.s64 	%rd11, %rd2, %rd29;
	ld.global.nc.f32 	%f25, [%rd9];
	ld.global.nc.f32 	%f26, [%rd10];
	mul.f32 	%f27, %f26, %f26;
	fma.rn.f32 	%f28, %f25, %f25, %f27;
	ld.global.nc.f32 	%f29, [%rd11];
	fma.rn.f32 	%f30, %f29, %f29, %f28;
	setp.eq.f32	%p6, %f30, 0f00000000;
	@%p6 bra 	BB6_41;

	shl.b64 	%rd32, %rd5, 2;
	add.s64 	%rd12, %rd1, %rd32;
	add.s32 	%r51, %r1, -2;
	setp.gt.s32	%p7, %r51, -1;
	setp.lt.s32	%p8, %r51, %r35;
	and.pred  	%p9, %p7, %p8;
	mov.f32 	%f151, 0f00000000;
	@!%p9 bra 	BB6_5;
	bra.uni 	BB6_3;

BB6_3:
	ld.global.nc.f32 	%f33, [%rd9+-8];
	ld.global.nc.f32 	%f34, [%rd10+-8];
	mul.f32 	%f35, %f34, %f34;
	fma.rn.f32 	%f36, %f33, %f33, %f35;
	ld.global.nc.f32 	%f37, [%rd11+-8];
	fma.rn.f32 	%f38, %f37, %f37, %f36;
	setp.eq.f32	%p10, %f38, 0f00000000;
	@%p10 bra 	BB6_5;

	ld.global.nc.f32 	%f39, [%rd12];
	ld.global.nc.f32 	%f40, [%rd12+-8];
	sub.f32 	%f41, %f40, %f39;
	fma.rn.f32 	%f151, %f41, 0fBF000000, 0f00000000;
	mov.u32 	%r87, 1;

BB6_5:
	setp.le.s32	%p11, %r1, %r35;
	setp.gt.s32	%p12, %r1, 0;
	and.pred  	%p13, %p12, %p11;
	@!%p13 bra 	BB6_8;
	bra.uni 	BB6_6;

BB6_6:
	ld.global.nc.f32 	%f42, [%rd9+-4];
	ld.global.nc.f32 	%f43, [%rd10+-4];
	mul.f32 	%f44, %f43, %f43;
	fma.rn.f32 	%f45, %f42, %f42, %f44;
	ld.global.nc.f32 	%f46, [%rd11+-4];
	fma.rn.f32 	%f47, %f46, %f46, %f45;
	setp.eq.f32	%p14, %f47, 0f00000000;
	@%p14 bra 	BB6_8;

	ld.global.nc.f32 	%f48, [%rd12];
	ld.global.nc.f32 	%f49, [%rd12+-4];
	sub.f32 	%f50, %f49, %f48;
	sub.f32 	%f151, %f151, %f50;
	add.s32 	%r87, %r87, 1;

BB6_8:
	shr.u32 	%r54, %r1, 31;
	xor.b32  	%r55, %r54, 1;
	add.s32 	%r88, %r87, %r55;
	add.s32 	%r56, %r1, 1;
	setp.lt.s32	%p15, %r56, %r35;
	setp.gt.s32	%p16, %r1, -2;
	and.pred  	%p17, %p16, %p15;
	@!%p17 bra 	BB6_11;
	bra.uni 	BB6_9;

BB6_9:
	ld.global.nc.f32 	%f51, [%rd9+4];
	ld.global.nc.f32 	%f52, [%rd10+4];
	mul.f32 	%f53, %f52, %f52;
	fma.rn.f32 	%f54, %f51, %f51, %f53;
	ld.global.nc.f32 	%f55, [%rd11+4];
	fma.rn.f32 	%f56, %f55, %f55, %f54;
	setp.eq.f32	%p18, %f56, 0f00000000;
	@%p18 bra 	BB6_11;

	ld.global.nc.f32 	%f57, [%rd12];
	ld.global.nc.f32 	%f58, [%rd12+4];
	sub.f32 	%f59, %f58, %f57;
	add.f32 	%f151, %f151, %f59;
	add.s32 	%r88, %r88, 1;

BB6_11:
	add.s32 	%r57, %r1, 2;
	setp.gt.s32	%p19, %r57, -1;
	setp.lt.s32	%p20, %r57, %r35;
	and.pred  	%p21, %p19, %p20;
	@!%p21 bra 	BB6_14;
	bra.uni 	BB6_12;

BB6_12:
	ld.global.nc.f32 	%f60, [%rd9+8];
	ld.global.nc.f32 	%f61, [%rd10+8];
	mul.f32 	%f62, %f61, %f61;
	fma.rn.f32 	%f63, %f60, %f60, %f62;
	ld.global.nc.f32 	%f64, [%rd11+8];
	fma.rn.f32 	%f65, %f64, %f64, %f63;
	setp.eq.f32	%p22, %f65, 0f00000000;
	@%p22 bra 	BB6_14;

	ld.global.nc.f32 	%f66, [%rd12];
	ld.global.nc.f32 	%f67, [%rd12+8];
	sub.f32 	%f68, %f67, %f66;
	fma.rn.f32 	%f151, %f68, 0f3F000000, %f151;
	add.s32 	%r88, %r88, 1;

BB6_14:
	cvt.rn.f32.s32	%f70, %r88;
	div.rn.f32 	%f71, %f151, %f70;
	st.global.f32 	[%rd6], %f71;
	add.s32 	%r13, %r2, -2;
	setp.gt.s32	%p23, %r13, -1;
	setp.lt.s32	%p24, %r13, %r36;
	and.pred  	%p25, %p23, %p24;
	mov.u32 	%r89, 0;
	mov.f32 	%f152, 0f00000000;
	@!%p25 bra 	BB6_17;
	bra.uni 	BB6_15;

BB6_15:
	add.s32 	%r60, %r13, %r4;
	mad.lo.s32 	%r61, %r60, %r35, %r1;
	cvt.s64.s32	%rd13, %r61;
	mul.wide.s32 	%rd33, %r61, 4;
	add.s64 	%rd34, %rd4, %rd33;
	add.s64 	%rd35, %rd3, %rd33;
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f73, [%rd34];
	ld.global.nc.f32 	%f74, [%rd35];
	mul.f32 	%f75, %f74, %f74;
	fma.rn.f32 	%f76, %f73, %f73, %f75;
	ld.global.nc.f32 	%f77, [%rd36];
	fma.rn.f32 	%f78, %f77, %f77, %f76;
	setp.eq.f32	%p26, %f78, 0f00000000;
	@%p26 bra 	BB6_17;

	shl.b64 	%rd37, %rd13, 2;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f79, [%rd12];
	ld.global.nc.f32 	%f80, [%rd38];
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f152, %f81, 0fBF000000, 0f00000000;
	mov.u32 	%r89, 1;

BB6_17:
	setp.le.s32	%p27, %r2, %r36;
	setp.gt.s32	%p28, %r2, 0;
	and.pred  	%p29, %p28, %p27;
	@!%p29 bra 	BB6_20;
	bra.uni 	BB6_18;

BB6_18:
	add.s32 	%r63, %r2, %r4;
	add.s32 	%r64, %r63, -1;
	mad.lo.s32 	%r65, %r64, %r35, %r1;
	cvt.s64.s32	%rd14, %r65;
	mul.wide.s32 	%rd39, %r65, 4;
	add.s64 	%rd40, %rd4, %rd39;
	add.s64 	%rd41, %rd3, %rd39;
	add.s64 	%rd42, %rd2, %rd39;
	ld.global.nc.f32 	%f82, [%rd40];
	ld.global.nc.f32 	%f83, [%rd41];
	mul.f32 	%f84, %f83, %f83;
	fma.rn.f32 	%f85, %f82, %f82, %f84;
	ld.global.nc.f32 	%f86, [%rd42];
	fma.rn.f32 	%f87, %f86, %f86, %f85;
	setp.eq.f32	%p30, %f87, 0f00000000;
	@%p30 bra 	BB6_20;

	shl.b64 	%rd43, %rd14, 2;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f88, [%rd12];
	ld.global.nc.f32 	%f89, [%rd44];
	sub.f32 	%f90, %f89, %f88;
	sub.f32 	%f152, %f152, %f90;
	add.s32 	%r89, %r89, 1;

BB6_20:
	shr.u32 	%r66, %r2, 31;
	xor.b32  	%r67, %r66, 1;
	add.s32 	%r90, %r89, %r67;
	add.s32 	%r18, %r2, 1;
	setp.lt.s32	%p31, %r18, %r36;
	setp.gt.s32	%p32, %r2, -2;
	and.pred  	%p33, %p32, %p31;
	@!%p33 bra 	BB6_23;
	bra.uni 	BB6_21;

BB6_21:
	add.s32 	%r68, %r18, %r4;
	mad.lo.s32 	%r69, %r68, %r35, %r1;
	cvt.s64.s32	%rd15, %r69;
	mul.wide.s32 	%rd45, %r69, 4;
	add.s64 	%rd46, %rd4, %rd45;
	add.s64 	%rd47, %rd3, %rd45;
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f91, [%rd46];
	ld.global.nc.f32 	%f92, [%rd47];
	mul.f32 	%f93, %f92, %f92;
	fma.rn.f32 	%f94, %f91, %f91, %f93;
	ld.global.nc.f32 	%f95, [%rd48];
	fma.rn.f32 	%f96, %f95, %f95, %f94;
	setp.eq.f32	%p34, %f96, 0f00000000;
	@%p34 bra 	BB6_23;

	shl.b64 	%rd49, %rd15, 2;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f97, [%rd12];
	ld.global.nc.f32 	%f98, [%rd50];
	sub.f32 	%f99, %f98, %f97;
	add.f32 	%f152, %f152, %f99;
	add.s32 	%r90, %r90, 1;

BB6_23:
	add.s32 	%r21, %r2, 2;
	setp.gt.s32	%p35, %r21, -1;
	setp.lt.s32	%p36, %r21, %r36;
	and.pred  	%p37, %p35, %p36;
	@!%p37 bra 	BB6_26;
	bra.uni 	BB6_24;

BB6_24:
	add.s32 	%r70, %r21, %r4;
	mad.lo.s32 	%r71, %r70, %r35, %r1;
	cvt.s64.s32	%rd16, %r71;
	mul.wide.s32 	%rd51, %r71, 4;
	add.s64 	%rd52, %rd4, %rd51;
	add.s64 	%rd53, %rd3, %rd51;
	add.s64 	%rd54, %rd2, %rd51;
	ld.global.nc.f32 	%f100, [%rd52];
	ld.global.nc.f32 	%f101, [%rd53];
	mul.f32 	%f102, %f101, %f101;
	fma.rn.f32 	%f103, %f100, %f100, %f102;
	ld.global.nc.f32 	%f104, [%rd54];
	fma.rn.f32 	%f105, %f104, %f104, %f103;
	setp.eq.f32	%p38, %f105, 0f00000000;
	@%p38 bra 	BB6_26;

	shl.b64 	%rd55, %rd16, 2;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.nc.f32 	%f106, [%rd12];
	ld.global.nc.f32 	%f107, [%rd56];
	sub.f32 	%f108, %f107, %f106;
	fma.rn.f32 	%f152, %f108, 0f3F000000, %f152;
	add.s32 	%r90, %r90, 1;

BB6_26:
	cvt.rn.f32.s32	%f109, %r90;
	div.rn.f32 	%f110, %f152, %f109;
	st.global.f32 	[%rd7], %f110;
	setp.gt.s32	%p39, %r37, 1;
	@%p39 bra 	BB6_28;
	bra.uni 	BB6_27;

BB6_28:
	add.s32 	%r24, %r3, -2;
	setp.gt.s32	%p40, %r24, -1;
	setp.lt.s32	%p41, %r24, %r37;
	and.pred  	%p42, %p40, %p41;
	mov.u32 	%r91, 0;
	mov.f32 	%f153, 0f00000000;
	@!%p42 bra 	BB6_31;
	bra.uni 	BB6_29;

BB6_29:
	mad.lo.s32 	%r75, %r24, %r36, %r2;
	mad.lo.s32 	%r76, %r75, %r35, %r1;
	cvt.s64.s32	%rd17, %r76;
	mul.wide.s32 	%rd57, %r76, 4;
	add.s64 	%rd58, %rd4, %rd57;
	add.s64 	%rd59, %rd3, %rd57;
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f113, [%rd58];
	ld.global.nc.f32 	%f114, [%rd59];
	mul.f32 	%f115, %f114, %f114;
	fma.rn.f32 	%f116, %f113, %f113, %f115;
	ld.global.nc.f32 	%f117, [%rd60];
	fma.rn.f32 	%f118, %f117, %f117, %f116;
	setp.eq.f32	%p43, %f118, 0f00000000;
	@%p43 bra 	BB6_31;

	shl.b64 	%rd61, %rd17, 2;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f119, [%rd12];
	ld.global.nc.f32 	%f120, [%rd62];
	sub.f32 	%f121, %f120, %f119;
	fma.rn.f32 	%f153, %f121, 0fBF000000, 0f00000000;
	mov.u32 	%r91, 1;

BB6_31:
	setp.le.s32	%p44, %r3, %r37;
	setp.gt.s32	%p45, %r3, 0;
	and.pred  	%p46, %p45, %p44;
	@!%p46 bra 	BB6_34;
	bra.uni 	BB6_32;

BB6_32:
	add.s32 	%r78, %r3, -1;
	mad.lo.s32 	%r79, %r78, %r36, %r2;
	mad.lo.s32 	%r80, %r79, %r35, %r1;
	cvt.s64.s32	%rd18, %r80;
	mul.wide.s32 	%rd63, %r80, 4;
	add.s64 	%rd64, %rd4, %rd63;
	add.s64 	%rd65, %rd3, %rd63;
	add.s64 	%rd66, %rd2, %rd63;
	ld.global.nc.f32 	%f122, [%rd64];
	ld.global.nc.f32 	%f123, [%rd65];
	mul.f32 	%f124, %f123, %f123;
	fma.rn.f32 	%f125, %f122, %f122, %f124;
	ld.global.nc.f32 	%f126, [%rd66];
	fma.rn.f32 	%f127, %f126, %f126, %f125;
	setp.eq.f32	%p47, %f127, 0f00000000;
	@%p47 bra 	BB6_34;

	shl.b64 	%rd67, %rd18, 2;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.nc.f32 	%f128, [%rd12];
	ld.global.nc.f32 	%f129, [%rd68];
	sub.f32 	%f130, %f129, %f128;
	sub.f32 	%f153, %f153, %f130;
	add.s32 	%r91, %r91, 1;

BB6_34:
	shr.u32 	%r81, %r3, 31;
	xor.b32  	%r82, %r81, 1;
	add.s32 	%r92, %r91, %r82;
	add.s32 	%r29, %r3, 1;
	setp.lt.s32	%p48, %r29, %r37;
	setp.gt.s32	%p49, %r3, -2;
	and.pred  	%p50, %p49, %p48;
	@!%p50 bra 	BB6_37;
	bra.uni 	BB6_35;

BB6_35:
	mad.lo.s32 	%r83, %r29, %r36, %r2;
	mad.lo.s32 	%r84, %r83, %r35, %r1;
	cvt.s64.s32	%rd19, %r84;
	mul.wide.s32 	%rd69, %r84, 4;
	add.s64 	%rd70, %rd4, %rd69;
	add.s64 	%rd71, %rd3, %rd69;
	add.s64 	%rd72, %rd2, %rd69;
	ld.global.nc.f32 	%f131, [%rd70];
	ld.global.nc.f32 	%f132, [%rd71];
	mul.f32 	%f133, %f132, %f132;
	fma.rn.f32 	%f134, %f131, %f131, %f133;
	ld.global.nc.f32 	%f135, [%rd72];
	fma.rn.f32 	%f136, %f135, %f135, %f134;
	setp.eq.f32	%p51, %f136, 0f00000000;
	@%p51 bra 	BB6_37;

	shl.b64 	%rd73, %rd19, 2;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f137, [%rd12];
	ld.global.nc.f32 	%f138, [%rd74];
	sub.f32 	%f139, %f138, %f137;
	add.f32 	%f153, %f153, %f139;
	add.s32 	%r92, %r92, 1;

BB6_37:
	add.s32 	%r32, %r3, 2;
	setp.gt.s32	%p52, %r32, -1;
	setp.lt.s32	%p53, %r32, %r37;
	and.pred  	%p54, %p52, %p53;
	@!%p54 bra 	BB6_40;
	bra.uni 	BB6_38;

BB6_38:
	mad.lo.s32 	%r85, %r32, %r36, %r2;
	mad.lo.s32 	%r86, %r85, %r35, %r1;
	cvt.s64.s32	%rd20, %r86;
	mul.wide.s32 	%rd75, %r86, 4;
	add.s64 	%rd76, %rd4, %rd75;
	add.s64 	%rd77, %rd3, %rd75;
	add.s64 	%rd78, %rd2, %rd75;
	ld.global.nc.f32 	%f140, [%rd76];
	ld.global.nc.f32 	%f141, [%rd77];
	mul.f32 	%f142, %f141, %f141;
	fma.rn.f32 	%f143, %f140, %f140, %f142;
	ld.global.nc.f32 	%f144, [%rd78];
	fma.rn.f32 	%f145, %f144, %f144, %f143;
	setp.eq.f32	%p55, %f145, 0f00000000;
	@%p55 bra 	BB6_40;

	shl.b64 	%rd79, %rd20, 2;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f146, [%rd12];
	ld.global.nc.f32 	%f147, [%rd80];
	sub.f32 	%f148, %f147, %f146;
	fma.rn.f32 	%f153, %f148, 0f3F000000, %f153;
	add.s32 	%r92, %r92, 1;

BB6_40:
	cvt.rn.f32.s32	%f149, %r92;
	div.rn.f32 	%f150, %f153, %f149;
	st.global.f32 	[%rd8], %f150;
	bra.uni 	BB6_41;

BB6_27:
	mov.u32 	%r72, 0;
	st.global.u32 	[%rd8], %r72;

BB6_41:
	ret;
}


`
   calculatemaskJ2_ptx_50 = `
.version 4.3
.target sm_50
.address_size 64

	// .weak	cudaMalloc

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaFuncGetAttributes
.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaDeviceGetAttribute
.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaGetDevice
.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessor
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .globl	calculatemaskJ2
.visible .entry calculatemaskJ2(
	.param .u64 calculatemaskJ2_param_0,
	.param .u64 calculatemaskJ2_param_1,
	.param .u64 calculatemaskJ2_param_2,
	.param .u64 calculatemaskJ2_param_3,
	.param .u64 calculatemaskJ2_param_4,
	.param .u64 calculatemaskJ2_param_5,
	.param .u64 calculatemaskJ2_param_6,
	.param .f32 calculatemaskJ2_param_7,
	.param .f32 calculatemaskJ2_param_8,
	.param .f32 calculatemaskJ2_param_9,
	.param .u32 calculatemaskJ2_param_10,
	.param .u32 calculatemaskJ2_param_11,
	.param .u32 calculatemaskJ2_param_12
)
{
	.reg .pred 	%p<56>;
	.reg .f32 	%f<154>;
	.reg .b32 	%r<93>;
	.reg .b64 	%rd<81>;


	ld.param.u64 	%rd21, [calculatemaskJ2_param_0];
	ld.param.u64 	%rd22, [calculatemaskJ2_param_1];
	ld.param.u64 	%rd23, [calculatemaskJ2_param_2];
	ld.param.u64 	%rd24, [calculatemaskJ2_param_3];
	ld.param.u64 	%rd25, [calculatemaskJ2_param_4];
	ld.param.u64 	%rd26, [calculatemaskJ2_param_5];
	ld.param.u64 	%rd27, [calculatemaskJ2_param_6];
	ld.param.u32 	%r35, [calculatemaskJ2_param_10];
	ld.param.u32 	%r36, [calculatemaskJ2_param_11];
	ld.param.u32 	%r37, [calculatemaskJ2_param_12];
	cvta.to.global.u64 	%rd1, %rd27;
	cvta.to.global.u64 	%rd2, %rd26;
	cvta.to.global.u64 	%rd3, %rd25;
	cvta.to.global.u64 	%rd4, %rd24;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.x;
	mov.u32 	%r40, %tid.x;
	mad.lo.s32 	%r1, %r38, %r39, %r40;
	mov.u32 	%r41, %ntid.y;
	mov.u32 	%r42, %ctaid.y;
	mov.u32 	%r43, %tid.y;
	mad.lo.s32 	%r2, %r41, %r42, %r43;
	mov.u32 	%r44, %ntid.z;
	mov.u32 	%r45, %ctaid.z;
	mov.u32 	%r46, %tid.z;
	mad.lo.s32 	%r3, %r44, %r45, %r46;
	setp.ge.s32	%p1, %r2, %r36;
	setp.ge.s32	%p2, %r1, %r35;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r37;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB6_41;

	cvta.to.global.u64 	%rd28, %rd21;
	mul.lo.s32 	%r4, %r3, %r36;
	add.s32 	%r47, %r4, %r2;
	mad.lo.s32 	%r48, %r47, %r35, %r1;
	cvt.s64.s32	%rd5, %r48;
	mul.wide.s32 	%rd29, %r48, 4;
	add.s64 	%rd6, %rd28, %rd29;
	mov.u32 	%r87, 0;
	st.global.u32 	[%rd6], %r87;
	cvta.to.global.u64 	%rd30, %rd22;
	add.s64 	%rd7, %rd30, %rd29;
	st.global.u32 	[%rd7], %r87;
	cvta.to.global.u64 	%rd31, %rd23;
	add.s64 	%rd8, %rd31, %rd29;
	st.global.u32 	[%rd8], %r87;
	add.s64 	%rd9, %rd4, %rd29;
	add.s64 	%rd10, %rd3, %rd29;
	add.s64 	%rd11, %rd2, %rd29;
	ld.global.nc.f32 	%f25, [%rd9];
	ld.global.nc.f32 	%f26, [%rd10];
	mul.f32 	%f27, %f26, %f26;
	fma.rn.f32 	%f28, %f25, %f25, %f27;
	ld.global.nc.f32 	%f29, [%rd11];
	fma.rn.f32 	%f30, %f29, %f29, %f28;
	setp.eq.f32	%p6, %f30, 0f00000000;
	@%p6 bra 	BB6_41;

	shl.b64 	%rd32, %rd5, 2;
	add.s64 	%rd12, %rd1, %rd32;
	add.s32 	%r51, %r1, -2;
	setp.gt.s32	%p7, %r51, -1;
	setp.lt.s32	%p8, %r51, %r35;
	and.pred  	%p9, %p7, %p8;
	mov.f32 	%f151, 0f00000000;
	@!%p9 bra 	BB6_5;
	bra.uni 	BB6_3;

BB6_3:
	ld.global.nc.f32 	%f33, [%rd9+-8];
	ld.global.nc.f32 	%f34, [%rd10+-8];
	mul.f32 	%f35, %f34, %f34;
	fma.rn.f32 	%f36, %f33, %f33, %f35;
	ld.global.nc.f32 	%f37, [%rd11+-8];
	fma.rn.f32 	%f38, %f37, %f37, %f36;
	setp.eq.f32	%p10, %f38, 0f00000000;
	@%p10 bra 	BB6_5;

	ld.global.nc.f32 	%f39, [%rd12];
	ld.global.nc.f32 	%f40, [%rd12+-8];
	sub.f32 	%f41, %f40, %f39;
	fma.rn.f32 	%f151, %f41, 0fBF000000, 0f00000000;
	mov.u32 	%r87, 1;

BB6_5:
	setp.le.s32	%p11, %r1, %r35;
	setp.gt.s32	%p12, %r1, 0;
	and.pred  	%p13, %p12, %p11;
	@!%p13 bra 	BB6_8;
	bra.uni 	BB6_6;

BB6_6:
	ld.global.nc.f32 	%f42, [%rd9+-4];
	ld.global.nc.f32 	%f43, [%rd10+-4];
	mul.f32 	%f44, %f43, %f43;
	fma.rn.f32 	%f45, %f42, %f42, %f44;
	ld.global.nc.f32 	%f46, [%rd11+-4];
	fma.rn.f32 	%f47, %f46, %f46, %f45;
	setp.eq.f32	%p14, %f47, 0f00000000;
	@%p14 bra 	BB6_8;

	ld.global.nc.f32 	%f48, [%rd12];
	ld.global.nc.f32 	%f49, [%rd12+-4];
	sub.f32 	%f50, %f49, %f48;
	sub.f32 	%f151, %f151, %f50;
	add.s32 	%r87, %r87, 1;

BB6_8:
	shr.u32 	%r54, %r1, 31;
	xor.b32  	%r55, %r54, 1;
	add.s32 	%r88, %r87, %r55;
	add.s32 	%r56, %r1, 1;
	setp.lt.s32	%p15, %r56, %r35;
	setp.gt.s32	%p16, %r1, -2;
	and.pred  	%p17, %p16, %p15;
	@!%p17 bra 	BB6_11;
	bra.uni 	BB6_9;

BB6_9:
	ld.global.nc.f32 	%f51, [%rd9+4];
	ld.global.nc.f32 	%f52, [%rd10+4];
	mul.f32 	%f53, %f52, %f52;
	fma.rn.f32 	%f54, %f51, %f51, %f53;
	ld.global.nc.f32 	%f55, [%rd11+4];
	fma.rn.f32 	%f56, %f55, %f55, %f54;
	setp.eq.f32	%p18, %f56, 0f00000000;
	@%p18 bra 	BB6_11;

	ld.global.nc.f32 	%f57, [%rd12];
	ld.global.nc.f32 	%f58, [%rd12+4];
	sub.f32 	%f59, %f58, %f57;
	add.f32 	%f151, %f151, %f59;
	add.s32 	%r88, %r88, 1;

BB6_11:
	add.s32 	%r57, %r1, 2;
	setp.gt.s32	%p19, %r57, -1;
	setp.lt.s32	%p20, %r57, %r35;
	and.pred  	%p21, %p19, %p20;
	@!%p21 bra 	BB6_14;
	bra.uni 	BB6_12;

BB6_12:
	ld.global.nc.f32 	%f60, [%rd9+8];
	ld.global.nc.f32 	%f61, [%rd10+8];
	mul.f32 	%f62, %f61, %f61;
	fma.rn.f32 	%f63, %f60, %f60, %f62;
	ld.global.nc.f32 	%f64, [%rd11+8];
	fma.rn.f32 	%f65, %f64, %f64, %f63;
	setp.eq.f32	%p22, %f65, 0f00000000;
	@%p22 bra 	BB6_14;

	ld.global.nc.f32 	%f66, [%rd12];
	ld.global.nc.f32 	%f67, [%rd12+8];
	sub.f32 	%f68, %f67, %f66;
	fma.rn.f32 	%f151, %f68, 0f3F000000, %f151;
	add.s32 	%r88, %r88, 1;

BB6_14:
	cvt.rn.f32.s32	%f70, %r88;
	div.rn.f32 	%f71, %f151, %f70;
	st.global.f32 	[%rd6], %f71;
	add.s32 	%r13, %r2, -2;
	setp.gt.s32	%p23, %r13, -1;
	setp.lt.s32	%p24, %r13, %r36;
	and.pred  	%p25, %p23, %p24;
	mov.u32 	%r89, 0;
	mov.f32 	%f152, 0f00000000;
	@!%p25 bra 	BB6_17;
	bra.uni 	BB6_15;

BB6_15:
	add.s32 	%r60, %r13, %r4;
	mad.lo.s32 	%r61, %r60, %r35, %r1;
	cvt.s64.s32	%rd13, %r61;
	mul.wide.s32 	%rd33, %r61, 4;
	add.s64 	%rd34, %rd4, %rd33;
	add.s64 	%rd35, %rd3, %rd33;
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f73, [%rd34];
	ld.global.nc.f32 	%f74, [%rd35];
	mul.f32 	%f75, %f74, %f74;
	fma.rn.f32 	%f76, %f73, %f73, %f75;
	ld.global.nc.f32 	%f77, [%rd36];
	fma.rn.f32 	%f78, %f77, %f77, %f76;
	setp.eq.f32	%p26, %f78, 0f00000000;
	@%p26 bra 	BB6_17;

	shl.b64 	%rd37, %rd13, 2;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f79, [%rd12];
	ld.global.nc.f32 	%f80, [%rd38];
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f152, %f81, 0fBF000000, 0f00000000;
	mov.u32 	%r89, 1;

BB6_17:
	setp.le.s32	%p27, %r2, %r36;
	setp.gt.s32	%p28, %r2, 0;
	and.pred  	%p29, %p28, %p27;
	@!%p29 bra 	BB6_20;
	bra.uni 	BB6_18;

BB6_18:
	add.s32 	%r63, %r2, %r4;
	add.s32 	%r64, %r63, -1;
	mad.lo.s32 	%r65, %r64, %r35, %r1;
	cvt.s64.s32	%rd14, %r65;
	mul.wide.s32 	%rd39, %r65, 4;
	add.s64 	%rd40, %rd4, %rd39;
	add.s64 	%rd41, %rd3, %rd39;
	add.s64 	%rd42, %rd2, %rd39;
	ld.global.nc.f32 	%f82, [%rd40];
	ld.global.nc.f32 	%f83, [%rd41];
	mul.f32 	%f84, %f83, %f83;
	fma.rn.f32 	%f85, %f82, %f82, %f84;
	ld.global.nc.f32 	%f86, [%rd42];
	fma.rn.f32 	%f87, %f86, %f86, %f85;
	setp.eq.f32	%p30, %f87, 0f00000000;
	@%p30 bra 	BB6_20;

	shl.b64 	%rd43, %rd14, 2;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f88, [%rd12];
	ld.global.nc.f32 	%f89, [%rd44];
	sub.f32 	%f90, %f89, %f88;
	sub.f32 	%f152, %f152, %f90;
	add.s32 	%r89, %r89, 1;

BB6_20:
	shr.u32 	%r66, %r2, 31;
	xor.b32  	%r67, %r66, 1;
	add.s32 	%r90, %r89, %r67;
	add.s32 	%r18, %r2, 1;
	setp.lt.s32	%p31, %r18, %r36;
	setp.gt.s32	%p32, %r2, -2;
	and.pred  	%p33, %p32, %p31;
	@!%p33 bra 	BB6_23;
	bra.uni 	BB6_21;

BB6_21:
	add.s32 	%r68, %r18, %r4;
	mad.lo.s32 	%r69, %r68, %r35, %r1;
	cvt.s64.s32	%rd15, %r69;
	mul.wide.s32 	%rd45, %r69, 4;
	add.s64 	%rd46, %rd4, %rd45;
	add.s64 	%rd47, %rd3, %rd45;
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f91, [%rd46];
	ld.global.nc.f32 	%f92, [%rd47];
	mul.f32 	%f93, %f92, %f92;
	fma.rn.f32 	%f94, %f91, %f91, %f93;
	ld.global.nc.f32 	%f95, [%rd48];
	fma.rn.f32 	%f96, %f95, %f95, %f94;
	setp.eq.f32	%p34, %f96, 0f00000000;
	@%p34 bra 	BB6_23;

	shl.b64 	%rd49, %rd15, 2;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f97, [%rd12];
	ld.global.nc.f32 	%f98, [%rd50];
	sub.f32 	%f99, %f98, %f97;
	add.f32 	%f152, %f152, %f99;
	add.s32 	%r90, %r90, 1;

BB6_23:
	add.s32 	%r21, %r2, 2;
	setp.gt.s32	%p35, %r21, -1;
	setp.lt.s32	%p36, %r21, %r36;
	and.pred  	%p37, %p35, %p36;
	@!%p37 bra 	BB6_26;
	bra.uni 	BB6_24;

BB6_24:
	add.s32 	%r70, %r21, %r4;
	mad.lo.s32 	%r71, %r70, %r35, %r1;
	cvt.s64.s32	%rd16, %r71;
	mul.wide.s32 	%rd51, %r71, 4;
	add.s64 	%rd52, %rd4, %rd51;
	add.s64 	%rd53, %rd3, %rd51;
	add.s64 	%rd54, %rd2, %rd51;
	ld.global.nc.f32 	%f100, [%rd52];
	ld.global.nc.f32 	%f101, [%rd53];
	mul.f32 	%f102, %f101, %f101;
	fma.rn.f32 	%f103, %f100, %f100, %f102;
	ld.global.nc.f32 	%f104, [%rd54];
	fma.rn.f32 	%f105, %f104, %f104, %f103;
	setp.eq.f32	%p38, %f105, 0f00000000;
	@%p38 bra 	BB6_26;

	shl.b64 	%rd55, %rd16, 2;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.nc.f32 	%f106, [%rd12];
	ld.global.nc.f32 	%f107, [%rd56];
	sub.f32 	%f108, %f107, %f106;
	fma.rn.f32 	%f152, %f108, 0f3F000000, %f152;
	add.s32 	%r90, %r90, 1;

BB6_26:
	cvt.rn.f32.s32	%f109, %r90;
	div.rn.f32 	%f110, %f152, %f109;
	st.global.f32 	[%rd7], %f110;
	setp.gt.s32	%p39, %r37, 1;
	@%p39 bra 	BB6_28;
	bra.uni 	BB6_27;

BB6_28:
	add.s32 	%r24, %r3, -2;
	setp.gt.s32	%p40, %r24, -1;
	setp.lt.s32	%p41, %r24, %r37;
	and.pred  	%p42, %p40, %p41;
	mov.u32 	%r91, 0;
	mov.f32 	%f153, 0f00000000;
	@!%p42 bra 	BB6_31;
	bra.uni 	BB6_29;

BB6_29:
	mad.lo.s32 	%r75, %r24, %r36, %r2;
	mad.lo.s32 	%r76, %r75, %r35, %r1;
	cvt.s64.s32	%rd17, %r76;
	mul.wide.s32 	%rd57, %r76, 4;
	add.s64 	%rd58, %rd4, %rd57;
	add.s64 	%rd59, %rd3, %rd57;
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f113, [%rd58];
	ld.global.nc.f32 	%f114, [%rd59];
	mul.f32 	%f115, %f114, %f114;
	fma.rn.f32 	%f116, %f113, %f113, %f115;
	ld.global.nc.f32 	%f117, [%rd60];
	fma.rn.f32 	%f118, %f117, %f117, %f116;
	setp.eq.f32	%p43, %f118, 0f00000000;
	@%p43 bra 	BB6_31;

	shl.b64 	%rd61, %rd17, 2;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f119, [%rd12];
	ld.global.nc.f32 	%f120, [%rd62];
	sub.f32 	%f121, %f120, %f119;
	fma.rn.f32 	%f153, %f121, 0fBF000000, 0f00000000;
	mov.u32 	%r91, 1;

BB6_31:
	setp.le.s32	%p44, %r3, %r37;
	setp.gt.s32	%p45, %r3, 0;
	and.pred  	%p46, %p45, %p44;
	@!%p46 bra 	BB6_34;
	bra.uni 	BB6_32;

BB6_32:
	add.s32 	%r78, %r3, -1;
	mad.lo.s32 	%r79, %r78, %r36, %r2;
	mad.lo.s32 	%r80, %r79, %r35, %r1;
	cvt.s64.s32	%rd18, %r80;
	mul.wide.s32 	%rd63, %r80, 4;
	add.s64 	%rd64, %rd4, %rd63;
	add.s64 	%rd65, %rd3, %rd63;
	add.s64 	%rd66, %rd2, %rd63;
	ld.global.nc.f32 	%f122, [%rd64];
	ld.global.nc.f32 	%f123, [%rd65];
	mul.f32 	%f124, %f123, %f123;
	fma.rn.f32 	%f125, %f122, %f122, %f124;
	ld.global.nc.f32 	%f126, [%rd66];
	fma.rn.f32 	%f127, %f126, %f126, %f125;
	setp.eq.f32	%p47, %f127, 0f00000000;
	@%p47 bra 	BB6_34;

	shl.b64 	%rd67, %rd18, 2;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.nc.f32 	%f128, [%rd12];
	ld.global.nc.f32 	%f129, [%rd68];
	sub.f32 	%f130, %f129, %f128;
	sub.f32 	%f153, %f153, %f130;
	add.s32 	%r91, %r91, 1;

BB6_34:
	shr.u32 	%r81, %r3, 31;
	xor.b32  	%r82, %r81, 1;
	add.s32 	%r92, %r91, %r82;
	add.s32 	%r29, %r3, 1;
	setp.lt.s32	%p48, %r29, %r37;
	setp.gt.s32	%p49, %r3, -2;
	and.pred  	%p50, %p49, %p48;
	@!%p50 bra 	BB6_37;
	bra.uni 	BB6_35;

BB6_35:
	mad.lo.s32 	%r83, %r29, %r36, %r2;
	mad.lo.s32 	%r84, %r83, %r35, %r1;
	cvt.s64.s32	%rd19, %r84;
	mul.wide.s32 	%rd69, %r84, 4;
	add.s64 	%rd70, %rd4, %rd69;
	add.s64 	%rd71, %rd3, %rd69;
	add.s64 	%rd72, %rd2, %rd69;
	ld.global.nc.f32 	%f131, [%rd70];
	ld.global.nc.f32 	%f132, [%rd71];
	mul.f32 	%f133, %f132, %f132;
	fma.rn.f32 	%f134, %f131, %f131, %f133;
	ld.global.nc.f32 	%f135, [%rd72];
	fma.rn.f32 	%f136, %f135, %f135, %f134;
	setp.eq.f32	%p51, %f136, 0f00000000;
	@%p51 bra 	BB6_37;

	shl.b64 	%rd73, %rd19, 2;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f137, [%rd12];
	ld.global.nc.f32 	%f138, [%rd74];
	sub.f32 	%f139, %f138, %f137;
	add.f32 	%f153, %f153, %f139;
	add.s32 	%r92, %r92, 1;

BB6_37:
	add.s32 	%r32, %r3, 2;
	setp.gt.s32	%p52, %r32, -1;
	setp.lt.s32	%p53, %r32, %r37;
	and.pred  	%p54, %p52, %p53;
	@!%p54 bra 	BB6_40;
	bra.uni 	BB6_38;

BB6_38:
	mad.lo.s32 	%r85, %r32, %r36, %r2;
	mad.lo.s32 	%r86, %r85, %r35, %r1;
	cvt.s64.s32	%rd20, %r86;
	mul.wide.s32 	%rd75, %r86, 4;
	add.s64 	%rd76, %rd4, %rd75;
	add.s64 	%rd77, %rd3, %rd75;
	add.s64 	%rd78, %rd2, %rd75;
	ld.global.nc.f32 	%f140, [%rd76];
	ld.global.nc.f32 	%f141, [%rd77];
	mul.f32 	%f142, %f141, %f141;
	fma.rn.f32 	%f143, %f140, %f140, %f142;
	ld.global.nc.f32 	%f144, [%rd78];
	fma.rn.f32 	%f145, %f144, %f144, %f143;
	setp.eq.f32	%p55, %f145, 0f00000000;
	@%p55 bra 	BB6_40;

	shl.b64 	%rd79, %rd20, 2;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f146, [%rd12];
	ld.global.nc.f32 	%f147, [%rd80];
	sub.f32 	%f148, %f147, %f146;
	fma.rn.f32 	%f153, %f148, 0f3F000000, %f153;
	add.s32 	%r92, %r92, 1;

BB6_40:
	cvt.rn.f32.s32	%f149, %r92;
	div.rn.f32 	%f150, %f153, %f149;
	st.global.f32 	[%rd8], %f150;
	bra.uni 	BB6_41;

BB6_27:
	mov.u32 	%r72, 0;
	st.global.u32 	[%rd8], %r72;

BB6_41:
	ret;
}


`
   calculatemaskJ2_ptx_52 = `
.version 4.3
.target sm_52
.address_size 64

	// .weak	cudaMalloc

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaFuncGetAttributes
.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaDeviceGetAttribute
.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaGetDevice
.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessor
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .globl	calculatemaskJ2
.visible .entry calculatemaskJ2(
	.param .u64 calculatemaskJ2_param_0,
	.param .u64 calculatemaskJ2_param_1,
	.param .u64 calculatemaskJ2_param_2,
	.param .u64 calculatemaskJ2_param_3,
	.param .u64 calculatemaskJ2_param_4,
	.param .u64 calculatemaskJ2_param_5,
	.param .u64 calculatemaskJ2_param_6,
	.param .f32 calculatemaskJ2_param_7,
	.param .f32 calculatemaskJ2_param_8,
	.param .f32 calculatemaskJ2_param_9,
	.param .u32 calculatemaskJ2_param_10,
	.param .u32 calculatemaskJ2_param_11,
	.param .u32 calculatemaskJ2_param_12
)
{
	.reg .pred 	%p<56>;
	.reg .f32 	%f<154>;
	.reg .b32 	%r<93>;
	.reg .b64 	%rd<81>;


	ld.param.u64 	%rd21, [calculatemaskJ2_param_0];
	ld.param.u64 	%rd22, [calculatemaskJ2_param_1];
	ld.param.u64 	%rd23, [calculatemaskJ2_param_2];
	ld.param.u64 	%rd24, [calculatemaskJ2_param_3];
	ld.param.u64 	%rd25, [calculatemaskJ2_param_4];
	ld.param.u64 	%rd26, [calculatemaskJ2_param_5];
	ld.param.u64 	%rd27, [calculatemaskJ2_param_6];
	ld.param.u32 	%r35, [calculatemaskJ2_param_10];
	ld.param.u32 	%r36, [calculatemaskJ2_param_11];
	ld.param.u32 	%r37, [calculatemaskJ2_param_12];
	cvta.to.global.u64 	%rd1, %rd27;
	cvta.to.global.u64 	%rd2, %rd26;
	cvta.to.global.u64 	%rd3, %rd25;
	cvta.to.global.u64 	%rd4, %rd24;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.x;
	mov.u32 	%r40, %tid.x;
	mad.lo.s32 	%r1, %r38, %r39, %r40;
	mov.u32 	%r41, %ntid.y;
	mov.u32 	%r42, %ctaid.y;
	mov.u32 	%r43, %tid.y;
	mad.lo.s32 	%r2, %r41, %r42, %r43;
	mov.u32 	%r44, %ntid.z;
	mov.u32 	%r45, %ctaid.z;
	mov.u32 	%r46, %tid.z;
	mad.lo.s32 	%r3, %r44, %r45, %r46;
	setp.ge.s32	%p1, %r2, %r36;
	setp.ge.s32	%p2, %r1, %r35;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r37;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB6_41;

	cvta.to.global.u64 	%rd28, %rd21;
	mul.lo.s32 	%r4, %r3, %r36;
	add.s32 	%r47, %r4, %r2;
	mad.lo.s32 	%r48, %r47, %r35, %r1;
	cvt.s64.s32	%rd5, %r48;
	mul.wide.s32 	%rd29, %r48, 4;
	add.s64 	%rd6, %rd28, %rd29;
	mov.u32 	%r87, 0;
	st.global.u32 	[%rd6], %r87;
	cvta.to.global.u64 	%rd30, %rd22;
	add.s64 	%rd7, %rd30, %rd29;
	st.global.u32 	[%rd7], %r87;
	cvta.to.global.u64 	%rd31, %rd23;
	add.s64 	%rd8, %rd31, %rd29;
	st.global.u32 	[%rd8], %r87;
	add.s64 	%rd9, %rd4, %rd29;
	add.s64 	%rd10, %rd3, %rd29;
	add.s64 	%rd11, %rd2, %rd29;
	ld.global.nc.f32 	%f25, [%rd9];
	ld.global.nc.f32 	%f26, [%rd10];
	mul.f32 	%f27, %f26, %f26;
	fma.rn.f32 	%f28, %f25, %f25, %f27;
	ld.global.nc.f32 	%f29, [%rd11];
	fma.rn.f32 	%f30, %f29, %f29, %f28;
	setp.eq.f32	%p6, %f30, 0f00000000;
	@%p6 bra 	BB6_41;

	shl.b64 	%rd32, %rd5, 2;
	add.s64 	%rd12, %rd1, %rd32;
	add.s32 	%r51, %r1, -2;
	setp.gt.s32	%p7, %r51, -1;
	setp.lt.s32	%p8, %r51, %r35;
	and.pred  	%p9, %p7, %p8;
	mov.f32 	%f151, 0f00000000;
	@!%p9 bra 	BB6_5;
	bra.uni 	BB6_3;

BB6_3:
	ld.global.nc.f32 	%f33, [%rd9+-8];
	ld.global.nc.f32 	%f34, [%rd10+-8];
	mul.f32 	%f35, %f34, %f34;
	fma.rn.f32 	%f36, %f33, %f33, %f35;
	ld.global.nc.f32 	%f37, [%rd11+-8];
	fma.rn.f32 	%f38, %f37, %f37, %f36;
	setp.eq.f32	%p10, %f38, 0f00000000;
	@%p10 bra 	BB6_5;

	ld.global.nc.f32 	%f39, [%rd12];
	ld.global.nc.f32 	%f40, [%rd12+-8];
	sub.f32 	%f41, %f40, %f39;
	fma.rn.f32 	%f151, %f41, 0fBF000000, 0f00000000;
	mov.u32 	%r87, 1;

BB6_5:
	setp.le.s32	%p11, %r1, %r35;
	setp.gt.s32	%p12, %r1, 0;
	and.pred  	%p13, %p12, %p11;
	@!%p13 bra 	BB6_8;
	bra.uni 	BB6_6;

BB6_6:
	ld.global.nc.f32 	%f42, [%rd9+-4];
	ld.global.nc.f32 	%f43, [%rd10+-4];
	mul.f32 	%f44, %f43, %f43;
	fma.rn.f32 	%f45, %f42, %f42, %f44;
	ld.global.nc.f32 	%f46, [%rd11+-4];
	fma.rn.f32 	%f47, %f46, %f46, %f45;
	setp.eq.f32	%p14, %f47, 0f00000000;
	@%p14 bra 	BB6_8;

	ld.global.nc.f32 	%f48, [%rd12];
	ld.global.nc.f32 	%f49, [%rd12+-4];
	sub.f32 	%f50, %f49, %f48;
	sub.f32 	%f151, %f151, %f50;
	add.s32 	%r87, %r87, 1;

BB6_8:
	shr.u32 	%r54, %r1, 31;
	xor.b32  	%r55, %r54, 1;
	add.s32 	%r88, %r87, %r55;
	add.s32 	%r56, %r1, 1;
	setp.lt.s32	%p15, %r56, %r35;
	setp.gt.s32	%p16, %r1, -2;
	and.pred  	%p17, %p16, %p15;
	@!%p17 bra 	BB6_11;
	bra.uni 	BB6_9;

BB6_9:
	ld.global.nc.f32 	%f51, [%rd9+4];
	ld.global.nc.f32 	%f52, [%rd10+4];
	mul.f32 	%f53, %f52, %f52;
	fma.rn.f32 	%f54, %f51, %f51, %f53;
	ld.global.nc.f32 	%f55, [%rd11+4];
	fma.rn.f32 	%f56, %f55, %f55, %f54;
	setp.eq.f32	%p18, %f56, 0f00000000;
	@%p18 bra 	BB6_11;

	ld.global.nc.f32 	%f57, [%rd12];
	ld.global.nc.f32 	%f58, [%rd12+4];
	sub.f32 	%f59, %f58, %f57;
	add.f32 	%f151, %f151, %f59;
	add.s32 	%r88, %r88, 1;

BB6_11:
	add.s32 	%r57, %r1, 2;
	setp.gt.s32	%p19, %r57, -1;
	setp.lt.s32	%p20, %r57, %r35;
	and.pred  	%p21, %p19, %p20;
	@!%p21 bra 	BB6_14;
	bra.uni 	BB6_12;

BB6_12:
	ld.global.nc.f32 	%f60, [%rd9+8];
	ld.global.nc.f32 	%f61, [%rd10+8];
	mul.f32 	%f62, %f61, %f61;
	fma.rn.f32 	%f63, %f60, %f60, %f62;
	ld.global.nc.f32 	%f64, [%rd11+8];
	fma.rn.f32 	%f65, %f64, %f64, %f63;
	setp.eq.f32	%p22, %f65, 0f00000000;
	@%p22 bra 	BB6_14;

	ld.global.nc.f32 	%f66, [%rd12];
	ld.global.nc.f32 	%f67, [%rd12+8];
	sub.f32 	%f68, %f67, %f66;
	fma.rn.f32 	%f151, %f68, 0f3F000000, %f151;
	add.s32 	%r88, %r88, 1;

BB6_14:
	cvt.rn.f32.s32	%f70, %r88;
	div.rn.f32 	%f71, %f151, %f70;
	st.global.f32 	[%rd6], %f71;
	add.s32 	%r13, %r2, -2;
	setp.gt.s32	%p23, %r13, -1;
	setp.lt.s32	%p24, %r13, %r36;
	and.pred  	%p25, %p23, %p24;
	mov.u32 	%r89, 0;
	mov.f32 	%f152, 0f00000000;
	@!%p25 bra 	BB6_17;
	bra.uni 	BB6_15;

BB6_15:
	add.s32 	%r60, %r13, %r4;
	mad.lo.s32 	%r61, %r60, %r35, %r1;
	cvt.s64.s32	%rd13, %r61;
	mul.wide.s32 	%rd33, %r61, 4;
	add.s64 	%rd34, %rd4, %rd33;
	add.s64 	%rd35, %rd3, %rd33;
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f73, [%rd34];
	ld.global.nc.f32 	%f74, [%rd35];
	mul.f32 	%f75, %f74, %f74;
	fma.rn.f32 	%f76, %f73, %f73, %f75;
	ld.global.nc.f32 	%f77, [%rd36];
	fma.rn.f32 	%f78, %f77, %f77, %f76;
	setp.eq.f32	%p26, %f78, 0f00000000;
	@%p26 bra 	BB6_17;

	shl.b64 	%rd37, %rd13, 2;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f79, [%rd12];
	ld.global.nc.f32 	%f80, [%rd38];
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f152, %f81, 0fBF000000, 0f00000000;
	mov.u32 	%r89, 1;

BB6_17:
	setp.le.s32	%p27, %r2, %r36;
	setp.gt.s32	%p28, %r2, 0;
	and.pred  	%p29, %p28, %p27;
	@!%p29 bra 	BB6_20;
	bra.uni 	BB6_18;

BB6_18:
	add.s32 	%r63, %r2, %r4;
	add.s32 	%r64, %r63, -1;
	mad.lo.s32 	%r65, %r64, %r35, %r1;
	cvt.s64.s32	%rd14, %r65;
	mul.wide.s32 	%rd39, %r65, 4;
	add.s64 	%rd40, %rd4, %rd39;
	add.s64 	%rd41, %rd3, %rd39;
	add.s64 	%rd42, %rd2, %rd39;
	ld.global.nc.f32 	%f82, [%rd40];
	ld.global.nc.f32 	%f83, [%rd41];
	mul.f32 	%f84, %f83, %f83;
	fma.rn.f32 	%f85, %f82, %f82, %f84;
	ld.global.nc.f32 	%f86, [%rd42];
	fma.rn.f32 	%f87, %f86, %f86, %f85;
	setp.eq.f32	%p30, %f87, 0f00000000;
	@%p30 bra 	BB6_20;

	shl.b64 	%rd43, %rd14, 2;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f88, [%rd12];
	ld.global.nc.f32 	%f89, [%rd44];
	sub.f32 	%f90, %f89, %f88;
	sub.f32 	%f152, %f152, %f90;
	add.s32 	%r89, %r89, 1;

BB6_20:
	shr.u32 	%r66, %r2, 31;
	xor.b32  	%r67, %r66, 1;
	add.s32 	%r90, %r89, %r67;
	add.s32 	%r18, %r2, 1;
	setp.lt.s32	%p31, %r18, %r36;
	setp.gt.s32	%p32, %r2, -2;
	and.pred  	%p33, %p32, %p31;
	@!%p33 bra 	BB6_23;
	bra.uni 	BB6_21;

BB6_21:
	add.s32 	%r68, %r18, %r4;
	mad.lo.s32 	%r69, %r68, %r35, %r1;
	cvt.s64.s32	%rd15, %r69;
	mul.wide.s32 	%rd45, %r69, 4;
	add.s64 	%rd46, %rd4, %rd45;
	add.s64 	%rd47, %rd3, %rd45;
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f91, [%rd46];
	ld.global.nc.f32 	%f92, [%rd47];
	mul.f32 	%f93, %f92, %f92;
	fma.rn.f32 	%f94, %f91, %f91, %f93;
	ld.global.nc.f32 	%f95, [%rd48];
	fma.rn.f32 	%f96, %f95, %f95, %f94;
	setp.eq.f32	%p34, %f96, 0f00000000;
	@%p34 bra 	BB6_23;

	shl.b64 	%rd49, %rd15, 2;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f97, [%rd12];
	ld.global.nc.f32 	%f98, [%rd50];
	sub.f32 	%f99, %f98, %f97;
	add.f32 	%f152, %f152, %f99;
	add.s32 	%r90, %r90, 1;

BB6_23:
	add.s32 	%r21, %r2, 2;
	setp.gt.s32	%p35, %r21, -1;
	setp.lt.s32	%p36, %r21, %r36;
	and.pred  	%p37, %p35, %p36;
	@!%p37 bra 	BB6_26;
	bra.uni 	BB6_24;

BB6_24:
	add.s32 	%r70, %r21, %r4;
	mad.lo.s32 	%r71, %r70, %r35, %r1;
	cvt.s64.s32	%rd16, %r71;
	mul.wide.s32 	%rd51, %r71, 4;
	add.s64 	%rd52, %rd4, %rd51;
	add.s64 	%rd53, %rd3, %rd51;
	add.s64 	%rd54, %rd2, %rd51;
	ld.global.nc.f32 	%f100, [%rd52];
	ld.global.nc.f32 	%f101, [%rd53];
	mul.f32 	%f102, %f101, %f101;
	fma.rn.f32 	%f103, %f100, %f100, %f102;
	ld.global.nc.f32 	%f104, [%rd54];
	fma.rn.f32 	%f105, %f104, %f104, %f103;
	setp.eq.f32	%p38, %f105, 0f00000000;
	@%p38 bra 	BB6_26;

	shl.b64 	%rd55, %rd16, 2;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.nc.f32 	%f106, [%rd12];
	ld.global.nc.f32 	%f107, [%rd56];
	sub.f32 	%f108, %f107, %f106;
	fma.rn.f32 	%f152, %f108, 0f3F000000, %f152;
	add.s32 	%r90, %r90, 1;

BB6_26:
	cvt.rn.f32.s32	%f109, %r90;
	div.rn.f32 	%f110, %f152, %f109;
	st.global.f32 	[%rd7], %f110;
	setp.gt.s32	%p39, %r37, 1;
	@%p39 bra 	BB6_28;
	bra.uni 	BB6_27;

BB6_28:
	add.s32 	%r24, %r3, -2;
	setp.gt.s32	%p40, %r24, -1;
	setp.lt.s32	%p41, %r24, %r37;
	and.pred  	%p42, %p40, %p41;
	mov.u32 	%r91, 0;
	mov.f32 	%f153, 0f00000000;
	@!%p42 bra 	BB6_31;
	bra.uni 	BB6_29;

BB6_29:
	mad.lo.s32 	%r75, %r24, %r36, %r2;
	mad.lo.s32 	%r76, %r75, %r35, %r1;
	cvt.s64.s32	%rd17, %r76;
	mul.wide.s32 	%rd57, %r76, 4;
	add.s64 	%rd58, %rd4, %rd57;
	add.s64 	%rd59, %rd3, %rd57;
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f113, [%rd58];
	ld.global.nc.f32 	%f114, [%rd59];
	mul.f32 	%f115, %f114, %f114;
	fma.rn.f32 	%f116, %f113, %f113, %f115;
	ld.global.nc.f32 	%f117, [%rd60];
	fma.rn.f32 	%f118, %f117, %f117, %f116;
	setp.eq.f32	%p43, %f118, 0f00000000;
	@%p43 bra 	BB6_31;

	shl.b64 	%rd61, %rd17, 2;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f119, [%rd12];
	ld.global.nc.f32 	%f120, [%rd62];
	sub.f32 	%f121, %f120, %f119;
	fma.rn.f32 	%f153, %f121, 0fBF000000, 0f00000000;
	mov.u32 	%r91, 1;

BB6_31:
	setp.le.s32	%p44, %r3, %r37;
	setp.gt.s32	%p45, %r3, 0;
	and.pred  	%p46, %p45, %p44;
	@!%p46 bra 	BB6_34;
	bra.uni 	BB6_32;

BB6_32:
	add.s32 	%r78, %r3, -1;
	mad.lo.s32 	%r79, %r78, %r36, %r2;
	mad.lo.s32 	%r80, %r79, %r35, %r1;
	cvt.s64.s32	%rd18, %r80;
	mul.wide.s32 	%rd63, %r80, 4;
	add.s64 	%rd64, %rd4, %rd63;
	add.s64 	%rd65, %rd3, %rd63;
	add.s64 	%rd66, %rd2, %rd63;
	ld.global.nc.f32 	%f122, [%rd64];
	ld.global.nc.f32 	%f123, [%rd65];
	mul.f32 	%f124, %f123, %f123;
	fma.rn.f32 	%f125, %f122, %f122, %f124;
	ld.global.nc.f32 	%f126, [%rd66];
	fma.rn.f32 	%f127, %f126, %f126, %f125;
	setp.eq.f32	%p47, %f127, 0f00000000;
	@%p47 bra 	BB6_34;

	shl.b64 	%rd67, %rd18, 2;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.nc.f32 	%f128, [%rd12];
	ld.global.nc.f32 	%f129, [%rd68];
	sub.f32 	%f130, %f129, %f128;
	sub.f32 	%f153, %f153, %f130;
	add.s32 	%r91, %r91, 1;

BB6_34:
	shr.u32 	%r81, %r3, 31;
	xor.b32  	%r82, %r81, 1;
	add.s32 	%r92, %r91, %r82;
	add.s32 	%r29, %r3, 1;
	setp.lt.s32	%p48, %r29, %r37;
	setp.gt.s32	%p49, %r3, -2;
	and.pred  	%p50, %p49, %p48;
	@!%p50 bra 	BB6_37;
	bra.uni 	BB6_35;

BB6_35:
	mad.lo.s32 	%r83, %r29, %r36, %r2;
	mad.lo.s32 	%r84, %r83, %r35, %r1;
	cvt.s64.s32	%rd19, %r84;
	mul.wide.s32 	%rd69, %r84, 4;
	add.s64 	%rd70, %rd4, %rd69;
	add.s64 	%rd71, %rd3, %rd69;
	add.s64 	%rd72, %rd2, %rd69;
	ld.global.nc.f32 	%f131, [%rd70];
	ld.global.nc.f32 	%f132, [%rd71];
	mul.f32 	%f133, %f132, %f132;
	fma.rn.f32 	%f134, %f131, %f131, %f133;
	ld.global.nc.f32 	%f135, [%rd72];
	fma.rn.f32 	%f136, %f135, %f135, %f134;
	setp.eq.f32	%p51, %f136, 0f00000000;
	@%p51 bra 	BB6_37;

	shl.b64 	%rd73, %rd19, 2;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f137, [%rd12];
	ld.global.nc.f32 	%f138, [%rd74];
	sub.f32 	%f139, %f138, %f137;
	add.f32 	%f153, %f153, %f139;
	add.s32 	%r92, %r92, 1;

BB6_37:
	add.s32 	%r32, %r3, 2;
	setp.gt.s32	%p52, %r32, -1;
	setp.lt.s32	%p53, %r32, %r37;
	and.pred  	%p54, %p52, %p53;
	@!%p54 bra 	BB6_40;
	bra.uni 	BB6_38;

BB6_38:
	mad.lo.s32 	%r85, %r32, %r36, %r2;
	mad.lo.s32 	%r86, %r85, %r35, %r1;
	cvt.s64.s32	%rd20, %r86;
	mul.wide.s32 	%rd75, %r86, 4;
	add.s64 	%rd76, %rd4, %rd75;
	add.s64 	%rd77, %rd3, %rd75;
	add.s64 	%rd78, %rd2, %rd75;
	ld.global.nc.f32 	%f140, [%rd76];
	ld.global.nc.f32 	%f141, [%rd77];
	mul.f32 	%f142, %f141, %f141;
	fma.rn.f32 	%f143, %f140, %f140, %f142;
	ld.global.nc.f32 	%f144, [%rd78];
	fma.rn.f32 	%f145, %f144, %f144, %f143;
	setp.eq.f32	%p55, %f145, 0f00000000;
	@%p55 bra 	BB6_40;

	shl.b64 	%rd79, %rd20, 2;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f146, [%rd12];
	ld.global.nc.f32 	%f147, [%rd80];
	sub.f32 	%f148, %f147, %f146;
	fma.rn.f32 	%f153, %f148, 0f3F000000, %f153;
	add.s32 	%r92, %r92, 1;

BB6_40:
	cvt.rn.f32.s32	%f149, %r92;
	div.rn.f32 	%f150, %f153, %f149;
	st.global.f32 	[%rd8], %f150;
	bra.uni 	BB6_41;

BB6_27:
	mov.u32 	%r72, 0;
	st.global.u32 	[%rd8], %r72;

BB6_41:
	ret;
}


`
   calculatemaskJ2_ptx_53 = `
.version 4.3
.target sm_53
.address_size 64

	// .weak	cudaMalloc

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaFuncGetAttributes
.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaDeviceGetAttribute
.weak .func  (.param .b32 func_retval0) cudaDeviceGetAttribute(
	.param .b64 cudaDeviceGetAttribute_param_0,
	.param .b32 cudaDeviceGetAttribute_param_1,
	.param .b32 cudaDeviceGetAttribute_param_2
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaGetDevice
.weak .func  (.param .b32 func_retval0) cudaGetDevice(
	.param .b64 cudaGetDevice_param_0
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessor
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessor(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessor_param_3
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .weak	cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags
.weak .func  (.param .b32 func_retval0) cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags(
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_0,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_1,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_2,
	.param .b64 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_3,
	.param .b32 cudaOccupancyMaxActiveBlocksPerMultiprocessorWithFlags_param_4
)
{
	.reg .b32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .globl	calculatemaskJ2
.visible .entry calculatemaskJ2(
	.param .u64 calculatemaskJ2_param_0,
	.param .u64 calculatemaskJ2_param_1,
	.param .u64 calculatemaskJ2_param_2,
	.param .u64 calculatemaskJ2_param_3,
	.param .u64 calculatemaskJ2_param_4,
	.param .u64 calculatemaskJ2_param_5,
	.param .u64 calculatemaskJ2_param_6,
	.param .f32 calculatemaskJ2_param_7,
	.param .f32 calculatemaskJ2_param_8,
	.param .f32 calculatemaskJ2_param_9,
	.param .u32 calculatemaskJ2_param_10,
	.param .u32 calculatemaskJ2_param_11,
	.param .u32 calculatemaskJ2_param_12
)
{
	.reg .pred 	%p<56>;
	.reg .f32 	%f<154>;
	.reg .b32 	%r<93>;
	.reg .b64 	%rd<81>;


	ld.param.u64 	%rd21, [calculatemaskJ2_param_0];
	ld.param.u64 	%rd22, [calculatemaskJ2_param_1];
	ld.param.u64 	%rd23, [calculatemaskJ2_param_2];
	ld.param.u64 	%rd24, [calculatemaskJ2_param_3];
	ld.param.u64 	%rd25, [calculatemaskJ2_param_4];
	ld.param.u64 	%rd26, [calculatemaskJ2_param_5];
	ld.param.u64 	%rd27, [calculatemaskJ2_param_6];
	ld.param.u32 	%r35, [calculatemaskJ2_param_10];
	ld.param.u32 	%r36, [calculatemaskJ2_param_11];
	ld.param.u32 	%r37, [calculatemaskJ2_param_12];
	cvta.to.global.u64 	%rd1, %rd27;
	cvta.to.global.u64 	%rd2, %rd26;
	cvta.to.global.u64 	%rd3, %rd25;
	cvta.to.global.u64 	%rd4, %rd24;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.x;
	mov.u32 	%r40, %tid.x;
	mad.lo.s32 	%r1, %r38, %r39, %r40;
	mov.u32 	%r41, %ntid.y;
	mov.u32 	%r42, %ctaid.y;
	mov.u32 	%r43, %tid.y;
	mad.lo.s32 	%r2, %r41, %r42, %r43;
	mov.u32 	%r44, %ntid.z;
	mov.u32 	%r45, %ctaid.z;
	mov.u32 	%r46, %tid.z;
	mad.lo.s32 	%r3, %r44, %r45, %r46;
	setp.ge.s32	%p1, %r2, %r36;
	setp.ge.s32	%p2, %r1, %r35;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r37;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB6_41;

	cvta.to.global.u64 	%rd28, %rd21;
	mul.lo.s32 	%r4, %r3, %r36;
	add.s32 	%r47, %r4, %r2;
	mad.lo.s32 	%r48, %r47, %r35, %r1;
	cvt.s64.s32	%rd5, %r48;
	mul.wide.s32 	%rd29, %r48, 4;
	add.s64 	%rd6, %rd28, %rd29;
	mov.u32 	%r87, 0;
	st.global.u32 	[%rd6], %r87;
	cvta.to.global.u64 	%rd30, %rd22;
	add.s64 	%rd7, %rd30, %rd29;
	st.global.u32 	[%rd7], %r87;
	cvta.to.global.u64 	%rd31, %rd23;
	add.s64 	%rd8, %rd31, %rd29;
	st.global.u32 	[%rd8], %r87;
	add.s64 	%rd9, %rd4, %rd29;
	add.s64 	%rd10, %rd3, %rd29;
	add.s64 	%rd11, %rd2, %rd29;
	ld.global.nc.f32 	%f25, [%rd9];
	ld.global.nc.f32 	%f26, [%rd10];
	mul.f32 	%f27, %f26, %f26;
	fma.rn.f32 	%f28, %f25, %f25, %f27;
	ld.global.nc.f32 	%f29, [%rd11];
	fma.rn.f32 	%f30, %f29, %f29, %f28;
	setp.eq.f32	%p6, %f30, 0f00000000;
	@%p6 bra 	BB6_41;

	shl.b64 	%rd32, %rd5, 2;
	add.s64 	%rd12, %rd1, %rd32;
	add.s32 	%r51, %r1, -2;
	setp.gt.s32	%p7, %r51, -1;
	setp.lt.s32	%p8, %r51, %r35;
	and.pred  	%p9, %p7, %p8;
	mov.f32 	%f151, 0f00000000;
	@!%p9 bra 	BB6_5;
	bra.uni 	BB6_3;

BB6_3:
	ld.global.nc.f32 	%f33, [%rd9+-8];
	ld.global.nc.f32 	%f34, [%rd10+-8];
	mul.f32 	%f35, %f34, %f34;
	fma.rn.f32 	%f36, %f33, %f33, %f35;
	ld.global.nc.f32 	%f37, [%rd11+-8];
	fma.rn.f32 	%f38, %f37, %f37, %f36;
	setp.eq.f32	%p10, %f38, 0f00000000;
	@%p10 bra 	BB6_5;

	ld.global.nc.f32 	%f39, [%rd12];
	ld.global.nc.f32 	%f40, [%rd12+-8];
	sub.f32 	%f41, %f40, %f39;
	fma.rn.f32 	%f151, %f41, 0fBF000000, 0f00000000;
	mov.u32 	%r87, 1;

BB6_5:
	setp.le.s32	%p11, %r1, %r35;
	setp.gt.s32	%p12, %r1, 0;
	and.pred  	%p13, %p12, %p11;
	@!%p13 bra 	BB6_8;
	bra.uni 	BB6_6;

BB6_6:
	ld.global.nc.f32 	%f42, [%rd9+-4];
	ld.global.nc.f32 	%f43, [%rd10+-4];
	mul.f32 	%f44, %f43, %f43;
	fma.rn.f32 	%f45, %f42, %f42, %f44;
	ld.global.nc.f32 	%f46, [%rd11+-4];
	fma.rn.f32 	%f47, %f46, %f46, %f45;
	setp.eq.f32	%p14, %f47, 0f00000000;
	@%p14 bra 	BB6_8;

	ld.global.nc.f32 	%f48, [%rd12];
	ld.global.nc.f32 	%f49, [%rd12+-4];
	sub.f32 	%f50, %f49, %f48;
	sub.f32 	%f151, %f151, %f50;
	add.s32 	%r87, %r87, 1;

BB6_8:
	shr.u32 	%r54, %r1, 31;
	xor.b32  	%r55, %r54, 1;
	add.s32 	%r88, %r87, %r55;
	add.s32 	%r56, %r1, 1;
	setp.lt.s32	%p15, %r56, %r35;
	setp.gt.s32	%p16, %r1, -2;
	and.pred  	%p17, %p16, %p15;
	@!%p17 bra 	BB6_11;
	bra.uni 	BB6_9;

BB6_9:
	ld.global.nc.f32 	%f51, [%rd9+4];
	ld.global.nc.f32 	%f52, [%rd10+4];
	mul.f32 	%f53, %f52, %f52;
	fma.rn.f32 	%f54, %f51, %f51, %f53;
	ld.global.nc.f32 	%f55, [%rd11+4];
	fma.rn.f32 	%f56, %f55, %f55, %f54;
	setp.eq.f32	%p18, %f56, 0f00000000;
	@%p18 bra 	BB6_11;

	ld.global.nc.f32 	%f57, [%rd12];
	ld.global.nc.f32 	%f58, [%rd12+4];
	sub.f32 	%f59, %f58, %f57;
	add.f32 	%f151, %f151, %f59;
	add.s32 	%r88, %r88, 1;

BB6_11:
	add.s32 	%r57, %r1, 2;
	setp.gt.s32	%p19, %r57, -1;
	setp.lt.s32	%p20, %r57, %r35;
	and.pred  	%p21, %p19, %p20;
	@!%p21 bra 	BB6_14;
	bra.uni 	BB6_12;

BB6_12:
	ld.global.nc.f32 	%f60, [%rd9+8];
	ld.global.nc.f32 	%f61, [%rd10+8];
	mul.f32 	%f62, %f61, %f61;
	fma.rn.f32 	%f63, %f60, %f60, %f62;
	ld.global.nc.f32 	%f64, [%rd11+8];
	fma.rn.f32 	%f65, %f64, %f64, %f63;
	setp.eq.f32	%p22, %f65, 0f00000000;
	@%p22 bra 	BB6_14;

	ld.global.nc.f32 	%f66, [%rd12];
	ld.global.nc.f32 	%f67, [%rd12+8];
	sub.f32 	%f68, %f67, %f66;
	fma.rn.f32 	%f151, %f68, 0f3F000000, %f151;
	add.s32 	%r88, %r88, 1;

BB6_14:
	cvt.rn.f32.s32	%f70, %r88;
	div.rn.f32 	%f71, %f151, %f70;
	st.global.f32 	[%rd6], %f71;
	add.s32 	%r13, %r2, -2;
	setp.gt.s32	%p23, %r13, -1;
	setp.lt.s32	%p24, %r13, %r36;
	and.pred  	%p25, %p23, %p24;
	mov.u32 	%r89, 0;
	mov.f32 	%f152, 0f00000000;
	@!%p25 bra 	BB6_17;
	bra.uni 	BB6_15;

BB6_15:
	add.s32 	%r60, %r13, %r4;
	mad.lo.s32 	%r61, %r60, %r35, %r1;
	cvt.s64.s32	%rd13, %r61;
	mul.wide.s32 	%rd33, %r61, 4;
	add.s64 	%rd34, %rd4, %rd33;
	add.s64 	%rd35, %rd3, %rd33;
	add.s64 	%rd36, %rd2, %rd33;
	ld.global.nc.f32 	%f73, [%rd34];
	ld.global.nc.f32 	%f74, [%rd35];
	mul.f32 	%f75, %f74, %f74;
	fma.rn.f32 	%f76, %f73, %f73, %f75;
	ld.global.nc.f32 	%f77, [%rd36];
	fma.rn.f32 	%f78, %f77, %f77, %f76;
	setp.eq.f32	%p26, %f78, 0f00000000;
	@%p26 bra 	BB6_17;

	shl.b64 	%rd37, %rd13, 2;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.nc.f32 	%f79, [%rd12];
	ld.global.nc.f32 	%f80, [%rd38];
	sub.f32 	%f81, %f80, %f79;
	fma.rn.f32 	%f152, %f81, 0fBF000000, 0f00000000;
	mov.u32 	%r89, 1;

BB6_17:
	setp.le.s32	%p27, %r2, %r36;
	setp.gt.s32	%p28, %r2, 0;
	and.pred  	%p29, %p28, %p27;
	@!%p29 bra 	BB6_20;
	bra.uni 	BB6_18;

BB6_18:
	add.s32 	%r63, %r2, %r4;
	add.s32 	%r64, %r63, -1;
	mad.lo.s32 	%r65, %r64, %r35, %r1;
	cvt.s64.s32	%rd14, %r65;
	mul.wide.s32 	%rd39, %r65, 4;
	add.s64 	%rd40, %rd4, %rd39;
	add.s64 	%rd41, %rd3, %rd39;
	add.s64 	%rd42, %rd2, %rd39;
	ld.global.nc.f32 	%f82, [%rd40];
	ld.global.nc.f32 	%f83, [%rd41];
	mul.f32 	%f84, %f83, %f83;
	fma.rn.f32 	%f85, %f82, %f82, %f84;
	ld.global.nc.f32 	%f86, [%rd42];
	fma.rn.f32 	%f87, %f86, %f86, %f85;
	setp.eq.f32	%p30, %f87, 0f00000000;
	@%p30 bra 	BB6_20;

	shl.b64 	%rd43, %rd14, 2;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.nc.f32 	%f88, [%rd12];
	ld.global.nc.f32 	%f89, [%rd44];
	sub.f32 	%f90, %f89, %f88;
	sub.f32 	%f152, %f152, %f90;
	add.s32 	%r89, %r89, 1;

BB6_20:
	shr.u32 	%r66, %r2, 31;
	xor.b32  	%r67, %r66, 1;
	add.s32 	%r90, %r89, %r67;
	add.s32 	%r18, %r2, 1;
	setp.lt.s32	%p31, %r18, %r36;
	setp.gt.s32	%p32, %r2, -2;
	and.pred  	%p33, %p32, %p31;
	@!%p33 bra 	BB6_23;
	bra.uni 	BB6_21;

BB6_21:
	add.s32 	%r68, %r18, %r4;
	mad.lo.s32 	%r69, %r68, %r35, %r1;
	cvt.s64.s32	%rd15, %r69;
	mul.wide.s32 	%rd45, %r69, 4;
	add.s64 	%rd46, %rd4, %rd45;
	add.s64 	%rd47, %rd3, %rd45;
	add.s64 	%rd48, %rd2, %rd45;
	ld.global.nc.f32 	%f91, [%rd46];
	ld.global.nc.f32 	%f92, [%rd47];
	mul.f32 	%f93, %f92, %f92;
	fma.rn.f32 	%f94, %f91, %f91, %f93;
	ld.global.nc.f32 	%f95, [%rd48];
	fma.rn.f32 	%f96, %f95, %f95, %f94;
	setp.eq.f32	%p34, %f96, 0f00000000;
	@%p34 bra 	BB6_23;

	shl.b64 	%rd49, %rd15, 2;
	add.s64 	%rd50, %rd1, %rd49;
	ld.global.nc.f32 	%f97, [%rd12];
	ld.global.nc.f32 	%f98, [%rd50];
	sub.f32 	%f99, %f98, %f97;
	add.f32 	%f152, %f152, %f99;
	add.s32 	%r90, %r90, 1;

BB6_23:
	add.s32 	%r21, %r2, 2;
	setp.gt.s32	%p35, %r21, -1;
	setp.lt.s32	%p36, %r21, %r36;
	and.pred  	%p37, %p35, %p36;
	@!%p37 bra 	BB6_26;
	bra.uni 	BB6_24;

BB6_24:
	add.s32 	%r70, %r21, %r4;
	mad.lo.s32 	%r71, %r70, %r35, %r1;
	cvt.s64.s32	%rd16, %r71;
	mul.wide.s32 	%rd51, %r71, 4;
	add.s64 	%rd52, %rd4, %rd51;
	add.s64 	%rd53, %rd3, %rd51;
	add.s64 	%rd54, %rd2, %rd51;
	ld.global.nc.f32 	%f100, [%rd52];
	ld.global.nc.f32 	%f101, [%rd53];
	mul.f32 	%f102, %f101, %f101;
	fma.rn.f32 	%f103, %f100, %f100, %f102;
	ld.global.nc.f32 	%f104, [%rd54];
	fma.rn.f32 	%f105, %f104, %f104, %f103;
	setp.eq.f32	%p38, %f105, 0f00000000;
	@%p38 bra 	BB6_26;

	shl.b64 	%rd55, %rd16, 2;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.nc.f32 	%f106, [%rd12];
	ld.global.nc.f32 	%f107, [%rd56];
	sub.f32 	%f108, %f107, %f106;
	fma.rn.f32 	%f152, %f108, 0f3F000000, %f152;
	add.s32 	%r90, %r90, 1;

BB6_26:
	cvt.rn.f32.s32	%f109, %r90;
	div.rn.f32 	%f110, %f152, %f109;
	st.global.f32 	[%rd7], %f110;
	setp.gt.s32	%p39, %r37, 1;
	@%p39 bra 	BB6_28;
	bra.uni 	BB6_27;

BB6_28:
	add.s32 	%r24, %r3, -2;
	setp.gt.s32	%p40, %r24, -1;
	setp.lt.s32	%p41, %r24, %r37;
	and.pred  	%p42, %p40, %p41;
	mov.u32 	%r91, 0;
	mov.f32 	%f153, 0f00000000;
	@!%p42 bra 	BB6_31;
	bra.uni 	BB6_29;

BB6_29:
	mad.lo.s32 	%r75, %r24, %r36, %r2;
	mad.lo.s32 	%r76, %r75, %r35, %r1;
	cvt.s64.s32	%rd17, %r76;
	mul.wide.s32 	%rd57, %r76, 4;
	add.s64 	%rd58, %rd4, %rd57;
	add.s64 	%rd59, %rd3, %rd57;
	add.s64 	%rd60, %rd2, %rd57;
	ld.global.nc.f32 	%f113, [%rd58];
	ld.global.nc.f32 	%f114, [%rd59];
	mul.f32 	%f115, %f114, %f114;
	fma.rn.f32 	%f116, %f113, %f113, %f115;
	ld.global.nc.f32 	%f117, [%rd60];
	fma.rn.f32 	%f118, %f117, %f117, %f116;
	setp.eq.f32	%p43, %f118, 0f00000000;
	@%p43 bra 	BB6_31;

	shl.b64 	%rd61, %rd17, 2;
	add.s64 	%rd62, %rd1, %rd61;
	ld.global.nc.f32 	%f119, [%rd12];
	ld.global.nc.f32 	%f120, [%rd62];
	sub.f32 	%f121, %f120, %f119;
	fma.rn.f32 	%f153, %f121, 0fBF000000, 0f00000000;
	mov.u32 	%r91, 1;

BB6_31:
	setp.le.s32	%p44, %r3, %r37;
	setp.gt.s32	%p45, %r3, 0;
	and.pred  	%p46, %p45, %p44;
	@!%p46 bra 	BB6_34;
	bra.uni 	BB6_32;

BB6_32:
	add.s32 	%r78, %r3, -1;
	mad.lo.s32 	%r79, %r78, %r36, %r2;
	mad.lo.s32 	%r80, %r79, %r35, %r1;
	cvt.s64.s32	%rd18, %r80;
	mul.wide.s32 	%rd63, %r80, 4;
	add.s64 	%rd64, %rd4, %rd63;
	add.s64 	%rd65, %rd3, %rd63;
	add.s64 	%rd66, %rd2, %rd63;
	ld.global.nc.f32 	%f122, [%rd64];
	ld.global.nc.f32 	%f123, [%rd65];
	mul.f32 	%f124, %f123, %f123;
	fma.rn.f32 	%f125, %f122, %f122, %f124;
	ld.global.nc.f32 	%f126, [%rd66];
	fma.rn.f32 	%f127, %f126, %f126, %f125;
	setp.eq.f32	%p47, %f127, 0f00000000;
	@%p47 bra 	BB6_34;

	shl.b64 	%rd67, %rd18, 2;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.nc.f32 	%f128, [%rd12];
	ld.global.nc.f32 	%f129, [%rd68];
	sub.f32 	%f130, %f129, %f128;
	sub.f32 	%f153, %f153, %f130;
	add.s32 	%r91, %r91, 1;

BB6_34:
	shr.u32 	%r81, %r3, 31;
	xor.b32  	%r82, %r81, 1;
	add.s32 	%r92, %r91, %r82;
	add.s32 	%r29, %r3, 1;
	setp.lt.s32	%p48, %r29, %r37;
	setp.gt.s32	%p49, %r3, -2;
	and.pred  	%p50, %p49, %p48;
	@!%p50 bra 	BB6_37;
	bra.uni 	BB6_35;

BB6_35:
	mad.lo.s32 	%r83, %r29, %r36, %r2;
	mad.lo.s32 	%r84, %r83, %r35, %r1;
	cvt.s64.s32	%rd19, %r84;
	mul.wide.s32 	%rd69, %r84, 4;
	add.s64 	%rd70, %rd4, %rd69;
	add.s64 	%rd71, %rd3, %rd69;
	add.s64 	%rd72, %rd2, %rd69;
	ld.global.nc.f32 	%f131, [%rd70];
	ld.global.nc.f32 	%f132, [%rd71];
	mul.f32 	%f133, %f132, %f132;
	fma.rn.f32 	%f134, %f131, %f131, %f133;
	ld.global.nc.f32 	%f135, [%rd72];
	fma.rn.f32 	%f136, %f135, %f135, %f134;
	setp.eq.f32	%p51, %f136, 0f00000000;
	@%p51 bra 	BB6_37;

	shl.b64 	%rd73, %rd19, 2;
	add.s64 	%rd74, %rd1, %rd73;
	ld.global.nc.f32 	%f137, [%rd12];
	ld.global.nc.f32 	%f138, [%rd74];
	sub.f32 	%f139, %f138, %f137;
	add.f32 	%f153, %f153, %f139;
	add.s32 	%r92, %r92, 1;

BB6_37:
	add.s32 	%r32, %r3, 2;
	setp.gt.s32	%p52, %r32, -1;
	setp.lt.s32	%p53, %r32, %r37;
	and.pred  	%p54, %p52, %p53;
	@!%p54 bra 	BB6_40;
	bra.uni 	BB6_38;

BB6_38:
	mad.lo.s32 	%r85, %r32, %r36, %r2;
	mad.lo.s32 	%r86, %r85, %r35, %r1;
	cvt.s64.s32	%rd20, %r86;
	mul.wide.s32 	%rd75, %r86, 4;
	add.s64 	%rd76, %rd4, %rd75;
	add.s64 	%rd77, %rd3, %rd75;
	add.s64 	%rd78, %rd2, %rd75;
	ld.global.nc.f32 	%f140, [%rd76];
	ld.global.nc.f32 	%f141, [%rd77];
	mul.f32 	%f142, %f141, %f141;
	fma.rn.f32 	%f143, %f140, %f140, %f142;
	ld.global.nc.f32 	%f144, [%rd78];
	fma.rn.f32 	%f145, %f144, %f144, %f143;
	setp.eq.f32	%p55, %f145, 0f00000000;
	@%p55 bra 	BB6_40;

	shl.b64 	%rd79, %rd20, 2;
	add.s64 	%rd80, %rd1, %rd79;
	ld.global.nc.f32 	%f146, [%rd12];
	ld.global.nc.f32 	%f147, [%rd80];
	sub.f32 	%f148, %f147, %f146;
	fma.rn.f32 	%f153, %f148, 0f3F000000, %f153;
	add.s32 	%r92, %r92, 1;

BB6_40:
	cvt.rn.f32.s32	%f149, %r92;
	div.rn.f32 	%f150, %f153, %f149;
	st.global.f32 	[%rd8], %f150;
	bra.uni 	BB6_41;

BB6_27:
	mov.u32 	%r72, 0;
	st.global.u32 	[%rd8], %r72;

BB6_41:
	ret;
}


`
 )
