//
// Book, "RTL Modeling with SystemVerilog for ASIC and FPGA Design"
// by Stuart Sutherland
//
// Simulation command file
//
// Copyright 2017, Stuart Sutherland. All rights reserved.
//
// Version 1.0
//

example_01-01_gate_level_adder.sv
example_01-01_testbench.sv

