library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_unsigned.all;


entity ProyectoTele is
generic (width: integer:=8);
port
	(
		I_A     : in	 std_logic_vector( (width-1) downto 0);
		I_B     : in	 std_logic_vector( (width-1) downto 0);
		Sel_ALU : in    std_logic;
		Y       : out   std_logic_vector( (width-1) downto 0)
	);
end entity;
architecture RTL of ProyectoTele is
 signal  w1,w2      : std_logic_vector( (width-1) downto 0);
begin
 
 U1: suma port map (I_A,I_B,w1);
 U2: suma port map (I_A,I_B,w2);
 U3: MuxMaster port map (w1,w2,Sel_ALU, Y);
end RTL;

	