Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 14 12:10:30 2023
| Host         : LAPTOP-LRNTV21L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.535        0.000                      0                 6175        0.033        0.000                      0                 6175        4.020        0.000                       0                  2506  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.535        0.000                      0                 6175        0.033        0.000                      0                 6175        4.020        0.000                       0                  2506  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 2.320ns (34.712%)  route 4.364ns (65.288%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.313     5.719    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.150     5.869 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.762     6.631    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.352     6.983 f  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3/O
                         net (fo=4, routed)           0.459     7.442    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.332     7.774 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2/O
                         net (fo=4, routed)           0.693     8.467    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2_n_0
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.152     8.619 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_1/O
                         net (fo=8, routed)           1.137     9.756    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0
    SLICE_X24Y42         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.494    12.686    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y42         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[31]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X24Y42         FDRE (Setup_fdre_C_CE)      -0.371    12.291    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[31]
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                          -9.756    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 2.320ns (35.493%)  route 4.217ns (64.507%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.313     5.719    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.150     5.869 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.762     6.631    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.352     6.983 f  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3/O
                         net (fo=4, routed)           0.459     7.442    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.332     7.774 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2/O
                         net (fo=4, routed)           0.693     8.467    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2_n_0
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.152     8.619 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_1/O
                         net (fo=8, routed)           0.990     9.609    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.495    12.687    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[24]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X22Y43         FDRE (Setup_fdre_C_CE)      -0.407    12.256    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[24]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 2.320ns (35.493%)  route 4.217ns (64.507%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.313     5.719    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.150     5.869 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.762     6.631    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.352     6.983 f  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3/O
                         net (fo=4, routed)           0.459     7.442    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.332     7.774 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2/O
                         net (fo=4, routed)           0.693     8.467    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2_n_0
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.152     8.619 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_1/O
                         net (fo=8, routed)           0.990     9.609    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.495    12.687    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[26]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X22Y43         FDRE (Setup_fdre_C_CE)      -0.407    12.256    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[26]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 2.320ns (35.493%)  route 4.217ns (64.507%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.313     5.719    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.150     5.869 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.762     6.631    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.352     6.983 f  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3/O
                         net (fo=4, routed)           0.459     7.442    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.332     7.774 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2/O
                         net (fo=4, routed)           0.693     8.467    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2_n_0
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.152     8.619 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_1/O
                         net (fo=8, routed)           0.990     9.609    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.495    12.687    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y43         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[27]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X22Y43         FDRE (Setup_fdre_C_CE)      -0.407    12.256    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[27]
  -------------------------------------------------------------------
                         required time                         12.256    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 2.285ns (34.773%)  route 4.286ns (65.227%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.313     5.719    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.150     5.869 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.762     6.631    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.352     6.983 f  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3/O
                         net (fo=4, routed)           0.459     7.442    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.332     7.774 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2/O
                         net (fo=4, routed)           1.119     8.892    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.117     9.009 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[7]_i_1/O
                         net (fo=8, routed)           0.634     9.644    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.540    12.733    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y29          FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[2]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X3Y29          FDRE (Setup_fdre_C_CE)      -0.429    12.380    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[2]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 2.285ns (34.773%)  route 4.286ns (65.227%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.313     5.719    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.150     5.869 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.762     6.631    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.352     6.983 f  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3/O
                         net (fo=4, routed)           0.459     7.442    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.332     7.774 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2/O
                         net (fo=4, routed)           1.119     8.892    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.117     9.009 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[7]_i_1/O
                         net (fo=8, routed)           0.634     9.644    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.540    12.733    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y29          FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[4]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X3Y29          FDRE (Setup_fdre_C_CE)      -0.429    12.380    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[4]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 2.285ns (34.773%)  route 4.286ns (65.227%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.313     5.719    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.150     5.869 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.762     6.631    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.352     6.983 f  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3/O
                         net (fo=4, routed)           0.459     7.442    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.332     7.774 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2/O
                         net (fo=4, routed)           1.119     8.892    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.117     9.009 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[7]_i_1/O
                         net (fo=8, routed)           0.634     9.644    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.540    12.733    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y29          FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[5]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X3Y29          FDRE (Setup_fdre_C_CE)      -0.429    12.380    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[5]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.571ns  (logic 2.285ns (34.773%)  route 4.286ns (65.227%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.313     5.719    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.150     5.869 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.762     6.631    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.352     6.983 f  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3/O
                         net (fo=4, routed)           0.459     7.442    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I1_O)        0.332     7.774 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2/O
                         net (fo=4, routed)           1.119     8.892    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[31]_i_2_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.117     9.009 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[7]_i_1/O
                         net (fo=8, routed)           0.634     9.644    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.540    12.733    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y29          FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[6]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X3Y29          FDRE (Setup_fdre_C_CE)      -0.429    12.380    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg19_reg[6]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 2.284ns (34.762%)  route 4.286ns (65.238%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.313     5.719    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.150     5.869 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.762     6.631    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.352     6.983 f  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3/O
                         net (fo=4, routed)           0.612     7.595    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I1_O)        0.332     7.927 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18[31]_i_2/O
                         net (fo=4, routed)           1.117     9.044    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18[31]_i_2_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.116     9.160 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18[7]_i_1/O
                         net (fo=8, routed)           0.483     9.643    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.540    12.733    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y29          FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18_reg[2]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X2Y29          FDRE (Setup_fdre_C_CE)      -0.409    12.400    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18_reg[2]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  2.757    

Slack (MET) :             2.757ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 2.284ns (34.762%)  route 4.286ns (65.238%))
  Logic Levels:           4  (LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.313     5.719    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.150     5.869 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.762     6.631    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.352     6.983 f  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3/O
                         net (fo=4, routed)           0.612     7.595    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg16[31]_i_3_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I1_O)        0.332     7.927 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18[31]_i_2/O
                         net (fo=4, routed)           1.117     9.044    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18[31]_i_2_n_0
    SLICE_X4Y31          LUT2 (Prop_lut2_I0_O)        0.116     9.160 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18[7]_i_1/O
                         net (fo=8, routed)           0.483     9.643    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.540    12.733    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y29          FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18_reg[4]/C
                         clock pessimism              0.230    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X2Y29          FDRE (Setup_fdre_C_CE)      -0.409    12.400    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg18_reg[4]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  2.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime0R_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.497%)  route 0.225ns (61.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.558     0.899    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y38         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q
                         net (fo=2, routed)           0.225     1.265    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime0R_reg[31]_0[27]
    SLICE_X21Y36         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime0R_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.825     1.195    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X21Y36         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime0R_reg[27]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.071     1.232    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime0R_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.077%)  route 0.229ns (61.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.550     0.891    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y28         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=2, routed)           0.229     1.261    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[31]_0[2]
    SLICE_X22Y31         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.819     1.189    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X22Y31         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[2]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X22Y31         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg6_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime3R_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.012%)  route 0.220ns (60.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.556     0.897    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y34         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg6_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg6_reg[16]/Q
                         net (fo=2, routed)           0.220     1.258    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime3R_reg[31]_0[16]
    SLICE_X23Y32         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime3R_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.820     1.190    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X23Y32         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime3R_reg[16]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y32         FDRE (Hold_fdre_C_D)         0.066     1.222    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime3R_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.464%)  route 0.214ns (53.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.559     0.900    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.214     1.255    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[31]
    SLICE_X17Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.300 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=2, routed)           0.000     1.300    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X17Y41         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.830     1.200    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X17Y41         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.092     1.258    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.375%)  route 0.236ns (62.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.550     0.891    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y28         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4_reg[1]/Q
                         net (fo=2, routed)           0.236     1.268    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[31]_0[1]
    SLICE_X23Y31         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.819     1.189    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X23Y31         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[1]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.565     0.906    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.110     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.833     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime1R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.059%)  route 0.229ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.548     0.889    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y26         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=2, routed)           0.229     1.259    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime1R_reg[31]_0[5]
    SLICE_X24Y28         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime1R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.816     1.186    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X24Y28         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime1R_reg[5]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X24Y28         FDRE (Hold_fdre_C_D)         0.052     1.204    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime1R_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.273%)  route 0.224ns (57.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.556     0.897    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y34         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4_reg[17]/Q
                         net (fo=2, routed)           0.224     1.284    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[31]_0[17]
    SLICE_X22Y32         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.820     1.190    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X22Y32         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[17]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.066     1.222    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.382%)  route 0.232ns (58.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.556     0.897    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y34         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg4_reg[19]/Q
                         net (fo=2, routed)           0.232     1.293    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[31]_0[19]
    SLICE_X22Y32         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.820     1.190    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X22Y32         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[19]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X22Y32         FDRE (Hold_fdre_C_D)         0.072     1.228    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/onTime2R_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/period1R_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.782%)  route 0.253ns (64.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.559     0.900    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y34         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=2, routed)           0.253     1.294    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/period1R_reg[31]_0[16]
    SLICE_X22Y30         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/period1R_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.818     1.188    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/s00_axi_aclk
    SLICE_X22Y30         FDRE                                         r  design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/period1R_reg[16]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.070     1.224    design_1_i/ip_m_pwm_0/inst/ip_m_pwm_v1_0_S00_AXI_inst/pwm_inst/period1R_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y48   design_1_i/hb_0/inst/countR_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y50   design_1_i/hb_0/inst/countR_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y50   design_1_i/hb_0/inst/countR_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y51   design_1_i/hb_0/inst/countR_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y51   design_1_i/hb_0/inst/countR_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y51   design_1_i/hb_0/inst/countR_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y51   design_1_i/hb_0/inst/countR_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y52   design_1_i/hb_0/inst/countR_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y27   design_1_i/ip_m_ad744_0/inst/ip_m_ad744_v1_0_S00_AXI_inst/ad744_inst/spi_pp_inst/spi_ad744_inst/mosi_cnt_r_reg[21]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y56   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y56   design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y53   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y53   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK



