Jasper Apps 2024.06p002 64 bits 2024.09.02 16:28:38 UTC

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /users/rompel/jasper_executions/safety_liveness/jgprojects/vga_4/sessionLogs/session_0

WARNING (WG017): [session]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
WARNING (WG017): [jg_console]: The system's locale is "ANSI_X3.4-1968", which is not UTF-8. Non-ASCII characters might not be handled correctly.
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/users/rompel/.config/cadence/jasper.conf".
% analyze -sv09 ../vga_4.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence2425/JASPER/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../vga_4.sv'
% elaborate -bbox_mul 1000000 -bbox_div 1000000 -bbox_mod 1000000 -bbox_a 1000000
[INFO (HIER-8002)] ../vga_4.sv(64): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../vga_4.sv(1): compiling module 'VGA'
[WARN (VERI-1209)] ../vga_4.sv(33): expression size 32 truncated to fit in target size 9
[WARN (VERI-1209)] ../vga_4.sv(37): expression size 32 truncated to fit in target size 7
[INFO (VERI-8005)] ../vga_4.sv(17): Unintentional sequential element inferred for h_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_4.sv(18): Unintentional sequential element inferred for v_cnt read before write using blocking assignment
[INFO (VERI-8005)] ../vga_4.sv(19): Unintentional sequential element inferred for h_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_4.sv(20): Unintentional sequential element inferred for v_sync read before write using blocking assignment
[INFO (VERI-8005)] ../vga_4.sv(1): Unintentional sequential element inferred for disp_ena read before write using blocking assignment
[INFO (VERI-8005)] ../vga_4.sv(1): Unintentional sequential element inferred for col read before write using blocking assignment
[INFO (VERI-8005)] ../vga_4.sv(1): Unintentional sequential element inferred for row read before write using blocking assignment
INFO (ISW003): Top module name is "VGA".
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
VGA
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % clock clk
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 33 of 35 design flops, 0 of 0 design latches, 3 of 3 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Starting reduce
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
0: Finished reduce in 0s
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 13983@vlsi-ria84(local) jg_13917_vlsi-ria84_1
0.0.N: Proofgrid shell started at 13982@vlsi-ria84(local) jg_13917_vlsi-ria84_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Last scan. Per property time limit: 0s
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.Oh: Proofgrid shell started at 14015@vlsi-ria84(local) jg_13917_vlsi-ria84_1
0.0.B: Proofgrid shell started at 14016@vlsi-ria84(local) jg_13917_vlsi-ria84_1
0.0.AM: Proofgrid shell started at 14017@vlsi-ria84(local) jg_13917_vlsi-ria84_1
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Oh: Reached length limit (2147483647) [0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Last scan. Per property time limit: 0s
0.0.AM: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.Oh: Exited with Success (@ 0.04 s)
0.0.Ht: Proofgrid shell started at 14014@vlsi-ria84(local) jg_13917_vlsi-ria84_1
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Last scan. Per property time limit: 0s
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.00 s]
0.0.Ht: Trace Attempt  3	[0.00 s]
0.0.Ht: Trace Attempt  4	[0.00 s]
0.0.Ht: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  1	[0.08 s]
0.0.N: Trace Attempt  2	[0.08 s]
0.0.N: Trace Attempt  3	[0.08 s]
0.0.N: Trace Attempt  4	[0.08 s]
0.0.N: Trace Attempt  5	[0.08 s]
0.0.N: Trace Attempt  1	[0.20 s]
0.0.N: Trace Attempt  2	[0.20 s]
0.0.N: Trace Attempt  3	[0.20 s]
0.0.N: Trace Attempt  4	[0.20 s]
0.0.N: Trace Attempt  5	[0.21 s]
0.0.N: Trace Attempt  1	[0.49 s]
0.0.N: Trace Attempt  2	[0.49 s]
0.0.N: Trace Attempt  3	[0.49 s]
0.0.N: Trace Attempt  4	[0.49 s]
0.0.N: Trace Attempt  5	[0.49 s]
0.0.N: Trace Attempt  1	[0.81 s]
0.0.N: Trace Attempt  2	[0.81 s]
0.0.N: Trace Attempt  3	[0.81 s]
0.0.N: Trace Attempt  4	[0.81 s]
0.0.N: Trace Attempt  5	[0.81 s]
0.0.AM: Trace Attempt  1	[1.63 s]
0.0.AM: Trace Attempt  2	[1.63 s]
0.0.AM: Trace Attempt  3	[1.63 s]
0.0.AM: Trace Attempt  4	[1.63 s]
0.0.AM: Trace Attempt  5	[1.63 s]
0.0.N: Trace Attempt  1	[2.59 s]
0.0.N: Trace Attempt  2	[2.59 s]
0.0.N: Trace Attempt  3	[2.59 s]
0.0.N: Trace Attempt  4	[2.59 s]
0.0.N: Trace Attempt  5	[2.59 s]
0.0.Hp: Trace Attempt 415	[4.00 s]
0.0.B: Trace Attempt 1941	[4.00 s]
0.0.Ht: Trace Attempt 1975	[4.00 s]
0.0.N: Trace Attempt  1	[4.24 s]
0.0.N: Trace Attempt  2	[4.24 s]
0.0.N: Trace Attempt  3	[4.24 s]
0.0.N: Trace Attempt  4	[4.24 s]
0.0.N: Trace Attempt  5	[4.24 s]
0.0.AM: Trace Attempt 319	[5.63 s]
0.0.N: Trace Attempt  1	[5.88 s]
0.0.N: Trace Attempt  2	[5.88 s]
0.0.N: Trace Attempt  3	[5.88 s]
0.0.N: Trace Attempt  4	[5.88 s]
0.0.N: Trace Attempt  5	[5.88 s]
0.0.Hp: Trace Attempt 562	[8.02 s]
0.0.B: Trace Attempt 2710	[8.00 s]
0.0.Ht: Trace Attempt 2700	[8.01 s]
0.0.N: Trace Attempt  1	[8.13 s]
0.0.N: Trace Attempt  2	[8.13 s]
0.0.N: Trace Attempt  3	[8.13 s]
0.0.N: Trace Attempt  5	[8.13 s]
0.0.AM: Trace Attempt 386	[9.72 s]
0.0.B: Trace Attempt 3303	[12.01 s]
0.0.Hp: Trace Attempt 659	[12.04 s]
0.0.Ht: Trace Attempt 3248	[12.01 s]
0.0.N: Trace Attempt 319	[12.16 s]
0.0.AM: Trace Attempt 438	[13.79 s]
0.0.B: Trace Attempt 3800	[16.01 s]
0.0.Ht: Trace Attempt 3706	[16.01 s]
0.0.Hp: Trace Attempt 747	[16.07 s]
0.0.N: Trace Attempt 394	[16.23 s]
0.0.AM: Trace Attempt 248	[17.80 s]
0.0.AM: Trace Attempt  1	[18.31 s]
0.0.AM: Trace Attempt  2	[18.32 s]
0.0.AM: Trace Attempt  3	[18.32 s]
0.0.AM: Trace Attempt  4	[18.32 s]
0.0.AM: Trace Attempt  5	[18.32 s]
0.0.B: Trace Attempt 4207	[20.02 s]
0.0.Ht: Trace Attempt 4063	[20.02 s]
0.0.Hp: Trace Attempt 825	[20.10 s]
0.0.AM: Trace Attempt  1	[20.41 s]
0.0.AM: Trace Attempt  2	[20.41 s]
0.0.AM: Trace Attempt  3	[20.41 s]
0.0.AM: Trace Attempt  4	[20.41 s]
0.0.AM: Trace Attempt  5	[20.41 s]
0.0.N: Trace Attempt 467	[20.63 s]
0.0.N: Trace Attempt  1	[23.00 s]
0.0.N: Trace Attempt  2	[23.00 s]
0.0.N: Trace Attempt  3	[23.00 s]
0.0.N: Trace Attempt  4	[23.00 s]
0.0.N: Trace Attempt  5	[23.00 s]
0.0.B: Trace Attempt 4600	[24.02 s]
0.0.Ht: Trace Attempt 4416	[24.02 s]
0.0.AM: Trace Attempt 287	[24.43 s]
0.0.Hp: Trace Attempt 890	[25.89 s]
0.0.N: Trace Attempt 302	[27.00 s]
0.0.B: Trace Attempt 4981	[28.03 s]
0.0.Ht: Trace Attempt 4788	[28.03 s]
0.0.AM: Trace Attempt 352	[28.44 s]
0.0.Hp: Trace Attempt 1014	[29.92 s]
0.0.N: Trace Attempt 370	[31.07 s]
0.0.B: Trace Attempt 5323	[32.03 s]
0.0.Ht: Trace Attempt 5093	[32.03 s]
0.0.AM: Trace Attempt 426	[32.46 s]
0.0.Hp: Trace Attempt 1125	[33.95 s]
0.0.N: Trace Attempt 409	[35.10 s]
0.0.B: Trace Attempt 5640	[36.03 s]
0.0.Ht: Trace Attempt 5402	[36.04 s]
0.0.AM: Trace Attempt 456	[36.59 s]
0.0.Hp: Trace Attempt 1196	[38.21 s]
0.0.N: Trace Attempt 435	[39.49 s]
0.0.B: Trace Attempt 5942	[40.04 s]
0.0.Ht: Trace Attempt 5690	[40.05 s]
0.0.Hp: Trace Attempt 1262	[42.26 s]
0.0.AM: Trace Attempt 467	[42.90 s]
0.0.N: Trace Attempt 452	[43.58 s]
0.0.B: Trace Attempt 6222	[44.05 s]
0.0.Ht: Trace Attempt 5953	[44.06 s]
0.0.N: Trace Attempt  1	[45.94 s]
0.0.N: Trace Attempt  2	[45.94 s]
0.0.N: Trace Attempt  3	[45.94 s]
0.0.N: Trace Attempt  4	[45.94 s]
0.0.N: Trace Attempt  5	[45.94 s]
0.0.Hp: Trace Attempt 1324	[46.28 s]
0.0.AM: Trace Attempt 482	[47.03 s]
0.0.B: Trace Attempt 6480	[48.05 s]
0.0.Ht: Trace Attempt 6203	[48.06 s]
0.0.N: Trace Attempt 302	[49.96 s]
0.0.Hp: Trace Attempt 1380	[50.52 s]
0.0.AM: Trace Attempt 470	[51.05 s]
0.0.B: Trace Attempt 6712	[52.05 s]
0.0.Ht: Trace Attempt 6430	[52.08 s]
0.0.N: Trace Attempt 370	[54.05 s]
0.0.Hp: Trace Attempt 1455	[54.55 s]
0.0.AM: Trace Attempt 517	[55.08 s]
0.0.AM: Trace Attempt  1	[55.86 s]
0.0.AM: Trace Attempt  2	[55.86 s]
0.0.AM: Trace Attempt  3	[55.86 s]
0.0.AM: Trace Attempt  4	[55.87 s]
0.0.AM: Trace Attempt  5	[55.87 s]
0.0.B: Trace Attempt 6944	[56.06 s]
0.0.Ht: Trace Attempt 6635	[56.09 s]
0.0.N: Trace Attempt 409	[58.08 s]
0.0.Hp: Trace Attempt 1530	[58.60 s]
0.0.AM: Trace Attempt 314	[59.90 s]
0.0.B: Trace Attempt 7192	[60.06 s]
0.0.Ht: Trace Attempt 6886	[60.11 s]
0.0.N: Trace Attempt 435	[62.49 s]
0.0.Hp: Trace Attempt 1603	[62.65 s]
0.0.AM: Trace Attempt 436	[63.93 s]
0.0.B: Trace Attempt 7433	[64.07 s]
0.0.Ht: Trace Attempt 7082	[64.13 s]
0.0.N: Trace Attempt 452	[66.58 s]
0.0.Hp: Trace Attempt 1671	[66.69 s]
0.0.B: Trace Attempt 7658	[68.07 s]
0.0.Ht: Trace Attempt 7310	[68.15 s]
0.0.AM: Trace Attempt 481	[68.23 s]
0.0.N: Trace Attempt  1	[68.93 s]
0.0.N: Trace Attempt  2	[68.94 s]
0.0.N: Trace Attempt  3	[68.94 s]
0.0.N: Trace Attempt  4	[68.94 s]
0.0.N: Trace Attempt  5	[68.94 s]
0.0.Hp: Trace Attempt 1735	[70.72 s]
0.0.B: Trace Attempt 7879	[72.07 s]
0.0.Ht: Trace Attempt 7511	[72.15 s]
0.0.AM: Trace Attempt 520	[72.29 s]
0.0.N: Trace Attempt 304	[73.08 s]
0.0.Hp: Trace Attempt 1798	[74.75 s]
0.0.B: Trace Attempt 8098	[76.09 s]
0.0.Ht: Trace Attempt 7704	[76.16 s]
0.0.AM: Trace Attempt 551	[76.31 s]
0.0.N: Trace Attempt 375	[77.10 s]
0.0.Hp: Trace Attempt 1859	[78.82 s]
0.0.B: Trace Attempt 8309	[80.10 s]
0.0.Ht: Trace Attempt 7922	[80.17 s]
0.0.AM: Trace Attempt 589	[80.37 s]
0.0.N: Trace Attempt 410	[81.24 s]
0.0.Hp: Trace Attempt 1914	[82.83 s]
0.0.B: Trace Attempt 8516	[84.11 s]
0.0.Ht: Trace Attempt 8090	[84.17 s]
0.0.AM: Trace Attempt 656	[84.40 s]
0.0.N: Trace Attempt 435	[85.48 s]
0.0.Hp: Trace Attempt 1972	[86.87 s]
0.0.B: Trace Attempt 8718	[88.12 s]
0.0.Ht: Trace Attempt 8275	[88.19 s]
0.0.AM: Trace Attempt 716	[88.41 s]
0.0.N: Trace Attempt 452	[89.57 s]
0.0.Hp: Trace Attempt 2027	[90.91 s]
0.0.B: Trace Attempt 8907	[92.13 s]
0.0.Ht: Trace Attempt 8466	[92.21 s]
0.0.N: Trace Attempt  1	[92.36 s]
0.0.N: Trace Attempt  2	[92.36 s]
0.0.N: Trace Attempt  3	[92.36 s]
0.0.N: Trace Attempt  4	[92.37 s]
0.0.N: Trace Attempt  5	[92.37 s]
0.0.AM: Trace Attempt 803	[92.42 s]
0.0.Hp: Trace Attempt 2080	[94.98 s]
0.0.B: Trace Attempt 9103	[96.15 s]
0.0.Ht: Trace Attempt 8629	[96.22 s]
0.0.AM: Trace Attempt 880	[96.47 s]
0.0.N: Trace Attempt 304	[96.51 s]
0.0.Hp: Trace Attempt 2132	[98.99 s]
0.0.B: Trace Attempt 9296	[100.17 s]
0.0.Ht: Trace Attempt 8811	[100.23 s]
0.0.N: Trace Attempt 375	[100.52 s]
0.0.AM: Trace Attempt 897	[100.84 s]
0.0.Hp: Trace Attempt 2182	[103.02 s]
0.0.B: Trace Attempt 9483	[104.19 s]
0.0.Ht: Trace Attempt 9001	[104.25 s]
0.0.N: Trace Attempt 410	[104.61 s]
0.0.AM: Trace Attempt 911	[105.09 s]
0.0.Hp: Trace Attempt 2231	[107.05 s]
0.0.B: Trace Attempt 9661	[108.19 s]
0.0.Ht: Trace Attempt 9152	[108.27 s]
0.0.N: Trace Attempt 435	[108.81 s]
0.0.AM: Trace Attempt 923	[109.12 s]
0.0.Hp: Trace Attempt 2279	[111.13 s]
0.0.B: Trace Attempt 9836	[112.21 s]
0.0.Ht: Trace Attempt 9315	[112.27 s]
0.0.N: Trace Attempt 452	[112.92 s]
0.0.AM: Trace Attempt 932	[113.40 s]
0.0.Hp: Trace Attempt 2325	[115.22 s]
0.0.N: Trace Attempt  1	[115.47 s]
0.0.N: Trace Attempt  2	[115.47 s]
0.0.N: Trace Attempt  3	[115.47 s]
0.0.N: Trace Attempt  4	[115.47 s]
0.0.N: Trace Attempt  5	[115.47 s]
0.0.B: Trace Attempt 10003	[116.22 s]
0.0.Ht: Trace Attempt 9497	[116.28 s]
0.0.AM: Trace Attempt 933	[117.68 s]
0.0.Hp: Trace Attempt 2372	[119.30 s]
0.0.N: Trace Attempt 304	[119.60 s]
0.0.B: Trace Attempt 10173	[120.23 s]
0.0.Ht: Trace Attempt 9641	[120.30 s]
0.0.AM: Trace Attempt 937	[121.82 s]
0.0.Hp: Trace Attempt 2418	[123.34 s]
0.0.N: Trace Attempt 375	[123.62 s]
0.0.B: Trace Attempt 10342	[124.25 s]
0.0.Ht: Trace Attempt 9788	[124.32 s]
0.0.AM: Trace Attempt 941	[126.55 s]
0.0.Hp: Trace Attempt 2463	[127.38 s]
0.0.N: Trace Attempt 410	[127.71 s]
0.0.B: Trace Attempt 10504	[128.25 s]
0.0.Ht: Trace Attempt 9962	[128.34 s]
0.0.AM: Trace Attempt 946	[130.75 s]
0.0.Hp: Trace Attempt 2507	[131.45 s]
0.0.N: Trace Attempt 435	[131.92 s]
0.0.B: Trace Attempt 10663	[132.28 s]
0.0.Ht: Trace Attempt 10113	[132.37 s]
0.0.AM: Trace Attempt 954	[135.83 s]
0.0.N: Trace Attempt 452	[136.00 s]
0.0.B: Trace Attempt 10819	[136.28 s]
0.0.Ht: Trace Attempt 10248	[136.37 s]
0.0.N: Trace Attempt  1	[137.94 s]
0.0.N: Trace Attempt  2	[137.94 s]
0.0.N: Trace Attempt  3	[137.94 s]
0.0.N: Trace Attempt  4	[137.94 s]
0.0.N: Trace Attempt  5	[137.95 s]
0.0.Hp: Trace Attempt 2508	[139.90 s]
0.0.B: Trace Attempt 10974	[140.28 s]
0.0.Ht: Trace Attempt 10406	[140.39 s]
0.0.N: Trace Attempt 300	[141.96 s]
0.0.Hp: Trace Attempt 2558	[143.93 s]
0.0.B: Trace Attempt 11127	[144.30 s]
0.0.Ht: Trace Attempt 10570	[144.41 s]
0.0.N: Trace Attempt 452	[146.24 s]
0.0.AM: Trace Attempt 959	[147.33 s]
0.0.Hp: Trace Attempt 2608	[147.94 s]
0.0.B: Trace Attempt 11277	[148.31 s]
0.0.Ht: Trace Attempt 10700	[148.43 s]
0.0.N: Trace Attempt 480	[151.78 s]
0.0.N: Trace Attempt  1	[151.80 s]
0.0.N: Trace Attempt  2	[151.80 s]
0.0.N: Trace Attempt  3	[151.80 s]
0.0.N: Trace Attempt  4	[151.81 s]
0.0.N: Trace Attempt  5	[151.81 s]
0.0.Hp: Trace Attempt 2654	[151.96 s]
0.0.B: Trace Attempt 11410	[152.34 s]
0.0.AM: Trace Attempt 534	[152.37 s]
0.0.Ht: Trace Attempt 10814	[152.45 s]
0.0.N: Trace Attempt 297	[155.81 s]
0.0.Hp: Trace Attempt 2699	[155.97 s]
0.0.B: Trace Attempt 11547	[156.35 s]
0.0.AM: Trace Attempt 722	[156.39 s]
0.0.Ht: Trace Attempt 10959	[156.47 s]
0.0.Hp: Trace Attempt 2744	[160.01 s]
0.0.N: Trace Attempt 452	[160.16 s]
0.0.B: Trace Attempt 11682	[160.35 s]
0.0.AM: Trace Attempt 830	[160.39 s]
0.0.Ht: Trace Attempt 11104	[160.51 s]
0.0.Hp: Trace Attempt 2787	[164.03 s]
0.0.B: Trace Attempt 11809	[164.36 s]
0.0.Ht: Trace Attempt 11213	[164.53 s]
0.0.N: Trace Attempt 481	[164.61 s]
0.0.N: Trace Attempt  1	[164.63 s]
0.0.N: Trace Attempt  2	[164.63 s]
0.0.N: Trace Attempt  3	[164.63 s]
0.0.N: Trace Attempt  4	[164.63 s]
0.0.N: Trace Attempt  5	[164.63 s]
0.0.AM: Trace Attempt 851	[167.25 s]
0.0.Hp: Trace Attempt 2831	[168.09 s]
0.0.B: Trace Attempt 11947	[168.38 s]
0.0.Ht: Trace Attempt 11330	[168.55 s]
0.0.N: Trace Attempt 300	[168.64 s]
0.0.AM: Trace Attempt 864	[171.34 s]
0.0.B: Trace Attempt 12084	[172.40 s]
0.0.Ht: Trace Attempt 11473	[172.57 s]
0.0.N: Trace Attempt 452	[172.96 s]
0.0.AM: Trace Attempt 876	[175.47 s]
0.0.Hp: Trace Attempt 2871	[175.72 s]
0.0.B: Trace Attempt 12219	[176.43 s]
0.0.Ht: Trace Attempt 11618	[176.60 s]
0.0.N: Trace Attempt 482	[178.87 s]
0.0.N: Trace Attempt  1	[178.89 s]
0.0.N: Trace Attempt  2	[178.89 s]
0.0.N: Trace Attempt  3	[178.89 s]
0.0.N: Trace Attempt  4	[178.89 s]
0.0.N: Trace Attempt  5	[178.89 s]
0.0.Hp: Trace Attempt 2901	[179.74 s]
0.0.AM: Trace Attempt 889	[179.74 s]
0.0.B: Trace Attempt 12343	[180.44 s]
0.0.Ht: Trace Attempt 11724	[180.62 s]
0.0.N: Trace Attempt 245	[180.84 s]
0.0.N: Stopped processing property "VGA.p1"	[180.99 s].
0.0.N: Morphing to Ncustom1
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.00 s)
0.0.Ncustom1: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ncustom1: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Ncustom1: Trace Attempt 481	[0.04 s]
0.0.Tri: Proofgrid shell started at 14364@vlsi-ria84(local) jg_13917_vlsi-ria84_1
0.0.Tri: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Tri: Trace Attempt  1	[0.00 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.B: Trace Attempt 12360	[180.94 s]
0.0.B: Stopped processing property "VGA.p1"	[181.08 s].
0.0.B: Morphing to Bcustom2
0.0.B: All properties determined. [0.00 s]
0.0.B: Exited with Success (@ 0.00 s)
0.0.Bcustom2: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bcustom2: Starting proof for property "VGA.p1"	[0.00 s].
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.00 s]
0.0.Bcustom2: Trace Attempt  2	[0.00 s]
0.0.Bcustom2: Trace Attempt  3	[0.00 s]
0.0.Bcustom2: Trace Attempt  4	[0.00 s]
0.0.Bcustom2: Trace Attempt  5	[0.00 s]
0.0.Bcustom2: Trace Attempt  1	[0.02 s]
0.0.Bcustom2: Trace Attempt  2	[0.02 s]
0.0.Bcustom2: Trace Attempt  3	[0.02 s]
0.0.Bcustom2: Trace Attempt  4	[0.02 s]
0.0.Bcustom2: Trace Attempt  5	[0.02 s]
0.0.Tri:    0.03" ---- Launching abstraction thread ----
0.0.Bcustom2: Trace Attempt  1	[0.03 s]
0.0.Bcustom2: Trace Attempt  2	[0.03 s]
0.0.Bcustom2: Trace Attempt  3	[0.03 s]
0.0.Bcustom2: Trace Attempt  4	[0.03 s]
0.0.Bcustom2: Trace Attempt  5	[0.03 s]
0.0.Tri:    0.05" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.07" ---- Launching liveness simplification thread ----
0.0.Bcustom2: Trace Attempt  1	[0.07 s]
0.0.Bcustom2: Trace Attempt  2	[0.07 s]
0.0.Bcustom2: Trace Attempt  3	[0.07 s]
0.0.Bcustom2: Trace Attempt  4	[0.07 s]
0.0.Bcustom2: Trace Attempt  5	[0.07 s]
0.0.AM: Trace Attempt 893	[181.02 s]
0.0.AM: Stopped processing property "VGA.p1"	[181.14 s].
0.0.AM: Morphing to AMcustom3
0.0.AM: All properties determined. [0.00 s]
0.0.AM: Exited with Success (@ 0.00 s)
0.0.AMcustom3: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AMcustom3: Starting proof for property "VGA.p1"	[0.00 s].
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.00 s]
0.0.AMcustom3: Trace Attempt  5	[0.00 s]
0.0.AMcustom3: Trace Attempt  1	[0.00 s]
0.0.AMcustom3: Trace Attempt  2	[0.00 s]
0.0.AMcustom3: Trace Attempt  3	[0.00 s]
0.0.AMcustom3: Trace Attempt  4	[0.01 s]
0.0.AMcustom3: Trace Attempt  5	[0.01 s]
0.0.AMcustom3: Trace Attempt  1	[0.02 s]
0.0.AMcustom3: Trace Attempt  2	[0.03 s]
0.0.AMcustom3: Trace Attempt  3	[0.03 s]
0.0.AMcustom3: Trace Attempt  4	[0.03 s]
0.0.Tri:    0.88" Simplification phase 1 complete
0.0.Ncustom1: Requesting engine job to terminate
0.0.Bcustom2: Requesting engine job to terminate
0.0.AMcustom3: Requesting engine job to terminate
0.0.Tri: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [182.02 s]
0.0.Tri: A proof was found: No trace exists. [0.95 s]
INFO (IPF057): 0.0.Tri: The property "VGA.p1" was proven in 0.95 s.
0.0.Ht: Trace Attempt 11760	[181.93 s]
0.0.Ht: All properties determined. [181.98 s]
0.0.AMcustom3: Trace Attempt 145	[0.81 s]
0.0.AMcustom3: Stopped processing property "VGA.p1"	[0.84 s].
0.0.AMcustom3: All properties determined. [0.84 s]
0.0.AMcustom3: Exited with Success (@ 182.02 s)
0: ProofGrid usable level: 0
0.0.Ncustom1: Stopped processing property "VGA.p1"	[1.02 s].
0.0.Ncustom1: All properties determined. [1.03 s]
0.0.Bcustom2: Trace Attempt 728	[0.91 s]
0.0.Bcustom2: Stopped processing property "VGA.p1"	[0.92 s].
0.0.Bcustom2: All properties determined. [0.92 s]
0.0.Ncustom1: Exited with Success (@ 182.03 s)
0.0.Hp: Trace Attempt 2918	[181.93 s]
0.0.Hp: All properties determined. [182.04 s]
0.0.Bcustom2: Exited with Success (@ 182.05 s)
0.0.Tri: Stopped processing property "VGA.p1"	[1.02 s].
0.0.Tri: All properties determined. [1.02 s]
0.0.Tri: Exited with Success (@ 182.09 s)
0.0.Ht: Exited with Success (@ 182.11 s)
0.0.Hp: Exited with Success (@ 182.35 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 99.97 %)
--------------------------------------------------------------
     engines started                               :    10
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.03      182.02        0.00       99.98 %
     Ht        0.04      181.97        0.00       99.98 %
     Oh        0.03        0.00        0.00        4.11 %
    Ncustom1        0.03      182.01        0.00       99.98 %
    Bcustom2        0.03      181.87        0.00       99.98 %
    AMcustom3        0.03      181.81        0.00       99.98 %
    Tri        0.06        0.96        0.00       93.80 %
    all        0.04      130.09        0.00       99.97 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.25      910.63        0.00

    Data read    : 11.09 MiB
    Data written : 4.03 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
proven
[<embedded>] % exit -force
[<embedded>] % INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 1.824 GB.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
Finished vga_4.tcl successfully
