
---------- Begin Simulation Statistics ----------
final_tick                               70892811887500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75446                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792524                       # Number of bytes of host memory used
host_op_rate                                   120928                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   132.54                       # Real time elapsed on the host
host_tick_rate                               19635679                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002603                       # Number of seconds simulated
sim_ticks                                  2602611250                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued              835                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 835                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   169                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           52                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3127                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       613008                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20200                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       858911                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       496449                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       613008                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       116559                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          941168                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40447                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2819                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14095357                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7120911                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20227                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1275049                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1230188                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5030831                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.186026                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.138260                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       786513     15.63%     15.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1877614     37.32%     52.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       407408      8.10%     61.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       192169      3.82%     64.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       144508      2.87%     67.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       153355      3.05%     70.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       145282      2.89%     73.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        48933      0.97%     74.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1275049     25.34%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5030831                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.520520                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.520520                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2294229                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17605077                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           561376                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1532878                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20443                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        787085                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3694723                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    81                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1411456                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   104                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              941168                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            852289                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4309160                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3899                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10945877                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           40886                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.180813                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       866223                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       536896                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.102873                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5196017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.433656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.553896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2389583     45.99%     45.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           137326      2.64%     48.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           104922      2.02%     50.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           149192      2.87%     53.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           180609      3.48%     57.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           335201      6.45%     63.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           175085      3.37%     66.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           195154      3.76%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1528945     29.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5196017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2736598                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1363523                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        33957                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           778652                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.218982                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5100836                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1411456                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          145193                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3721674                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            6                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1428265                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17258588                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3689380                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        33852                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16755449                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             60                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         26863                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20443                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         27599                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          189                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       384861                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          249                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       112085                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        29166                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          249                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28846                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5111                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26943137                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16738239                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498237                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13424064                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.215675                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16745315                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29025998                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13082587                       # number of integer regfile writes
system.switch_cpus.ipc                       1.921155                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.921155                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100099      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10391884     61.90%     62.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85936      0.51%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34649      0.21%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       342107      2.04%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128796      0.77%     66.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       160139      0.95%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63505      0.38%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       138420      0.82%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           45      0.00%     68.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       175677      1.05%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23086      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12925      0.08%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3419045     20.36%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1413084      8.42%     98.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       278346      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          417      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16789302                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1579389                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3137843                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1540921                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1889760                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              190922                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011372                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          112663     59.01%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            155      0.08%     59.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3404      1.78%     60.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            28      0.01%     60.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     60.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     60.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     60.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     60.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     60.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     60.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         3551      1.86%     62.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9868      5.17%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56252     29.46%     97.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           355      0.19%     97.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         4644      2.43%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            1      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15300736                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35902915                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15197318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16599247                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17258565                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16789302                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           23                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1230173                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        75216                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1753371                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5196017                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.231187                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.237947                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       689843     13.28%     13.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       584380     11.25%     24.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       878607     16.91%     41.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       835526     16.08%     57.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       737230     14.19%     71.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       604299     11.63%     83.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       347052      6.68%     90.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       264237      5.09%     95.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       254843      4.90%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5196017                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.225485                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              852317                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    43                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       385556                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       277169                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3721674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1428265                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6727871                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5205202                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          193232                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         131364                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           874098                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         483543                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2558                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54915211                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17489692                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22461633                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1997226                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1234305                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20443                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2111012                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1736989                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3002899                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30034463                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4127004                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21014329                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34682920                       # The number of ROB writes
system.switch_cpus.timesIdled                     139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24676                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           78                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50506                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             78                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1216                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           46                       # Transaction distribution
system.membus.trans_dist::CleanEvict                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1859                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1859                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1216                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  199744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3075                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3075    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3075                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3895991                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16122500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2602611250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5917                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          221                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4926                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1219                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19913                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19912                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           350                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5567                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        36544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2885760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2922304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1347                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            27177                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002870                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053497                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  27099     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     78      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              27177                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           45081000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38209500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            522998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          215                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        23257                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23472                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          215                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        23257                       # number of overall hits
system.l2.overall_hits::total                   23472                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          133                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2217                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2358                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          133                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2217                       # number of overall misses
system.l2.overall_misses::total                  2358                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10981500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    177997000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        188978500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10981500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    177997000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       188978500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          348                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25474                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25830                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          348                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25474                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25830                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.382184                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.087030                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.091289                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.382184                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.087030                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.091289                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82567.669173                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80287.325214                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80143.553859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82567.669173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80287.325214                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80143.553859                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         1                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  46                       # number of writebacks
system.l2.writebacks::total                        46                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2350                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3067                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9651500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    155827000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    165478500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     48167434                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9651500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    155827000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    213645934                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.382184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.087030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090979                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.382184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.087030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.118738                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72567.669173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70287.325214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70416.382979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 67179.126918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72567.669173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70287.325214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69659.580698                       # average overall mshr miss latency
system.l2.replacements                            128                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19611                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19611                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19611                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          221                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          717                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            717                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     48167434                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     48167434                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 67179.126918                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 67179.126918                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        18054                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18054                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         1857                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1859                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    146901500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     146901500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19911                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.093265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.093356                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79106.892838                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79021.785906                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1857                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1857                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    128331500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    128331500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.093265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.093256                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69106.892838                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69106.892838                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          133                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10981500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10981500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.382184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.385714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82567.669173                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81344.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          133                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          133                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9651500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9651500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.382184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.380000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72567.669173                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72567.669173                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             364                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     31095500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     31095500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5567                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.064713                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.065385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86376.388889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85427.197802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     27495500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27495500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.064713                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76376.388889                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76376.388889                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2520.818602                       # Cycle average of tags in use
system.l2.tags.total_refs                         200                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       128                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.562500                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.214920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   582.759698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    97.197677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1829.646320                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000785                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.142275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.023730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.446691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.615434                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           710                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          675                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2170                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.173340                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.551025                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    205119                       # Number of tag accesses
system.l2.tags.data_accesses                   205119                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        45888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       141888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             196800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           46                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 46                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             49181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            147544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     17631523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3270561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     54517554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75616364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        49181                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3270561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3319743                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1131172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1131172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1131172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            49181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           147544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     17631523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3270561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     54517554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             76747536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        35.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003076273750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6641                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 18                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3067                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         46                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3067                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       46                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     37707762                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                94801512                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12383.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31133.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2391                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      16                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3067                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   46                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    298.471842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.022555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.425134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          197     29.98%     29.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          181     27.55%     57.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           90     13.70%     71.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           75     11.42%     82.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      3.81%     86.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      1.98%     88.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.07%     89.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      2.74%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           51      7.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          657                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           3006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   3006.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             19                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 194880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  196288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        74.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     75.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2529977000                       # Total gap between requests
system.mem_ctrls.avgGap                     812713.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher        45888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       140480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         1216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 17631522.956031177193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3270561.440937442705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 53976559.119230732322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 467223.062991063285                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          717                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          133                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           46                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     25721506                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4179250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     64900756                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19851754250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     35873.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31422.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29274.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 431559875.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1592220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               846285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8303820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              15660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     205289760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        192463920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        837299040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1245810705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.677215                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2175041000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     86840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    340720250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3098760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1647030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13437480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              83520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     205289760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        351122850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        703692000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1278371400                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        491.187994                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1825955250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     86840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    689806000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2602601250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       851895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           851908                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       851895                       # number of overall hits
system.cpu.icache.overall_hits::total          851908                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          394                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            396                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          394                       # number of overall misses
system.cpu.icache.overall_misses::total           396                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15571000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15571000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15571000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15571000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       852289                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       852304                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       852289                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       852304                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000462                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000465                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000462                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000465                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 39520.304569                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39320.707071                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 39520.304569                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39320.707071                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          221                       # number of writebacks
system.cpu.icache.writebacks::total               221                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          348                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          348                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          348                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          348                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13778500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13778500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13778500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13778500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000408                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000408                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000408                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000408                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 39593.390805                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39593.390805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 39593.390805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39593.390805                       # average overall mshr miss latency
system.cpu.icache.replacements                    221                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       851895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          851908                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          394                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           396                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       852289                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       852304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000462                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000465                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 39520.304569                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39320.707071                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          348                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13778500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13778500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000408                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000408                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 39593.390805                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39593.390805                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004443                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46695                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               221                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            211.289593                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000073                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004369                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          129                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          114                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.251953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1704958                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1704958                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4682483                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4682484                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4682483                       # number of overall hits
system.cpu.dcache.overall_hits::total         4682484                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26379                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26385                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26379                       # number of overall misses
system.cpu.dcache.overall_misses::total         26385                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    502421497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    502421497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    502421497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    502421497                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4708862                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4708869                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4708862                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4708869                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005602                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005602                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005603                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19046.267751                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19041.936593                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19046.267751                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19041.936593                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2993                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               231                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.956710                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19611                       # number of writebacks
system.cpu.dcache.writebacks::total             19611                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data          905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data          905                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          905                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25474                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25474                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25474                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    462372497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    462372497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    462372497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    462372497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005410                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005410                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005410                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005410                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18150.761443                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18150.761443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18150.761443                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18150.761443                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24455                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3303333                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3303334                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6462                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6466                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    115678500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    115678500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3309795                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3309800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001952                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001954                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17901.346332                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17890.272193                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data          899                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          899                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5563                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5563                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     95638500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     95638500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17191.892864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17191.892864                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19917                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19919                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    386742997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    386742997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014236                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014237                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19417.733444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19415.783774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    366733997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    366733997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014232                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18418.662900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18418.662900                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70892811887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.036486                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2278167                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24455                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.157514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000114                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.036372                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          400                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9443217                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9443217                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70900556779500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101554                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796720                       # Number of bytes of host memory used
host_op_rate                                   162904                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   393.88                       # Real time elapsed on the host
host_tick_rate                               19663064                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007745                       # Number of seconds simulated
sim_ticks                                  7744892000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             1033                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                1033                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    39                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2800                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6938                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1837779                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        57748                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2620887                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1529803                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1837779                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       307976                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2861817                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118703                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6522                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42345269                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21546150                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        57748                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3843726                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4350377                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14897331                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.231191                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.138526                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2181880     14.65%     14.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5577768     37.44%     52.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1250156      8.39%     60.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       578599      3.88%     64.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444015      2.98%     67.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       464645      3.12%     70.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       422640      2.84%     73.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       133902      0.90%     74.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3843726     25.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14897331                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.516326                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.516326                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6612641                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53736631                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1704179                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4722602                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          67024                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2370689                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11303420                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   229                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4531370                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   318                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2861817                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2610789                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12765176                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         10336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               33291767                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          134048                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.184755                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2644935                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1648506                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.149273                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15477135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.537046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.559746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6864519     44.35%     44.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           441621      2.85%     47.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           316024      2.04%     49.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           455429      2.94%     52.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           558733      3.61%     55.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1006222      6.50%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           514769      3.33%     65.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           609812      3.94%     69.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4710006     30.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15477135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8434294                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4302283                       # number of floating regfile writes
system.switch_cpus.idleCycles                   12649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        99088                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2368648                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.302428                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15818344                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4531370                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          514297                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11380489                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           27                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1307                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4578669                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52643806                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11286974                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        95505                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51153892                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            201                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         71256                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          67024                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         71171                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          519                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1158373                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          807                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       561261                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       364628                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          807                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        84048                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15040                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81112216                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              51002084                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500054                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40560502                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.292627                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51125381                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88329371                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39491793                       # number of integer regfile writes
system.switch_cpus.ipc                       1.936761                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.936761                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       401516      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31433319     61.33%     62.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259527      0.51%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103626      0.20%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1023101      2.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       387500      0.76%     65.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       481954      0.94%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189460      0.37%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419908      0.82%     67.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          137      0.00%     67.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531087      1.04%     68.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69496      0.14%     69.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38784      0.08%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10264220     20.03%     89.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4329715      8.45%     97.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1045940      2.04%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       206988      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51249402                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5231508                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10328715                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5045145                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6464279                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              683804                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013343                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          345380     50.51%     50.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     50.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     50.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     50.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     50.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     50.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     50.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     50.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     50.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     50.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     50.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     50.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     50.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            282      0.04%     50.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10275      1.50%     52.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            50      0.01%     52.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     52.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     52.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%     52.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     52.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     52.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     52.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         9749      1.43%     53.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     53.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     53.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30204      4.42%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     57.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         169323     24.76%     82.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         33553      4.91%     87.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        76321     11.16%     98.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8666      1.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46300182                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    108563115                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45956939                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50688000                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52643619                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51249402                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          187                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4507676                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       232092                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          181                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5215195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15477135                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.311298                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.233918                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1845707     11.93%     11.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1738881     11.24%     23.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2649458     17.12%     40.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2445410     15.80%     56.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2212598     14.30%     70.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1900119     12.28%     82.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1090531      7.05%     89.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       774246      5.00%     94.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       820185      5.30%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15477135                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.308594                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2610789                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1090268                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       950144                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11380489                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4578669                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20766119                       # number of misc regfile reads
system.switch_cpus.numCycles                 15489784                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          631290                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         387345                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2655326                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1293790                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          5967                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     166784935                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53318393                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67979438                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6102932                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3537742                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          67024                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6020563                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5787110                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9225909                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91276854                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12664238                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             63428462                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105554429                       # The number of ROB writes
system.switch_cpus.timesIdled                     298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2258                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       161040                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2258                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7744892000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1871                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2307                       # Transaction distribution
system.membus.trans_dist::CleanEvict              493                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2267                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2267                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1871                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        11076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        11076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       412480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       412480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  412480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4138                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4138    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4138                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17236990                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           21648500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7744892000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7744892000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7744892000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7744892000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19087                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68304                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          698                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16295                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1595                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61495                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           821                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18266                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        97216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9328512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9425728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            6433                       # Total snoops (count)
system.tol2bus.snoopTraffic                    147648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            87014                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025950                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.158987                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  84756     97.41%     97.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2258      2.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87014                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147215000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119641500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1232997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7744892000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          647                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        76713                       # number of demand (read+write) hits
system.l2.demand_hits::total                    77360                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          647                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        76713                       # number of overall hits
system.l2.overall_hits::total                   77360                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          174                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         3047                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3221                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          174                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         3047                       # number of overall misses
system.l2.overall_misses::total                  3221                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     14431000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    238043000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        252474000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     14431000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    238043000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       252474000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          821                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79760                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80581                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          821                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79760                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80581                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.211937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.038202                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.039972                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.211937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.038202                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.039972                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82936.781609                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78123.728257                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78383.731760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82936.781609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78123.728257                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78383.731760                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        22                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                2307                       # number of writebacks
system.l2.writebacks::total                      2307                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         3047                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3221                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         3047                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4138                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     12691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    207573000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    220264000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     56344281                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     12691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    207573000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    276608281                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.211937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.038202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039972                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.211937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.038202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051352                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72936.781609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68123.728257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68383.731760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61444.145038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72936.781609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68123.728257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66845.887144                       # average overall mshr miss latency
system.l2.replacements                           4838                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65997                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65997                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          698                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              698                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          698                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          698                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          220                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           220                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          917                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            917                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     56344281                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     56344281                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61444.145038                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61444.145038                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        59227                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 59227                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         2267                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2267                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    174596500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     174596500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.036865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.036865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77016.541685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77016.541685                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2267                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2267                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    151926500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    151926500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.036865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.036865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67016.541685                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67016.541685                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          647                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                647                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          174                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              174                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     14431000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     14431000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            821                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.211937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.211937                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82936.781609                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82936.781609                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          174                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     12691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.211937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.211937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72936.781609                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72936.781609                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          780                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             780                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     63446500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     63446500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.042702                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.042702                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81341.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81341.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     55646500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     55646500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.042702                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042702                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71341.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71341.666667                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   7744892000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7744892000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3337.020157                       # Cycle average of tags in use
system.l2.tags.total_refs                      212758                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8928                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.830421                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      75.597192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.587355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.426891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   812.797236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    56.660579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2385.950905                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.198437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.013833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.582508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.814702                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1016                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          281                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          681                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1438                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          926                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.248047                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.750488                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    650121                       # Number of tag accesses
system.l2.tags.data_accesses                   650121                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7744892000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher        58688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        11136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       195008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             264832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        11136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         11136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       147648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          147648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher          917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         3047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2307                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2307                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher      7577640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1437851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     25178918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              34194408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1437851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1437851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       19063920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19063920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       19063920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      7577640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1437851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     25178918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             53258328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007698562500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          130                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          130                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12024                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2159                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4138                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2307                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4138                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2307                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    192                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    23                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              361                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     43494524                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   19730000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               117482024                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11022.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29772.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3161                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1800                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4138                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2307                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.595107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.525624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.901401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          382     30.15%     30.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          333     26.28%     56.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          165     13.02%     69.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           98      7.73%     77.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           67      5.29%     82.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           50      3.95%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      2.60%     89.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.74%     90.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          117      9.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1267                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.623077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.132270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             35     26.92%     26.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            54     41.54%     68.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            23     17.69%     86.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             7      5.38%     91.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             5      3.85%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             2      1.54%     96.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      1.54%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.77%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           130                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.553846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.514728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.181653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               39     30.00%     30.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.54%     31.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               75     57.69%     89.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      7.69%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.77%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.54%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           130                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 252544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12288                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  146048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  264832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               147648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        32.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        18.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     34.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7807725500                       # Total gap between requests
system.mem_ctrls.avgGap                    1211439.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher        58560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        11136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       182848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       146048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 7561112.537140608765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1437850.908702148590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 23608850.840011715889                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 18857332.032518982887                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          174                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         3047                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2307                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     27603264                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5528500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     84350260                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 193345700750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     30101.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31772.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27683.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  83808279.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3841320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2041710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12609240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            5397480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     610952160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        544058160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2515884480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3694784550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        477.060823                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6535057750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    258440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    951394250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              5205060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2766555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            15565200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            6514560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     610952160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        661796220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2416736640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3719536395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        480.256716                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6276347750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    258440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1210104250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10347493250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70900556779500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3461796                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3461809                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3461796                       # number of overall hits
system.cpu.icache.overall_hits::total         3461809                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1282                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1284                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1282                       # number of overall misses
system.cpu.icache.overall_misses::total          1284                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     41506000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41506000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     41506000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41506000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3463078                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3463093                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3463078                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3463093                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000370                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000371                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000370                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000371                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 32375.975039                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32325.545171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 32375.975039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32325.545171                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          185                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    92.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          919                       # number of writebacks
system.cpu.icache.writebacks::total               919                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          113                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          113                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1169                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1169                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1169                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1169                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     36298000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36298000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     36298000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36298000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000338                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000338                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000338                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000338                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 31050.470488                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31050.470488                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 31050.470488                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31050.470488                       # average overall mshr miss latency
system.cpu.icache.replacements                    919                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3461796                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3461809                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1282                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1284                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     41506000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41506000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3463078                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3463093                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000370                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000371                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 32375.975039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32325.545171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          113                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     36298000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36298000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000338                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000338                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 31050.470488                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31050.470488                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70900556779500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.020965                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3462980                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1171                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2957.284372                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000292                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.020673                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          134                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.492188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6927357                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6927357                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70900556779500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900556779500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900556779500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70900556779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70900556779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70900556779500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70900556779500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18909706                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18909707                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18957787                       # number of overall hits
system.cpu.dcache.overall_hits::total        18957788                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       106668                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106674                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       109963                       # number of overall misses
system.cpu.dcache.overall_misses::total        109969                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1747422493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1747422493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1747422493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1747422493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19016374                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19016381                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19067750                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19067757                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005609                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005610                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005767                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005767                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 16381.881098                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16380.959681                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15891.004183                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15890.137157                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         8614                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1008                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               849                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.146054                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          168                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        85608                       # number of writebacks
system.cpu.dcache.writebacks::total             85608                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3506                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3506                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3506                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3506                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       103162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       103162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105234                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105234                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1574851993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1574851993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1632239493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1632239493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005425                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005425                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005519                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005519                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15265.814864                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15265.814864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15510.571612                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15510.571612                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104216                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13377994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13377995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        25240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25244                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    408547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    408547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13403234                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13403239                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.001883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001883                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 16186.509509                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16183.944700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3483                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3483                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21757                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21757                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    317812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    317812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001623                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14607.344763                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14607.344763                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531712                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531712                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1338874993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1338874993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014507                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014507                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 16442.439861                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16442.036019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81405                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81405                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1257039993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1257039993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014503                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 15441.803243                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15441.803243                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        48081                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         48081                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3295                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3295                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.064135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.064135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2072                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2072                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     57387500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     57387500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040330                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040330                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 27696.669884                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27696.669884                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70900556779500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.148339                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19063028                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105240                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.138616                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000389                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.147950                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000145                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38240754                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38240754                       # Number of data accesses

---------- End Simulation Statistics   ----------
