

================================================================
== Vitis HLS Report for 'matrix_mutiply'
================================================================
* Date:           Tue Jul 18 18:12:15 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        threed_render_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    464|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|     788|    324|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    258|    -|
|Register         |        -|    -|     748|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    1536|   1046|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_40s_40s_73_2_1_U41  |mul_40s_40s_73_2_1  |        0|   4|  197|  81|    0|
    |mul_40s_40s_73_2_1_U42  |mul_40s_40s_73_2_1  |        0|   4|  197|  81|    0|
    |mul_40s_40s_73_2_1_U43  |mul_40s_40s_73_2_1  |        0|   4|  197|  81|    0|
    |mul_40s_40s_73_2_1_U44  |mul_40s_40s_73_2_1  |        0|   4|  197|  81|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  16|  788| 324|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln1271_1_fu_376_p2    |         +|   0|  0|  13|          10|           1|
    |add_ln1271_2_fu_386_p2    |         +|   0|  0|  13|          10|           2|
    |add_ln1271_fu_348_p2      |         +|   0|  0|  12|          11|          11|
    |ret_V_38_fu_460_p2        |         +|   0|  0|  80|          73|          73|
    |ret_V_fu_446_p2           |         +|   0|  0|  80|          73|          73|
    |sub_ln1271_1_fu_370_p2    |         -|   0|  0|  13|          10|          10|
    |sub_ln1271_fu_338_p2      |         -|   0|  0|  13|          10|          10|
    |select_ln19_10_fu_517_p3  |    select|   0|  0|  40|           1|          40|
    |select_ln19_6_fu_485_p3   |    select|   0|  0|  40|           1|          40|
    |select_ln19_7_fu_493_p3   |    select|   0|  0|  40|           1|          40|
    |select_ln19_8_fu_501_p3   |    select|   0|  0|  40|           1|          40|
    |select_ln19_9_fu_509_p3   |    select|   0|  0|  40|           1|          40|
    |select_ln19_fu_477_p3     |    select|   0|  0|  40|           1|          40|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 464|         203|         420|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  37|          7|    1|          7|
    |ap_phi_mux_phi_ln19_3_phi_fu_295_p6      |  14|          3|   40|        120|
    |ap_phi_mux_phi_ln19_4_phi_fu_308_p6      |  14|          3|   40|        120|
    |ap_phi_mux_phi_ln19_phi_fu_282_p6        |  14|          3|   40|        120|
    |ap_phi_mux_write_flag11_0_phi_fu_240_p6  |  14|          3|    1|          3|
    |ap_phi_mux_write_flag14_0_phi_fu_254_p6  |  14|          3|    1|          3|
    |ap_phi_mux_write_flag17_0_phi_fu_268_p6  |  14|          3|    1|          3|
    |ap_phi_mux_write_flag4_0_phi_fu_212_p6   |  14|          3|    1|          3|
    |ap_phi_mux_write_flag8_0_phi_fu_198_p6   |  14|          3|    1|          3|
    |ap_phi_mux_write_flag_0_phi_fu_226_p6    |  14|          3|    1|          3|
    |ap_return_0                              |   9|          2|   40|         80|
    |ap_return_1                              |   9|          2|   40|         80|
    |ap_return_2                              |   9|          2|   40|         80|
    |ap_return_3                              |   9|          2|   40|         80|
    |ap_return_4                              |   9|          2|   40|         80|
    |ap_return_5                              |   9|          2|   40|         80|
    |ap_return_6                              |   9|          2|   40|         80|
    |ap_return_7                              |   9|          2|   40|         80|
    |ap_return_8                              |   9|          2|   40|         80|
    |input_vector_address0                    |  14|          3|   10|         30|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 258|         55|  497|       1135|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   6|   0|    6|          0|
    |ap_return_0_preg      |  40|   0|   40|          0|
    |ap_return_1_preg      |  40|   0|   40|          0|
    |ap_return_2_preg      |  40|   0|   40|          0|
    |ap_return_3_preg      |  40|   0|   40|          0|
    |ap_return_4_preg      |  40|   0|   40|          0|
    |ap_return_5_preg      |  40|   0|   40|          0|
    |ap_return_6_preg      |  40|   0|   40|          0|
    |ap_return_7_preg      |  40|   0|   40|          0|
    |ap_return_8_preg      |  40|   0|   40|          0|
    |r_V_54_reg_601        |  40|   0|   40|          0|
    |r_V_55_reg_643        |  73|   0|   73|          0|
    |r_V_56_reg_648        |  73|   0|   73|          0|
    |r_V_57_reg_653        |  73|   0|   73|          0|
    |r_V_58_reg_658        |  73|   0|   73|          0|
    |r_V_reg_596           |  40|   0|   40|          0|
    |sub_ln1271_1_reg_579  |  10|   0|   10|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 748|   0|  748|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|        matrix_mutiply|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        matrix_mutiply|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        matrix_mutiply|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        matrix_mutiply|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        matrix_mutiply|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        matrix_mutiply|  return value|
|ap_return_0            |  out|   40|  ap_ctrl_hs|        matrix_mutiply|  return value|
|ap_return_1            |  out|   40|  ap_ctrl_hs|        matrix_mutiply|  return value|
|ap_return_2            |  out|   40|  ap_ctrl_hs|        matrix_mutiply|  return value|
|ap_return_3            |  out|   40|  ap_ctrl_hs|        matrix_mutiply|  return value|
|ap_return_4            |  out|   40|  ap_ctrl_hs|        matrix_mutiply|  return value|
|ap_return_5            |  out|   40|  ap_ctrl_hs|        matrix_mutiply|  return value|
|ap_return_6            |  out|   40|  ap_ctrl_hs|        matrix_mutiply|  return value|
|ap_return_7            |  out|   40|  ap_ctrl_hs|        matrix_mutiply|  return value|
|ap_return_8            |  out|   40|  ap_ctrl_hs|        matrix_mutiply|  return value|
|input_vector_address0  |  out|   10|   ap_memory|          input_vector|         array|
|input_vector_ce0       |  out|    1|   ap_memory|          input_vector|         array|
|input_vector_q0        |   in|   40|   ap_memory|          input_vector|         array|
|input_vector_address1  |  out|   10|   ap_memory|          input_vector|         array|
|input_vector_ce1       |  out|    1|   ap_memory|          input_vector|         array|
|input_vector_q1        |   in|   40|   ap_memory|          input_vector|         array|
|input_vector_offset    |   in|    7|     ap_none|   input_vector_offset|        scalar|
|input_vector_offset1   |   in|    2|     ap_none|  input_vector_offset1|        scalar|
|p_read5                |   in|   40|     ap_none|               p_read5|        scalar|
|p_read6                |   in|   40|     ap_none|               p_read6|        scalar|
|p_read9                |   in|   40|     ap_none|               p_read9|        scalar|
|p_read10               |   in|   40|     ap_none|              p_read10|        scalar|
|p_read                 |   in|   40|     ap_none|                p_read|        scalar|
|p_read1                |   in|   40|     ap_none|               p_read1|        scalar|
|p_read2                |   in|   40|     ap_none|               p_read2|        scalar|
|p_read3                |   in|   40|     ap_none|               p_read3|        scalar|
|p_read4                |   in|   40|     ap_none|               p_read4|        scalar|
|p_read7                |   in|   40|     ap_none|               p_read7|        scalar|
|p_read8                |   in|   40|     ap_none|               p_read8|        scalar|
|p_read11               |   in|   40|     ap_none|              p_read11|        scalar|
|p_read12               |   in|   40|     ap_none|              p_read12|        scalar|
|output_vector_offset   |   in|    2|     ap_none|  output_vector_offset|        scalar|
+-----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%input_vector_offset1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %input_vector_offset1"   --->   Operation 7 'read' 'input_vector_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_vector_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %input_vector_offset"   --->   Operation 8 'read' 'input_vector_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%input_vector_offset1_cast3 = zext i2 %input_vector_offset1_read"   --->   Operation 9 'zext' 'input_vector_offset1_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i7 %input_vector_offset_read"   --->   Operation 10 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %input_vector_offset_read, i2 0"   --->   Operation 11 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i9 %tmp"   --->   Operation 12 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.82ns)   --->   "%sub_ln1271 = sub i10 %zext_ln1271_2, i10 %zext_ln1271"   --->   Operation 13 'sub' 'sub_ln1271' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i10 %sub_ln1271"   --->   Operation 14 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln1271 = add i11 %sext_ln1271, i11 %input_vector_offset1_cast3"   --->   Operation 15 'add' 'add_ln1271' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln1271 = trunc i11 %add_ln1271"   --->   Operation 16 'trunc' 'trunc_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln1271_1 = trunc i11 %add_ln1271"   --->   Operation 17 'trunc' 'trunc_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1271_1, i2 0"   --->   Operation 18 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%sub_ln1271_1 = sub i10 %p_shl, i10 %trunc_ln1271"   --->   Operation 19 'sub' 'sub_ln1271_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln1271_1 = add i10 %sub_ln1271_1, i10 1"   --->   Operation 20 'add' 'add_ln1271_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i10 %add_ln1271_1"   --->   Operation 21 'zext' 'zext_ln1271_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%input_vector_addr_1 = getelementptr i40 %input_vector, i64 0, i64 %zext_ln1271_4"   --->   Operation 22 'getelementptr' 'input_vector_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.73ns)   --->   "%add_ln1271_2 = add i10 %sub_ln1271_1, i10 2"   --->   Operation 23 'add' 'add_ln1271_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1271_5 = zext i10 %add_ln1271_2"   --->   Operation 24 'zext' 'zext_ln1271_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%input_vector_addr_2 = getelementptr i40 %input_vector, i64 0, i64 %zext_ln1271_5"   --->   Operation 25 'getelementptr' 'input_vector_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%r_V = load i10 %input_vector_addr_1"   --->   Operation 26 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 990> <RAM>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%r_V_54 = load i10 %input_vector_addr_2"   --->   Operation 27 'load' 'r_V_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 990> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 28 [1/2] (3.25ns)   --->   "%r_V = load i10 %input_vector_addr_1"   --->   Operation 28 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 990> <RAM>
ST_3 : Operation 29 [1/2] (3.25ns)   --->   "%r_V_54 = load i10 %input_vector_addr_2"   --->   Operation 29 'load' 'r_V_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 990> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_read1018 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read10"   --->   Operation 30 'read' 'p_read1018' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_read917 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read9"   --->   Operation 31 'read' 'p_read917' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_read616 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read6"   --->   Operation 32 'read' 'p_read616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%p_read515 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read5"   --->   Operation 33 'read' 'p_read515' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i40 %r_V"   --->   Operation 34 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i40 %r_V_54"   --->   Operation 35 'sext' 'sext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i40 %p_read515"   --->   Operation 36 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (6.91ns)   --->   "%r_V_55 = mul i73 %sext_ln1273, i73 %sext_ln1270"   --->   Operation 37 'mul' 'r_V_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i40 %p_read917"   --->   Operation 38 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (6.91ns)   --->   "%r_V_56 = mul i73 %sext_ln1273_9, i73 %sext_ln1270_11"   --->   Operation 39 'mul' 'r_V_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i40 %p_read616"   --->   Operation 40 'sext' 'sext_ln1273_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (6.91ns)   --->   "%r_V_57 = mul i73 %sext_ln1273_10, i73 %sext_ln1270"   --->   Operation 41 'mul' 'r_V_57' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i40 %p_read1018"   --->   Operation 42 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (6.91ns)   --->   "%r_V_58 = mul i73 %sext_ln1273_11, i73 %sext_ln1270_11"   --->   Operation 43 'mul' 'r_V_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i10 %sub_ln1271_1"   --->   Operation 44 'zext' 'zext_ln1271_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%input_vector_addr = getelementptr i40 %input_vector, i64 0, i64 %zext_ln1271_3"   --->   Operation 45 'getelementptr' 'input_vector_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (3.25ns)   --->   "%input_vector_load = load i10 %input_vector_addr"   --->   Operation 46 'load' 'input_vector_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 990> <RAM>
ST_5 : Operation 47 [1/2] (6.91ns)   --->   "%r_V_55 = mul i73 %sext_ln1273, i73 %sext_ln1270"   --->   Operation 47 'mul' 'r_V_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/2] (6.91ns)   --->   "%r_V_56 = mul i73 %sext_ln1273_9, i73 %sext_ln1270_11"   --->   Operation 48 'mul' 'r_V_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/2] (6.91ns)   --->   "%r_V_57 = mul i73 %sext_ln1273_10, i73 %sext_ln1270"   --->   Operation 49 'mul' 'r_V_57' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/2] (6.91ns)   --->   "%r_V_58 = mul i73 %sext_ln1273_11, i73 %sext_ln1270_11"   --->   Operation 50 'mul' 'r_V_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.36>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%output_vector_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %output_vector_offset"   --->   Operation 51 'read' 'output_vector_offset_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_29 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read12"   --->   Operation 52 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_30 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read11"   --->   Operation 53 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%p_read825 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read8"   --->   Operation 54 'read' 'p_read825' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%p_read724 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read7"   --->   Operation 55 'read' 'p_read724' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%p_read423 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read4"   --->   Operation 56 'read' 'p_read423' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_read322 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read3"   --->   Operation 57 'read' 'p_read322' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%p_read221 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read2"   --->   Operation 58 'read' 'p_read221' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%p_read120 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read1"   --->   Operation 59 'read' 'p_read120' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%p_read19 = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %p_read"   --->   Operation 60 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (3.25ns)   --->   "%input_vector_load = load i10 %input_vector_addr"   --->   Operation 61 'load' 'input_vector_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 990> <RAM>
ST_6 : Operation 62 [1/1] (3.77ns)   --->   "%ret_V = add i73 %r_V_55, i73 %r_V_56"   --->   Operation 62 'add' 'ret_V' <Predicate = true> <Delay = 3.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i40 @_ssdm_op_PartSelect.i40.i73.i32.i32, i73 %ret_V, i32 33, i32 72"   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (3.77ns)   --->   "%ret_V_38 = add i73 %r_V_57, i73 %r_V_58"   --->   Operation 64 'add' 'ret_V_38' <Predicate = true> <Delay = 3.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln818_7 = partselect i40 @_ssdm_op_PartSelect.i40.i73.i32.i32, i73 %ret_V_38, i32 33, i32 72"   --->   Operation 65 'partselect' 'trunc_ln818_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.58ns)   --->   "%switch_ln16 = switch i2 %output_vector_offset_read, void %branch2, i2 0, void %entry9, i2 1, void %branch1" [src/threed_render_hls.cpp:16]   --->   Operation 66 'switch' 'switch_ln16' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln16 = br void %entry9" [src/threed_render_hls.cpp:16]   --->   Operation 67 'br' 'br_ln16' <Predicate = (output_vector_offset_read == 1)> <Delay = 1.58>
ST_6 : Operation 68 [1/1] (1.58ns)   --->   "%br_ln16 = br void %entry9" [src/threed_render_hls.cpp:16]   --->   Operation 68 'br' 'br_ln16' <Predicate = (output_vector_offset_read != 0 & output_vector_offset_read != 1)> <Delay = 1.58>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%write_flag8_0 = phi i1 1, void %branch2, i1 0, void %branch1, i1 0, void %entry"   --->   Operation 69 'phi' 'write_flag8_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%write_flag4_0 = phi i1 0, void %branch2, i1 1, void %branch1, i1 0, void %entry"   --->   Operation 70 'phi' 'write_flag4_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%write_flag_0 = phi i1 0, void %branch2, i1 0, void %branch1, i1 1, void %entry"   --->   Operation 71 'phi' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.58ns)   --->   "%switch_ln17 = switch i2 %output_vector_offset_read, void %branch5, i2 0, void %entry914, i2 1, void %branch4" [src/threed_render_hls.cpp:17]   --->   Operation 72 'switch' 'switch_ln17' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 73 [1/1] (1.58ns)   --->   "%br_ln17 = br void %entry914" [src/threed_render_hls.cpp:17]   --->   Operation 73 'br' 'br_ln17' <Predicate = (output_vector_offset_read == 1)> <Delay = 1.58>
ST_6 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln17 = br void %entry914" [src/threed_render_hls.cpp:17]   --->   Operation 74 'br' 'br_ln17' <Predicate = (output_vector_offset_read != 0 & output_vector_offset_read != 1)> <Delay = 1.58>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%write_flag11_0 = phi i1 0, void %branch5, i1 0, void %branch4, i1 1, void %entry9"   --->   Operation 75 'phi' 'write_flag11_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%write_flag14_0 = phi i1 0, void %branch5, i1 1, void %branch4, i1 0, void %entry9"   --->   Operation 76 'phi' 'write_flag14_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%write_flag17_0 = phi i1 1, void %branch5, i1 0, void %branch4, i1 0, void %entry9"   --->   Operation 77 'phi' 'write_flag17_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.58ns)   --->   "%switch_ln18 = switch i2 %output_vector_offset_read, void %branch8, i2 0, void %entry91419, i2 1, void %branch7" [src/threed_render_hls.cpp:18]   --->   Operation 78 'switch' 'switch_ln18' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 79 [1/1] (1.58ns)   --->   "%br_ln18 = br void %entry91419" [src/threed_render_hls.cpp:18]   --->   Operation 79 'br' 'br_ln18' <Predicate = (output_vector_offset_read == 1)> <Delay = 1.58>
ST_6 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln18 = br void %entry91419" [src/threed_render_hls.cpp:18]   --->   Operation 80 'br' 'br_ln18' <Predicate = (output_vector_offset_read != 0 & output_vector_offset_read != 1)> <Delay = 1.58>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%phi_ln19 = phi i40 %p_read825, void %branch8, i40 %p_read825, void %branch7, i40 %trunc_ln818_7, void %entry914" [src/threed_render_hls.cpp:19]   --->   Operation 81 'phi' 'phi_ln19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%phi_ln19_3 = phi i40 %p_read_30, void %branch8, i40 %trunc_ln818_7, void %branch7, i40 %p_read_30, void %entry914" [src/threed_render_hls.cpp:19]   --->   Operation 82 'phi' 'phi_ln19_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%phi_ln19_4 = phi i40 %trunc_ln818_7, void %branch8, i40 %p_read_29, void %branch7, i40 %p_read_29, void %entry914" [src/threed_render_hls.cpp:19]   --->   Operation 83 'phi' 'phi_ln19_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.56ns)   --->   "%select_ln19 = select i1 %write_flag_0, i40 %input_vector_load, i40 %p_read19" [src/threed_render_hls.cpp:19]   --->   Operation 84 'select' 'select_ln19' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.56ns)   --->   "%select_ln19_6 = select i1 %write_flag4_0, i40 %input_vector_load, i40 %p_read120" [src/threed_render_hls.cpp:19]   --->   Operation 85 'select' 'select_ln19_6' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (1.56ns)   --->   "%select_ln19_7 = select i1 %write_flag8_0, i40 %input_vector_load, i40 %p_read221" [src/threed_render_hls.cpp:19]   --->   Operation 86 'select' 'select_ln19_7' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.56ns)   --->   "%select_ln19_8 = select i1 %write_flag11_0, i40 %trunc_ln, i40 %p_read322" [src/threed_render_hls.cpp:19]   --->   Operation 87 'select' 'select_ln19_8' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.56ns)   --->   "%select_ln19_9 = select i1 %write_flag14_0, i40 %trunc_ln, i40 %p_read423" [src/threed_render_hls.cpp:19]   --->   Operation 88 'select' 'select_ln19_9' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.56ns)   --->   "%select_ln19_10 = select i1 %write_flag17_0, i40 %trunc_ln, i40 %p_read724" [src/threed_render_hls.cpp:19]   --->   Operation 89 'select' 'select_ln19_10' <Predicate = true> <Delay = 1.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%mrv = insertvalue i360 <undef>, i40 %select_ln19" [src/threed_render_hls.cpp:19]   --->   Operation 90 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i360 %mrv, i40 %select_ln19_6" [src/threed_render_hls.cpp:19]   --->   Operation 91 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i360 %mrv_1, i40 %select_ln19_7" [src/threed_render_hls.cpp:19]   --->   Operation 92 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i360 %mrv_2, i40 %select_ln19_8" [src/threed_render_hls.cpp:19]   --->   Operation 93 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i360 %mrv_3, i40 %select_ln19_9" [src/threed_render_hls.cpp:19]   --->   Operation 94 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i360 %mrv_4, i40 %select_ln19_10" [src/threed_render_hls.cpp:19]   --->   Operation 95 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i360 %mrv_5, i40 %phi_ln19" [src/threed_render_hls.cpp:19]   --->   Operation 96 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i360 %mrv_6, i40 %phi_ln19_3" [src/threed_render_hls.cpp:19]   --->   Operation 97 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i360 %mrv_7, i40 %phi_ln19_4" [src/threed_render_hls.cpp:19]   --->   Operation 98 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%ret_ln19 = ret i360 %mrv_8" [src/threed_render_hls.cpp:19]   --->   Operation 99 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_vector]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_vector_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_vector_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_vector_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_vector_offset1_read  (read          ) [ 0000000]
input_vector_offset_read   (read          ) [ 0000000]
input_vector_offset1_cast3 (zext          ) [ 0000000]
zext_ln1271                (zext          ) [ 0000000]
tmp                        (bitconcatenate) [ 0000000]
zext_ln1271_2              (zext          ) [ 0000000]
sub_ln1271                 (sub           ) [ 0000000]
sext_ln1271                (sext          ) [ 0000000]
add_ln1271                 (add           ) [ 0000000]
trunc_ln1271               (trunc         ) [ 0000000]
trunc_ln1271_1             (trunc         ) [ 0000000]
p_shl                      (bitconcatenate) [ 0000000]
sub_ln1271_1               (sub           ) [ 0011110]
add_ln1271_1               (add           ) [ 0000000]
zext_ln1271_4              (zext          ) [ 0000000]
input_vector_addr_1        (getelementptr ) [ 0001000]
add_ln1271_2               (add           ) [ 0000000]
zext_ln1271_5              (zext          ) [ 0000000]
input_vector_addr_2        (getelementptr ) [ 0001000]
r_V                        (load          ) [ 0000100]
r_V_54                     (load          ) [ 0000100]
p_read1018                 (read          ) [ 0000000]
p_read917                  (read          ) [ 0000000]
p_read616                  (read          ) [ 0000000]
p_read515                  (read          ) [ 0000000]
sext_ln1270                (sext          ) [ 0000010]
sext_ln1270_11             (sext          ) [ 0000010]
sext_ln1273                (sext          ) [ 0000010]
sext_ln1273_9              (sext          ) [ 0000010]
sext_ln1273_10             (sext          ) [ 0000010]
sext_ln1273_11             (sext          ) [ 0000010]
zext_ln1271_3              (zext          ) [ 0000000]
input_vector_addr          (getelementptr ) [ 0000001]
r_V_55                     (mul           ) [ 0000001]
r_V_56                     (mul           ) [ 0000001]
r_V_57                     (mul           ) [ 0000001]
r_V_58                     (mul           ) [ 0000001]
output_vector_offset_read  (read          ) [ 0000001]
p_read_29                  (read          ) [ 0000000]
p_read_30                  (read          ) [ 0000000]
p_read825                  (read          ) [ 0000000]
p_read724                  (read          ) [ 0000000]
p_read423                  (read          ) [ 0000000]
p_read322                  (read          ) [ 0000000]
p_read221                  (read          ) [ 0000000]
p_read120                  (read          ) [ 0000000]
p_read19                   (read          ) [ 0000000]
input_vector_load          (load          ) [ 0000000]
ret_V                      (add           ) [ 0000000]
trunc_ln                   (partselect    ) [ 0000000]
ret_V_38                   (add           ) [ 0000000]
trunc_ln818_7              (partselect    ) [ 0000000]
switch_ln16                (switch        ) [ 0000000]
br_ln16                    (br            ) [ 0000000]
br_ln16                    (br            ) [ 0000000]
write_flag8_0              (phi           ) [ 0000000]
write_flag4_0              (phi           ) [ 0000000]
write_flag_0               (phi           ) [ 0000000]
switch_ln17                (switch        ) [ 0000000]
br_ln17                    (br            ) [ 0000000]
br_ln17                    (br            ) [ 0000000]
write_flag11_0             (phi           ) [ 0000000]
write_flag14_0             (phi           ) [ 0000000]
write_flag17_0             (phi           ) [ 0000000]
switch_ln18                (switch        ) [ 0000000]
br_ln18                    (br            ) [ 0000000]
br_ln18                    (br            ) [ 0000000]
phi_ln19                   (phi           ) [ 0000000]
phi_ln19_3                 (phi           ) [ 0000000]
phi_ln19_4                 (phi           ) [ 0000000]
select_ln19                (select        ) [ 0000000]
select_ln19_6              (select        ) [ 0000000]
select_ln19_7              (select        ) [ 0000000]
select_ln19_8              (select        ) [ 0000000]
select_ln19_9              (select        ) [ 0000000]
select_ln19_10             (select        ) [ 0000000]
mrv                        (insertvalue   ) [ 0000000]
mrv_1                      (insertvalue   ) [ 0000000]
mrv_2                      (insertvalue   ) [ 0000000]
mrv_3                      (insertvalue   ) [ 0000000]
mrv_4                      (insertvalue   ) [ 0000000]
mrv_5                      (insertvalue   ) [ 0000000]
mrv_6                      (insertvalue   ) [ 0000000]
mrv_7                      (insertvalue   ) [ 0000000]
mrv_8                      (insertvalue   ) [ 0000000]
ret_ln19                   (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_vector">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_vector"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_vector_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_vector_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_vector_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_vector_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_vector_offset">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_vector_offset"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i40"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="input_vector_offset1_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="2" slack="0"/>
<pin id="68" dir="0" index="1" bw="2" slack="0"/>
<pin id="69" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_vector_offset1_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="input_vector_offset_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="7" slack="0"/>
<pin id="75" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_vector_offset_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read1018_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="40" slack="0"/>
<pin id="80" dir="0" index="1" bw="40" slack="0"/>
<pin id="81" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read1018/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read917_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="40" slack="0"/>
<pin id="86" dir="0" index="1" bw="40" slack="0"/>
<pin id="87" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read917/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read616_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="40" slack="0"/>
<pin id="92" dir="0" index="1" bw="40" slack="0"/>
<pin id="93" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read616/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read515_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="40" slack="0"/>
<pin id="98" dir="0" index="1" bw="40" slack="0"/>
<pin id="99" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read515/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="output_vector_offset_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="0"/>
<pin id="104" dir="0" index="1" bw="2" slack="0"/>
<pin id="105" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_vector_offset_read/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_29_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="40" slack="0"/>
<pin id="110" dir="0" index="1" bw="40" slack="0"/>
<pin id="111" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_29/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_30_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="40" slack="0"/>
<pin id="116" dir="0" index="1" bw="40" slack="0"/>
<pin id="117" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_30/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read825_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="40" slack="0"/>
<pin id="122" dir="0" index="1" bw="40" slack="0"/>
<pin id="123" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read825/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read724_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="40" slack="0"/>
<pin id="128" dir="0" index="1" bw="40" slack="0"/>
<pin id="129" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read724/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read423_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="40" slack="0"/>
<pin id="134" dir="0" index="1" bw="40" slack="0"/>
<pin id="135" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read423/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read322_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="40" slack="0"/>
<pin id="140" dir="0" index="1" bw="40" slack="0"/>
<pin id="141" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read322/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read221_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="40" slack="0"/>
<pin id="146" dir="0" index="1" bw="40" slack="0"/>
<pin id="147" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read221/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read120_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="40" slack="0"/>
<pin id="152" dir="0" index="1" bw="40" slack="0"/>
<pin id="153" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read120/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read19_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="40" slack="0"/>
<pin id="158" dir="0" index="1" bw="40" slack="0"/>
<pin id="159" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read19/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="input_vector_addr_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="40" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="10" slack="0"/>
<pin id="166" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_vector_addr_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="input_vector_addr_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="40" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="10" slack="0"/>
<pin id="173" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_vector_addr_2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="0"/>
<pin id="181" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="182" dir="0" index="5" bw="40" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="40" slack="0"/>
<pin id="184" dir="1" index="7" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/2 r_V_54/2 input_vector_load/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="input_vector_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="40" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="10" slack="0"/>
<pin id="191" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_vector_addr/5 "/>
</bind>
</comp>

<comp id="195" class="1005" name="write_flag8_0_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag8_0 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_flag8_0_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="1" slack="0"/>
<pin id="204" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag8_0/6 "/>
</bind>
</comp>

<comp id="209" class="1005" name="write_flag4_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag4_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_flag4_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="4" bw="1" slack="0"/>
<pin id="218" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag4_0/6 "/>
</bind>
</comp>

<comp id="223" class="1005" name="write_flag_0_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_flag_0_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="4" bw="1" slack="0"/>
<pin id="232" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_0/6 "/>
</bind>
</comp>

<comp id="237" class="1005" name="write_flag11_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag11_0 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="write_flag11_0_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="4" bw="1" slack="0"/>
<pin id="246" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag11_0/6 "/>
</bind>
</comp>

<comp id="251" class="1005" name="write_flag14_0_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag14_0 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="write_flag14_0_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="4" bw="1" slack="0"/>
<pin id="260" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag14_0/6 "/>
</bind>
</comp>

<comp id="265" class="1005" name="write_flag17_0_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="write_flag17_0 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="write_flag17_0_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="4" bw="1" slack="0"/>
<pin id="274" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag17_0/6 "/>
</bind>
</comp>

<comp id="279" class="1005" name="phi_ln19_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="281" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln19 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="phi_ln19_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="40" slack="0"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="40" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="4" bw="40" slack="0"/>
<pin id="288" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="6" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln19/6 "/>
</bind>
</comp>

<comp id="292" class="1005" name="phi_ln19_3_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="294" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln19_3 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="phi_ln19_3_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="40" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="40" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="4" bw="40" slack="0"/>
<pin id="301" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="6" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln19_3/6 "/>
</bind>
</comp>

<comp id="305" class="1005" name="phi_ln19_4_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="40" slack="2147483647"/>
<pin id="307" dir="1" index="1" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln19_4 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="phi_ln19_4_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="40" slack="0"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="40" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="4" bw="40" slack="0"/>
<pin id="314" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="6" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln19_4/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="input_vector_offset1_cast3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_vector_offset1_cast3/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln1271_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="0" index="1" bw="7" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln1271_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_2/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln1271_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="0"/>
<pin id="340" dir="0" index="1" bw="7" slack="0"/>
<pin id="341" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1271/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln1271_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="0"/>
<pin id="346" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1271/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln1271_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="0" index="1" bw="2" slack="0"/>
<pin id="351" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln1271_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="0"/>
<pin id="356" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1271/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln1271_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1271_1/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_shl_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sub_ln1271_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="0" index="1" bw="10" slack="0"/>
<pin id="373" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1271_1/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln1271_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="1"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln1271_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_4/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln1271_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="1"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1271_2/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln1271_5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_5/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln1270_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="40" slack="1"/>
<pin id="398" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln1270_11_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="40" slack="1"/>
<pin id="401" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_11/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln1273_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="40" slack="0"/>
<pin id="404" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="40" slack="0"/>
<pin id="408" dir="0" index="1" bw="40" slack="0"/>
<pin id="409" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_55/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln1273_9_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="40" slack="0"/>
<pin id="414" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_9/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="40" slack="0"/>
<pin id="418" dir="0" index="1" bw="40" slack="0"/>
<pin id="419" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_56/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln1273_10_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="40" slack="0"/>
<pin id="424" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_10/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="40" slack="0"/>
<pin id="428" dir="0" index="1" bw="40" slack="0"/>
<pin id="429" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_57/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sext_ln1273_11_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="40" slack="0"/>
<pin id="434" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273_11/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="40" slack="0"/>
<pin id="438" dir="0" index="1" bw="40" slack="0"/>
<pin id="439" dir="1" index="2" bw="73" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_58/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln1271_3_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="4"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_3/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="ret_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="73" slack="1"/>
<pin id="448" dir="0" index="1" bw="73" slack="1"/>
<pin id="449" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="trunc_ln_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="40" slack="0"/>
<pin id="452" dir="0" index="1" bw="73" slack="0"/>
<pin id="453" dir="0" index="2" bw="7" slack="0"/>
<pin id="454" dir="0" index="3" bw="8" slack="0"/>
<pin id="455" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="ret_V_38_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="73" slack="1"/>
<pin id="462" dir="0" index="1" bw="73" slack="1"/>
<pin id="463" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="trunc_ln818_7_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="40" slack="0"/>
<pin id="466" dir="0" index="1" bw="73" slack="0"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="0" index="3" bw="8" slack="0"/>
<pin id="469" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_7/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln19_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="40" slack="0"/>
<pin id="480" dir="0" index="2" bw="40" slack="0"/>
<pin id="481" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="select_ln19_6_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="40" slack="0"/>
<pin id="488" dir="0" index="2" bw="40" slack="0"/>
<pin id="489" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_6/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln19_7_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="40" slack="0"/>
<pin id="496" dir="0" index="2" bw="40" slack="0"/>
<pin id="497" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_7/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="select_ln19_8_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="40" slack="0"/>
<pin id="504" dir="0" index="2" bw="40" slack="0"/>
<pin id="505" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_8/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="select_ln19_9_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="40" slack="0"/>
<pin id="512" dir="0" index="2" bw="40" slack="0"/>
<pin id="513" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_9/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln19_10_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="40" slack="0"/>
<pin id="520" dir="0" index="2" bw="40" slack="0"/>
<pin id="521" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_10/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="mrv_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="360" slack="0"/>
<pin id="527" dir="0" index="1" bw="40" slack="0"/>
<pin id="528" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="mrv_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="360" slack="0"/>
<pin id="533" dir="0" index="1" bw="40" slack="0"/>
<pin id="534" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="mrv_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="360" slack="0"/>
<pin id="539" dir="0" index="1" bw="40" slack="0"/>
<pin id="540" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="mrv_3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="360" slack="0"/>
<pin id="545" dir="0" index="1" bw="40" slack="0"/>
<pin id="546" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="mrv_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="360" slack="0"/>
<pin id="551" dir="0" index="1" bw="40" slack="0"/>
<pin id="552" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="mrv_5_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="360" slack="0"/>
<pin id="557" dir="0" index="1" bw="40" slack="0"/>
<pin id="558" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="mrv_6_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="360" slack="0"/>
<pin id="563" dir="0" index="1" bw="40" slack="0"/>
<pin id="564" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="mrv_7_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="360" slack="0"/>
<pin id="569" dir="0" index="1" bw="40" slack="0"/>
<pin id="570" dir="1" index="2" bw="360" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="mrv_8_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="360" slack="0"/>
<pin id="575" dir="0" index="1" bw="40" slack="0"/>
<pin id="576" dir="1" index="2" bw="360" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/6 "/>
</bind>
</comp>

<comp id="579" class="1005" name="sub_ln1271_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="1"/>
<pin id="581" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1271_1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="input_vector_addr_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="1"/>
<pin id="588" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_vector_addr_1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="input_vector_addr_2_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="1"/>
<pin id="593" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_vector_addr_2 "/>
</bind>
</comp>

<comp id="596" class="1005" name="r_V_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="40" slack="1"/>
<pin id="598" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="601" class="1005" name="r_V_54_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="40" slack="1"/>
<pin id="603" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_54 "/>
</bind>
</comp>

<comp id="606" class="1005" name="sext_ln1270_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="73" slack="1"/>
<pin id="608" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270 "/>
</bind>
</comp>

<comp id="612" class="1005" name="sext_ln1270_11_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="73" slack="1"/>
<pin id="614" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270_11 "/>
</bind>
</comp>

<comp id="618" class="1005" name="sext_ln1273_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="73" slack="1"/>
<pin id="620" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="623" class="1005" name="sext_ln1273_9_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="73" slack="1"/>
<pin id="625" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_9 "/>
</bind>
</comp>

<comp id="628" class="1005" name="sext_ln1273_10_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="73" slack="1"/>
<pin id="630" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_10 "/>
</bind>
</comp>

<comp id="633" class="1005" name="sext_ln1273_11_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="73" slack="1"/>
<pin id="635" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273_11 "/>
</bind>
</comp>

<comp id="638" class="1005" name="input_vector_addr_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="1"/>
<pin id="640" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_vector_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="r_V_55_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="73" slack="1"/>
<pin id="645" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V_55 "/>
</bind>
</comp>

<comp id="648" class="1005" name="r_V_56_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="73" slack="1"/>
<pin id="650" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V_56 "/>
</bind>
</comp>

<comp id="653" class="1005" name="r_V_57_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="73" slack="1"/>
<pin id="655" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V_57 "/>
</bind>
</comp>

<comp id="658" class="1005" name="r_V_58_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="73" slack="1"/>
<pin id="660" dir="1" index="1" bw="73" slack="1"/>
</pin_list>
<bind>
<opset="r_V_58 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="34" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="50" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="50" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="50" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="185"><net_src comp="162" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="62" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="220"><net_src comp="62" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="60" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="62" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="248"><net_src comp="62" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="62" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="240" pin=4"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="60" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="254" pin=4"/></net>

<net id="276"><net_src comp="60" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="62" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="278"><net_src comp="62" pin="0"/><net_sink comp="268" pin=4"/></net>

<net id="290"><net_src comp="120" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="120" pin="2"/><net_sink comp="282" pin=2"/></net>

<net id="303"><net_src comp="114" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="114" pin="2"/><net_sink comp="295" pin=4"/></net>

<net id="316"><net_src comp="108" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="108" pin="2"/><net_sink comp="308" pin=4"/></net>

<net id="321"><net_src comp="66" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="72" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="72" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="40" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="322" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="318" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="348" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="42" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="40" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="354" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="44" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="405"><net_src comp="96" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="396" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="84" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="399" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="90" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="396" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="78" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="399" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="442" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="456"><net_src comp="52" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="446" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="54" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="56" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="470"><net_src comp="52" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="460" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="54" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="56" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="474"><net_src comp="464" pin="4"/><net_sink comp="282" pin=4"/></net>

<net id="475"><net_src comp="464" pin="4"/><net_sink comp="295" pin=2"/></net>

<net id="476"><net_src comp="464" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="482"><net_src comp="226" pin="6"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="176" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="156" pin="2"/><net_sink comp="477" pin=2"/></net>

<net id="490"><net_src comp="212" pin="6"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="176" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="150" pin="2"/><net_sink comp="485" pin=2"/></net>

<net id="498"><net_src comp="198" pin="6"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="176" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="144" pin="2"/><net_sink comp="493" pin=2"/></net>

<net id="506"><net_src comp="240" pin="6"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="450" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="138" pin="2"/><net_sink comp="501" pin=2"/></net>

<net id="514"><net_src comp="254" pin="6"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="450" pin="4"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="132" pin="2"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="268" pin="6"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="450" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="126" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="64" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="477" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="485" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="493" pin="3"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="501" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="509" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="517" pin="3"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="282" pin="6"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="295" pin="6"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="308" pin="6"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="370" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="589"><net_src comp="162" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="594"><net_src comp="169" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="599"><net_src comp="176" pin="7"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="604"><net_src comp="176" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="609"><net_src comp="396" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="615"><net_src comp="399" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="621"><net_src comp="402" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="626"><net_src comp="412" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="631"><net_src comp="422" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="636"><net_src comp="432" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="641"><net_src comp="187" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="646"><net_src comp="406" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="651"><net_src comp="416" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="656"><net_src comp="426" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="661"><net_src comp="436" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="460" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_vector | {}
 - Input state : 
	Port: matrix_mutiply : input_vector | {2 3 5 6 }
	Port: matrix_mutiply : input_vector_offset | {1 }
	Port: matrix_mutiply : input_vector_offset1 | {1 }
	Port: matrix_mutiply : p_read5 | {4 }
	Port: matrix_mutiply : p_read6 | {4 }
	Port: matrix_mutiply : p_read9 | {4 }
	Port: matrix_mutiply : p_read10 | {4 }
	Port: matrix_mutiply : p_read | {6 }
	Port: matrix_mutiply : p_read1 | {6 }
	Port: matrix_mutiply : p_read2 | {6 }
	Port: matrix_mutiply : p_read3 | {6 }
	Port: matrix_mutiply : p_read4 | {6 }
	Port: matrix_mutiply : p_read7 | {6 }
	Port: matrix_mutiply : p_read8 | {6 }
	Port: matrix_mutiply : p_read11 | {6 }
	Port: matrix_mutiply : p_read12 | {6 }
	Port: matrix_mutiply : output_vector_offset | {6 }
  - Chain level:
	State 1
		zext_ln1271_2 : 1
		sub_ln1271 : 2
		sext_ln1271 : 3
		add_ln1271 : 4
		trunc_ln1271 : 5
		trunc_ln1271_1 : 5
		p_shl : 6
		sub_ln1271_1 : 7
	State 2
		zext_ln1271_4 : 1
		input_vector_addr_1 : 2
		zext_ln1271_5 : 1
		input_vector_addr_2 : 2
		r_V : 3
		r_V_54 : 3
	State 3
	State 4
		r_V_55 : 1
		r_V_56 : 1
		r_V_57 : 1
		r_V_58 : 1
	State 5
		input_vector_addr : 1
		input_vector_load : 2
	State 6
		trunc_ln : 1
		trunc_ln818_7 : 1
		write_flag8_0 : 1
		write_flag4_0 : 1
		write_flag_0 : 1
		write_flag11_0 : 1
		write_flag14_0 : 1
		write_flag17_0 : 1
		phi_ln19 : 2
		phi_ln19_3 : 2
		phi_ln19_4 : 2
		select_ln19 : 2
		select_ln19_6 : 2
		select_ln19_7 : 2
		select_ln19_8 : 2
		select_ln19_9 : 2
		select_ln19_10 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		mrv_4 : 7
		mrv_5 : 8
		mrv_6 : 9
		mrv_7 : 10
		mrv_8 : 11
		ret_ln19 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|
|          |               grp_fu_406              |    4    |   197   |    81   |
|    mul   |               grp_fu_416              |    4    |   197   |    81   |
|          |               grp_fu_426              |    4    |   197   |    81   |
|          |               grp_fu_436              |    4    |   197   |    81   |
|----------|---------------------------------------|---------|---------|---------|
|          |           select_ln19_fu_477          |    0    |    0    |    40   |
|          |          select_ln19_6_fu_485         |    0    |    0    |    40   |
|  select  |          select_ln19_7_fu_493         |    0    |    0    |    40   |
|          |          select_ln19_8_fu_501         |    0    |    0    |    40   |
|          |          select_ln19_9_fu_509         |    0    |    0    |    40   |
|          |         select_ln19_10_fu_517         |    0    |    0    |    40   |
|----------|---------------------------------------|---------|---------|---------|
|          |           add_ln1271_fu_348           |    0    |    0    |    13   |
|          |          add_ln1271_1_fu_376          |    0    |    0    |    13   |
|    add   |          add_ln1271_2_fu_386          |    0    |    0    |    13   |
|          |              ret_V_fu_446             |    0    |    0    |    80   |
|          |            ret_V_38_fu_460            |    0    |    0    |    80   |
|----------|---------------------------------------|---------|---------|---------|
|    sub   |           sub_ln1271_fu_338           |    0    |    0    |    14   |
|          |          sub_ln1271_1_fu_370          |    0    |    0    |    13   |
|----------|---------------------------------------|---------|---------|---------|
|          |  input_vector_offset1_read_read_fu_66 |    0    |    0    |    0    |
|          |  input_vector_offset_read_read_fu_72  |    0    |    0    |    0    |
|          |         p_read1018_read_fu_78         |    0    |    0    |    0    |
|          |          p_read917_read_fu_84         |    0    |    0    |    0    |
|          |          p_read616_read_fu_90         |    0    |    0    |    0    |
|          |          p_read515_read_fu_96         |    0    |    0    |    0    |
|          | output_vector_offset_read_read_fu_102 |    0    |    0    |    0    |
|   read   |         p_read_29_read_fu_108         |    0    |    0    |    0    |
|          |         p_read_30_read_fu_114         |    0    |    0    |    0    |
|          |         p_read825_read_fu_120         |    0    |    0    |    0    |
|          |         p_read724_read_fu_126         |    0    |    0    |    0    |
|          |         p_read423_read_fu_132         |    0    |    0    |    0    |
|          |         p_read322_read_fu_138         |    0    |    0    |    0    |
|          |         p_read221_read_fu_144         |    0    |    0    |    0    |
|          |         p_read120_read_fu_150         |    0    |    0    |    0    |
|          |          p_read19_read_fu_156         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |   input_vector_offset1_cast3_fu_318   |    0    |    0    |    0    |
|          |           zext_ln1271_fu_322          |    0    |    0    |    0    |
|   zext   |          zext_ln1271_2_fu_334         |    0    |    0    |    0    |
|          |          zext_ln1271_4_fu_381         |    0    |    0    |    0    |
|          |          zext_ln1271_5_fu_391         |    0    |    0    |    0    |
|          |          zext_ln1271_3_fu_442         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|bitconcatenate|               tmp_fu_326              |    0    |    0    |    0    |
|          |              p_shl_fu_362             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |           sext_ln1271_fu_344          |    0    |    0    |    0    |
|          |           sext_ln1270_fu_396          |    0    |    0    |    0    |
|          |         sext_ln1270_11_fu_399         |    0    |    0    |    0    |
|   sext   |           sext_ln1273_fu_402          |    0    |    0    |    0    |
|          |          sext_ln1273_9_fu_412         |    0    |    0    |    0    |
|          |         sext_ln1273_10_fu_422         |    0    |    0    |    0    |
|          |         sext_ln1273_11_fu_432         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   trunc  |          trunc_ln1271_fu_354          |    0    |    0    |    0    |
|          |         trunc_ln1271_1_fu_358         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|partselect|            trunc_ln_fu_450            |    0    |    0    |    0    |
|          |          trunc_ln818_7_fu_464         |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|          |               mrv_fu_525              |    0    |    0    |    0    |
|          |              mrv_1_fu_531             |    0    |    0    |    0    |
|          |              mrv_2_fu_537             |    0    |    0    |    0    |
|          |              mrv_3_fu_543             |    0    |    0    |    0    |
|insertvalue|              mrv_4_fu_549             |    0    |    0    |    0    |
|          |              mrv_5_fu_555             |    0    |    0    |    0    |
|          |              mrv_6_fu_561             |    0    |    0    |    0    |
|          |              mrv_7_fu_567             |    0    |    0    |    0    |
|          |              mrv_8_fu_573             |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|
|   Total  |                                       |    16   |   788   |   790   |
|----------|---------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|input_vector_addr_1_reg_586|   10   |
|input_vector_addr_2_reg_591|   10   |
| input_vector_addr_reg_638 |   10   |
|     phi_ln19_3_reg_292    |   40   |
|     phi_ln19_4_reg_305    |   40   |
|      phi_ln19_reg_279     |   40   |
|       r_V_54_reg_601      |   40   |
|       r_V_55_reg_643      |   73   |
|       r_V_56_reg_648      |   73   |
|       r_V_57_reg_653      |   73   |
|       r_V_58_reg_658      |   73   |
|        r_V_reg_596        |   40   |
|   sext_ln1270_11_reg_612  |   73   |
|    sext_ln1270_reg_606    |   73   |
|   sext_ln1273_10_reg_628  |   73   |
|   sext_ln1273_11_reg_633  |   73   |
|   sext_ln1273_9_reg_623   |   73   |
|    sext_ln1273_reg_618    |   73   |
|    sub_ln1271_1_reg_579   |   10   |
|   write_flag11_0_reg_237  |    1   |
|   write_flag14_0_reg_251  |    1   |
|   write_flag17_0_reg_265  |    1   |
|   write_flag4_0_reg_209   |    1   |
|   write_flag8_0_reg_195   |    1   |
|    write_flag_0_reg_223   |    1   |
+---------------------------+--------+
|           Total           |   976  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_176 |  p0  |   4  |  10  |   40   ||    20   |
| grp_access_fu_176 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_406    |  p0  |   2  |  40  |   80   ||    9    |
|     grp_fu_406    |  p1  |   2  |  40  |   80   ||    9    |
|     grp_fu_416    |  p0  |   2  |  40  |   80   ||    9    |
|     grp_fu_416    |  p1  |   2  |  40  |   80   ||    9    |
|     grp_fu_426    |  p0  |   2  |  40  |   80   ||    9    |
|     grp_fu_426    |  p1  |   2  |  40  |   80   ||    9    |
|     grp_fu_436    |  p0  |   2  |  40  |   80   ||    9    |
|     grp_fu_436    |  p1  |   2  |  40  |   80   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   680  || 16.1186 ||   101   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   788  |   790  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   101  |
|  Register |    -   |    -   |   976  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   16   |  1764  |   891  |
+-----------+--------+--------+--------+--------+
