# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab6_Part2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab6_Part2/RPS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:55 on Oct 19,2024
# vcom -reportprogress 300 -93 -work work C:/Users/gkyen/OneDrive/Documents/Q prime stuff/Lab6_Part2/RPS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RPS
# -- Compiling architecture comb of RPS
# End time: 13:03:55 on Oct 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.rps
# vsim work.rps 
# Start time: 13:04:39 on Oct 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rps(comb)
do RPS.do
# Cannot open macro file: RPS.do
do Untitled-1.do
# GetModuleFileName: The specified module could not be found.
# 
# 
add dataflow sim:/rps/*
# WARNING: No extended dataflow license exists
add dataflow sim:/rps/*
do Untitled-1.do
# GetModuleFileName: The specified module could not be found.
# 
# 
do Untitled-1.do
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint sim:/rps/*
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do Untitled-1.do
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 13:17:11 on Oct 19,2024, Elapsed time: 0:12:32
# Errors: 3, Warnings: 1
