0.7
2020.2
May 22 2024
19:03:11
C:/Users/EE720a/cadvlsi_final/cadvlsi_final.sim/sim_1/synth/func/xsim/TDE_testbench_func_synth.v,1736494045,verilog,,C:/Users/EE720a/cadvlsi_final/cadvlsi_final.srcs/sim_1/imports/Desktop/TDE_testbench.v,,TDE_top;glbl,,,,,,,,
C:/Users/EE720a/cadvlsi_final/cadvlsi_final.srcs/sim_1/imports/Desktop/TDE_testbench.v,1736490259,verilog,,,,TDE_testbench,,,,,,,,
