TimeQuest Timing Analyzer report for TRS80_MC10
Wed Jan 08 01:08:03 2003
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 12. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Output Enable Times
 26. Minimum Output Enable Times
 27. Output Disable Times
 28. Minimum Output Disable Times
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 37. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 39. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 40. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Output Enable Times
 51. Minimum Output Enable Times
 52. Output Disable Times
 53. Minimum Output Disable Times
 54. Slow 1200mV 0C Model Metastability Report
 55. Fast 1200mV 0C Model Setup Summary
 56. Fast 1200mV 0C Model Hold Summary
 57. Fast 1200mV 0C Model Recovery Summary
 58. Fast 1200mV 0C Model Removal Summary
 59. Fast 1200mV 0C Model Minimum Pulse Width Summary
 60. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 61. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 63. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 64. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Output Enable Times
 75. Minimum Output Enable Times
 76. Output Disable Times
 77. Minimum Output Disable Times
 78. Fast 1200mV 0C Model Metastability Report
 79. Multicorner Timing Analysis Summary
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Board Trace Model Assignments
 85. Input Transition Times
 86. Signal Integrity Metrics (Slow 1200mv 0c Model)
 87. Signal Integrity Metrics (Slow 1200mv 85c Model)
 88. Signal Integrity Metrics (Fast 1200mv 0c Model)
 89. Setup Transfers
 90. Hold Transfers
 91. Report TCCS
 92. Report RSKM
 93. Unconstrained Paths
 94. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; TRS80_MC10                                       ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE6E22C8                                      ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; TRS80_MC10.sdc ; OK     ; Wed Jan 08 01:07:40 2003 ;
+----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clk                                                  ; Base      ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { Clk }                                                  ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1120.000 ; 0.89 MHz  ; 0.000 ; 560.000 ; 50.00      ; 56        ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000   ; 25.0 MHz  ; 0.000 ; 20.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 20.000   ; 50.0 MHz  ; 0.000 ; 10.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; Clk    ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[3] } ;
+------------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 15.68 MHz  ; 15.68 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 64.44 MHz  ; 64.44 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 166.33 MHz ; 166.33 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.610  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.530  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.993 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.378 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.432 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.433 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.717   ; 0.000         ;
; Clk                                                  ; 9.858   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.715  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 559.718 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.610  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]   ; SDRAM_CLK                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 5.330      ;
; 4.482  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 8.523      ;
; 4.512  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[14]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 8.493      ;
; 4.596  ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                 ; SDRAM_A[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 8.409      ;
; 4.760  ; SDRAM_controller:SDRAM_inst|A_data_hold[2]             ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.960     ; 8.260      ;
; 4.807  ; MC6847_gen3:VDG|G                                      ; G                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.965     ; 8.208      ;
; 4.905  ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                 ; SDRAM_A[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.959     ; 8.116      ;
; 6.343  ; MC6847_gen3:VDG|R                                      ; R                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.965     ; 6.672      ;
; 6.537  ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                 ; SDRAM_A[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.978     ; 6.465      ;
; 6.589  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 6.416      ;
; 6.589  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 6.416      ;
; 6.615  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 6.390      ;
; 6.699  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]             ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.963     ; 6.318      ;
; 6.748  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 6.257      ;
; 6.771  ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[0]               ; SDRAM_DQM[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.956     ; 6.253      ;
; 6.834  ; SDRAM_controller:SDRAM_inst|A_data_hold[6]             ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.972     ; 6.174      ;
; 6.925  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]               ; SDRAM_CASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 6.080      ;
; 6.952  ; SDRAM_controller:SDRAM_inst|A_data_hold[5]             ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.960     ; 6.068      ;
; 7.025  ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                 ; SDRAM_A[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.961     ; 5.994      ;
; 7.029  ; MC6847_gen3:VDG|HSYNC                                  ; HSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.967     ; 5.984      ;
; 7.104  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]               ; SDRAM_RASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 5.901      ;
; 7.176  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]               ; SDRAM_WREn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 5.829      ;
; 7.215  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]             ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.960     ; 5.805      ;
; 7.251  ; MC6847_gen3:VDG|VSYNC                                  ; VSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.965     ; 5.764      ;
; 7.303  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 5.702      ;
; 7.303  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 5.702      ;
; 7.322  ; MC6803_gen2:CPU0|PORT_B_OUT[0]                         ; TAPE_OUT                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.960     ; 5.698      ;
; 7.350  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[15]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 5.655      ;
; 7.381  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 5.624      ;
; 7.386  ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                ; SDRAM_A[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 5.619      ;
; 7.390  ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                 ; SDRAM_A[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.961     ; 5.629      ;
; 7.491  ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                 ; SDRAM_A[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.959     ; 5.530      ;
; 7.495  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]             ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.960     ; 5.525      ;
; 7.517  ; SDRAM_controller:SDRAM_inst|A_data_hold[0]             ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.963     ; 5.500      ;
; 7.558  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[12]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 5.447      ;
; 7.565  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[13]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 5.440      ;
; 7.600  ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                 ; SDRAM_A[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.959     ; 5.421      ;
; 7.673  ; SDRAM_controller:SDRAM_inst|A_data_hold[3]             ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.960     ; 5.347      ;
; 7.720  ; MC6847_gen3:VDG|B                                      ; B                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.965     ; 5.295      ;
; 7.828  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 5.177      ;
; 7.970  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[10]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 5.035      ;
; 7.970  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[11]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 5.035      ;
; 7.970  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.975     ; 5.035      ;
; 8.053  ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]               ; SDRAM_DQM[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.956     ; 4.971      ;
; 8.428  ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                 ; SDRAM_A[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.959     ; 4.593      ;
; 8.936  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.171     ; 10.894     ;
; 9.601  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rts_hi_state   ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 10.224     ;
; 9.602  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pch_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 10.223     ;
; 10.621 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 9.222      ;
; 10.625 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 9.218      ;
; 10.669 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 9.170      ;
; 10.673 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 9.166      ;
; 10.697 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.write16_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.167     ; 9.137      ;
; 10.791 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.159     ; 9.051      ;
; 10.791 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.159     ; 9.051      ;
; 10.805 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 9.024      ;
; 10.833 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 8.995      ;
; 10.835 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 8.994      ;
; 10.839 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 8.999      ;
; 10.839 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 8.999      ;
; 10.852 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 8.977      ;
; 10.881 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.177     ; 8.943      ;
; 10.882 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 8.947      ;
; 10.899 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 8.928      ;
; 10.906 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 8.923      ;
; 10.914 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 8.926      ;
; 10.916 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 8.922      ;
; 10.918 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 8.922      ;
; 10.920 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 8.918      ;
; 10.927 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 8.911      ;
; 10.931 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 8.907      ;
; 10.936 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 8.893      ;
; 10.970 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_hi_state  ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 8.870      ;
; 10.992 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 8.837      ;
; 11.060 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[15]             ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.180     ; 8.761      ;
; 11.065 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.241      ; 9.224      ;
; 11.084 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 8.755      ;
; 11.084 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.162     ; 8.755      ;
; 11.086 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 8.751      ;
; 11.086 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 8.751      ;
; 11.097 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 8.740      ;
; 11.097 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.164     ; 8.740      ;
; 11.104 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 8.725      ;
; 11.113 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.237      ; 9.172      ;
; 11.126 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 8.699      ;
; 11.128 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 8.695      ;
; 11.134 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.172     ; 8.695      ;
; 11.139 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.178     ; 8.684      ;
; 11.142 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr_state      ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 8.701      ;
; 11.146 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr_state      ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 8.697      ;
; 11.157 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 8.681      ;
; 11.161 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 8.677      ;
; 11.165 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pch_state  ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 8.673      ;
; 11.169 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pch_state  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 8.669      ;
; 11.213 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_lo_state  ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 8.627      ;
; 11.217 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_lo_state  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.161     ; 8.623      ;
; 11.230 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.173     ; 8.598      ;
; 11.237 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pulx_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.176     ; 8.588      ;
; 11.243 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pch_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.174     ; 8.584      ;
; 11.251 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_cc_state   ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.163     ; 8.587      ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 9.530  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 10.268     ;
; 9.570  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 10.228     ;
; 9.608  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 10.181     ;
; 9.648  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 10.141     ;
; 9.658  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 10.131     ;
; 9.698  ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 10.091     ;
; 9.865  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 9.926      ;
; 9.892  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.906      ;
; 9.892  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.906      ;
; 9.897  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.901      ;
; 9.898  ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.900      ;
; 9.905  ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 9.886      ;
; 9.970  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.819      ;
; 9.970  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.819      ;
; 9.975  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.814      ;
; 9.976  ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.813      ;
; 10.020 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.769      ;
; 10.020 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.769      ;
; 10.025 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.764      ;
; 10.026 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.763      ;
; 10.083 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.706      ;
; 10.123 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.666      ;
; 10.227 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 9.564      ;
; 10.227 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 9.564      ;
; 10.228 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 9.563      ;
; 10.232 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 9.559      ;
; 10.233 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 9.558      ;
; 10.239 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.559      ;
; 10.255 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 9.535      ;
; 10.268 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 9.523      ;
; 10.273 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 9.517      ;
; 10.279 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.519      ;
; 10.445 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.344      ;
; 10.445 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.344      ;
; 10.450 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.339      ;
; 10.451 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 9.338      ;
; 10.590 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 9.201      ;
; 10.590 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 9.201      ;
; 10.595 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 9.196      ;
; 10.596 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 9.195      ;
; 10.598 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 9.192      ;
; 10.599 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 9.191      ;
; 10.601 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.197      ;
; 10.601 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.197      ;
; 10.604 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 9.186      ;
; 10.605 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 9.185      ;
; 10.606 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.192      ;
; 10.607 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.191      ;
; 10.952 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 8.844      ;
; 11.560 ; PS2_keyboard:keyboard|alt_key                                                                               ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 8.271      ;
; 11.620 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a6~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.597     ; 7.784      ;
; 11.765 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 8.026      ;
; 11.768 ; PS2_keyboard:keyboard|control_key                                                                           ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 8.036      ;
; 11.805 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 7.986      ;
; 11.928 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 7.876      ;
; 12.002 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.576     ; 7.423      ;
; 12.127 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 7.664      ;
; 12.127 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 7.664      ;
; 12.132 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 7.659      ;
; 12.133 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 7.658      ;
; 12.162 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 7.248      ;
; 12.285 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 7.510      ;
; 12.393 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.582     ; 7.026      ;
; 12.605 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 7.192      ;
; 12.641 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.594     ; 6.766      ;
; 12.677 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.589     ; 6.735      ;
; 12.706 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 7.099      ;
; 12.707 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 7.087      ;
; 12.708 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 7.087      ;
; 12.718 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 7.081      ;
; 12.758 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 7.041      ;
; 12.758 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 7.039      ;
; 12.832 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.969      ;
; 12.832 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.969      ;
; 12.832 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.969      ;
; 12.832 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.969      ;
; 12.832 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.969      ;
; 12.832 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.969      ;
; 13.045 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.577     ; 6.379      ;
; 13.080 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.719      ;
; 13.080 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.719      ;
; 13.085 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.714      ;
; 13.086 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 6.713      ;
; 13.115 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 6.689      ;
; 13.369 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.590     ; 6.042      ;
; 13.603 ; reset                                                                                                       ; MC6803_gen2:CPU0|ETOI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 6.190      ;
; 13.603 ; reset                                                                                                       ; MC6803_gen2:CPU0|EICI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.208     ; 6.190      ;
; 13.742 ; reset                                                                                                       ; MC6803_gen2:CPU0|hold_s         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 6.054      ;
; 13.742 ; reset                                                                                                       ; MC6803_gen2:CPU0|PORT_B_IN_s[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 6.054      ;
; 13.748 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 6.049      ;
; 13.802 ; reset                                                                                                       ; MC6803_gen2:CPU0|EOCI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 5.990      ;
; 13.802 ; reset                                                                                                       ; MC6803_gen2:CPU0|OLVL           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 5.990      ;
; 13.802 ; reset                                                                                                       ; MC6803_gen2:CPU0|IEDG           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 5.990      ;
; 14.022 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.776      ;
; 14.022 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.776      ;
; 14.022 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.776      ;
; 14.022 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.776      ;
; 14.022 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.776      ;
; 14.022 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.776      ;
; 14.032 ; reset                                                                                                       ; MC6803_gen2:CPU0|PORT_A_IN_s[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.202     ; 5.767      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.993 ; reset                                     ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 3.802      ;
; 15.993 ; reset                                     ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 3.802      ;
; 15.993 ; reset                                     ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 3.802      ;
; 15.993 ; reset                                     ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 3.802      ;
; 15.993 ; reset                                     ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 3.802      ;
; 15.993 ; reset                                     ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 3.802      ;
; 15.993 ; reset                                     ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 3.802      ;
; 15.993 ; reset                                     ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.206     ; 3.802      ;
; 16.019 ; reset                                     ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 3.781      ;
; 16.019 ; reset                                     ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.201     ; 3.781      ;
; 16.059 ; reset                                     ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.208     ; 3.734      ;
; 16.444 ; reset                                     ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 3.348      ;
; 16.444 ; reset                                     ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 3.348      ;
; 16.444 ; reset                                     ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 3.348      ;
; 16.444 ; reset                                     ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 3.348      ;
; 16.444 ; reset                                     ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 3.348      ;
; 16.630 ; reset                                     ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.208     ; 3.163      ;
; 16.630 ; reset                                     ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.208     ; 3.163      ;
; 16.630 ; reset                                     ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.208     ; 3.163      ;
; 16.630 ; reset                                     ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.208     ; 3.163      ;
; 16.630 ; reset                                     ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.208     ; 3.163      ;
; 16.630 ; reset                                     ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.208     ; 3.163      ;
; 16.630 ; reset                                     ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.208     ; 3.163      ;
; 16.630 ; reset                                     ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.208     ; 3.163      ;
; 16.783 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 3.009      ;
; 16.787 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 3.005      ;
; 16.911 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.209     ; 2.881      ;
; 16.920 ; reset                                     ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 2.881      ;
; 16.920 ; reset                                     ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 2.881      ;
; 16.920 ; reset                                     ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 2.881      ;
; 16.920 ; reset                                     ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 2.881      ;
; 16.920 ; reset                                     ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 2.881      ;
; 16.920 ; reset                                     ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 2.881      ;
; 16.920 ; reset                                     ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 2.881      ;
; 16.920 ; reset                                     ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 2.881      ;
; 16.920 ; reset                                     ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 2.881      ;
; 16.920 ; reset                                     ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.200     ; 2.881      ;
; 17.444 ; reset                                     ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.358      ;
; 17.444 ; reset                                     ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.358      ;
; 17.444 ; reset                                     ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.358      ;
; 17.444 ; reset                                     ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.358      ;
; 17.444 ; reset                                     ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.358      ;
; 17.444 ; reset                                     ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.358      ;
; 17.444 ; reset                                     ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.358      ;
; 17.444 ; reset                                     ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.358      ;
; 17.444 ; reset                                     ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.358      ;
; 17.444 ; reset                                     ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 2.358      ;
; 17.445 ; VDG_control[3]                            ; MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 2.366      ;
; 17.810 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 1.994      ;
; 17.856 ; reset                                     ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 1.946      ;
; 17.856 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 1.946      ;
; 17.865 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 1.937      ;
; 17.949 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 1.856      ;
; 18.084 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|SA_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 1.720      ;
; 18.109 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 1.695      ;
; 18.133 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 1.672      ;
; 18.143 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|INV_s                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 1.662      ;
; 18.143 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 1.662      ;
; 18.179 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.197     ; 1.625      ;
; 18.251 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.199     ; 1.551      ;
; 18.394 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.198     ; 1.409      ;
; 18.562 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.198      ; 1.684      ;
; 18.592 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.198      ; 1.654      ;
; 18.597 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.198      ; 1.649      ;
; 18.607 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.198      ; 1.639      ;
; 18.609 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.198      ; 1.637      ;
; 18.644 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.198      ; 1.602      ;
; 33.988 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.940      ;
; 34.351 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.577      ;
; 34.395 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.533      ;
; 34.401 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.519      ;
; 34.520 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.408      ;
; 34.616 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 5.299      ;
; 34.695 ; MC6847_gen3:VDG|DD_s[2]                   ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.225      ;
; 34.758 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.170      ;
; 34.769 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.151      ;
; 34.797 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.123      ;
; 34.797 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.123      ;
; 34.797 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.123      ;
; 34.797 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.123      ;
; 34.797 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.123      ;
; 34.797 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.123      ;
; 34.797 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.123      ;
; 34.797 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.123      ;
; 34.797 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.123      ;
; 34.797 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.123      ;
; 34.808 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 5.112      ;
; 34.883 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.073     ; 5.045      ;
; 34.933 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.987      ;
; 35.061 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 4.851      ;
; 35.061 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 4.851      ;
; 35.061 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 4.851      ;
; 35.061 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 4.851      ;
; 35.061 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 4.851      ;
; 35.061 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 4.851      ;
; 35.061 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 4.851      ;
; 35.061 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 4.851      ;
; 35.080 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 4.832      ;
; 35.080 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 4.832      ;
; 35.080 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 4.832      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.378 ; MC6847_gen3:VDG|HSYNC                                                                               ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 0.808      ;
; 0.401 ; MC6847_gen3:VDG|HSYNC                                                                               ; SDRAM_controller:SDRAM_inst|prev_HSYNC                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.198      ; 0.831      ;
; 0.432 ; PS2_keyboard:keyboard|special_make                                                                  ; PS2_keyboard:keyboard|special_make                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; PS2_keyboard:keyboard|caps_lock                                                                     ; PS2_keyboard:keyboard|caps_lock                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; PS2_keyboard:keyboard|shift_key                                                                     ; PS2_keyboard:keyboard|shift_key                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; PS2_keyboard:keyboard|control_key                                                                   ; PS2_keyboard:keyboard|control_key                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; PS2_keyboard:keyboard|state.read_second                                                             ; PS2_keyboard:keyboard|state.read_second                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                              ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.433 ; PS2_keyboard:keyboard|alt_key                                                                       ; PS2_keyboard:keyboard|alt_key                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.443 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 0.758      ;
; 0.472 ; PS2_keyboard:keyboard|state.read_first                                                              ; PS2_keyboard:keyboard|state.process_first                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.786      ;
; 0.489 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.823      ;
; 0.589 ; button[1]                                                                                           ; button_s[1]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.973      ; 2.794      ;
; 0.617 ; button[3]                                                                                           ; button_s[3]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.960      ; 2.809      ;
; 0.618 ; RST                                                                                                 ; reset                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.984      ; 2.834      ;
; 0.620 ; SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP                                                  ; SDRAM_controller:SDRAM_inst|state.S_write_A                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.933      ;
; 0.621 ; PS2_keyboard:keyboard|state.read_second                                                             ; PS2_keyboard:keyboard|state.process_second                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.935      ;
; 0.625 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.938      ;
; 0.625 ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                                                        ; SDRAM_controller:SDRAM_inst|state.S_mode                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.939      ;
; 0.629 ; PS2_keyboard:keyboard|state.read_third                                                              ; PS2_keyboard:keyboard|state.process_third                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.943      ;
; 0.629 ; SDRAM_controller:SDRAM_inst|state.S_init                                                            ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.943      ;
; 0.636 ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.949      ;
; 0.645 ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.958      ;
; 0.645 ; SDRAM_controller:SDRAM_inst|state.S_init                                                            ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.959      ;
; 0.647 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.960      ;
; 0.648 ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.961      ;
; 0.649 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.962      ;
; 0.649 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.962      ;
; 0.650 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.963      ;
; 0.650 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.963      ;
; 0.652 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.965      ;
; 0.656 ; SDRAM_controller:SDRAM_inst|state.S_mode                                                            ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.970      ;
; 0.657 ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.970      ;
; 0.672 ; SDRAM_controller:SDRAM_inst|state.S_mode                                                            ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.986      ;
; 0.694 ; button[2]                                                                                           ; button_s[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 3.965      ; 2.891      ;
; 0.702 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[0] ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.015      ;
; 0.713 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.028      ;
; 0.714 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.029      ;
; 0.714 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.029      ;
; 0.716 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.030      ;
; 0.716 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.030      ;
; 0.716 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.030      ;
; 0.716 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.031      ;
; 0.717 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.032      ;
; 0.718 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.032      ;
; 0.718 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.033      ;
; 0.718 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.033      ;
; 0.719 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.033      ;
; 0.719 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.033      ;
; 0.719 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.033      ;
; 0.720 ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.034      ;
; 0.736 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.051      ;
; 0.736 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.051      ;
; 0.744 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.747 ; SDRAM_controller:SDRAM_inst|state.S_init                                                            ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.061      ;
; 0.748 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.062      ;
; 0.750 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                      ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|ready                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 1.088      ;
; 0.750 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.082      ;
; 0.750 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 1.082      ;
; 0.765 ; MC6847_gen3:VDG|DA[3]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 1.181      ;
; 0.766 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 1.104      ;
; 0.766 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.079      ;
; 0.768 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[2]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.082      ;
; 0.769 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[5]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.083      ;
; 0.769 ; SDRAM_controller:SDRAM_inst|prev_HSYNC                                                              ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.083      ;
; 0.770 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.084      ;
; 0.771 ; PS2_keyboard:keyboard|state.process_second                                                          ; PS2_keyboard:keyboard|state.read_third                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.085      ;
; 0.772 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.086      ;
; 0.773 ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                                        ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.068      ;
; 0.776 ; MC6847_gen3:VDG|DA[0]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 1.192      ;
; 0.782 ; MC6847_gen3:VDG|DA[1]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 1.198      ;
; 0.788 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                      ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.101      ;
; 0.791 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.105      ;
; 0.791 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[6]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.105      ;
; 0.791 ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                                                      ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.104      ;
; 0.791 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.104      ;
; 0.794 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 1.132      ;
; 0.800 ; SDRAM_controller:SDRAM_inst|state.S_write_A                                                         ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.113      ;
; 0.801 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 1.139      ;
; 0.807 ; PS2_keyboard:keyboard|state.process_first                                                           ; PS2_keyboard:keyboard|shift_key                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.121      ;
; 0.808 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[0]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.121      ;
; 0.808 ; PS2_keyboard:keyboard|state.process_third                                                           ; PS2_keyboard:keyboard|control_key                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.122      ;
; 0.808 ; PS2_keyboard:keyboard|state.process_first                                                           ; PS2_keyboard:keyboard|state.read_second                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.122      ;
; 0.809 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.122      ;
; 0.809 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[4]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.123      ;
; 0.811 ; MC6847_gen3:VDG|DA[2]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.184      ; 1.227      ;
; 0.811 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.124      ;
; 0.812 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.125      ;
; 0.812 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.125      ;
; 0.813 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.126      ;
; 0.815 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.128      ;
; 0.831 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.144      ;
; 0.835 ; ps2_data_s                                                                                          ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.148      ;
; 0.850 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.164      ;
; 0.851 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[6]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.165      ;
; 0.851 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[4]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.165      ;
; 0.852 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.166      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.432 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.432 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.433 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.444 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.445 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.445 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.490 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.804      ;
; 0.638 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.951      ;
; 0.640 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.954      ;
; 0.664 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.482      ; 1.420      ;
; 0.675 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.423      ;
; 0.688 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 1.521      ;
; 0.710 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 1.543      ;
; 0.714 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 1.547      ;
; 0.724 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 1.557      ;
; 0.731 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 1.564      ;
; 0.733 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.046      ;
; 0.736 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.049      ;
; 0.736 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.049      ;
; 0.736 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.049      ;
; 0.736 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.049      ;
; 0.737 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.050      ;
; 0.738 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.051      ;
; 0.741 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.055      ;
; 0.743 ; MC6847_gen3:VDG|pixel_count[3]            ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.743 ; MC6847_gen3:VDG|pixel_count[2]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.057      ;
; 0.744 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.744 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.745 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.059      ;
; 0.745 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.745 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.559      ; 1.578      ;
; 0.746 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.746 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.747 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.502      ;
; 0.749 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.062      ;
; 0.749 ; MC6847_gen3:VDG|pixel_count[7]            ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.063      ;
; 0.749 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.062      ;
; 0.749 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.062      ;
; 0.750 ; MC6847_gen3:VDG|line_count[5]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.063      ;
; 0.750 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.063      ;
; 0.750 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.064      ;
; 0.752 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.752 ; MC6847_gen3:VDG|line_count[7]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.752 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.752 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.753 ; MC6847_gen3:VDG|line_count[6]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.066      ;
; 0.753 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.066      ;
; 0.753 ; MC6847_gen3:VDG|pixel_count[6]            ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.067      ;
; 0.754 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.754 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.754 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.754 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.068      ;
; 0.755 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.068      ;
; 0.755 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.068      ;
; 0.756 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.069      ;
; 0.757 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.070      ;
; 0.757 ; MC6847_gen3:VDG|line_count[1]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.070      ;
; 0.759 ; MC6847_gen3:VDG|pixel_count[5]            ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.073      ;
; 0.760 ; MC6847_gen3:VDG|line_count[2]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.073      ;
; 0.760 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.074      ;
; 0.767 ; MC6847_gen3:VDG|row_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.080      ;
; 0.775 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.088      ;
; 0.775 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.089      ;
; 0.776 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.089      ;
; 0.777 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.090      ;
; 0.782 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.095      ;
; 0.782 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.095      ;
; 0.782 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.096      ;
; 0.785 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.099      ;
; 0.790 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.474      ; 1.538      ;
; 0.793 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.107      ;
; 0.817 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.131      ;
; 0.846 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.160      ;
; 0.850 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.163      ;
; 0.889 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.165      ; 1.286      ;
; 1.004 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.317      ;
; 1.006 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.320      ;
; 1.006 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.318      ;
; 1.007 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.320      ;
; 1.010 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.324      ;
; 1.014 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.336      ;
; 1.016 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.338      ;
; 1.017 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 1.339      ;
; 1.021 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.333      ;
; 1.029 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.341      ;
; 1.035 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.347      ;
; 1.036 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.350      ;
; 1.050 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.363      ;
; 1.065 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.165      ; 1.462      ;
; 1.070 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.383      ;
; 1.088 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.401      ;
; 1.091 ; MC6847_gen3:VDG|DD_s[5]                   ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.404      ;
; 1.096 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.410      ;
; 1.097 ; MC6847_gen3:VDG|DD_s[0]                   ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.097 ; MC6847_gen3:VDG|pixel_count[3]            ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.411      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.433 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[6]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[0]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_ack              ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_ack              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req              ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.433 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[2]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.434 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6803_gen2:CPU0|OCF                                   ; MC6803_gen2:CPU0|OCF                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6803_gen2:CPU0|TOF                                   ; MC6803_gen2:CPU0|TOF                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6803_gen2:CPU0|OCF_reset                             ; MC6803_gen2:CPU0|OCF_reset                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.434 ; MC6803_gen2:CPU0|TOF_reset                             ; MC6803_gen2:CPU0|TOF_reset                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.647 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.056      ;
; 0.649 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[2]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.962      ;
; 0.650 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.963      ;
; 0.650 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.963      ;
; 0.650 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul4_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.963      ;
; 0.651 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[6]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.964      ;
; 0.652 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul6_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.965      ;
; 0.653 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[4]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.966      ;
; 0.654 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pulx_hi_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.654 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.654 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mulea_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.654 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.654 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.967      ;
; 0.654 ; button_s[1]                                            ; MC6803_gen2:CPU0|nmi_s                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 1.061      ;
; 0.655 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rts_hi_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rts_lo_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.968      ;
; 0.672 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.984      ;
; 0.675 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul3_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.988      ;
; 0.677 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul2_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.990      ;
; 0.679 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.read8_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.execute_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.680 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.686 ; MC6803_gen2:CPU0|PORT_A_OUT[5]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.695 ; MC6803_gen2:CPU0|PORT_A_OUT[7]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.008      ;
; 0.702 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul5_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.014      ;
; 0.712 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_lo_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.025      ;
; 0.739 ; MC6803_gen2:CPU0|PORT_A_OUT[7]                         ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.052      ;
; 0.745 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[8]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.747 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[9]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.752 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.branch_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.765 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.768 ; MC6803_gen2:CPU0|OCF                                   ; MC6803_gen2:CPU0|OCF_reset                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.080      ;
; 0.768 ; MC6803_gen2:CPU0|TOF                                   ; MC6803_gen2:CPU0|TOF_reset                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.080      ;
; 0.769 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[12]               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.770 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[13]               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.771 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[11]               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.774 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.read8_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.read16_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.087      ;
; 0.785 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.195      ;
; 0.785 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.195      ;
; 0.786 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.196      ;
; 0.786 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.196      ;
; 0.786 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.196      ;
; 0.786 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.196      ;
; 0.787 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.197      ;
; 0.787 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.197      ;
; 0.788 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.198      ;
; 0.788 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul0_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.198      ;
; 0.788 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.198      ;
; 0.794 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.107      ;
; 0.795 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul0_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.108      ;
; 0.796 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.109      ;
; 0.799 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.209      ;
; 0.799 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.209      ;
; 0.799 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 1.209      ;
; 0.809 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.write16_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.write8_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.122      ;
; 0.812 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[3]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.125      ;
; 0.814 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.127      ;
; 0.846 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.159      ;
; 0.857 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.170      ;
; 0.891 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[11]               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.204      ;
; 0.907 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 1.316      ;
; 1.044 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.356      ;
; 1.084 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.395      ;
; 1.090 ; button_s[0]                                            ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.160      ; 1.482      ;
; 1.110 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.424      ;
; 1.119 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[4]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.432      ;
; 1.125 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[6]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.439      ;
; 1.134 ; MC6803_gen2:CPU0|PORT_A_OUT[3]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.448      ;
; 1.148 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.556      ;
; 1.152 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[7]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.465      ;
; 1.189 ; MC6803_gen2:CPU0|PORT_A_OUT[0]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.503      ;
; 1.191 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req              ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_mask_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.504      ;
; 1.201 ; MC6803_gen2:CPU0|PORT_A_OUT[4]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[4]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.512      ;
; 1.207 ; SDRAM_controller:SDRAM_inst|A_data_out[6]              ; MC6803_gen2:CPU0|DATA_IN_s[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 1.600      ;
; 1.211 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.619      ;
; 1.224 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jmp_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.535      ;
; 1.234 ; SDRAM_controller:SDRAM_inst|A_data_out[7]              ; MC6803_gen2:CPU0|DATA_IN_s[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.636      ;
; 1.253 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[7]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.567      ;
; 1.256 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_mask_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.567      ;
; 1.276 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[5]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.589      ;
; 1.290 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.698      ;
; 1.291 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 1.699      ;
; 1.292 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_wai_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_mask_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.605      ;
; 1.295 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.707      ;
; 1.296 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rts_lo_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.708      ;
; 1.296 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.708      ;
; 1.296 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.708      ;
; 1.297 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.709      ;
; 1.298 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 1.710      ;
; 1.313 ; SDRAM_controller:SDRAM_inst|A_data_out[3]              ; MC6803_gen2:CPU0|DATA_IN_s[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.170      ; 1.715      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 9.717 ; 9.937        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[1]                                                                                                 ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                                                               ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                                                               ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                                                               ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[3]                                                               ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                                      ;
; 9.718 ; 9.938        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|control_key                                                                           ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|ready                                  ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[0]                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[1]                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[2]                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[3]                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[4]                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[5]                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[6]                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[7]                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|shift_key                                                                             ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|special_make                                                                          ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_first                                                                   ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_second                                                                  ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_third                                                                   ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_first                                                                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_second                                                                     ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_third                                                                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[4]                                                               ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                                                               ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                                                               ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[7]                                                               ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|prev_HSYNC                                                                      ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|refresh_flag                                                                    ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|refresh_flag_2                                                                  ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_activate_B_NOP                                                          ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_21                                                          ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_reset                                                                   ;
; 9.721 ; 9.941        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset                                                                                                       ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[3]                                                              ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[0]                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[2]                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[3]                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[5]                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[6]                                                                          ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[7]                                                                          ;
; 9.722 ; 9.957        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                                     ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                                      ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                                    ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                                    ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_init                                                                    ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                                                                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_mode                                                                    ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                                                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[0]                                                                                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ps2_clk_s                                                                                                   ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                                  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                                  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[2]                                                                  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                                  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[4]                                                                  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[5]                                                                  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[6]                                                                  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[0]                                                                  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[1]                                                                  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[2]                                                                  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[3]                                                                  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                              ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|caps_lock                                                                             ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[1]                                                                          ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[4]                                                                          ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[0]                                                               ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TAPE_S                                                                                                      ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[0]                                                              ;
; 9.724 ; 9.959        ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ;
; 9.724 ; 9.944        ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|HSYNC                                                                                                           ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area                                                                                                     ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_rows                                                                                                     ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ;
; 19.715 ; 19.935       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[10]                                                                                                          ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[11]                                                                                                          ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[5]                                                                                                           ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[7]                                                                                                           ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[8]                                                                                                           ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[9]                                                                                                           ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[0]                                                                                                    ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[1]                                                                                                    ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[2]                                                                                                    ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[3]                                                                                                    ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[4]                                                                                                    ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[5]                                                                                                    ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[6]                                                                                                    ;
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[7]                                                                                                    ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[0]                                                                                                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[1]                                                                                                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[2]                                                                                                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[3]                                                                                                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[4]                                                                                                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[6]                                                                                                           ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area_s                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|AG_s                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|B                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|G                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|INV_s                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|R                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|SA_s                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|VSYNC                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[0]                                                                                                    ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[1]                                                                                                    ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[2]                                                                                                    ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[3]                                                                                                    ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[4]                                                                                                    ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[5]                                                                                                    ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[6]                                                                                                    ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[7]                                                                                                    ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[0]                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[1]                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[2]                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[3]                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[4]                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[5]                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[6]                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[7]                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[8]                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[9]                                                                                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ;
; 19.731 ; 19.966       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.732 ; 19.967       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.732 ; 19.967       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.732 ; 19.967       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.732 ; 19.967       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.732 ; 19.967       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.732 ; 19.967       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.732 ; 19.967       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.732 ; 19.967       ; 0.235          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.780 ; 20.015       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.780 ; 20.015       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.780 ; 20.015       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.780 ; 20.015       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.780 ; 20.015       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.780 ; 20.015       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.780 ; 20.015       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.780 ; 20.015       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.782 ; 20.017       ; 0.235          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[0]                                                                                                    ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[1]                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                       ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------+
; 559.718 ; 559.938      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[0]              ;
; 559.718 ; 559.938      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[1]              ;
; 559.718 ; 559.938      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[2]              ;
; 559.718 ; 559.938      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[3]              ;
; 559.718 ; 559.938      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[4]              ;
; 559.718 ; 559.938      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[5]              ;
; 559.718 ; 559.938      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[6]              ;
; 559.718 ; 559.938      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[7]              ;
; 559.718 ; 559.938      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[8]                ;
; 559.719 ; 559.939      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[5]                ;
; 559.719 ; 559.939      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[7]                ;
; 559.720 ; 559.940      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[0]                ;
; 559.720 ; 559.940      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[1]                ;
; 559.720 ; 559.940      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[2]                ;
; 559.720 ; 559.940      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[3]                ;
; 559.720 ; 559.940      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[4]                ;
; 559.720 ; 559.940      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[5]                ;
; 559.721 ; 559.941      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[15]               ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[0]                ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[1]                ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[7]           ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[11]             ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[12]             ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[13]             ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[14]             ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[15]             ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[3]              ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[4]              ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[5]              ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[6]              ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[8]              ;
; 559.722 ; 559.942      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[9]              ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accb[2]              ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[1]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[2]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[3]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[4]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[5]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[6]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[7]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[3]           ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[0]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[10]               ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[11]               ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[12]               ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[13]               ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[14]               ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[15]               ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[1]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[2]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[3]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[4]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[5]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[6]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[7]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[8]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|pc[9]                ;
; 559.723 ; 559.943      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[10]               ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[6]                ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[6]           ;
; 559.724 ; 559.944      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[7]                ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[3]                ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[4]                ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[1]                ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[2]                ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.branch_state   ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.execute_state  ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.indexed_state  ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_accb_state ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_cc_state   ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pch_state  ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jmp_state      ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul0_state     ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul1_state     ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul2_state     ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul3_state     ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul4_state     ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul5_state     ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul6_state     ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul7_state     ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.psha_state     ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.read16_state   ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.read8_state    ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.reset_state    ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_accb_state ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_cc_state   ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_hi_state  ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_lo_state  ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.write16_state  ;
; 559.725 ; 559.945      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.write8_state   ;
; 559.726 ; 559.946      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accb[0]              ;
; 559.726 ; 559.946      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accb[1]              ;
; 559.726 ; 559.946      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accb[3]              ;
; 559.726 ; 559.946      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accb[4]              ;
; 559.726 ; 559.946      ; 0.220          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accb[5]              ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; RST          ; Clk        ; 3.097 ; 3.446 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 6.063 ; 6.329 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.401 ; 5.689 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.747 ; 6.003 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 5.586 ; 5.824 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 6.036 ; 6.250 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.487 ; 5.805 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.968 ; 6.271 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.393 ; 5.786 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 6.063 ; 6.329 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; 4.744 ; 5.004 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; 3.365 ; 3.489 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; 3.365 ; 3.489 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; 3.046 ; 3.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; 3.069 ; 3.390 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; 2.972 ; 3.276 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; 4.415 ; 4.729 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; 4.963 ; 5.249 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; RST          ; Clk        ; -2.269 ; -2.624 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; -4.445 ; -4.741 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; -4.555 ; -4.840 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; -4.651 ; -4.903 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; -4.641 ; -4.909 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; -5.039 ; -5.283 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; -4.445 ; -4.741 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; -4.542 ; -4.838 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; -4.561 ; -4.932 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; -5.204 ; -5.450 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; -3.946 ; -4.183 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; -2.240 ; -2.437 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; -2.644 ; -2.767 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; -2.240 ; -2.437 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; -2.345 ; -2.645 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; -2.268 ; -2.563 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; -3.628 ; -3.921 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; -4.170 ; -4.447 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 6.027 ; 5.600 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 5.629 ; 5.469 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 8.542 ; 8.036 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 6.320 ; 6.191 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 7.006 ; 6.619 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 6.098 ; 5.905 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 8.673 ; 8.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 5.858 ; 5.687 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 5.749 ; 5.575 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 8.325 ; 8.444 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 4.921 ; 4.891 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 5.959 ; 5.783 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 6.324 ; 6.079 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 6.812 ; 6.514 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 8.673 ; 8.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 5.963 ; 5.851 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 6.424 ; 6.233 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 8.837 ; 8.762 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 5.832 ; 5.745 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 5.854 ; 5.794 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 8.438 ; 8.589 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 5.676 ; 5.601 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 6.134 ; 5.969 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 6.397 ; 6.222 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 6.515 ; 6.299 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 6.650 ; 6.436 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 5.771 ; 5.968 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 5.273 ; 5.379 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 5.273 ; 5.379 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 5.273 ; 5.379 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 5.667 ; 5.791 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 5.660 ; 5.784 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 8.837 ; 8.762 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 5.837 ; 5.999 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 6.578 ; 6.414 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 6.578 ; 6.414 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 5.296 ; 5.181 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 6.245 ; 6.184 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 6.173 ; 6.110 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 1.712 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 1.699 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 5.409 ; 4.989 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 5.013 ; 4.855 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 7.898 ; 7.395 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 5.682 ; 5.553 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 6.341 ; 5.965 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 5.470 ; 5.280 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 4.336 ; 4.306 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 5.236 ; 5.070 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 5.132 ; 4.963 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 7.715 ; 7.837 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 4.336 ; 4.306 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 5.339 ; 5.168 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 5.689 ; 5.452 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 6.158 ; 5.870 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 8.054 ; 8.139 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 5.337 ; 5.228 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 5.785 ; 5.600 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 4.678 ; 4.781 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 5.217 ; 5.133 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 5.239 ; 5.181 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 7.824 ; 7.976 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 5.062 ; 4.988 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 5.501 ; 5.341 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 5.753 ; 5.585 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 5.873 ; 5.664 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 6.002 ; 5.795 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 5.156 ; 5.347 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 4.678 ; 4.781 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 4.678 ; 4.781 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 4.678 ; 4.781 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 5.056 ; 5.177 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 5.050 ; 5.170 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 8.220 ; 8.140 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 5.220 ; 5.376 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 4.702 ; 4.589 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 5.932 ; 5.774 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 4.702 ; 4.589 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 5.612 ; 5.552 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 5.544 ; 5.482 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 1.274 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 1.259 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 5.521 ; 5.446 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 6.601 ; 6.526 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.521 ; 5.446 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 8.731 ; 8.867 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 6.760 ; 6.668 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 6.760 ; 6.668 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 6.734 ; 6.642 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 6.046 ; 5.933 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 6.046 ; 5.933 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 4.933 ; 4.858 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.970 ; 5.895 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 4.933 ; 4.858 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 8.118 ; 8.254 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 6.115 ; 6.023 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 6.115 ; 6.023 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 6.091 ; 5.999 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.395 ; 5.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.395 ; 5.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 5.412     ; 5.487     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 6.432     ; 6.507     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.412     ; 5.487     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 8.738     ; 8.602     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 6.560     ; 6.652     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 6.560     ; 6.652     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 6.538     ; 6.630     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.821     ; 5.934     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.821     ; 5.934     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 4.825     ; 4.900     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.805     ; 5.880     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 4.825     ; 4.900     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 8.131     ; 7.995     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.919     ; 6.011     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.919     ; 6.011     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.899     ; 5.991     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.175     ; 5.288     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.175     ; 5.288     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 16.36 MHz ; 16.36 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 70.96 MHz ; 70.96 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 173.7 MHz ; 173.7 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 2.256  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.092 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16.203 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.354 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.381 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.381 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.716   ; 0.000         ;
; Clk                                                  ; 9.855   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.715  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 559.716 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.256  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]   ; SDRAM_CLK                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 4.684      ;
; 5.907  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 7.561      ;
; 5.931  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[14]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 7.537      ;
; 5.992  ; MC6847_gen3:VDG|G                                      ; G                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.503     ; 7.485      ;
; 6.018  ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                 ; SDRAM_A[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 7.450      ;
; 6.259  ; SDRAM_controller:SDRAM_inst|A_data_hold[2]             ; SDRAM_DQ[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.500     ; 7.221      ;
; 6.357  ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                 ; SDRAM_A[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.498     ; 7.125      ;
; 7.314  ; MC6847_gen3:VDG|R                                      ; R                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.503     ; 6.163      ;
; 7.487  ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                 ; SDRAM_A[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.513     ; 5.980      ;
; 7.543  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 5.925      ;
; 7.543  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 5.925      ;
; 7.571  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 5.897      ;
; 7.610  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]             ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.501     ; 5.869      ;
; 7.702  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 5.766      ;
; 7.722  ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[0]               ; SDRAM_DQM[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.495     ; 5.763      ;
; 7.737  ; SDRAM_controller:SDRAM_inst|A_data_hold[6]             ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.511     ; 5.732      ;
; 7.866  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]               ; SDRAM_CASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 5.602      ;
; 7.887  ; SDRAM_controller:SDRAM_inst|A_data_hold[5]             ; SDRAM_DQ[5]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.500     ; 5.593      ;
; 7.963  ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                 ; SDRAM_A[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.501     ; 5.516      ;
; 7.976  ; MC6847_gen3:VDG|HSYNC                                  ; HSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.506     ; 5.498      ;
; 8.042  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]               ; SDRAM_RASn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 5.426      ;
; 8.093  ; SDRAM_controller:SDRAM_inst|A_data_hold[4]             ; SDRAM_DQ[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.500     ; 5.387      ;
; 8.102  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]               ; SDRAM_WREn                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 5.366      ;
; 8.181  ; MC6847_gen3:VDG|VSYNC                                  ; VSYNC                                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.503     ; 5.296      ;
; 8.236  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[7]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 5.232      ;
; 8.236  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[6]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 5.232      ;
; 8.258  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[15]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 5.210      ;
; 8.260  ; MC6803_gen2:CPU0|PORT_B_OUT[0]                         ; TAPE_OUT                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.482     ; 5.238      ;
; 8.296  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[8]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 5.172      ;
; 8.306  ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                ; SDRAM_A[10]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 5.162      ;
; 8.314  ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                 ; SDRAM_A[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.501     ; 5.165      ;
; 8.401  ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                 ; SDRAM_A[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.498     ; 5.081      ;
; 8.417  ; SDRAM_controller:SDRAM_inst|A_data_hold[1]             ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.500     ; 5.063      ;
; 8.427  ; SDRAM_controller:SDRAM_inst|A_data_hold[0]             ; SDRAM_DQ[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.501     ; 5.052      ;
; 8.477  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[12]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 4.991      ;
; 8.485  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[13]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 4.983      ;
; 8.500  ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                 ; SDRAM_A[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.498     ; 4.982      ;
; 8.584  ; SDRAM_controller:SDRAM_inst|A_data_hold[3]             ; SDRAM_DQ[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.500     ; 4.896      ;
; 8.586  ; MC6847_gen3:VDG|B                                      ; B                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.503     ; 4.891      ;
; 8.757  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 4.711      ;
; 8.873  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[10]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 4.595      ;
; 8.873  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[11]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 4.595      ;
; 8.873  ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[9]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.512     ; 4.595      ;
; 8.957  ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]               ; SDRAM_DQM[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.495     ; 4.528      ;
; 9.316  ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                 ; SDRAM_A[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.498     ; 4.166      ;
; 9.509  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 10.340     ;
; 10.156 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rts_hi_state   ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 9.688      ;
; 10.156 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pch_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 9.688      ;
; 11.070 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.write16_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.148     ; 8.784      ;
; 11.192 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 8.669      ;
; 11.203 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 8.658      ;
; 11.225 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.144     ; 8.633      ;
; 11.236 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.144     ; 8.622      ;
; 11.246 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 8.600      ;
; 11.305 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 8.544      ;
; 11.333 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 8.516      ;
; 11.354 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 8.495      ;
; 11.362 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 8.486      ;
; 11.376 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 8.473      ;
; 11.379 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 8.482      ;
; 11.379 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 8.482      ;
; 11.382 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 8.467      ;
; 11.404 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 8.445      ;
; 11.412 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.144     ; 8.446      ;
; 11.412 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.144     ; 8.446      ;
; 11.418 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[15]             ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.159     ; 8.425      ;
; 11.450 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 8.407      ;
; 11.459 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 8.400      ;
; 11.461 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.155     ; 8.386      ;
; 11.461 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 8.396      ;
; 11.462 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_hi_state  ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.142     ; 8.398      ;
; 11.466 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 8.391      ;
; 11.470 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 8.389      ;
; 11.477 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 8.380      ;
; 11.494 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 8.350      ;
; 11.567 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pch_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.156     ; 8.279      ;
; 11.587 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pulx_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 8.257      ;
; 11.600 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 8.249      ;
; 11.604 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.214      ; 8.649      ;
; 11.624 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr_state      ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 8.237      ;
; 11.628 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 8.221      ;
; 11.635 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr_state      ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.141     ; 8.226      ;
; 11.637 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 8.220      ;
; 11.637 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 8.220      ;
; 11.642 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_ixh_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.154     ; 8.206      ;
; 11.646 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 8.213      ;
; 11.646 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 8.213      ;
; 11.646 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pch_state  ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 8.211      ;
; 11.652 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 8.205      ;
; 11.653 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; VDG_control[3]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 8.204      ;
; 11.653 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; VDG_control[5]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 8.204      ;
; 11.654 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixh_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.158     ; 8.190      ;
; 11.657 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pch_state  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 8.200      ;
; 11.663 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 8.194      ;
; 11.682 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.211      ; 8.568      ;
; 11.708 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_lo_state  ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 8.151      ;
; 11.719 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_lo_state  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.143     ; 8.140      ;
; 11.727 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.read8_state    ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.137     ; 8.138      ;
; 11.733 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_cc_state   ; SDRAM_controller:SDRAM_inst|gate_out                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.145     ; 8.124      ;
; 11.735 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.decode_state   ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.153     ; 8.114      ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 10.092 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 9.712      ;
; 10.128 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 9.676      ;
; 10.131 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 9.665      ;
; 10.149 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 9.648      ;
; 10.167 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 9.629      ;
; 10.185 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 9.612      ;
; 10.344 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.455      ;
; 10.380 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.419      ;
; 10.423 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 9.381      ;
; 10.424 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 9.380      ;
; 10.429 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 9.375      ;
; 10.430 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 9.374      ;
; 10.462 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 9.334      ;
; 10.463 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 9.333      ;
; 10.468 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 9.328      ;
; 10.469 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 9.327      ;
; 10.480 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 9.317      ;
; 10.481 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 9.316      ;
; 10.486 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 9.311      ;
; 10.487 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 9.310      ;
; 10.540 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 9.257      ;
; 10.576 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 9.221      ;
; 10.675 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.124      ;
; 10.676 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.123      ;
; 10.681 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.118      ;
; 10.682 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.117      ;
; 10.755 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 9.043      ;
; 10.783 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 9.016      ;
; 10.785 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 9.019      ;
; 10.791 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 9.007      ;
; 10.819 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 8.980      ;
; 10.821 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 8.983      ;
; 10.871 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 8.926      ;
; 10.872 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 8.925      ;
; 10.877 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 8.920      ;
; 10.878 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 8.919      ;
; 11.086 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 8.712      ;
; 11.087 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 8.711      ;
; 11.092 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 8.706      ;
; 11.093 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 8.705      ;
; 11.114 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 8.685      ;
; 11.115 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 8.684      ;
; 11.116 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 8.688      ;
; 11.117 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 8.687      ;
; 11.120 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 8.679      ;
; 11.121 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 8.678      ;
; 11.122 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 8.682      ;
; 11.123 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 8.681      ;
; 11.412 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 8.392      ;
; 11.960 ; PS2_keyboard:keyboard|alt_key                                                                               ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.877      ;
; 12.148 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a6~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.540     ; 7.314      ;
; 12.162 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 7.637      ;
; 12.166 ; PS2_keyboard:keyboard|control_key                                                                           ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 7.644      ;
; 12.198 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 7.601      ;
; 12.336 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 7.474      ;
; 12.493 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 7.306      ;
; 12.494 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 7.305      ;
; 12.499 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 7.300      ;
; 12.500 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 7.299      ;
; 12.505 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.524     ; 6.973      ;
; 12.659 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 7.143      ;
; 12.690 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.539     ; 6.773      ;
; 12.880 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.530     ; 6.592      ;
; 13.022 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 6.783      ;
; 13.039 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 6.768      ;
; 13.075 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 6.732      ;
; 13.127 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 6.686      ;
; 13.149 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.539     ; 6.314      ;
; 13.172 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 6.633      ;
; 13.176 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.200     ; 6.626      ;
; 13.183 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 6.621      ;
; 13.189 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.537     ; 6.276      ;
; 13.287 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 6.522      ;
; 13.287 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 6.522      ;
; 13.287 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 6.522      ;
; 13.287 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 6.522      ;
; 13.287 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 6.522      ;
; 13.287 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 6.522      ;
; 13.370 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 6.437      ;
; 13.371 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 6.436      ;
; 13.376 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 6.431      ;
; 13.377 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 6.430      ;
; 13.504 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.528     ; 5.970      ;
; 13.518 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.192     ; 6.292      ;
; 13.840 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.538     ; 5.624      ;
; 14.073 ; reset                                                                                                       ; MC6803_gen2:CPU0|ETOI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.728      ;
; 14.073 ; reset                                                                                                       ; MC6803_gen2:CPU0|EICI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 5.728      ;
; 14.126 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 5.679      ;
; 14.149 ; reset                                                                                                       ; MC6803_gen2:CPU0|hold_s         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 5.656      ;
; 14.149 ; reset                                                                                                       ; MC6803_gen2:CPU0|PORT_B_IN_s[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 5.656      ;
; 14.248 ; reset                                                                                                       ; MC6803_gen2:CPU0|EOCI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.551      ;
; 14.248 ; reset                                                                                                       ; MC6803_gen2:CPU0|OLVL           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.551      ;
; 14.248 ; reset                                                                                                       ; MC6803_gen2:CPU0|IEDG           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.203     ; 5.551      ;
; 14.334 ; PS2_keyboard:keyboard|caps_lock                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 5.480      ;
; 14.423 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 5.382      ;
; 14.423 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 5.382      ;
; 14.423 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 5.382      ;
; 14.423 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 5.382      ;
; 14.423 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 5.382      ;
; 14.423 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 5.382      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.203 ; reset                                     ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.616      ;
; 16.203 ; reset                                     ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.616      ;
; 16.203 ; reset                                     ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.616      ;
; 16.203 ; reset                                     ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.616      ;
; 16.203 ; reset                                     ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.616      ;
; 16.203 ; reset                                     ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.616      ;
; 16.203 ; reset                                     ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.616      ;
; 16.203 ; reset                                     ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.183     ; 3.616      ;
; 16.211 ; reset                                     ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 3.612      ;
; 16.211 ; reset                                     ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.179     ; 3.612      ;
; 16.258 ; reset                                     ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 3.559      ;
; 16.638 ; reset                                     ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 3.178      ;
; 16.638 ; reset                                     ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 3.178      ;
; 16.638 ; reset                                     ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 3.178      ;
; 16.638 ; reset                                     ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 3.178      ;
; 16.638 ; reset                                     ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 3.178      ;
; 16.823 ; reset                                     ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 2.994      ;
; 16.823 ; reset                                     ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 2.994      ;
; 16.823 ; reset                                     ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 2.994      ;
; 16.823 ; reset                                     ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 2.994      ;
; 16.823 ; reset                                     ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 2.994      ;
; 16.823 ; reset                                     ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 2.994      ;
; 16.823 ; reset                                     ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 2.994      ;
; 16.823 ; reset                                     ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.185     ; 2.994      ;
; 16.966 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 2.850      ;
; 16.970 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 2.846      ;
; 17.082 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.186     ; 2.734      ;
; 17.129 ; reset                                     ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 2.695      ;
; 17.129 ; reset                                     ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 2.695      ;
; 17.129 ; reset                                     ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 2.695      ;
; 17.129 ; reset                                     ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 2.695      ;
; 17.129 ; reset                                     ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 2.695      ;
; 17.129 ; reset                                     ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 2.695      ;
; 17.129 ; reset                                     ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 2.695      ;
; 17.129 ; reset                                     ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 2.695      ;
; 17.129 ; reset                                     ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 2.695      ;
; 17.129 ; reset                                     ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.178     ; 2.695      ;
; 17.586 ; VDG_control[3]                            ; MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.169     ; 2.247      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 2.170      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 2.170      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 2.170      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 2.170      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 2.170      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 2.170      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 2.170      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 2.170      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 2.170      ;
; 17.656 ; reset                                     ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 2.170      ;
; 17.943 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 1.884      ;
; 17.992 ; reset                                     ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 1.834      ;
; 17.992 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 1.834      ;
; 18.003 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 1.823      ;
; 18.060 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 1.768      ;
; 18.199 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|SA_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 1.628      ;
; 18.228 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 1.599      ;
; 18.246 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 1.582      ;
; 18.255 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|INV_s                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 1.573      ;
; 18.261 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.174     ; 1.567      ;
; 18.294 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 1.533      ;
; 18.378 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.176     ; 1.448      ;
; 18.534 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.175     ; 1.293      ;
; 18.607 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.174      ; 1.606      ;
; 18.639 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.174      ; 1.574      ;
; 18.640 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.174      ; 1.573      ;
; 18.648 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.174      ; 1.565      ;
; 18.656 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.174      ; 1.557      ;
; 18.688 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.174      ; 1.525      ;
; 34.243 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.694      ;
; 34.591 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.346      ;
; 34.622 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.315      ;
; 34.716 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 5.214      ;
; 34.735 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 5.202      ;
; 34.931 ; MC6847_gen3:VDG|DD_s[2]                   ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.999      ;
; 34.970 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.967      ;
; 35.041 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.075     ; 4.886      ;
; 35.049 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.881      ;
; 35.083 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.854      ;
; 35.095 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.835      ;
; 35.161 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.769      ;
; 35.161 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.769      ;
; 35.161 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.769      ;
; 35.161 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.769      ;
; 35.161 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.769      ;
; 35.161 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.769      ;
; 35.161 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.769      ;
; 35.161 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.769      ;
; 35.161 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.769      ;
; 35.161 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.769      ;
; 35.208 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.722      ;
; 35.310 ; MC6847_gen3:VDG|DD_s[2]                   ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.620      ;
; 35.318 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.604      ;
; 35.318 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.604      ;
; 35.318 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.604      ;
; 35.318 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.604      ;
; 35.318 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.604      ;
; 35.318 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.604      ;
; 35.318 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.604      ;
; 35.318 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.604      ;
; 35.318 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.604      ;
; 35.318 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.604      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.354 ; MC6847_gen3:VDG|HSYNC                                                                               ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 0.742      ;
; 0.380 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.381 ; PS2_keyboard:keyboard|special_make                                                                  ; PS2_keyboard:keyboard|special_make                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; PS2_keyboard:keyboard|caps_lock                                                                     ; PS2_keyboard:keyboard|caps_lock                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; PS2_keyboard:keyboard|shift_key                                                                     ; PS2_keyboard:keyboard|shift_key                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; PS2_keyboard:keyboard|control_key                                                                   ; PS2_keyboard:keyboard|control_key                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; PS2_keyboard:keyboard|state.read_second                                                             ; PS2_keyboard:keyboard|state.read_second                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                              ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|HSYNC                                                                               ; SDRAM_controller:SDRAM_inst|prev_HSYNC                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.173      ; 0.770      ;
; 0.382 ; PS2_keyboard:keyboard|alt_key                                                                       ; PS2_keyboard:keyboard|alt_key                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.395 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.435 ; PS2_keyboard:keyboard|state.read_first                                                              ; PS2_keyboard:keyboard|state.process_first                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.723      ;
; 0.455 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.743      ;
; 0.474 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.762      ;
; 0.577 ; SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP                                                  ; SDRAM_controller:SDRAM_inst|state.S_write_A                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.865      ;
; 0.579 ; PS2_keyboard:keyboard|state.read_second                                                             ; PS2_keyboard:keyboard|state.process_second                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.867      ;
; 0.581 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.868      ;
; 0.582 ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                                                        ; SDRAM_controller:SDRAM_inst|state.S_mode                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.870      ;
; 0.585 ; SDRAM_controller:SDRAM_inst|state.S_init                                                            ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.873      ;
; 0.586 ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.874      ;
; 0.587 ; PS2_keyboard:keyboard|state.read_third                                                              ; PS2_keyboard:keyboard|state.process_third                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.875      ;
; 0.598 ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.886      ;
; 0.599 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.887      ;
; 0.601 ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.889      ;
; 0.601 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.888      ;
; 0.602 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.890      ;
; 0.603 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.890      ;
; 0.603 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.890      ;
; 0.603 ; SDRAM_controller:SDRAM_inst|state.S_init                                                            ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.891      ;
; 0.605 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.892      ;
; 0.609 ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.897      ;
; 0.609 ; SDRAM_controller:SDRAM_inst|state.S_mode                                                            ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.897      ;
; 0.622 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[0] ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.909      ;
; 0.627 ; SDRAM_controller:SDRAM_inst|state.S_mode                                                            ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.915      ;
; 0.662 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.951      ;
; 0.662 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.951      ;
; 0.663 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.952      ;
; 0.663 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.952      ;
; 0.664 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.953      ;
; 0.665 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.954      ;
; 0.666 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.955      ;
; 0.666 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.955      ;
; 0.667 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.956      ;
; 0.668 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.957      ;
; 0.668 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.957      ;
; 0.668 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.957      ;
; 0.669 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.958      ;
; 0.669 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.958      ;
; 0.669 ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.957      ;
; 0.683 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                      ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|ready                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 0.994      ;
; 0.688 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.977      ;
; 0.688 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.977      ;
; 0.688 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.977      ;
; 0.693 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.982      ;
; 0.697 ; SDRAM_controller:SDRAM_inst|state.S_init                                                            ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.985      ;
; 0.699 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.010      ;
; 0.701 ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                                        ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.972      ;
; 0.704 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.009      ;
; 0.705 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 1.010      ;
; 0.712 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.000      ;
; 0.713 ; SDRAM_controller:SDRAM_inst|prev_HSYNC                                                              ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.002      ;
; 0.714 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.025      ;
; 0.719 ; MC6847_gen3:VDG|DA[3]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 1.096      ;
; 0.719 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 1.030      ;
; 0.720 ; MC6847_gen3:VDG|DA[0]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 1.097      ;
; 0.721 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[2]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.010      ;
; 0.722 ; MC6847_gen3:VDG|DA[1]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 1.099      ;
; 0.722 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[5]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.011      ;
; 0.723 ; PS2_keyboard:keyboard|state.process_second                                                          ; PS2_keyboard:keyboard|state.read_third                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.011      ;
; 0.723 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.012      ;
; 0.726 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.015      ;
; 0.735 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.023      ;
; 0.737 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                      ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.024      ;
; 0.739 ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                                                      ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.027      ;
; 0.740 ; SDRAM_controller:SDRAM_inst|state.S_write_A                                                         ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.028      ;
; 0.743 ; MC6847_gen3:VDG|DA[2]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.162      ; 1.120      ;
; 0.746 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.033      ;
; 0.748 ; PS2_keyboard:keyboard|state.process_third                                                           ; PS2_keyboard:keyboard|control_key                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.036      ;
; 0.749 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.038      ;
; 0.750 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.037      ;
; 0.750 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[6]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.039      ;
; 0.751 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.038      ;
; 0.751 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.038      ;
; 0.752 ; ps2_data_s                                                                                          ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.039      ;
; 0.752 ; PS2_keyboard:keyboard|state.process_first                                                           ; PS2_keyboard:keyboard|shift_key                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.040      ;
; 0.753 ; PS2_keyboard:keyboard|state.process_first                                                           ; PS2_keyboard:keyboard|state.read_second                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.041      ;
; 0.756 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[0]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.043      ;
; 0.757 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[4]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.046      ;
; 0.758 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.046      ;
; 0.760 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.048      ;
; 0.776 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.064      ;
; 0.790 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.079      ;
; 0.791 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[4]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.080      ;
; 0.791 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.080      ;
; 0.792 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[5]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.081      ;
; 0.792 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[6]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.081      ;
; 0.793 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.082      ;
; 0.794 ; SDRAM_controller:SDRAM_inst|state.S_write_A                                                         ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.082      ;
; 0.797 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[0]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.085      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.381 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[6]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req              ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.382 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[0]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_ack              ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_ack              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[2]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.384 ; MC6803_gen2:CPU0|OCF                                   ; MC6803_gen2:CPU0|OCF                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; MC6803_gen2:CPU0|TOF                                   ; MC6803_gen2:CPU0|TOF                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; MC6803_gen2:CPU0|OCF_reset                             ; MC6803_gen2:CPU0|OCF_reset                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.384 ; MC6803_gen2:CPU0|TOF_reset                             ; MC6803_gen2:CPU0|TOF_reset                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.669      ;
; 0.581 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 0.952      ;
; 0.601 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[2]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.601 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.601 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul4_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.602 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[6]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.890      ;
; 0.602 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.890      ;
; 0.605 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[4]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.893      ;
; 0.606 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul6_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.893      ;
; 0.606 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mulea_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.894      ;
; 0.608 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.895      ;
; 0.608 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.895      ;
; 0.608 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.895      ;
; 0.609 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pulx_hi_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.896      ;
; 0.610 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rts_hi_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rts_lo_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.897      ;
; 0.624 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul5_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.625 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul3_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.626 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul2_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.626 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.634 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.635 ; button_s[1]                                            ; MC6803_gen2:CPU0|nmi_s                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.136      ; 0.986      ;
; 0.636 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.read8_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.execute_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.923      ;
; 0.636 ; MC6803_gen2:CPU0|PORT_A_OUT[5]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.921      ;
; 0.646 ; MC6803_gen2:CPU0|PORT_A_OUT[7]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.931      ;
; 0.666 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_lo_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.690 ; MC6803_gen2:CPU0|PORT_A_OUT[7]                         ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.975      ;
; 0.691 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[8]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.693 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[9]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.698 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.branch_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.712 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.000      ;
; 0.715 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[11]               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
; 0.717 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[12]               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.004      ;
; 0.717 ; MC6803_gen2:CPU0|OCF                                   ; MC6803_gen2:CPU0|OCF_reset                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.002      ;
; 0.717 ; MC6803_gen2:CPU0|TOF                                   ; MC6803_gen2:CPU0|TOF_reset                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.002      ;
; 0.718 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[13]               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.005      ;
; 0.721 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.read8_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.read16_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.008      ;
; 0.733 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.021      ;
; 0.736 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul0_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.024      ;
; 0.736 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.024      ;
; 0.742 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.114      ;
; 0.742 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.114      ;
; 0.742 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.114      ;
; 0.745 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.117      ;
; 0.745 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.117      ;
; 0.745 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.117      ;
; 0.746 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.118      ;
; 0.746 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.118      ;
; 0.746 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.118      ;
; 0.747 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.119      ;
; 0.747 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.119      ;
; 0.748 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.120      ;
; 0.748 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul0_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.120      ;
; 0.748 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.157      ; 1.120      ;
; 0.750 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.write16_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.write8_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.037      ;
; 0.756 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[3]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.044      ;
; 0.759 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.047      ;
; 0.792 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.079      ;
; 0.794 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.081      ;
; 0.813 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[11]               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.100      ;
; 0.813 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.156      ; 1.184      ;
; 0.957 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.242      ;
; 0.975 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.262      ;
; 0.988 ; button_s[0]                                            ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.122      ; 1.325      ;
; 1.003 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.289      ;
; 1.026 ; MC6803_gen2:CPU0|PORT_A_OUT[3]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.312      ;
; 1.038 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 1.408      ;
; 1.043 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[4]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.331      ;
; 1.046 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[6]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.334      ;
; 1.070 ; MC6803_gen2:CPU0|PORT_A_OUT[0]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.356      ;
; 1.075 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[7]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.362      ;
; 1.075 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 1.445      ;
; 1.084 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jmp_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.370      ;
; 1.086 ; MC6803_gen2:CPU0|PORT_A_OUT[4]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[4]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.371      ;
; 1.095 ; SDRAM_controller:SDRAM_inst|A_data_out[6]              ; MC6803_gen2:CPU0|DATA_IN_s[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.124      ; 1.434      ;
; 1.098 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req              ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_mask_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.386      ;
; 1.119 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_mask_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.404      ;
; 1.121 ; SDRAM_controller:SDRAM_inst|A_data_out[7]              ; MC6803_gen2:CPU0|DATA_IN_s[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 1.466      ;
; 1.147 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.521      ;
; 1.147 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.521      ;
; 1.148 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rts_lo_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.522      ;
; 1.148 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.522      ;
; 1.149 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.523      ;
; 1.150 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.159      ; 1.524      ;
; 1.152 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 1.522      ;
; 1.166 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[7]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.454      ;
; 1.181 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.155      ; 1.551      ;
; 1.190 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[5]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.477      ;
; 1.198 ; SDRAM_controller:SDRAM_inst|A_data_out[3]              ; MC6803_gen2:CPU0|DATA_IN_s[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 1.543      ;
; 1.205 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_wai_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_mask_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.493      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.381 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.381 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.382 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.396 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.397 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.397 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.460 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.748      ;
; 0.591 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.879      ;
; 0.596 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.883      ;
; 0.620 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.288      ;
; 0.637 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.312      ;
; 0.646 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.386      ;
; 0.666 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.406      ;
; 0.670 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.410      ;
; 0.679 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.419      ;
; 0.681 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.968      ;
; 0.684 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.971      ;
; 0.685 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.973      ;
; 0.685 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.425      ;
; 0.686 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.686 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.686 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.973      ;
; 0.687 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.974      ;
; 0.688 ; MC6847_gen3:VDG|pixel_count[2]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.976      ;
; 0.689 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.363      ;
; 0.689 ; MC6847_gen3:VDG|pixel_count[3]            ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.977      ;
; 0.689 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.976      ;
; 0.690 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.690 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.692 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.692 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.692 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.980      ;
; 0.692 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.979      ;
; 0.693 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.693 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.980      ;
; 0.693 ; MC6847_gen3:VDG|pixel_count[7]            ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.981      ;
; 0.694 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.982      ;
; 0.694 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.981      ;
; 0.695 ; MC6847_gen3:VDG|line_count[5]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.982      ;
; 0.695 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.982      ;
; 0.696 ; MC6847_gen3:VDG|line_count[6]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.983      ;
; 0.697 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.490      ; 1.437      ;
; 0.698 ; MC6847_gen3:VDG|line_count[7]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.698 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.698 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.985      ;
; 0.698 ; MC6847_gen3:VDG|pixel_count[6]            ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.986      ;
; 0.699 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.699 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.699 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.699 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.986      ;
; 0.700 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.987      ;
; 0.700 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.987      ;
; 0.700 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.988      ;
; 0.701 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.988      ;
; 0.702 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.989      ;
; 0.703 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.990      ;
; 0.703 ; MC6847_gen3:VDG|line_count[1]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.990      ;
; 0.704 ; MC6847_gen3:VDG|pixel_count[5]            ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.992      ;
; 0.706 ; MC6847_gen3:VDG|line_count[2]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.993      ;
; 0.708 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.996      ;
; 0.715 ; MC6847_gen3:VDG|row_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.002      ;
; 0.722 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.009      ;
; 0.722 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.010      ;
; 0.724 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.011      ;
; 0.725 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.012      ;
; 0.727 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.014      ;
; 0.730 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.018      ;
; 0.732 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.019      ;
; 0.733 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.021      ;
; 0.735 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.023      ;
; 0.736 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.418      ; 1.404      ;
; 0.756 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.044      ;
; 0.786 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.074      ;
; 0.791 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.078      ;
; 0.840 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.146      ; 1.201      ;
; 0.889 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.176      ;
; 0.891 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.178      ;
; 0.893 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.180      ;
; 0.901 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.196      ;
; 0.903 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.198      ;
; 0.903 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.198      ;
; 0.908 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.195      ;
; 0.914 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.201      ;
; 0.918 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.205      ;
; 0.922 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.210      ;
; 0.931 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.219      ;
; 0.933 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.221      ;
; 0.967 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.254      ;
; 0.970 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.145      ; 1.330      ;
; 0.972 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.259      ;
; 0.996 ; MC6847_gen3:VDG|DD_s[0]                   ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.283      ;
; 1.002 ; MC6847_gen3:VDG|DD_s[5]                   ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.289      ;
; 1.003 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.290      ;
; 1.005 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.292      ;
; 1.005 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.292      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]              ;
; 9.716 ; 9.932        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]               ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|caps_lock                                                 ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[2]                                              ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[3]                                   ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                                          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                                          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                                          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                                          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; TAPE_S                                                                          ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[1]                                                                     ;
; 9.717 ; 9.933        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; reset                                                                           ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[3]                                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|control_key                                               ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|ready      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[0] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[1] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[2] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[3] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[4] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[5] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[6] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[7] ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[0]                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[3]                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[6]                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|shift_key                                                 ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|special_make                                              ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_first                                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_second                                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_third                                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_first                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_second                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_third                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[6]                                      ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[0]                                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[1]                                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[2]                                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[3]                                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[4]                                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_out[5]                                       ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[4]                                   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[5]                                   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                                   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[7]                                   ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                         ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                          ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]                                        ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                        ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                        ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|gate_out                                            ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_init                                        ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_mode                                        ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                    ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VDG_control[3]                                                                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; VDG_control[5]                                                                  ;
; 9.718 ; 9.934        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[0]                                                                     ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[0]                                  ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[0]                                   ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                      ;
; 9.719 ; 9.935        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[2]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[4]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[5]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[6]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[0]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[1]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[2]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[3]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                  ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[4]                                              ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[5]                                              ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[7]                                              ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[1]                                   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[2]                                   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[3]                                   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[4]                                   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[5]                                   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[6]                                   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[7]                                   ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                      ;
; 9.720 ; 9.936        ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 19.715 ; 19.931       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area                                                                                                     ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|HSYNC                                                                                                           ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_rows                                                                                                     ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[0]                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[10]                                                                                                          ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[11]                                                                                                          ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[1]                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[2]                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[3]                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[4]                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[5]                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[6]                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[7]                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[8]                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[9]                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area_s                                                                                                   ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[0]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[1]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[2]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[3]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[4]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[5]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[6]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[7]                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|AG_s                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|SA_s                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[0]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[1]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[2]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[3]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[4]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[5]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[6]                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[7]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|B                                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|G                                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|INV_s                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|R                                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|VSYNC                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[0]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[1]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[2]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[3]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[4]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[5]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[6]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[7]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[8]                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[9]                                                                                                   ;
; 19.727 ; 19.957       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.800 ; 20.030       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.800 ; 20.030       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.800 ; 20.030       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.800 ; 20.030       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.800 ; 20.030       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.800 ; 20.030       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.800 ; 20.030       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.800 ; 20.030       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.803 ; 20.033       ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|AG_s                                                                                                            ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|B                                                                                                               ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                        ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------+
; 559.716 ; 559.932      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[5]                ;
; 559.716 ; 559.932      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[7]                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[0]              ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[1]              ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[2]              ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[3]              ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[4]              ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[5]              ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[6]              ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|acca[7]              ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[6]           ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[7]           ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[0]                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[1]                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[2]                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[3]                ;
; 559.718 ; 559.934      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[4]                ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accb[0]              ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accb[1]              ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accb[2]              ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accb[3]              ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accb[4]              ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accb[5]              ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accb[6]              ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|accb[7]              ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[0]                ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[1]                ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[2]                ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[6]                ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[1]           ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[5]                ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[8]                ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.muld_state     ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mulea_state    ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[11]             ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[12]             ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[13]             ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[14]             ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[15]             ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[3]              ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[4]              ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[5]              ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[6]              ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[8]              ;
; 559.719 ; 559.935      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[9]              ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[0]                ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[1]                ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[2]                ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[3]                ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[4]                ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[5]                ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[6]                ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[7]                ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req              ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[3]           ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[5]           ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[10]               ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[15]               ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[7]                ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.branch_state   ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr_state      ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.indexed_state  ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_accb_state ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_cc_state   ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_mask_state ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pch_state  ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_wai_state  ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jmp_state      ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr_state      ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul0_state     ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul1_state     ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul2_state     ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul3_state     ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul4_state     ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul5_state     ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul6_state     ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul7_state     ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.psha_state     ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pula_state     ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pulb_state     ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pulx_hi_state  ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pulx_lo_state  ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_accb_state ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixh_state  ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixl_state  ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pch_state  ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pcl_state  ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_state      ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rts_hi_state   ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rts_lo_state   ;
; 559.720 ; 559.936      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_lo_state  ;
; 559.721 ; 559.937      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[3]                ;
; 559.721 ; 559.937      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[4]                ;
; 559.721 ; 559.937      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|ea[0]                ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; RST          ; Clk        ; 2.692 ; 3.162 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 5.409 ; 5.455 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 4.769 ; 4.900 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.103 ; 5.174 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.955 ; 5.009 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.389 ; 5.389 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 4.845 ; 5.000 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.291 ; 5.427 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 4.759 ; 4.974 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.409 ; 5.455 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; 4.154 ; 4.262 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; 2.936 ; 3.199 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; 2.936 ; 3.199 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; 2.665 ; 2.983 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; 2.661 ; 3.126 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; 2.578 ; 3.039 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; 3.821 ; 4.015 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; 4.346 ; 4.501 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; RST          ; Clk        ; -1.960 ; -2.422 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; -3.924 ; -4.043 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; -4.022 ; -4.131 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; -4.095 ; -4.212 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; -4.085 ; -4.220 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; -4.469 ; -4.553 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; -3.924 ; -4.043 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; -4.002 ; -4.131 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; -4.019 ; -4.222 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; -4.644 ; -4.682 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; -3.443 ; -3.538 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; -1.941 ; -2.223 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; -2.295 ; -2.552 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; -1.941 ; -2.223 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; -2.017 ; -2.458 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; -1.953 ; -2.399 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; -3.123 ; -3.304 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; -3.644 ; -3.797 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 5.640 ; 5.103 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 5.314 ; 5.045 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 7.908 ; 7.194 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 5.924 ; 5.616 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 6.586 ; 6.006 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 5.719 ; 5.355 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 7.882 ; 7.734 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 5.499 ; 5.175 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 5.400 ; 5.075 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 7.543 ; 7.465 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 4.584 ; 4.470 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 5.586 ; 5.275 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 5.937 ; 5.546 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 6.413 ; 5.918 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 7.882 ; 7.734 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 5.594 ; 5.324 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 6.034 ; 5.684 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 7.808 ; 7.969 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 5.473 ; 5.231 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 5.483 ; 5.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 7.641 ; 7.604 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 5.316 ; 5.105 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 5.807 ; 5.420 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 6.013 ; 5.663 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 6.163 ; 5.707 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 6.290 ; 5.845 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 5.262 ; 5.604 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 4.814 ; 5.027 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 4.814 ; 5.027 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 4.814 ; 5.027 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 5.177 ; 5.423 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 5.173 ; 5.415 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 7.808 ; 7.969 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 5.317 ; 5.642 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 6.178 ; 5.845 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 6.178 ; 5.845 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 4.943 ; 4.740 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 5.858 ; 5.638 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 5.798 ; 5.569 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 1.627 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 1.604 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 5.070 ; 4.548 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 4.747 ; 4.484 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 7.313 ; 6.610 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 5.335 ; 5.034 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 5.972 ; 5.410 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 5.140 ; 4.784 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 4.046 ; 3.934 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 4.924 ; 4.612 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 4.829 ; 4.515 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 6.980 ; 6.910 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 4.046 ; 3.934 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 5.011 ; 4.710 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 5.348 ; 4.971 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 5.806 ; 5.328 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 7.309 ; 7.172 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 5.016 ; 4.755 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 5.442 ; 5.104 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 4.269 ; 4.475 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 4.906 ; 4.672 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 4.917 ; 4.722 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 7.075 ; 7.044 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 4.749 ; 4.545 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 5.220 ; 4.848 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 5.419 ; 5.081 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 5.566 ; 5.126 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 5.687 ; 5.258 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 4.698 ; 5.029 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 4.269 ; 4.475 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 4.269 ; 4.475 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 4.269 ; 4.475 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 4.617 ; 4.856 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 4.614 ; 4.847 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 7.242 ; 7.392 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 4.752 ; 5.066 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 4.393 ; 4.197 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 5.579 ; 5.258 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 4.393 ; 4.197 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 5.273 ; 5.060 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 5.215 ; 4.994 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 1.221 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 1.197 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 5.143 ; 5.054 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 6.198 ; 6.109 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.143 ; 5.054 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 7.922 ; 7.993 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 6.357 ; 6.260 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 6.357 ; 6.260 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 6.329 ; 6.232 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.664 ; 5.557 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.664 ; 5.557 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 4.619 ; 4.530 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.632 ; 5.543 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 4.619 ; 4.530 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 7.374 ; 7.445 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.778 ; 5.681 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.778 ; 5.681 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.751 ; 5.654 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.070 ; 4.963 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.070 ; 4.963 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 4.904     ; 4.993     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.811     ; 5.900     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 4.904     ; 4.993     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 7.702     ; 7.631     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.931     ; 6.028     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.931     ; 6.028     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.914     ; 6.011     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.287     ; 5.394     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 5.287     ; 5.394     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 4.386     ; 4.475     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.256     ; 5.345     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 4.386     ; 4.475     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 7.165     ; 7.094     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 5.365     ; 5.462     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.365     ; 5.462     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.349     ; 5.446     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 4.704     ; 4.811     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 4.704     ; 4.811     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.199  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.379 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 18.184 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.132 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.164 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.166 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; Clk                                                  ; 9.423   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.734   ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 19.734  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 559.744 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                  ;
+--------+--------------------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.199  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]   ; SDRAM_CLK                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 0.000      ; 2.741      ;
; 10.195 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[14]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 4.904      ;
; 10.217 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 4.882      ;
; 10.235 ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                 ; SDRAM_A[7]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 4.864      ;
; 10.301 ; SDRAM_controller:SDRAM_inst|A_data_hold[2]             ; SDRAM_DQ[2]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.875     ; 4.804      ;
; 10.380 ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]                 ; SDRAM_A[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.872     ; 4.728      ;
; 10.713 ; MC6847_gen3:VDG|G                                      ; G                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 4.386      ;
; 11.837 ; MC6847_gen3:VDG|R                                      ; R                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 3.262      ;
; 11.871 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 3.228      ;
; 11.871 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 3.228      ;
; 11.878 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 3.221      ;
; 11.894 ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                 ; SDRAM_A[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.882     ; 3.204      ;
; 11.908 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 3.191      ;
; 11.933 ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[0]               ; SDRAM_DQM[0]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.871     ; 3.176      ;
; 11.975 ; SDRAM_controller:SDRAM_inst|A_data_hold[7]             ; SDRAM_DQ[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.875     ; 3.130      ;
; 12.030 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]               ; SDRAM_CASn                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 3.069      ;
; 12.045 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]               ; SDRAM_RASn                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 3.054      ;
; 12.052 ; SDRAM_controller:SDRAM_inst|A_data_hold[5]             ; SDRAM_DQ[5]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.875     ; 3.053      ;
; 12.067 ; SDRAM_controller:SDRAM_inst|A_data_hold[6]             ; SDRAM_DQ[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.880     ; 3.033      ;
; 12.077 ; MC6847_gen3:VDG|HSYNC                                  ; HSYNC                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.880     ; 3.023      ;
; 12.103 ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]               ; SDRAM_WREn                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.996      ;
; 12.118 ; SDRAM_controller:SDRAM_inst|SDRAM_A[5]                 ; SDRAM_A[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.876     ; 2.986      ;
; 12.199 ; SDRAM_controller:SDRAM_inst|A_data_hold[4]             ; SDRAM_DQ[4]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.875     ; 2.906      ;
; 12.218 ; SDRAM_controller:SDRAM_inst|A_data_hold[1]             ; SDRAM_DQ[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.875     ; 2.887      ;
; 12.234 ; SDRAM_controller:SDRAM_inst|A_data_hold[0]             ; SDRAM_DQ[0]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.875     ; 2.871      ;
; 12.240 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[7]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.859      ;
; 12.240 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[6]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.859      ;
; 12.250 ; MC6847_gen3:VDG|VSYNC                                  ; VSYNC                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.849      ;
; 12.250 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                ; SDRAM_A[10]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.849      ;
; 12.264 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[15]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.835      ;
; 12.274 ; SDRAM_controller:SDRAM_inst|SDRAM_A[4]                 ; SDRAM_A[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.876     ; 2.830      ;
; 12.284 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[8]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.815      ;
; 12.313 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[12]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.786      ;
; 12.319 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[13]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.780      ;
; 12.320 ; MC6803_gen2:CPU0|PORT_B_OUT[0]                         ; TAPE_OUT                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.922     ; 2.738      ;
; 12.334 ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]                 ; SDRAM_A[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.872     ; 2.774      ;
; 12.374 ; SDRAM_controller:SDRAM_inst|A_data_hold[3]             ; SDRAM_DQ[3]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.875     ; 2.731      ;
; 12.400 ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]                 ; SDRAM_A[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.872     ; 2.708      ;
; 12.403 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[1]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.696      ;
; 12.419 ; MC6847_gen3:VDG|B                                      ; B                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.680      ;
; 12.538 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[10]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.561      ;
; 12.538 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[11]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.561      ;
; 12.538 ; SDRAM_controller:SDRAM_inst|gate_out                   ; SDRAM_DQ[9]                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.881     ; 2.561      ;
; 12.576 ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]               ; SDRAM_DQM[1]                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.871     ; 2.533      ;
; 12.736 ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]                 ; SDRAM_A[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.872     ; 2.372      ;
; 14.201 ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]   ; SDRAM_CLK                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 0.000      ; 2.739      ;
; 15.036 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.870      ;
; 15.262 ; SDRAM_DQ[7]                                            ; SDRAM_controller:SDRAM_inst|B_data_out[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.803      ; 3.528      ;
; 15.266 ; SDRAM_DQ[7]                                            ; SDRAM_controller:SDRAM_inst|A_data_out[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.803      ; 3.524      ;
; 15.297 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rts_hi_state   ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 4.604      ;
; 15.305 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pch_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 4.596      ;
; 15.307 ; SDRAM_DQ[3]                                            ; SDRAM_controller:SDRAM_inst|B_data_out[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.803      ; 3.483      ;
; 15.343 ; SDRAM_DQ[5]                                            ; SDRAM_controller:SDRAM_inst|A_data_out[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.795      ; 3.439      ;
; 15.412 ; SDRAM_DQ[3]                                            ; SDRAM_controller:SDRAM_inst|A_data_out[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.795      ; 3.370      ;
; 15.461 ; SDRAM_DQ[1]                                            ; SDRAM_controller:SDRAM_inst|B_data_out[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.803      ; 3.329      ;
; 15.525 ; SDRAM_DQ[2]                                            ; SDRAM_controller:SDRAM_inst|B_data_out[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.803      ; 3.265      ;
; 15.565 ; SDRAM_DQ[6]                                            ; SDRAM_controller:SDRAM_inst|A_data_out[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.803      ; 3.225      ;
; 15.566 ; SDRAM_DQ[6]                                            ; SDRAM_controller:SDRAM_inst|B_data_out[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.803      ; 3.224      ;
; 15.597 ; SDRAM_DQ[4]                                            ; SDRAM_controller:SDRAM_inst|A_data_out[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.795      ; 3.185      ;
; 15.614 ; SDRAM_DQ[2]                                            ; SDRAM_controller:SDRAM_inst|A_data_out[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.795      ; 3.168      ;
; 15.617 ; SDRAM_DQ[5]                                            ; SDRAM_controller:SDRAM_inst|B_data_out[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.803      ; 3.173      ;
; 15.621 ; SDRAM_DQ[1]                                            ; SDRAM_controller:SDRAM_inst|A_data_out[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.795      ; 3.161      ;
; 15.649 ; SDRAM_DQ[0]                                            ; SDRAM_controller:SDRAM_inst|B_data_out[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.803      ; 3.141      ;
; 15.659 ; SDRAM_DQ[0]                                            ; SDRAM_controller:SDRAM_inst|A_data_out[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.795      ; 3.123      ;
; 15.667 ; SDRAM_DQ[4]                                            ; SDRAM_controller:SDRAM_inst|B_data_out[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.803      ; 3.123      ;
; 15.727 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.write16_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 4.184      ;
; 15.795 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; SDRAM_controller:SDRAM_inst|gate_out       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.119      ;
; 15.797 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 4.117      ;
; 15.815 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.091      ;
; 15.827 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.079      ;
; 15.829 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; SDRAM_controller:SDRAM_inst|SDRAM_A[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.077      ;
; 15.841 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; SDRAM_controller:SDRAM_inst|SDRAM_A[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.065      ;
; 15.842 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.064      ;
; 15.843 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; SDRAM_controller:SDRAM_inst|gate_out       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.067      ;
; 15.845 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.083     ; 4.059      ;
; 15.845 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 4.065      ;
; 15.856 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; SDRAM_controller:SDRAM_inst|SDRAM_A[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 4.050      ;
; 15.865 ; ps2_data                                               ; ps2_data_s                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.788      ; 2.910      ;
; 15.907 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; SDRAM_controller:SDRAM_inst|gate_out       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.005      ;
; 15.908 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.005      ;
; 15.908 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 4.005      ;
; 15.909 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 4.003      ;
; 15.918 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; SDRAM_controller:SDRAM_inst|gate_out       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 3.992      ;
; 15.920 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 3.990      ;
; 15.929 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 3.977      ;
; 15.929 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_hi_state  ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 3.976      ;
; 15.940 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pcl_state  ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 3.965      ;
; 15.943 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; SDRAM_controller:SDRAM_inst|gate_out       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 3.967      ;
; 15.943 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 3.963      ;
; 15.945 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 3.965      ;
; 15.956 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; VDG_control[3]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 3.953      ;
; 15.956 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.078     ; 3.953      ;
; 15.961 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|xreg[15]             ; SDRAM_controller:SDRAM_inst|A_data_hold[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.087     ; 3.939      ;
; 15.968 ; TAPE_IN                                                ; TAPE_S                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; 1.810      ; 2.829      ;
; 15.977 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_hi_state  ; VDG_control[5]                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.076     ; 3.934      ;
; 15.988 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshb_state     ; SDRAM_controller:SDRAM_inst|SDRAM_A[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.086     ; 3.913      ;
; 15.994 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr_state      ; SDRAM_controller:SDRAM_inst|gate_out       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 3.920      ;
; 15.996 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr_state      ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 3.918      ;
; 16.005 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pch_state  ; SDRAM_controller:SDRAM_inst|gate_out       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 3.905      ;
; 16.007 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pch_state  ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.077     ; 3.903      ;
+--------+--------------------------------------------------------+--------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.379 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.547      ;
; 15.381 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.545      ;
; 15.384 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.550      ;
; 15.386 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.548      ;
; 15.398 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.527      ;
; 15.400 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.525      ;
; 15.492 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.435      ;
; 15.494 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.433      ;
; 15.535 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.391      ;
; 15.535 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.391      ;
; 15.540 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.394      ;
; 15.540 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.394      ;
; 15.541 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.385      ;
; 15.541 ; PS2_keyboard:keyboard|scan_code[7]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.385      ;
; 15.546 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.388      ;
; 15.546 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.388      ;
; 15.554 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.371      ;
; 15.554 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.371      ;
; 15.560 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.365      ;
; 15.560 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 4.365      ;
; 15.600 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.326      ;
; 15.602 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.324      ;
; 15.648 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.279      ;
; 15.648 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.279      ;
; 15.651 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.275      ;
; 15.653 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.273      ;
; 15.654 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.273      ;
; 15.654 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.273      ;
; 15.708 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.219      ;
; 15.710 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.217      ;
; 15.751 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.183      ;
; 15.753 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.181      ;
; 15.756 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.170      ;
; 15.756 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.170      ;
; 15.762 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.164      ;
; 15.762 ; PS2_keyboard:keyboard|scan_code[5]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.164      ;
; 15.807 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.119      ;
; 15.807 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.119      ;
; 15.813 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.113      ;
; 15.813 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.113      ;
; 15.864 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.063      ;
; 15.864 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.063      ;
; 15.870 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.057      ;
; 15.870 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 4.057      ;
; 15.907 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.027      ;
; 15.907 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.027      ;
; 15.913 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.021      ;
; 15.913 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.053     ; 4.021      ;
; 15.962 ; PS2_keyboard:keyboard|scan_code[1]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.967      ;
; 16.291 ; PS2_keyboard:keyboard|alt_key                                                                               ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.035     ; 3.661      ;
; 16.359 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.568      ;
; 16.361 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.566      ;
; 16.400 ; PS2_keyboard:keyboard|control_key                                                                           ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.537      ;
; 16.456 ; PS2_keyboard:keyboard|special_make                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.481      ;
; 16.515 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.412      ;
; 16.515 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.412      ;
; 16.521 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.406      ;
; 16.521 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 3.406      ;
; 16.530 ; PS2_keyboard:keyboard|scan_code[4]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.059     ; 3.398      ;
; 16.532 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a6~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.238     ; 3.217      ;
; 16.682 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 3.076      ;
; 16.693 ; PS2_keyboard:keyboard|scan_code[0]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 3.237      ;
; 16.740 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.048     ; 3.199      ;
; 16.742 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 3.188      ;
; 16.758 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.178      ;
; 16.760 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.176      ;
; 16.764 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.162      ;
; 16.764 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.236     ; 2.987      ;
; 16.808 ; PS2_keyboard:keyboard|scan_code[3]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 3.122      ;
; 16.814 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.118      ;
; 16.814 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.118      ;
; 16.814 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.118      ;
; 16.814 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.118      ;
; 16.814 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.118      ;
; 16.814 ; reset                                                                                                       ; MC6803_gen2:CPU0|DDR1[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.055     ; 3.118      ;
; 16.858 ; PS2_keyboard:keyboard|shift_key                                                                             ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 3.079      ;
; 16.913 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.232     ; 2.842      ;
; 16.914 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.022      ;
; 16.914 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.022      ;
; 16.920 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.016      ;
; 16.920 ; PS2_keyboard:keyboard|scan_code[2]                                                                          ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 3.016      ;
; 17.000 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 2.750      ;
; 17.016 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 2.736      ;
; 17.157 ; reset                                                                                                       ; MC6803_gen2:CPU0|ETOI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 2.767      ;
; 17.157 ; reset                                                                                                       ; MC6803_gen2:CPU0|EICI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 2.767      ;
; 17.197 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.231     ; 2.559      ;
; 17.247 ; reset                                                                                                       ; MC6803_gen2:CPU0|hold_s         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.684      ;
; 17.247 ; reset                                                                                                       ; MC6803_gen2:CPU0|PORT_B_IN_s[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.684      ;
; 17.253 ; reset                                                                                                       ; MC6803_gen2:CPU0|EOCI           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 2.670      ;
; 17.253 ; reset                                                                                                       ; MC6803_gen2:CPU0|OLVL           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 2.670      ;
; 17.253 ; reset                                                                                                       ; MC6803_gen2:CPU0|IEDG           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 2.670      ;
; 17.313 ; PS2_keyboard:keyboard|scan_code[6]                                                                          ; MC6803_gen2:CPU0|PORT_B_IN_s[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 2.617      ;
; 17.324 ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.236     ; 2.427      ;
; 17.345 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.586      ;
; 17.345 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.586      ;
; 17.345 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.586      ;
; 17.345 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.586      ;
; 17.345 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.586      ;
; 17.345 ; reset                                                                                                       ; MC6803_gen2:CPU0|DATA_IN_s[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.586      ;
; 17.349 ; reset                                                                                                       ; MC6803_gen2:CPU0|PORT_A_IN_s[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 2.582      ;
+--------+-------------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 18.184 ; reset                                     ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 1.701      ;
; 18.184 ; reset                                     ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 1.701      ;
; 18.184 ; reset                                     ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 1.701      ;
; 18.184 ; reset                                     ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 1.701      ;
; 18.184 ; reset                                     ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 1.701      ;
; 18.184 ; reset                                     ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 1.701      ;
; 18.184 ; reset                                     ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 1.701      ;
; 18.184 ; reset                                     ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 1.701      ;
; 18.199 ; reset                                     ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 1.692      ;
; 18.199 ; reset                                     ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 1.692      ;
; 18.236 ; reset                                     ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 1.648      ;
; 18.404 ; reset                                     ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 1.479      ;
; 18.404 ; reset                                     ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 1.479      ;
; 18.404 ; reset                                     ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 1.479      ;
; 18.404 ; reset                                     ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 1.479      ;
; 18.404 ; reset                                     ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 1.479      ;
; 18.471 ; reset                                     ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 1.413      ;
; 18.471 ; reset                                     ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 1.413      ;
; 18.471 ; reset                                     ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 1.413      ;
; 18.471 ; reset                                     ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 1.413      ;
; 18.471 ; reset                                     ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 1.413      ;
; 18.471 ; reset                                     ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 1.413      ;
; 18.471 ; reset                                     ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 1.413      ;
; 18.471 ; reset                                     ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 1.413      ;
; 18.514 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 1.369      ;
; 18.522 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 1.361      ;
; 18.599 ; reset                                     ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 1.284      ;
; 18.611 ; reset                                     ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.281      ;
; 18.611 ; reset                                     ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.281      ;
; 18.611 ; reset                                     ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.281      ;
; 18.611 ; reset                                     ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.281      ;
; 18.611 ; reset                                     ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.281      ;
; 18.611 ; reset                                     ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.281      ;
; 18.611 ; reset                                     ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.281      ;
; 18.611 ; reset                                     ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.281      ;
; 18.611 ; reset                                     ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.281      ;
; 18.611 ; reset                                     ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 1.281      ;
; 18.834 ; VDG_control[3]                            ; MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.087     ; 1.066      ;
; 18.898 ; reset                                     ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 0.993      ;
; 18.898 ; reset                                     ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 0.993      ;
; 18.898 ; reset                                     ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 0.993      ;
; 18.898 ; reset                                     ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 0.993      ;
; 18.898 ; reset                                     ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 0.993      ;
; 18.898 ; reset                                     ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 0.993      ;
; 18.898 ; reset                                     ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 0.993      ;
; 18.898 ; reset                                     ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 0.993      ;
; 18.898 ; reset                                     ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 0.993      ;
; 18.898 ; reset                                     ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 0.993      ;
; 19.035 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 0.858      ;
; 19.041 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 0.850      ;
; 19.052 ; reset                                     ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 0.839      ;
; 19.052 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 0.839      ;
; 19.075 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 0.819      ;
; 19.131 ; SDRAM_controller:SDRAM_inst|B_data_out[7] ; MC6847_gen3:VDG|SA_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 0.762      ;
; 19.145 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 0.748      ;
; 19.154 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 0.740      ;
; 19.160 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 0.734      ;
; 19.163 ; SDRAM_controller:SDRAM_inst|B_data_out[6] ; MC6847_gen3:VDG|INV_s                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.093     ; 0.731      ;
; 19.179 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.094     ; 0.714      ;
; 19.192 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.096     ; 0.699      ;
; 19.293 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.080      ; 0.796      ;
; 19.304 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.080      ; 0.785      ;
; 19.306 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.080      ; 0.783      ;
; 19.314 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.080      ; 0.775      ;
; 19.314 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.080      ; 0.775      ;
; 19.328 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.095     ; 0.564      ;
; 19.328 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.080      ; 0.761      ;
; 37.389 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.569      ;
; 37.515 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.443      ;
; 37.553 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.405      ;
; 37.588 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.363      ;
; 37.611 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.347      ;
; 37.679 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.279      ;
; 37.687 ; MC6847_gen3:VDG|DD_s[2]                   ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.263      ;
; 37.717 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.228      ;
; 37.737 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.221      ;
; 37.752 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.199      ;
; 37.752 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.199      ;
; 37.810 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.036     ; 2.141      ;
; 37.820 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.130      ;
; 37.820 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.130      ;
; 37.820 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.130      ;
; 37.820 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.130      ;
; 37.820 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.130      ;
; 37.820 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.130      ;
; 37.820 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.130      ;
; 37.820 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.130      ;
; 37.820 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.130      ;
; 37.820 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.037     ; 2.130      ;
; 37.845 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.099      ;
; 37.845 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.099      ;
; 37.845 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.099      ;
; 37.845 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.099      ;
; 37.845 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.099      ;
; 37.845 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.099      ;
; 37.845 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.099      ;
; 37.845 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.099      ;
; 37.847 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.097      ;
; 37.847 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.097      ;
; 37.847 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.097      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.132 ; MC6847_gen3:VDG|HSYNC                                                                               ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 0.331      ;
; 0.134 ; MC6847_gen3:VDG|HSYNC                                                                               ; SDRAM_controller:SDRAM_inst|prev_HSYNC                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 0.333      ;
; 0.166 ; PS2_keyboard:keyboard|special_make                                                                  ; PS2_keyboard:keyboard|special_make                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; PS2_keyboard:keyboard|caps_lock                                                                     ; PS2_keyboard:keyboard|caps_lock                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; PS2_keyboard:keyboard|shift_key                                                                     ; PS2_keyboard:keyboard|shift_key                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; PS2_keyboard:keyboard|control_key                                                                   ; PS2_keyboard:keyboard|control_key                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; PS2_keyboard:keyboard|state.read_second                                                             ; PS2_keyboard:keyboard|state.read_second                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.167 ; PS2_keyboard:keyboard|alt_key                                                                       ; PS2_keyboard:keyboard|alt_key                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                              ; SDRAM_controller:SDRAM_inst|SDRAM_A[7]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.172 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.314      ;
; 0.181 ; PS2_keyboard:keyboard|state.read_first                                                              ; PS2_keyboard:keyboard|state.process_first                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.322      ;
; 0.187 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.328      ;
; 0.192 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.333      ;
; 0.232 ; SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP                                                  ; SDRAM_controller:SDRAM_inst|state.S_write_A                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.373      ;
; 0.233 ; PS2_keyboard:keyboard|state.read_second                                                             ; PS2_keyboard:keyboard|state.process_second                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.374      ;
; 0.233 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.373      ;
; 0.235 ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                                                        ; SDRAM_controller:SDRAM_inst|state.S_mode                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.375      ;
; 0.238 ; PS2_keyboard:keyboard|state.read_third                                                              ; PS2_keyboard:keyboard|state.process_third                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.379      ;
; 0.243 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.383      ;
; 0.244 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.384      ;
; 0.244 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_22                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.385      ;
; 0.245 ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.386      ;
; 0.245 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.245 ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; SDRAM_controller:SDRAM_inst|state.S_activate_A_NOP                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.386      ;
; 0.245 ; SDRAM_controller:SDRAM_inst|state.S_init                                                            ; SDRAM_controller:SDRAM_inst|state.S_init_NOP                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.385      ;
; 0.246 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_13                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.387      ;
; 0.247 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.247 ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.248 ; SDRAM_controller:SDRAM_inst|state.S_init                                                            ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.250 ; SDRAM_controller:SDRAM_inst|state.S_read_B                                                          ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.391      ;
; 0.253 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[0] ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.393      ;
; 0.258 ; SDRAM_controller:SDRAM_inst|state.S_mode                                                            ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.398      ;
; 0.261 ; SDRAM_controller:SDRAM_inst|state.S_mode                                                            ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.401      ;
; 0.262 ; MC6847_gen3:VDG|DA[3]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[3]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 0.451      ;
; 0.264 ; MC6847_gen3:VDG|DA[0]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 0.453      ;
; 0.266 ; MC6847_gen3:VDG|DA[1]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 0.455      ;
; 0.270 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.412      ;
; 0.271 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.413      ;
; 0.272 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.414      ;
; 0.273 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.273 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.273 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.273 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.415      ;
; 0.273 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.415      ;
; 0.274 ; MC6847_gen3:VDG|DA[2]                                                                               ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 0.463      ;
; 0.274 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.274 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.274 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.416      ;
; 0.274 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.416      ;
; 0.275 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.275 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.276 ; SDRAM_controller:SDRAM_inst|B_address_hold[6]                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_A[6]                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.278 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.420      ;
; 0.279 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                   ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.421      ;
; 0.283 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                      ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|ready                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.435      ;
; 0.285 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.286 ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.291 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_11                                                  ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_12                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.432      ;
; 0.293 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.445      ;
; 0.294 ; SDRAM_controller:SDRAM_inst|state.S_init                                                            ; SDRAM_controller:SDRAM_inst|SDRAM_A[10]                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.434      ;
; 0.295 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.446      ;
; 0.296 ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; SDRAM_controller:SDRAM_inst|SDRAM_CMD[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.447      ;
; 0.297 ; SDRAM_controller:SDRAM_inst|state.S_mode_NOP                                                        ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.026      ; 0.427      ;
; 0.297 ; PS2_keyboard:keyboard|state.process_second                                                          ; PS2_keyboard:keyboard|state.read_third                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.298 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.450      ;
; 0.298 ; SDRAM_controller:SDRAM_inst|prev_HSYNC                                                              ; SDRAM_controller:SDRAM_inst|refresh_flag                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.439      ;
; 0.302 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.454      ;
; 0.303 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                      ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.443      ;
; 0.305 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[2]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.446      ;
; 0.305 ; SDRAM_controller:SDRAM_inst|state.S_read_B_NOP                                                      ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.446      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.448      ;
; 0.307 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[5]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.448      ;
; 0.309 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_1                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.450      ;
; 0.310 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.451      ;
; 0.312 ; SDRAM_controller:SDRAM_inst|state.S_write_A                                                         ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.453      ;
; 0.314 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[0]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.454      ;
; 0.315 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.455      ;
; 0.315 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.456      ;
; 0.315 ; SDRAM_controller:SDRAM_inst|state.S_refresh_NOP_23                                                  ; SDRAM_controller:SDRAM_inst|state.S_activate_A                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.456      ;
; 0.316 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.456      ;
; 0.316 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[6]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.457      ;
; 0.317 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_refresh_2                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.458      ;
; 0.317 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.457      ;
; 0.317 ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.457      ;
; 0.320 ; PS2_keyboard:keyboard|state.process_third                                                           ; PS2_keyboard:keyboard|control_key                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.461      ;
; 0.321 ; PS2_keyboard:keyboard|state.process_first                                                           ; PS2_keyboard:keyboard|shift_key                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.462      ;
; 0.321 ; PS2_keyboard:keyboard|state.process_first                                                           ; PS2_keyboard:keyboard|state.read_second                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.462      ;
; 0.325 ; SDRAM_controller:SDRAM_inst|state.S_write_NOP                                                       ; SDRAM_controller:SDRAM_inst|state.S_activate_B                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.466      ;
; 0.325 ; ps2_data_s                                                                                          ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.465      ;
; 0.325 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.466      ;
; 0.326 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[4]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.467      ;
; 0.326 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[6]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.467      ;
; 0.327 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.468      ;
; 0.327 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[5]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.468      ;
; 0.327 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.468      ;
; 0.329 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[2]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.470      ;
; 0.330 ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                      ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[4]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.471      ;
; 0.333 ; SDRAM_controller:SDRAM_inst|state.S_write_A                                                         ; SDRAM_controller:SDRAM_inst|SDRAM_DQM[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.474      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.164 ; MC6803_gen2:CPU0|OCF                                   ; MC6803_gen2:CPU0|OCF                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; MC6803_gen2:CPU0|TOF                                   ; MC6803_gen2:CPU0|TOF                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; MC6803_gen2:CPU0|OCF_reset                             ; MC6803_gen2:CPU0|OCF_reset                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; MC6803_gen2:CPU0|TOF_reset                             ; MC6803_gen2:CPU0|TOF_reset                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[6]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[0]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_ack              ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_ack              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req              ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.reset_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.reset_state    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[0]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[0]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[1]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[2]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|iv[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.198 ; button_s[1]                                            ; MC6803_gen2:CPU0|nmi_s                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 0.430      ;
; 0.225 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.412      ;
; 0.244 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[2]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.244 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul4_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.384      ;
; 0.245 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[6]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.245 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.245 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.246 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul6_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul7_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.247 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.248 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[4]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.248 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pulx_hi_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pulx_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.248 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pch_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.248 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixh_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.249 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rts_hi_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rts_lo_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.249 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mulea_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.muld_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.249 ; MC6803_gen2:CPU0|PORT_A_OUT[5]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.392      ;
; 0.253 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul5_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.255 ; MC6803_gen2:CPU0|PORT_A_OUT[7]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.398      ;
; 0.258 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul3_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.259 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul2_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.260 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.decode_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.extended_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.263 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.265 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.read8_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.execute_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.282 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_lo_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.284 ; MC6803_gen2:CPU0|PORT_A_OUT[7]                         ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.427      ;
; 0.285 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[8]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[9]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.287 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[9]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[10]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.288 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.475      ;
; 0.289 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.476      ;
; 0.289 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.476      ;
; 0.290 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.branch_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.290 ; MC6803_gen2:CPU0|OCF                                   ; MC6803_gen2:CPU0|OCF_reset                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.433      ;
; 0.290 ; MC6803_gen2:CPU0|TOF                                   ; MC6803_gen2:CPU0|TOF_reset                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.433      ;
; 0.292 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[1]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[2]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.294 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[12]               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[13]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.296 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[13]               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[14]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.299 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[11]               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[12]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.306 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.read8_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.read16_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.446      ;
; 0.308 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_accb_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.309 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul0_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.309 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_accb_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.311 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.498      ;
; 0.311 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_acca_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.498      ;
; 0.311 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.498      ;
; 0.312 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_lo_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.499      ;
; 0.312 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul3_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.499      ;
; 0.312 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.499      ;
; 0.313 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[3]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.453      ;
; 0.313 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul5_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.500      ;
; 0.313 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul4_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.500      ;
; 0.314 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul2_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.501      ;
; 0.315 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.write16_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.write8_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.315 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul0_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.502      ;
; 0.315 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.502      ;
; 0.316 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[5]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[6]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.456      ;
; 0.333 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.mul6_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.520      ;
; 0.336 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_cc_state   ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.476      ;
; 0.343 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_ixl_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.483      ;
; 0.351 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|md[11]               ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[11]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.373 ; button_s[0]                                            ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.120      ; 0.597      ;
; 0.409 ; MC6803_gen2:CPU0|PORT_A_OUT[2]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.553      ;
; 0.411 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.fetch_state    ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.decode_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.551      ;
; 0.416 ; MC6803_gen2:CPU0|PORT_A_OUT[3]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.560      ;
; 0.419 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_state      ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_cc_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.557      ;
; 0.420 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[4]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[4]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.561      ;
; 0.421 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[6]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[6]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.423 ; SDRAM_controller:SDRAM_inst|A_data_out[6]              ; MC6803_gen2:CPU0|DATA_IN_s[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.118      ; 0.645      ;
; 0.433 ; MC6803_gen2:CPU0|PORT_A_OUT[0]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.577      ;
; 0.434 ; SDRAM_controller:SDRAM_inst|A_data_out[7]              ; MC6803_gen2:CPU0|DATA_IN_s[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.123      ; 0.661      ;
; 0.437 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_ixl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.623      ;
; 0.444 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[7]                ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[7]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.447 ; MC6803_gen2:CPU0|PORT_A_OUT[4]                         ; MC6803_gen2:CPU0|PORT_A_IN_s[4]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.589      ;
; 0.462 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.bsr1_state     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.647      ;
; 0.470 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jsr1_state     ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.jmp_state      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.608      ;
; 0.478 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[7]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[7]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.618      ;
; 0.480 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_mask_state ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.vect_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.618      ;
; 0.488 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|nmi_req              ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_mask_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.491 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[5]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[5]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.492 ; SDRAM_controller:SDRAM_inst|A_data_out[3]              ; MC6803_gen2:CPU0|DATA_IN_s[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 0.723      ;
; 0.493 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[1]           ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.497 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.683      ;
; 0.498 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.pshx_hi_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.684      ;
; 0.503 ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_wai_state  ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.int_mask_state ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.504 ; SDRAM_controller:SDRAM_inst|A_data_out[1]              ; MC6803_gen2:CPU0|DATA_IN_s[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.127      ; 0.735      ;
; 0.507 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pcl_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.697      ;
; 0.508 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rts_lo_state   ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.698      ;
; 0.508 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_ixh_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.698      ;
; 0.508 ; button_s[3]                                            ; MC6803_gen2:CPU0|cpu01:cpu01_inst|state.rti_pch_state  ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.698      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.166 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; MC6847_gen3:VDG|active_rows               ; MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.166 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.167 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.167 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.173 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.174 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.174 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.179 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.320      ;
; 0.244 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.384      ;
; 0.250 ; MC6847_gen3:VDG|cell_line[3]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.593      ;
; 0.250 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.262 ; SDRAM_controller:SDRAM_inst|B_data_out[1] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.259      ; 0.645      ;
; 0.263 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.614      ;
; 0.268 ; SDRAM_controller:SDRAM_inst|B_data_out[0] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.259      ; 0.651      ;
; 0.276 ; MC6847_gen3:VDG|cell_line[1]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.626      ;
; 0.277 ; SDRAM_controller:SDRAM_inst|B_data_out[4] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.259      ; 0.660      ;
; 0.278 ; SDRAM_controller:SDRAM_inst|B_data_out[5] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.259      ; 0.661      ;
; 0.280 ; SDRAM_controller:SDRAM_inst|B_data_out[2] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.259      ; 0.663      ;
; 0.283 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.284 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.425      ;
; 0.284 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.284 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.424      ;
; 0.285 ; MC6847_gen3:VDG|pixel_count[3]            ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.285 ; MC6847_gen3:VDG|pixel_count[2]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.285 ; MC6847_gen3:VDG|row_count[4]              ; MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; MC6847_gen3:VDG|row_count[6]              ; MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.285 ; SDRAM_controller:SDRAM_inst|B_data_out[3] ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.259      ; 0.668      ;
; 0.286 ; MC6847_gen3:VDG|cell_count[1]             ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; MC6847_gen3:VDG|cell_count[0]             ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.426      ;
; 0.286 ; MC6847_gen3:VDG|pixel_count[4]            ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.287 ; MC6847_gen3:VDG|cell_count[3]             ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.287 ; MC6847_gen3:VDG|row_count[2]              ; MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.287 ; MC6847_gen3:VDG|row_count[7]              ; MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.427      ;
; 0.288 ; MC6847_gen3:VDG|col_count[1]              ; MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.288 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.288 ; MC6847_gen3:VDG|cell_count[2]             ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.288 ; MC6847_gen3:VDG|pixel_count[9]            ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.289 ; MC6847_gen3:VDG|line_count[6]             ; MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.289 ; MC6847_gen3:VDG|line_count[5]             ; MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.289 ; MC6847_gen3:VDG|pixel_count[7]            ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.430      ;
; 0.289 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.429      ;
; 0.290 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.290 ; MC6847_gen3:VDG|line_count[7]             ; MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.290 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.290 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.290 ; MC6847_gen3:VDG|col_count[6]              ; MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.290 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.431      ;
; 0.290 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.291 ; MC6847_gen3:VDG|col_count[2]              ; MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.291 ; MC6847_gen3:VDG|line_count[8]             ; MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.291 ; MC6847_gen3:VDG|line_count[4]             ; MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.291 ; MC6847_gen3:VDG|pixel_count[6]            ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.291 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.292 ; MC6847_gen3:VDG|line_count[1]             ; MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.433      ;
; 0.292 ; MC6847_gen3:VDG|row_count[3]              ; MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.294 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.435      ;
; 0.294 ; MC6847_gen3:VDG|pixel_count[5]            ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.435      ;
; 0.294 ; MC6847_gen3:VDG|row_count[1]              ; MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.434      ;
; 0.295 ; MC6847_gen3:VDG|line_count[2]             ; MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.436      ;
; 0.296 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.437      ;
; 0.297 ; MC6847_gen3:VDG|row_count[0]              ; MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.299 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.301 ; MC6847_gen3:VDG|col_count[0]              ; MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.442      ;
; 0.301 ; MC6847_gen3:VDG|vert_scaler[0]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.441      ;
; 0.302 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.443      ;
; 0.302 ; MC6847_gen3:VDG|pixel_count[0]            ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.443      ;
; 0.303 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.444      ;
; 0.305 ; MC6847_gen3:VDG|cell_line[2]              ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.648      ;
; 0.305 ; MC6847_gen3:VDG|pixel_count[8]            ; MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.446      ;
; 0.308 ; MC6847_gen3:VDG|line_count[3]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.449      ;
; 0.309 ; MC6847_gen3:VDG|horiz_scaler[1]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.450      ;
; 0.317 ; MC6847_gen3:VDG|horiz_scaler[0]           ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.458      ;
; 0.327 ; MC6847_gen3:VDG|horiz_scaler[2]           ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.468      ;
; 0.330 ; MC6847_gen3:VDG|vert_scaler[2]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.470      ;
; 0.337 ; reset                                     ; MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.517      ;
; 0.370 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.512      ;
; 0.374 ; MC6847_gen3:VDG|AG_s                      ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.516      ;
; 0.380 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.520      ;
; 0.382 ; MC6847_gen3:VDG|vert_scaler[1]            ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.522      ;
; 0.391 ; MC6847_gen3:VDG|cell_line[0]              ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.533      ;
; 0.392 ; MC6847_gen3:VDG|col_count[5]              ; MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.532      ;
; 0.394 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.543      ;
; 0.396 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.545      ;
; 0.396 ; MC6847_gen3:VDG|active_area_s             ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.545      ;
; 0.399 ; MC6847_gen3:VDG|col_count[3]              ; MC6847_gen3:VDG|DA[0]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.539      ;
; 0.401 ; MC6847_gen3:VDG|col_count[7]              ; MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.541      ;
; 0.402 ; MC6847_gen3:VDG|col_count[4]              ; MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.542      ;
; 0.411 ; reset                                     ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.591      ;
; 0.418 ; MC6847_gen3:VDG|line_count[0]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.559      ;
; 0.420 ; MC6847_gen3:VDG|line_count[9]             ; MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.561      ;
; 0.426 ; MC6847_gen3:VDG|DD_s[0]                   ; MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.567      ;
; 0.431 ; MC6847_gen3:VDG|DD_s[5]                   ; MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.572      ;
; 0.432 ; MC6847_gen3:VDG|row_count[5]              ; MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.572      ;
; 0.433 ; MC6847_gen3:VDG|pixel_count[1]            ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.574      ;
; 0.434 ; MC6847_gen3:VDG|pixel_count[3]            ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.575      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~input|i                                                    ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~input|o                                                    ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; Clk   ; Rise       ; Clk                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                          ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                ; Clock Edge ; Target                                                                                                      ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a1~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a2~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a3~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a4~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a5~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a6~porta_address_reg0 ;
; 9.734 ; 9.964        ; 0.230          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ROM:ROM_inst|altsyncram:altsyncram_component|altsyncram_fq91:auto_generated|ram_block1a7~porta_address_reg0 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[0]                                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[1]                                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[2]                                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[3]                                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[4]                                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[5]                                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|HEX_OUT[6]                                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[0]                                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[1]                                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[2]                                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|SEG_SEL[3]                                                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[2]                                                              ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[3]                                                              ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[10]                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[11]                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[12]                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[13]                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[14]                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[15]                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[16]                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[17]                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[9]                                           ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|alt_key                                                                               ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[0]         ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_clk_ctrl:ps2_host_clk_ctrl|ps2_clk_samples[1]         ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[0]                               ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[10]                              ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[11]                              ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[1]                               ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[2]                               ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[3]                               ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[4]                               ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[5]                               ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[6]                               ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[7]                               ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[8]                               ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|frame[9]                               ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|ready                                  ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[0]                             ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[1]                             ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[2]                             ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[3]                             ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[4]                             ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[5]                             ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[6]                             ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|ps2_host:ps2_host_inst|ps2_host_rx:ps2_host_rx|rx_data[7]                             ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[0]                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[2]                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[3]                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[4]                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[5]                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[6]                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[7]                                                                          ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; button_s[0]                                                                                                 ;
; 9.795 ; 9.979        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; ps2_data_s                                                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|current_SEG[1]                                                              ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[0]                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[1]                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[2]                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[3]                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[4]                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[5]                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[6]                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[7]                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; MULTIPLEXED_HEX_DRIVER:multiHEX|frame_clk:frame_clk_inst|count[8]                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|caps_lock                                                                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|control_key                                                                           ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|scan_code[1]                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|shift_key                                                                             ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|special_make                                                                          ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_first                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_second                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.process_third                                                                   ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_first                                                                      ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_second                                                                     ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; PS2_keyboard:keyboard|state.read_third                                                                      ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[0]                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[2]                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[3]                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[4]                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[5]                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_address_hold[7]                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[0]                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[1]                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[2]                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[3]                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[4]                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[5]                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|A_data_hold[7]                                                                  ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[0]                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[1]                                                               ;
; 9.796 ; 9.980        ; 0.184          ; Low Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_controller:SDRAM_inst|B_address_hold[2]                                                               ;
+-------+--------------+----------------+-----------------+------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_gba1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[0]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[1]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[2]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[3]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[4]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[5]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[6]                                                                                                   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|MCM_data_s[7]                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|AG_s                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[0]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[10]                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[11]                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[1]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[2]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[3]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[4]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[5]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[6]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[7]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[8]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[9]                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[1]                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[3]                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[4]                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|SA_s                                                                                                            ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area                                                                                                     ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_area_s                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[0]                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[1]                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[2]                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_count[3]                                                                                                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[0]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[2]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[3]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[0]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[1]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[2]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[3]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[4]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[5]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[6]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|row_count[7]                                                                                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|B                                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[0]                                                                                                         ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[2]                                                                                                         ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DD_s[5]                                                                                                         ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|G                                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|HSYNC                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|INV_s                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|R                                                                                                               ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|VSYNC                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|active_rows                                                                                                     ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|cell_line[1]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[0]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[1]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[2]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[3]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[4]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[5]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[6]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|col_count[7]                                                                                                    ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[0]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[1]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[2]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[3]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[4]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[5]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[6]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[7]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[8]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|line_count[9]                                                                                                   ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[0]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[1]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[2]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[3]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[4]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[5]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[6]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[7]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[8]                                                                                                  ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|pixel_count[9]                                                                                                  ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|AG_s                                                                                                            ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|B                                                                                                               ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[0]                                                                                                           ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[10]                                                                                                          ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[11]                                                                                                          ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[1]                                                                                                           ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[2]                                                                                                           ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[3]                                                                                                           ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[4]                                                                                                           ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[5]                                                                                                           ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[6]                                                                                                           ;
; 19.800 ; 20.016       ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; MC6847_gen3:VDG|DA[7]                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                                                               ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 559.744 ; 559.974      ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 559.744 ; 559.974      ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 559.744 ; 559.974      ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 559.745 ; 559.975      ; 0.230          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[5]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|EOCI                                                                                                ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|IEDG                                                                                                ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[0]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[1]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[4]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[5]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[7]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[0]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[1]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[2]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[3]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[4]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[5]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[6]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRL[7]                                                                                             ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OLVL                                                                                                ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_IN_s[4]                                                                                      ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[0]                                                                                       ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[1]                                                                                       ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[2]                                                                                       ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[3]                                                                                       ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_OUT[4]                                                                                       ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[14]                                                                                         ;
; 559.755 ; 559.971      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|hold_s                                                                                              ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[0]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[1]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[2]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[3]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[4]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[5]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[6]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DATA_IN_s[7]                                                                                        ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[0]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[1]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[2]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[3]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[4]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[6]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR1[7]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[0]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[1]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[2]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[3]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|DDR2[4]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|EICI                                                                                                ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|ETOI                                                                                                ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCF                                                                                                 ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCF_reset                                                                                           ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[2]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[3]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|OCRH[6]                                                                                             ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[0]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[1]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[2]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[3]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[4]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[5]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[6]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_IN_s[7]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[0]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[1]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[2]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[3]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[4]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[5]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[6]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_A_OUT[7]                                                                                       ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|PORT_B_IN_s[1]                                                                                      ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|TOF                                                                                                 ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|TOF_reset                                                                                           ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[0]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[10]                                                                                         ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[11]                                                                                         ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[12]                                                                                         ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[13]                                                                                         ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[15]                                                                                         ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[1]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[2]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[3]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[4]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[5]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[6]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[7]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[8]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|counter[9]                                                                                          ;
; 559.756 ; 559.972      ; 0.216          ; High Pulse Width ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|nmi_s                                                                                               ;
; 559.791 ; 560.021      ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 559.792 ; 560.022      ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 559.792 ; 560.022      ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 559.792 ; 560.022      ; 0.230          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; MC6803_gen2:CPU0|MEM_128_8:iMEM|altsyncram:REGS_rtl_0|altsyncram_4tg1:auto_generated|ram_block1a0~porta_we_reg       ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|cc[6]                                                                              ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[3]                                                                         ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|op_code[5]                                                                         ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[0]                                                                              ;
; 559.796 ; 559.980      ; 0.184          ; Low Pulse Width  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; MC6803_gen2:CPU0|cpu01:cpu01_inst|sp[10]                                                                             ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; RST          ; Clk        ; 1.553 ; 2.027 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 2.886 ; 3.764 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 2.588 ; 3.377 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 2.747 ; 3.565 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 2.695 ; 3.501 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.880 ; 3.719 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.629 ; 3.429 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.845 ; 3.683 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.624 ; 3.461 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.886 ; 3.764 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; 2.300 ; 3.058 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; 1.695 ; 2.097 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; 1.695 ; 2.097 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; 1.568 ; 2.038 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; 1.569 ; 2.023 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; 1.503 ; 1.961 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; 2.186 ; 2.925 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; 2.405 ; 3.161 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; RST          ; Clk        ; -1.173 ; -1.658 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; -2.173 ; -2.969 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; -2.193 ; -2.985 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; -2.249 ; -3.023 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; -2.254 ; -3.030 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; -2.424 ; -3.224 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; -2.173 ; -2.969 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; -2.212 ; -3.017 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; -2.247 ; -3.065 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; -2.496 ; -3.354 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; -1.932 ; -2.677 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; -1.181 ; -1.642 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; -1.363 ; -1.771 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; -1.203 ; -1.654 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; -1.238 ; -1.688 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; -1.181 ; -1.642 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; -1.827 ; -2.552 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; -2.043 ; -2.791 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 2.734 ; 2.721 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 2.544 ; 2.635 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 4.341 ; 4.262 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 2.861 ; 2.977 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 3.112 ; 3.217 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 2.725 ; 2.804 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 4.404 ; 4.819 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 2.586 ; 2.720 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 2.532 ; 2.654 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 4.255 ; 4.674 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 2.217 ; 2.318 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 2.654 ; 2.780 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 2.803 ; 2.936 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 2.986 ; 3.160 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 4.404 ; 4.819 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 2.651 ; 2.804 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 2.864 ; 3.024 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 4.859 ; 4.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 2.616 ; 2.820 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 2.625 ; 2.836 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 4.310 ; 4.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 2.537 ; 2.680 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 2.692 ; 2.855 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 2.826 ; 3.002 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 2.831 ; 2.987 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 2.901 ; 3.079 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 2.770 ; 2.643 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 2.516 ; 2.408 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 2.516 ; 2.408 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 2.516 ; 2.408 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 2.741 ; 2.600 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 2.735 ; 2.599 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 4.859 ; 4.432 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 2.790 ; 2.656 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 2.940 ; 3.121 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 2.940 ; 3.121 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 2.382 ; 2.478 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 2.829 ; 3.009 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 2.781 ; 2.951 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 0.813 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 0.815 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 2.451 ; 2.433 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 2.261 ; 2.346 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 4.046 ; 3.961 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 2.569 ; 2.677 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 2.809 ; 2.907 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 2.438 ; 2.511 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 1.948 ; 2.045 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 2.303 ; 2.432 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 2.251 ; 2.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 3.976 ; 4.390 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 1.948 ; 2.045 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 2.368 ; 2.488 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 2.510 ; 2.638 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 2.686 ; 2.853 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 4.118 ; 4.528 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 2.366 ; 2.512 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 2.569 ; 2.722 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 2.235 ; 2.131 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 2.335 ; 2.534 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 2.343 ; 2.549 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 4.028 ; 4.466 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 2.256 ; 2.393 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 2.405 ; 2.561 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 2.533 ; 2.702 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 2.537 ; 2.686 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 2.604 ; 2.775 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 2.479 ; 2.357 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 2.235 ; 2.131 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 2.235 ; 2.131 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 2.235 ; 2.131 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 2.451 ; 2.316 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 2.445 ; 2.314 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 4.567 ; 4.145 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 2.498 ; 2.369 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 2.105 ; 2.197 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 2.640 ; 2.815 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 2.105 ; 2.197 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 2.536 ; 2.708 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 2.489 ; 2.652 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 0.606 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 0.607 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 2.492 ; 2.533 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 2.926 ; 2.967 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 2.492 ; 2.533 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.409 ; 4.685 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.975 ; 2.955 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.975 ; 2.955 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.973 ; 2.953 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.681 ; 2.654 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.681 ; 2.654 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 2.222 ; 2.263 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 2.638 ; 2.679 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 2.222 ; 2.263 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.130 ; 4.406 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.682 ; 2.662 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.682 ; 2.662 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.680 ; 2.660 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.392 ; 2.365 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.392 ; 2.365 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 2.651     ; 2.610     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 3.146     ; 3.105     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 2.651     ; 2.610     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.837     ; 4.561     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 3.163     ; 3.183     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 3.163     ; 3.183     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 3.156     ; 3.176     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.787     ; 2.814     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.787     ; 2.814     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; SDRAM_DQ[*]  ; Clk        ; 2.376     ; 2.335     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 2.851     ; 2.810     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 2.376     ; 2.335     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 4.551     ; 4.275     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 2.861     ; 2.881     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 2.861     ; 2.881     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 2.854     ; 2.874     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 2.493     ; 2.520     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 2.493     ; 2.520     ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 1.610  ; 0.132 ; N/A      ; N/A     ; 9.423               ;
;  Clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.530  ; 0.164 ; N/A      ; N/A     ; 559.716             ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.993 ; 0.166 ; N/A      ; N/A     ; 19.715              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.610  ; 0.132 ; N/A      ; N/A     ; 9.716               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; RST          ; Clk        ; 3.097 ; 3.446 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; 6.063 ; 6.329 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; 5.401 ; 5.689 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; 5.747 ; 6.003 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; 5.586 ; 5.824 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; 6.036 ; 6.250 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; 5.487 ; 5.805 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; 5.968 ; 6.271 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; 5.393 ; 5.786 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; 6.063 ; 6.329 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; 4.744 ; 5.004 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; 3.365 ; 3.489 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; 3.365 ; 3.489 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; 3.046 ; 3.282 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; 3.069 ; 3.390 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; 2.972 ; 3.276 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; 4.415 ; 4.729 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; 4.963 ; 5.249 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; RST          ; Clk        ; -1.173 ; -1.658 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]  ; Clk        ; -2.173 ; -2.969 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0] ; Clk        ; -2.193 ; -2.985 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1] ; Clk        ; -2.249 ; -3.023 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2] ; Clk        ; -2.254 ; -3.030 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3] ; Clk        ; -2.424 ; -3.224 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4] ; Clk        ; -2.173 ; -2.969 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5] ; Clk        ; -2.212 ; -3.017 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6] ; Clk        ; -2.247 ; -3.065 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7] ; Clk        ; -2.496 ; -3.354 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; TAPE_IN      ; Clk        ; -1.932 ; -2.677 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; button[*]    ; Clk        ; -1.181 ; -1.642 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[0]   ; Clk        ; -1.363 ; -1.771 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[1]   ; Clk        ; -1.203 ; -1.654 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[2]   ; Clk        ; -1.238 ; -1.688 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  button[3]   ; Clk        ; -1.181 ; -1.642 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_clk      ; Clk        ; -1.827 ; -2.552 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; ps2_data     ; Clk        ; -2.043 ; -2.791 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 6.027 ; 5.600 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 5.629 ; 5.469 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 8.542 ; 8.036 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 6.320 ; 6.191 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 7.006 ; 6.619 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 6.098 ; 5.905 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 8.673 ; 8.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 5.858 ; 5.687 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 5.749 ; 5.575 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 8.325 ; 8.444 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 4.921 ; 4.891 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 5.959 ; 5.783 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 6.324 ; 6.079 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 6.812 ; 6.514 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 8.673 ; 8.753 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 5.963 ; 5.851 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 6.424 ; 6.233 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 8.837 ; 8.762 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 5.832 ; 5.745 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 5.854 ; 5.794 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 8.438 ; 8.589 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 5.676 ; 5.601 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 6.134 ; 5.969 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 6.397 ; 6.222 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 6.515 ; 6.299 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 6.650 ; 6.436 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 5.771 ; 5.968 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 5.273 ; 5.379 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 5.273 ; 5.379 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 5.273 ; 5.379 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 5.667 ; 5.791 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 5.660 ; 5.784 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 8.837 ; 8.762 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 5.837 ; 5.999 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 6.578 ; 6.414 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 6.578 ; 6.414 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 5.296 ; 5.181 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 6.245 ; 6.184 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 6.173 ; 6.110 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 1.712 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 1.699 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+
; TAPE_OUT      ; Clk        ; 2.451 ; 2.433 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;
; B             ; Clk        ; 2.261 ; 2.346 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; G             ; Clk        ; 4.046 ; 3.961 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; HSYNC         ; Clk        ; 2.569 ; 2.677 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; R             ; Clk        ; 2.809 ; 2.907 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; VSYNC         ; Clk        ; 2.438 ; 2.511 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_A[*]    ; Clk        ; 1.948 ; 2.045 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[0]   ; Clk        ; 2.303 ; 2.432 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[1]   ; Clk        ; 2.251 ; 2.368 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[2]   ; Clk        ; 3.976 ; 4.390 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[3]   ; Clk        ; 1.948 ; 2.045 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[4]   ; Clk        ; 2.368 ; 2.488 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[5]   ; Clk        ; 2.510 ; 2.638 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[6]   ; Clk        ; 2.686 ; 2.853 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[7]   ; Clk        ; 4.118 ; 4.528 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_A[10]  ; Clk        ; 2.366 ; 2.512 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CASn    ; Clk        ; 2.569 ; 2.722 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQ[*]   ; Clk        ; 2.235 ; 2.131 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[0]  ; Clk        ; 2.335 ; 2.534 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[1]  ; Clk        ; 2.343 ; 2.549 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[2]  ; Clk        ; 4.028 ; 4.466 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[3]  ; Clk        ; 2.256 ; 2.393 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[4]  ; Clk        ; 2.405 ; 2.561 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[5]  ; Clk        ; 2.533 ; 2.702 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[6]  ; Clk        ; 2.537 ; 2.686 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[7]  ; Clk        ; 2.604 ; 2.775 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[8]  ; Clk        ; 2.479 ; 2.357 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[9]  ; Clk        ; 2.235 ; 2.131 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[10] ; Clk        ; 2.235 ; 2.131 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[11] ; Clk        ; 2.235 ; 2.131 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[12] ; Clk        ; 2.451 ; 2.316 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[13] ; Clk        ; 2.445 ; 2.314 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[14] ; Clk        ; 4.567 ; 4.145 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQ[15] ; Clk        ; 2.498 ; 2.369 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_DQM[*]  ; Clk        ; 2.105 ; 2.197 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[0] ; Clk        ; 2.640 ; 2.815 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
;  SDRAM_DQM[1] ; Clk        ; 2.105 ; 2.197 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_RASn    ; Clk        ; 2.536 ; 2.708 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_WREn    ; Clk        ; 2.489 ; 2.652 ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ;
; SDRAM_CLK     ; Clk        ; 0.606 ;       ; Rise       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
; SDRAM_CLK     ; Clk        ;       ; 0.607 ; Fall       ; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ;
+---------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; TAPE_OUT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SEG_SEL[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SEG_SEL[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SEG_SEL[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SEG_SEL[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX_OUT[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX_OUT[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX_OUT[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX_OUT[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX_OUT[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX_OUT[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HEX_OUT[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; beep          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; R             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; G             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; B             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; HSYNC         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; VSYNC         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; audio         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_A[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_BA[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_BA[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQM[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQM[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SDRAM_DQ[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDRAM_DQ[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; TAPE_IN                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; Clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RST                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TAPE_OUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SEG_SEL[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SEG_SEL[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; SEG_SEL[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SEG_SEL[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; HEX_OUT[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX_OUT[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX_OUT[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX_OUT[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX_OUT[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX_OUT[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX_OUT[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; beep          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; R             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; G             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; audio         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.156 V            ; 0.147 V                              ; 0.26 V                               ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.156 V           ; 0.147 V                             ; 0.26 V                              ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TAPE_OUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SEG_SEL[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SEG_SEL[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; SEG_SEL[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SEG_SEL[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; HEX_OUT[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX_OUT[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX_OUT[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX_OUT[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX_OUT[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX_OUT[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX_OUT[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; beep          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; R             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; G             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; HSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; audio         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQM[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TAPE_OUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SEG_SEL[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SEG_SEL[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SEG_SEL[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SEG_SEL[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX_OUT[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX_OUT[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX_OUT[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX_OUT[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX_OUT[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX_OUT[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX_OUT[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; beep          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; R             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; B             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; audio         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_CSn     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_WREn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_CASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_RASn    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_A[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_A[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SDRAM_A[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_A[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SDRAM_A[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_A[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_A[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQM[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9114442  ; 11317    ; 94829    ; 373      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 228      ; 0        ; 11243    ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1247     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 107      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 8812     ; 1        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 19       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1490     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 9114442  ; 11317    ; 94829    ; 373      ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 228      ; 0        ; 11243    ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1247     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 107      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 8812     ; 1        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 19       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1490     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Wed Jan 08 01:07:36 2003
Info: Command: quartus_sta TRS80_MC10 -c TRS80_MC10
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'TRS80_MC10.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 56 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info: create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[3]} {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 1.610
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.610         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     9.530         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    15.993         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is 0.378
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.378         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.432         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info:     0.433         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.717
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.717         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     9.858         0.000 Clk 
    Info:    19.715         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info:   559.718         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 2.256
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.256         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:    10.092         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    16.203         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is 0.354
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.354         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.381         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.381         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.716
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.716         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     9.855         0.000 Clk 
    Info:    19.715         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info:   559.716         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[3]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 4.199
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     4.199         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:    15.379         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    18.184         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Worst-case hold slack is 0.132
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.132         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.164         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.166         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.423
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.423         0.000 Clk 
    Info:     9.734         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info:    19.734         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info:   559.744         0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is fully constrained for setup requirements
Info: Design is fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 245 megabytes
    Info: Processing ended: Wed Jan 08 01:08:03 2003
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:25


