# Reading X:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying X:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project {C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu_and.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:47 on Mar 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project" C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu_and.v 
# -- Compiling module alu_and
# 
# Top level modules:
# 	alu_and
# End time: 18:59:47 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project {C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:47 on Mar 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project" C:/Users/camer/School/Winter24/ELEC374/CPU-Project/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:59:47 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project {C:/Users/camer/School/Winter24/ELEC374/CPU-Project/TwoToOneMux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:47 on Mar 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project" C:/Users/camer/School/Winter24/ELEC374/CPU-Project/TwoToOneMux.v 
# -- Compiling module TwoToOneMux
# 
# Top level modules:
# 	TwoToOneMux
# End time: 18:59:47 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project {C:/Users/camer/School/Winter24/ELEC374/CPU-Project/ThirtyTwoToOneEncoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:47 on Mar 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project" C:/Users/camer/School/Winter24/ELEC374/CPU-Project/ThirtyTwoToOneEncoder.v 
# -- Compiling module ThirtyTwoToOneEncoder
# 
# Top level modules:
# 	ThirtyTwoToOneEncoder
# End time: 18:59:48 on Mar 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project {C:/Users/camer/School/Winter24/ELEC374/CPU-Project/ThirtyTwoToFiveEncoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:48 on Mar 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project" C:/Users/camer/School/Winter24/ELEC374/CPU-Project/ThirtyTwoToFiveEncoder.v 
# -- Compiling module ThirtyTwoToFiveEncoder
# 
# Top level modules:
# 	ThirtyTwoToFiveEncoder
# End time: 18:59:48 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project {C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:48 on Mar 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project" C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v 
# -- Compiling module Reg32
# 
# Top level modules:
# 	Reg32
# End time: 18:59:48 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project {C:/Users/camer/School/Winter24/ELEC374/CPU-Project/MDR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:48 on Mar 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project" C:/Users/camer/School/Winter24/ELEC374/CPU-Project/MDR.v 
# -- Compiling module MDRreg
# 
# Top level modules:
# 	MDRreg
# End time: 18:59:48 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project {C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:48 on Mar 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project" C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 18:59:48 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project {C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:59:48 on Mar 01,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/camer/School/Winter24/ELEC374/CPU-Project" C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v 
# -- Compiling module datapath_tb
# 
# Top level modules:
# 	datapath_tb
# End time: 18:59:48 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  datapath_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" datapath_tb 
# Start time: 18:59:48 on Mar 01,2024
# Loading work.datapath_tb
# Loading work.datapath
# Loading work.Reg32
# Loading work.MDRreg
# Loading work.TwoToOneMux
# Loading work.ThirtyTwoToFiveEncoder
# Loading work.ThirtyTwoToOneEncoder
# Loading work.alu
# Loading work.alu_and
# ** Warning: (vsim-3017) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Too few port connections. Expected 52, found 19.
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R0in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R4in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R5in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R6in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R7in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R8in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R9in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R10in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R11in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R12in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R13in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R14in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R15in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R0out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R1out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R4out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R5out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R6out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R7out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R8out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R9out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R10out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R11out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R12out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R13out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R14out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R15out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'HIin'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'HIout'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'LOin'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'LOout'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'Zhighout'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(32): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R0 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(33): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R1 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(34): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R2 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(35): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R3 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(36): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R4 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(37): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R5 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(38): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R6 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(39): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R7 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R8 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(41): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R9 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(42): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R10 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(43): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R11 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(44): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R12 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(45): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R13 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(46): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R14 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(47): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R15 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(58): [PCDPC] - Port size (32) does not match connection size (1) for port 'Mdatain'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/MDR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/MDR File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/MDR.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
add wave -position insertpoint sim:/datapath_tb/DUT/alu_module/and_module/*
restart
# ** Warning: (vsim-3017) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Too few port connections. Expected 52, found 19.
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R0in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R4in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R5in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R6in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R7in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R8in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R9in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R10in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R11in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R12in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R13in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R14in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R15in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R0out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R1out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R4out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R5out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R6out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R7out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R8out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R9out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R10out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R11out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R12out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R13out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R14out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R15out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'HIin'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'HIout'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'LOin'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'LOout'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'Zhighout'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(32): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R0 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(33): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R1 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(34): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R2 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(35): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R3 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(36): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R4 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(37): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R5 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(38): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R6 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(39): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R7 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R8 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(41): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R9 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(42): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R10 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(43): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R11 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(44): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R12 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(45): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R13 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(46): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R14 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(47): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R15 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(58): [PCDPC] - Port size (32) does not match connection size (1) for port 'Mdatain'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/MDR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/MDR File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/MDR.v
run 500ns
add wave -position insertpoint sim:/datapath_tb/DUT/alu_module/*
restart
# ** Warning: (vsim-3017) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Too few port connections. Expected 52, found 19.
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R0in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R4in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R5in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R6in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R7in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R8in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R9in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R10in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R11in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R12in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R13in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R14in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R15in'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R0out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R1out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R4out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R5out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R6out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R7out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R8out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R9out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R10out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R11out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R12out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R13out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R14out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'R15out'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'HIin'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'HIout'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'LOin'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'LOout'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'Zhighout'.
# ** Warning: (vsim-3722) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath_tb.v(32): [TFMPC] - Missing connection for port 'clr'.
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(32): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R0 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(33): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R1 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(34): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R2 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(35): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R3 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(36): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R4 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(37): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R5 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(38): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R6 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(39): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R7 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(40): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R8 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(41): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R9 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(42): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R10 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(43): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R11 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(44): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R12 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(45): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R13 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(46): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R14 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(47): [PCDPC] - Port size (32) does not match connection size (1) for port 'q'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R15 File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/Reg32.v
# ** Warning: (vsim-3015) C:/Users/camer/School/Winter24/ELEC374/CPU-Project/datapath.v(58): [PCDPC] - Port size (32) does not match connection size (1) for port 'Mdatain'. The port definition is at: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/MDR.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/MDR File: C:/Users/camer/School/Winter24/ELEC374/CPU-Project/MDR.v
run 500ns
# End time: 19:05:17 on Mar 01,2024, Elapsed time: 0:05:29
# Errors: 0, Warnings: 153
