#Program: Synplify Pro 8.1
#OS: Windows_NT

$ Start of Compile
#Wed Nov 22 19:28:35 2006

Synplicity VHDL Compiler, version 3.1.0, Build 049R, built May  3 2005
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved

VHDL syntax check successful!
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\ga_tsp.vhd":39:7:39:12|Synthesizing work.ga_tsp.str 
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\delay_regs.vhd":35:7:35:16|Synthesizing work.delay_regs.rtl 
Post processing for work.delay_regs.rtl
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":32:7:32:17|Synthesizing work.control_tsp.rtl 
@N: CD231 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":75:17:75:18|Using onehot encoding for type type_sreg (clear_ram_s="100000000")
Post processing for work.control_tsp.rtl
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(4) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(5) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(6) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(7) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(8) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(9) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(10) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(11) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(12) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(13) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(14) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(15) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(16) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(17) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(18) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(19) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(20) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(21) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(22) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(23) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(24) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(25) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(26) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(27) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(28) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(29) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(30) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to cnt_parents(31) assign '0', register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 4 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 5 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 6 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 7 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 8 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 9 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 10 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 11 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 12 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 13 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 14 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 15 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 16 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 17 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 18 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 19 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 20 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 21 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 22 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 23 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 24 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 25 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 26 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 27 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 28 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 29 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 30 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|All reachable assignments to bit 31 of cnt_parents(31 downto 0) assign 0, register removed by optimization
@N: CL177 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Sharing sequential element run1.
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <31> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <30> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <29> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <28> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <27> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <26> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <25> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <24> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <23> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <22> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <21> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <20> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <19> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <18> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <17> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <16> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <15> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <14> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <13> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <12> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <11> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <10> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <9> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <8> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <7> of addr_rom(31 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <6> of addr_rom(31 downto 0)  
@W: CL189 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Register bit addr_rom(5) is always 0, optimizing ...
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":894:4:894:5|Pruning Register bit <5> of addr_rom(5 downto 0)  
@N: CL201 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":137:4:137:5|Trying to extract state machine for register notify_cnt_p
Extracted state machine for register notify_cnt_p
State machine has 9 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0101
   0110
   0111
   1000
   1001
@N: CL201 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\control_tsp.vhd":128:4:128:5|Trying to extract state machine for register sreg
Extracted state machine for register sreg
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\spram.vhd":38:7:38:11|Synthesizing work.spram.rtl 
Post processing for work.spram.rtl
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\spram.vhd":94:4:94:5|Pruning bit <4> of add_r(4 downto 0) - not in use ... 
@N: CL134 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\spram.vhd":65:9:65:12|Found RAM data, depth=16, width=21
@W:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\spram.vhd":46:4:46:6|Input port bit <4> of add(4 downto 0) is unused 
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\spram.vhd":38:7:38:11|Synthesizing work.spram.rtl 
Post processing for work.spram.rtl
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\spram.vhd":94:4:94:5|Pruning bit <3> of add_r(3 downto 0) - not in use ... 
@N: CL134 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\spram.vhd":65:9:65:12|Found RAM data, depth=8, width=31
@W:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\spram.vhd":46:4:46:6|Input port bit <3> of add(3 downto 0) is unused 
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\mutation_tsp.vhd":38:7:38:18|Synthesizing work.mutation_tsp.rtl 
Post processing for work.mutation_tsp.rtl
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":37:7:37:19|Synthesizing work.crossover_tsp.rtl 
@W:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":140:35:140:51|Index value 0 to 7 could be out of prefix range 0 to 6 
Post processing for work.crossover_tsp.rtl
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of pool_int_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of pool_int_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of pool_int_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of pool_int_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of pool_int_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of pool_int_0(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of index_7(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of index_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of index_5(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of index_4(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of index_3(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of index_2(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of index_1(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <31> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <30> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <29> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <28> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <27> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <26> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <25> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <24> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <23> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <22> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <21> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <20> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <19> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <18> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <17> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <16> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <15> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <14> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <13> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <12> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <11> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <10> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <9> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <8> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <7> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <6> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <5> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <4> of pool_int_6(31 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning bit <3> of pool_int_6(31 downto 0) - not in use ... 
@W: CL190 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_0(1) to a constant 0
@W: CL190 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_0(2) to a constant 0
@W: CL190 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_1(0) to a constant 0
@W: CL190 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_1(2) to a constant 0
@W: CL190 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_2(2) to a constant 0
@W: CL190 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_3(0) to a constant 0
@W: CL190 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_3(1) to a constant 0
@W: CL190 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_4(1) to a constant 0
@W: CL190 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit pool_int_5(0) to a constant 0
@W: CL190 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit temp2(0) to a constant 0
@W: CL190 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit temp2(1) to a constant 0
@W: CL190 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Optimizing register bit temp2(2) to a constant 0
@N: CL201 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Trying to extract state machine for register cont1
Extracted state machine for register cont1
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning Register bit <2> of pool_int_5(2 downto 1)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning Register bit <1> of pool_int_2(1 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning Register bit <2> of pool_int_6(2 downto 0)  
@W: CL171 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":83:4:83:5|Pruning Register bit <1> of pool_int_6(2 downto 0)  
@W:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":45:4:45:14|Input port bit <2> of crosspoints(5 downto 0) is unused 
@W:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":45:4:45:14|Input port bit <1> of crosspoints(5 downto 0) is unused 
@W:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\crossover_TSP.vhd":45:4:45:14|Input port bit <0> of crosspoints(5 downto 0) is unused 
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\selection.vhd":38:7:38:15|Synthesizing work.selection.rtl 
Post processing for work.selection.rtl
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\fitness_eval_tsp.vhd":39:7:39:22|Synthesizing work.fitness_eval_tsp.str 
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\coordinates_rom.vhd":37:7:37:21|Synthesizing work.coordinates_rom.rtl 
Post processing for work.coordinates_rom.rtl
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\fix_elite_tsp.vhd":37:7:37:19|Synthesizing work.fix_elite_tsp.rtl 
Post processing for work.fix_elite_tsp.rtl
@W: CL169 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Pruning Register temp_indexs_1_0(31 downto 0)  
@W: CL169 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Pruning Register temp1_0(9 downto 0)  
@N: CL201 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Trying to extract state machine for register count_cycle
Extracted state machine for register count_cycle
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\fitness_calc_TSP.vhd":39:7:39:22|Synthesizing work.fitness_calc_tsp.rtl 
Post processing for work.fitness_calc_tsp.rtl
Post processing for work.fitness_eval_tsp.str
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":40:7:40:13|Synthesizing work.rng_128.rtl 
Post processing for work.rng_128.rtl
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <127> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <126> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <125> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <124> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <123> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <122> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <121> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <120> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <119> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <118> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <117> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <116> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <115> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <114> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <113> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <112> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <111> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <110> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <109> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <108> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <107> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <106> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <105> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <104> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <103> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <102> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <101> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <100> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <99> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <98> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <97> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <96> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <95> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <94> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <93> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <92> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <91> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <90> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <89> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <88> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <87> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <86> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <85> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <84> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <83> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <82> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <81> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <80> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <79> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <78> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <77> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <76> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <75> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <74> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <73> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <72> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <71> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <70> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <69> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <68> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <67> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <66> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <65> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <64> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <63> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <62> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <61> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <60> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <59> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <58> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <57> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <56> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <55> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <54> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <53> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <52> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <51> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <50> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <49> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <48> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <47> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <46> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <45> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <44> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <43> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <42> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <41> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <40> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <39> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <38> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <37> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <36> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <35> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <34> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <33> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <32> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <31> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <30> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <29> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <28> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <27> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <26> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <25> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <24> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <23> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <22> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <21> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <20> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <19> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <18> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <17> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <16> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <15> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <14> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <13> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <12> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <11> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <10> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <9> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <8> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <7> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <6> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <5> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <4> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <3> of LFSR.taps_array_4_1(127 downto 0) - not in use ... 
@W: CL113 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Feedback mux created for signal lfsr_reg[3:0].
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to taps_array_4(0) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to taps_array_4(1) assign '0', register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to bit 0 of taps_array_4(2 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to bit 1 of taps_array_4(2 downto 0) assign 0, register removed by optimization
@W:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Register taps_array_4(2) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... 
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":40:7:40:13|Synthesizing work.rng_128.rtl 
Post processing for work.rng_128.rtl
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <127> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <126> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <125> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <124> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <123> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <122> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <121> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <120> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <119> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <118> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <117> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <116> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <115> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <114> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <113> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <112> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <111> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <110> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <109> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <108> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <107> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <106> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <105> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <104> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <103> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <102> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <101> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <100> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <99> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <98> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <97> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <96> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <95> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <94> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <93> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <92> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <91> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <90> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <89> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <88> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <87> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <86> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <85> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <84> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <83> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <82> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <81> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <80> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <79> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <78> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <77> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <76> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <75> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <74> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <73> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <72> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <71> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <70> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <69> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <68> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <67> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <66> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <65> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <64> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <63> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <62> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <61> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <60> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <59> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <58> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <57> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <56> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <55> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <54> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <53> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <52> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <51> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <50> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <49> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <48> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <47> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <46> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <45> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <44> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <43> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <42> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <41> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <40> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <39> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <38> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <37> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <36> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <35> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <34> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <33> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <32> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <31> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <30> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <29> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <28> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <27> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <26> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <25> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <24> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <23> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <22> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <21> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <20> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <19> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <18> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <17> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <16> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <15> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <14> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <13> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <12> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <11> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <10> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <9> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <8> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <7> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <6> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <5> of LFSR.taps_array_6_1(127 downto 0) - not in use ... 
@W: CL113 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Feedback mux created for signal lfsr_reg[5:0].
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to taps_array_6(0) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to taps_array_6(1) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to taps_array_6(2) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to taps_array_6(3) assign '0', register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to bit 0 of taps_array_6(4 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to bit 1 of taps_array_6(4 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to bit 2 of taps_array_6(4 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to bit 3 of taps_array_6(4 downto 0) assign 0, register removed by optimization
@W:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Register taps_array_6(4) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... 
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":40:7:40:13|Synthesizing work.rng_128.rtl 
Post processing for work.rng_128.rtl
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <127> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <126> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <125> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <124> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <123> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <122> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <121> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <120> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <119> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <118> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <117> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <116> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <115> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <114> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <113> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <112> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <111> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <110> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <109> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <108> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <107> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <106> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <105> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <104> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <103> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <102> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <101> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <100> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <99> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <98> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <97> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <96> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <95> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <94> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <93> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <92> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <91> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <90> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <89> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <88> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <87> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <86> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <85> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <84> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <83> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <82> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <81> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <80> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <79> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <78> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <77> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <76> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <75> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <74> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <73> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <72> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <71> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <70> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <69> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <68> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <67> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <66> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <65> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <64> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <63> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <62> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <61> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <60> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <59> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <58> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <57> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <56> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <55> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <54> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <53> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <52> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <51> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <50> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <49> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <48> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <47> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <46> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <45> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <44> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <43> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <42> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <41> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <40> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <39> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <38> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <37> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <36> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <35> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <34> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <33> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <32> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <31> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <30> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <29> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <28> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <27> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <26> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <25> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <24> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <23> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <22> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <21> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <20> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <19> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <18> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <17> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <16> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <15> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <14> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <13> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <12> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <11> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <10> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <9> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <8> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL170 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Pruning bit <7> of LFSR.taps_array_8_1(127 downto 0) - not in use ... 
@W: CL113 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Feedback mux created for signal lfsr_reg[7:0].
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to taps_array_8(0) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to taps_array_8(1) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to taps_array_8(2) assign '0', register removed by optimization
@W: CL111 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to taps_array_8(6) assign '0', register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to bit 0 of taps_array_8(6 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to bit 1 of taps_array_8(6 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to bit 2 of taps_array_8(6 downto 0) assign 0, register removed by optimization
@W: CL208 :"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|All reachable assignments to bit 6 of taps_array_8(6 downto 0) assign 0, register removed by optimization
@W:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\rng_128.vhd":72:4:72:5|Register taps_array_8(5 downto 3) is asynchronously set and not assigned a value on the clock, optimizing to 1 ... 
@N:"C:\Documents and Settings\delk\Documents\Designs\GA_eval\vhd\init_generation_rom.vhd":37:7:37:25|Synthesizing work.init_generation_rom.rtl 
Post processing for work.init_generation_rom.rtl
Post processing for work.ga_tsp.str
@END
Process took 0h:00m:10s realtime, 0h:00m:10s cputime
# Wed Nov 22 19:28:45 2006

###########################################################[
Version 8.1
Synplicity Xilinx Technology Mapper, Version 8.1.0, Build 540R, Built May  9 2005
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved
Reading constraint file: C:\Documents and Settings\delk\Documents\Designs\GA_eval\syn\GA_TSP\ga_tsp.sdc
Adding property syn_reference_clock1, value "clk,r=0.0,f=5.0,u=0.0,p=10.0,clockgroup=default_clkgroup_0,rd=0.0,fd=0.0,v=0" to view:work.ga_tsp(str)
Adding property syn_netlist_hierarchy, value 1 to view:work.ga_tsp(str)
Adding property syn_useioff, value 1 to view:work.ga_tsp(str)
Adding property syn_romstyle, value "block_rom" to view:work.ga_tsp(str)
Reading Xilinx I/O pad type table from file <C:\EDA\Synplicity\fpga_81\lib/xilinx/x_io_tbl.txt> 
Reading Xilinx Rocket I/O parameter type table from file <C:\EDA\Synplicity\fpga_81\lib/xilinx/gttype.txt> 
Adding property syn_clock, value "rise_offset=0.0,fall_offset=0.0,rs=0.0,fs=0.0,improve=0.0,route=0.0,rref=clk:r,fref=clk:f", to port clk



Running FSM Explorer ...

Automatic dissolve at startup in view:work.ga_tsp(str) of U17(delay_regsZ0)
Automatic dissolve at startup in view:work.ga_tsp(str) of U16(delay_regsZ0)
Automatic dissolve at startup in view:work.ga_tsp(str) of U15(delay_regsZ1)
Automatic dissolve at startup in view:work.ga_tsp(str) of U14(delay_regsZ2)
Automatic dissolve at startup in view:work.ga_tsp(str) of U13(delay_regsZ3)
Automatic dissolve at startup in view:work.ga_tsp(str) of U12(delay_regsZ4)
Automatic dissolve at startup in view:work.ga_tsp(str) of U11(delay_regsZ5)
Automatic dissolve at startup in view:work.ga_tsp(str) of U9(spramZ0)
Automatic dissolve at startup in view:work.ga_tsp(str) of U8(spramZ1)
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.temp_indexs_1_1[31:0],  because it is equivalent to instance U4.U1.temp_indexs_2_0[31:0]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.temp1_1[9:0],  because it is equivalent to instance U4.U1.temp2_0[9:0]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_19[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_18[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_17[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_16[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_15[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_14[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_13[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_12[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_11[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_10[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_9[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_8[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_7[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_6[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_5[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_4[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_3[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_2[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_1[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_29[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_28[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_27[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_26[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_25[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_24[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_23[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_22[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_21[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_20[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_19[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_18[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_17[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_16[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_15[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_14[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_13[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_12[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_11[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_10[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_9[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_8[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_7[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_6[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_5[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_4[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_3[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_2[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_1[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance dist_2[5:0] of view:PrimLib.dffr(prim) because there are no references to its outputs 
NRtlRetiming done on dist_1[5:0]
RTL optimization done.
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[0],  because it is equivalent to instance U4.U0.gene_score[0]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[1],  because it is equivalent to instance U4.U0.gene_score[1]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[2],  because it is equivalent to instance U4.U0.gene_score[2]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[3],  because it is equivalent to instance U4.U0.gene_score[3]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[4],  because it is equivalent to instance U4.U0.gene_score[4]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[5],  because it is equivalent to instance U4.U0.gene_score[5]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[6],  because it is equivalent to instance U4.U0.gene_score[6]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[7],  because it is equivalent to instance U4.U0.gene_score[7]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[8],  because it is equivalent to instance U4.U0.gene_score[8]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[9],  because it is equivalent to instance U4.U0.gene_score[9]
@N: FO125 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":118:6:118:7|Found addmux in view:work.fix_elite_tsp(rtl) inst fit_sum_6[12:0]  
@N: FO125 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":118:6:118:7|Found addmux in view:work.fix_elite_tsp(rtl) inst un1_sum_p[12:0]  
@N: MF179 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":144:53:144:72|Found 10 bit by 10 bit '==' comparator, 'loop1.un16_valid'
@N: FO125 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":93:6:93:7|Found addmux in view:work.selection(rtl) inst cumSum_p1_4[12:0]  
@N: MF179 :|Found 17 bit by 17 bit '==' comparator, 'selection.un17_data_valid'
@N:"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Found counter in view:work.control_tsp(rtl) inst count_gen_p1[8:0]
@N: MF179 :|Found 32 bit by 32 bit '==' comparator, 'loop1.un20_dummy_cnt_adapt'
@N: MF179 :|Found 32 bit by 32 bit '==' comparator, 'loop0.un7_dummy_cnt_adapt'
Automatic dissolve during optimization of view:work.fitness_eval_tsp(str) of U2(coordinates_rom)
Automatic dissolve during optimization of view:work.ga_tsp(str) of U4(fitness_eval_tsp)
Auto Dissolve of U5 (inst of view:work.selection(rtl))
Auto Dissolve of U0 (inst of view:work.init_generation_rom(rtl))
Encoding state machine ScratchLib.U10.notify_cnt_p_0_8c(gate_dflt)-U10.notify_cnt_p[0:8]
original code -> new code
   0000 -> 000000001
   0001 -> 000000010
   0010 -> 000000100
   0011 -> 000001000
   0101 -> 000010000
   0110 -> 000100000
   0111 -> 001000000
   1000 -> 010000000
   1001 -> 100000000
Encoding state machine ScratchLib.U10.sreg_0_8c(gate_dflt)-U10.sreg[0:8]
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine ScratchLib.U6.cont1_0_5c(gate_dflt)-U6.cont1[0:5]
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine ScratchLib.U4.U1.count_cycle_0_3c(gate_dflt)-U4.U1.count_cycle[0:3]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_30[30] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_20[20] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 

Clock Buffers:
  Inserting Clock buffer for port clk,	TNM=clk

@N: MF168 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":158:40:158:52|Pipelining of module un1_temp1[11:6]
@N: MF169 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_eval_tsp.vhd":84:2:84:3|register U0 has been pushed in.
@N: MF169 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|register dist_1[5:0] has been pushed in.
@N: MF168 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":158:24:158:36|Pipelining of module un1_temp2[11:6]
@N: MF169 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_eval_tsp.vhd":84:2:84:3|register U0 has been pushed in.
@N: MF169 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|register dist_1[5:0] has been pushed in.
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:0m:19s		    -4.72ns		1232 /       822
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[20] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[9] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[8] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   2		0h:0m:20s		    -4.55ns		1232 /       831
   3		0h:0m:20s		    -4.55ns		1232 /       831
   4		0h:0m:20s		    -4.55ns		1232 /       831
------------------------------------------------------------

@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Removing sequential instance U10.count_offs_p1_0[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Removing sequential instance U10.count_offs_p1_1[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Removing sequential instance U10.count_offs_p1_0[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":176:4:176:5|Removing sequential instance U10.incr_p1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":176:4:176:5|Removing sequential instance U10.incr_p1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Removing sequential instance U10.count_offs_p1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Removing sequential instance U10.count_offs_p1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Removing sequential instance U10.count_offs_p1[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Removing sequential instance U10.count_offs_p1[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[18] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[19] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.dist_1[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.dist_1[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.dist_1[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.dist_1[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.dist_1[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance dist_1_ret_2_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance dist_1_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance dist_1_ret_1_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance dist_1_ret_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance dist_1_ret_1_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance dist_1_ret_1_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance dist_1_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance dist_1_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_6_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance dist_1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.dist_1[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance fit_n_ret_9 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance fit_n_ret_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance fit_n_ret_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance fit_n_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[20] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[19] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[18] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[17] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[16] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[15] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[14] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[13] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[12] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[11] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[10] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[9] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[8] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.temp1_ret[19] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.temp1_ret[18] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.temp1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.temp1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.temp1_ret[19] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.temp1_ret[18] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.temp1_ret[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.temp1_ret[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.temp1_ret[19] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.temp1_ret[18] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.temp1_ret[10] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.temp1_ret[9] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance fit_n_ret_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance fit_n_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance fit_n_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance fit_n_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[13] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[14] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[12] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance fit_n_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_10 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_3_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_3_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_10 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_3_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_3_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_13 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_14 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_15 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_16 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_17 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.gene_score[9] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.gene_score[8] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.gene_score[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.gene_score[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.gene_score[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.gene_score[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.gene_score[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_21 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance dist_1_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_20 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.gene_score[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_10 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_3_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_3_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_1_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_1_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_19 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.dist_1_ret_1_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.dist_1_ret_0_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.dist_1_ret_2_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_18 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.gene_score[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_1_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_1_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance dist_1_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_1_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.gene_score[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_19 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_16 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.temp_rd of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_1_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_2_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_1_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_1_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_2_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.done_t of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_1_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_1_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":176:4:176:5|Removing sequential instance U10.loop1.incr_0[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":176:4:176:5|Removing sequential instance U10.loop1.incr_1[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":176:4:176:5|Removing sequential instance U10.loop1.incr_0[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":176:4:176:5|Removing sequential instance U10.loop1.incr_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":176:4:176:5|Removing sequential instance U10.loop1.incr_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U10.incr_p1_ret_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U10.incr_p1_ret_1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":176:4:176:5|Removing sequential instance U10.loop1.incr[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":176:4:176:5|Removing sequential instance U10.loop1.incr[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.pool_int_4_1[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.pool_int_4_0[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.pool_int_4_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.counter_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.counter_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.counter_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.pool_int_4[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.temp1_ret[10] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.temp1_ret[9] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.counter_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.counter_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.counter_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.counter_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.counter_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_1_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_1_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.dist_1_ret_2_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_3_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_2_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_25 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.dist_1_ret_0_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_24 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_23 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_22 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_18_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_19_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.dist_1_ret_2_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.dist_1_ret_1_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_20_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.dist_1_ret_2_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_21_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_1_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_1_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_1_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_1_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_1_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_1_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.gene_score_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_17_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_1_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_1_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_4_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_18 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_3_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_1_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_6_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_17 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_15 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_14 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_13 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_12 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_11 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_10 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_9 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U5.selParent_p_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_5_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_1_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_7_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_1_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_9_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_3_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_1_0_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.dist_1_ret_1_0_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_1_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_0_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.dist_1_ret_1_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_1_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.dist_1_ret_3_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.dist_1_ret_1_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_12 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_11 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U0.fit_n_ret_9 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance fit_n_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.dist_1_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_5_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_4_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_3_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_2_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_1_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_2_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_1_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U7.mutout_p1_ret_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U10.fit_n_ret_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U10.fit_n_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U10.fit_n_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U10.fit_n_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U10.fit_n_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U10.fit_n_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U10.fit_n_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.count of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
Timing driven replication report
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Instance "U2.parallel_out_1[0]" with 16 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Instance "U2.parallel_out_1[1]" with 16 loads has been replicated 1 time(s) to improve timing 
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

Timing driven replication report
No replication required.

Timing driven replication report
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Instance "U1.parallel_out_1[2]" with 4 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Instance "U1.parallel_out_1[1]" with 4 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Instance "U1.parallel_out_1[3]" with 4 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Instance "U1.parallel_out_1[4]" with 4 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Instance "U6.counter[2]" with 13 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Instance "U6.counter[1]" with 12 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Instance "U6.pool_int_6[0]" with 4 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Instance "U6.temp1[15]" with 15 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Instance "U6.temp1[16]" with 15 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Instance "U6.temp1[13]" with 15 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Instance "U6.temp1[12]" with 15 loads has been replicated 1 time(s) to improve timing 
Added 11 Registers via timing driven replication
Added 0 LUTs via timing driven replication

@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U6.counter_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
Timing driven replication report
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Instance "U4.U0.gene_score_ret_11" with 4 loads has been replicated 1 time(s) to improve timing 
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

Timing driven replication report
No replication required.

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:0m:24s		    -1.34ns		1306 /       966
   2		0h:0m:24s		    -1.34ns		1306 /       966
   3		0h:0m:24s		    -1.34ns		1306 /       966
Timing driven replication report
No replication required.

   4		0h:0m:24s		    -1.34ns		1306 /       966
   5		0h:0m:24s		    -1.34ns		1306 /       966
   6		0h:0m:24s		    -1.34ns		1306 /       966
------------------------------------------------------------

Timing driven replication report
No replication required.

Timing driven replication report
No replication required.

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:0m:25s		    -1.34ns		1306 /       966
   2		0h:0m:25s		    -1.34ns		1306 /       966
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[31] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[30] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[29] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[28] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[27] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[26] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[25] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[24] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[23] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[22] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[21] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[20] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[19] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[18] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[17] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[16] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[15] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[14] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[13] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[12] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[11] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[10] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[9] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[8] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.elite_indexs_1[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   3		0h:0m:25s		    -1.34ns		1306 /      1050
   4		0h:0m:25s		    -1.34ns		1306 /      1050
Timing driven replication report
No replication required.

   5		0h:0m:25s		    -1.34ns		1306 /      1050
   6		0h:0m:25s		    -1.34ns		1306 /      1050
------------------------------------------------------------

Net buffering Report for view:work.ga_tsp(str):
No nets needed buffering.

Net buffering Report for view:ScratchLib.U10.notify_cnt_p_0_8c(gate_dflt):
No nets needed buffering.

Net buffering Report for view:ScratchLib.U10.sreg_0_8c(gate_dflt):
No nets needed buffering.

Net buffering Report for view:ScratchLib.U6.cont1_0_5c(gate_dflt):
No nets needed buffering.

Net buffering Report for view:ScratchLib.U4.U1.count_cycle_0_3c(gate_dflt):
No nets needed buffering.

@N: MF197 |Retiming summary : 125 registers retimed to 488 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 125 registers retimed to 488

Original and Pipelined registers replaced by retiming :
		U4.U0.dist_1[0]
		U4.U0.dist_1[1]
		U4.U0.dist_1[2]
		U4.U0.dist_1[3]
		U4.U0.dist_1[4]
		U4.U0.dist_1[5]
		U4.U0.dist_2[0]
		U4.U0.dist_2[1]
		U4.U0.dist_2[2]
		U4.U0.dist_2[3]
		U4.U0.dist_2[4]
		U4.U0.dist_2[5]
		U4.U0.fit_n[0]
		U4.U0.fit_n[1]
		U4.U0.fit_n[2]
		U4.U0.fit_n[3]
		U4.U0.fit_n[4]
		U4.U0.fit_n[5]
		U4.U0.fit_n[6]
		U4.U0.fit_n[7]
		U4.U0.fit_n[8]
		U4.U0.fit_n[9]
		U4.U0.gene_score[0]
		U4.U0.gene_score[1]
		U4.U0.gene_score[2]
		U4.U0.gene_score[3]
		U4.U0.gene_score[4]
		U4.U0.gene_score[5]
		U4.U0.gene_score[6]
		U4.U0.gene_score[7]
		U4.U0.gene_score[8]
		U4.U0.gene_score[9]
		U4.U1.elite_indexs_1[4]
		U4.U1.elite_indexs_1[5]
		U4.U1.elite_indexs_1[6]
		U4.U1.elite_indexs_1[7]
		U4.U1.elite_indexs_1[8]
		U4.U1.elite_indexs_1[9]
		U4.U1.elite_indexs_1[10]
		U4.U1.elite_indexs_1[11]
		U4.U1.elite_indexs_1[12]
		U4.U1.elite_indexs_1[13]
		U4.U1.elite_indexs_1[14]
		U4.U1.elite_indexs_1[15]
		U4.U1.elite_indexs_1[16]
		U4.U1.elite_indexs_1[17]
		U4.U1.elite_indexs_1[18]
		U4.U1.elite_indexs_1[19]
		U4.U1.elite_indexs_1[20]
		U4.U1.elite_indexs_1[21]
		U4.U1.elite_indexs_1[22]
		U4.U1.elite_indexs_1[23]
		U4.U1.elite_indexs_1[24]
		U4.U1.elite_indexs_1[25]
		U4.U1.elite_indexs_1[26]
		U4.U1.elite_indexs_1[27]
		U4.U1.elite_indexs_1[28]
		U4.U1.elite_indexs_1[29]
		U4.U1.elite_indexs_1[30]
		U4.U1.elite_indexs_1[31]
		U5.count
		U5.done_t
		U5.selParent_p[0]
		U5.selParent_p[1]
		U5.selParent_p[2]
		U5.selParent_p[3]
		U5.selParent_p[4]
		U5.selParent_p[5]
		U5.selParent_p[6]
		U5.selParent_p[7]
		U5.selParent_p[8]
		U5.selParent_p[9]
		U5.selParent_p[10]
		U5.selParent_p[11]
		U5.selParent_p[12]
		U5.selParent_p[13]
		U5.selParent_p[14]
		U5.selParent_p[15]
		U5.selParent_p[16]
		U5.selParent_p[17]
		U5.selParent_p[18]
		U5.selParent_p[19]
		U5.selParent_p[20]
		U5.temp_rd
		U6.counter_ret[0]
		U6.counter_ret[1]
		U6.counter_ret[2]
		U6.counter_ret_0[0]
		U6.counter_ret_0[1]
		U6.counter_ret_0[2]
		U6.counter_ret_1[0]
		U6.counter_ret_1[1]
		U6.pool_int_4[2]
		U6.pool_int_4_ret[2]
		U6.temp1_ret[0]
		U6.temp1_ret[1]
		U6.temp1_ret[6]
		U6.temp1_ret[7]
		U6.temp1_ret[9]
		U6.temp1_ret[10]
		U6.temp1_ret[18]
		U6.temp1_ret[19]
		U6.temp1_ret_0[9]
		U6.temp1_ret_0[10]
		U6.temp1_ret_0[18]
		U6.temp1_ret_0[19]
		U6.temp1_ret_1[18]
		U6.temp1_ret_1[19]
		U7.mutout_p1[12]
		U7.mutout_p1[13]
		U7.mutout_p1[14]
		U7.mutout_p1[18]
		U7.mutout_p1[19]
		U7.mutout_p1[20]
		U10.addr_rom_1[4]
		U10.count_offs_p1[0]
		U10.count_offs_p1[1]
		U10.count_offs_p1_ret[0]
		U10.count_offs_p1_ret[1]
		U10.incr_p1_ret[0]
		U10.incr_p1_ret[1]
		U10.loop1.incr[0]
		U10.loop1.incr[1]
		U10.loop1.incr_ret[0]
		U10.loop1.incr_ret[1]

New registers created by retiming :
		I_U6.counter_ret_1
		I_U6.counter_ret_2
		I_U6.counter_ret_3
		U4.U0.dist_1_ret
		U4.U0.dist_1_ret_0
		U4.U0.dist_1_ret_0_0
		U4.U0.dist_1_ret_0_1
		U4.U0.dist_1_ret_1
		U4.U0.dist_1_ret_1_0
		U4.U0.dist_1_ret_1_0_0
		U4.U0.dist_1_ret_1_1
		U4.U0.dist_1_ret_1_2
		U4.U0.dist_1_ret_1_2_0
		U4.U0.dist_1_ret_1_3
		U4.U0.dist_1_ret_1_3_0
		U4.U0.dist_1_ret_1_4
		U4.U0.dist_1_ret_1_5
		U4.U0.dist_1_ret_1_6
		U4.U0.dist_1_ret_1_7
		U4.U0.dist_1_ret_1_8
		U4.U0.dist_1_ret_1_9
		U4.U0.dist_1_ret_1_10
		U4.U0.dist_1_ret_2
		U4.U0.dist_1_ret_2_0
		U4.U0.dist_1_ret_2_0_0
		U4.U0.dist_1_ret_2_0_1
		U4.U0.dist_1_ret_2_1
		U4.U0.dist_1_ret_2_1_0
		U4.U0.dist_1_ret_2_2
		U4.U0.dist_1_ret_2_3
		U4.U0.dist_1_ret_3
		U4.U0.dist_1_ret_3_0
		U4.U0.dist_1_ret_4
		U4.U0.dist_1_ret_5
		U4.U0.fit_n_ret
		U4.U0.fit_n_ret_0
		U4.U0.fit_n_ret_1
		U4.U0.fit_n_ret_1_0
		U4.U0.fit_n_ret_1_1
		U4.U0.fit_n_ret_1_1_0
		U4.U0.fit_n_ret_1_2
		U4.U0.fit_n_ret_1_3
		U4.U0.fit_n_ret_1_3_0
		U4.U0.fit_n_ret_1_4
		U4.U0.fit_n_ret_1_5
		U4.U0.fit_n_ret_1_5_0
		U4.U0.fit_n_ret_1_6
		U4.U0.fit_n_ret_1_7
		U4.U0.fit_n_ret_1_8
		U4.U0.fit_n_ret_1_8_0
		U4.U0.fit_n_ret_1_9
		U4.U0.fit_n_ret_1_10
		U4.U0.fit_n_ret_1_11
		U4.U0.fit_n_ret_1_12
		U4.U0.fit_n_ret_1_13
		U4.U0.fit_n_ret_1_14
		U4.U0.fit_n_ret_1_15
		U4.U0.fit_n_ret_2
		U4.U0.fit_n_ret_2_0
		U4.U0.fit_n_ret_2_0_0
		U4.U0.fit_n_ret_2_1
		U4.U0.fit_n_ret_2_1_0
		U4.U0.fit_n_ret_2_2
		U4.U0.fit_n_ret_2_2_0
		U4.U0.fit_n_ret_2_3
		U4.U0.fit_n_ret_2_3_0
		U4.U0.fit_n_ret_2_4
		U4.U0.fit_n_ret_2_4_0
		U4.U0.fit_n_ret_2_5
		U4.U0.fit_n_ret_2_5_0
		U4.U0.fit_n_ret_2_6
		U4.U0.fit_n_ret_2_6_0
		U4.U0.fit_n_ret_2_7
		U4.U0.fit_n_ret_2_7_0
		U4.U0.fit_n_ret_2_8
		U4.U0.fit_n_ret_2_9
		U4.U0.fit_n_ret_2_10
		U4.U0.fit_n_ret_2_11
		U4.U0.fit_n_ret_2_12
		U4.U0.fit_n_ret_2_13
		U4.U0.fit_n_ret_2reset
		U4.U0.fit_n_ret_3
		U4.U0.fit_n_ret_3_0
		U4.U0.fit_n_ret_3_1
		U4.U0.fit_n_ret_3_1_0
		U4.U0.fit_n_ret_3_2
		U4.U0.fit_n_ret_3_2_0
		U4.U0.fit_n_ret_3_3
		U4.U0.fit_n_ret_4
		U4.U0.fit_n_ret_4_0
		U4.U0.fit_n_ret_4_1
		U4.U0.fit_n_ret_4_2
		U4.U0.fit_n_ret_5
		U4.U0.fit_n_ret_5_0
		U4.U0.fit_n_ret_5_1
		U4.U0.fit_n_ret_5_2
		U4.U0.fit_n_ret_6
		U4.U0.fit_n_ret_6_0
		U4.U0.fit_n_ret_6_1
		U4.U0.fit_n_ret_7
		U4.U0.fit_n_ret_7_0
		U4.U0.fit_n_ret_8
		U4.U0.fit_n_ret_8_0
		U4.U0.fit_n_ret_8_0_0
		U4.U0.fit_n_ret_8_1
		U4.U0.fit_n_ret_9
		U4.U0.fit_n_ret_9_0
		U4.U0.fit_n_ret_10
		U4.U0.fit_n_ret_10_0
		U4.U0.fit_n_ret_10_1
		U4.U0.fit_n_ret_11
		U4.U0.fit_n_ret_12
		U4.U0.fit_n_ret_13
		U4.U0.fit_n_ret_13_0
		U4.U0.fit_n_ret_14
		U4.U0.fit_n_ret_14_0
		U4.U0.fit_n_ret_15
		U4.U0.fit_n_ret_15_0
		U4.U0.fit_n_ret_16
		U4.U0.fit_n_ret_16_0
		U4.U0.fit_n_ret_17
		U4.U0.fit_n_ret_17_0
		U4.U0.fit_n_ret_18
		U4.U0.fit_n_ret_18_0
		U4.U0.fit_n_ret_18_1
		U4.U0.fit_n_ret_19
		U4.U0.fit_n_ret_19_0
		U4.U0.fit_n_ret_19_1
		U4.U0.fit_n_ret_20
		U4.U0.fit_n_ret_20_0
		U4.U0.fit_n_ret_20_1
		U4.U0.fit_n_ret_21
		U4.U0.fit_n_ret_21_0
		U4.U0.fit_n_ret_21_1
		U4.U0.fit_n_ret_22
		U4.U0.fit_n_ret_23
		U4.U0.fit_n_ret_24
		U4.U0.fit_n_ret_25
		U4.U0.fit_n_ret_26
		U4.U0.fit_n_retreset
		U4.U0.gene_score_ret
		U4.U0.gene_score_ret_0
		U4.U0.gene_score_ret_0_0
		U4.U0.gene_score_ret_0_1
		U4.U0.gene_score_ret_1
		U4.U0.gene_score_ret_1_0
		U4.U0.gene_score_ret_1_1
		U4.U0.gene_score_ret_1_2
		U4.U0.gene_score_ret_1_3
		U4.U0.gene_score_ret_1_4
		U4.U0.gene_score_ret_1_5
		U4.U0.gene_score_ret_1_6
		U4.U0.gene_score_ret_1_7
		U4.U0.gene_score_ret_1_7_0
		U4.U0.gene_score_ret_1_8
		U4.U0.gene_score_ret_1_8_0
		U4.U0.gene_score_ret_1_9
		U4.U0.gene_score_ret_2
		U4.U0.gene_score_ret_2_0
		U4.U0.gene_score_ret_2_1
		U4.U0.gene_score_ret_3
		U4.U0.gene_score_ret_3_0
		U4.U0.gene_score_ret_3_1
		U4.U0.gene_score_ret_4
		U4.U0.gene_score_ret_4_0
		U4.U0.gene_score_ret_4_1
		U4.U0.gene_score_ret_5
		U4.U0.gene_score_ret_5_0
		U4.U0.gene_score_ret_5_1
		U4.U0.gene_score_ret_6
		U4.U0.gene_score_ret_6_0
		U4.U0.gene_score_ret_6_1
		U4.U0.gene_score_ret_7
		U4.U0.gene_score_ret_8
		U4.U0.gene_score_ret_9
		U4.U0.gene_score_ret_10
		U4.U0.gene_score_ret_11
		U4.U0.gene_score_ret_11_fast
		U4.U0.gene_score_ret_12
		U4.U1.elite_indexs_1_ret
		U4.U1.elite_indexs_1_ret_1
		U4.U1.elite_indexs_1_ret_2
		U4.U1.elite_indexs_1_ret_3
		U4.U1.elite_indexs_1_ret_4
		U4.U1.elite_indexs_1_ret_5
		U4.U1.elite_indexs_1_ret_6
		U4.U1.elite_indexs_1_ret_7
		U4.U1.elite_indexs_1_ret_8
		U4.U1.elite_indexs_1_ret_9
		U4.U1.elite_indexs_1_ret_10
		U4.U1.elite_indexs_1_ret_11
		U4.U1.elite_indexs_1_ret_12
		U4.U1.elite_indexs_1_ret_13
		U4.U1.elite_indexs_1_ret_14
		U4.U1.elite_indexs_1_ret_15
		U4.U1.elite_indexs_1_ret_16
		U4.U1.elite_indexs_1_ret_17
		U4.U1.elite_indexs_1_ret_18
		U4.U1.elite_indexs_1_ret_19
		U4.U1.elite_indexs_1_ret_20
		U4.U1.elite_indexs_1_ret_21
		U4.U1.elite_indexs_1_ret_22
		U4.U1.elite_indexs_1_ret_23
		U4.U1.elite_indexs_1_ret_24
		U4.U1.elite_indexs_1_ret_25
		U4.U1.elite_indexs_1_ret_26
		U4.U1.elite_indexs_1_ret_27
		U4.U1.elite_indexs_1_ret_28
		U4.U1.elite_indexs_1_ret_29
		U4.U1.elite_indexs_1_ret_30
		U4.U1.elite_indexs_1_ret_31
		U4.U1.elite_indexs_1_ret_32
		U4.U1.elite_indexs_1_ret_33
		U4.U1.elite_indexs_1_ret_34
		U4.U1.elite_indexs_1_ret_35
		U4.U1.elite_indexs_1_ret_36
		U4.U1.elite_indexs_1_ret_37
		U4.U1.elite_indexs_1_ret_38
		U4.U1.elite_indexs_1_ret_39
		U4.U1.elite_indexs_1_ret_40
		U4.U1.elite_indexs_1_ret_41
		U4.U1.elite_indexs_1_ret_42
		U4.U1.elite_indexs_1_ret_43
		U4.U1.elite_indexs_1_ret_44
		U4.U1.elite_indexs_1_ret_45
		U4.U1.elite_indexs_1_ret_46
		U4.U1.elite_indexs_1_ret_47
		U4.U1.elite_indexs_1_ret_48
		U4.U1.elite_indexs_1_ret_49
		U4.U1.elite_indexs_1_ret_50
		U4.U1.elite_indexs_1_ret_51
		U4.U1.elite_indexs_1_ret_52
		U4.U1.elite_indexs_1_ret_53
		U4.U1.elite_indexs_1_ret_54
		U4.U1.elite_indexs_1_ret_55
		U4.U1.elite_indexs_1_ret_56
		U4.U1.elite_indexs_1_ret_57
		U4.U1.elite_indexs_1_ret_58
		U4.U1.elite_indexs_1_ret_59
		U4.U1.elite_indexs_1_ret_60
		U4.U1.elite_indexs_1_ret_61
		U4.U1.elite_indexs_1_ret_62
		U4.U1.elite_indexs_1_ret_63
		U4.U1.elite_indexs_1_ret_64
		U4.U1.elite_indexs_1_ret_65
		U4.U1.elite_indexs_1_ret_66
		U4.U1.elite_indexs_1_ret_67
		U4.U1.elite_indexs_1_ret_68
		U4.U1.elite_indexs_1_ret_69
		U4.U1.elite_indexs_1_ret_70
		U4.U1.elite_indexs_1_ret_71
		U4.U1.elite_indexs_1_ret_72
		U4.U1.elite_indexs_1_ret_73
		U4.U1.elite_indexs_1_ret_74
		U4.U1.elite_indexs_1_ret_75
		U4.U1.elite_indexs_1_ret_76
		U4.U1.elite_indexs_1_ret_77
		U4.U1.elite_indexs_1_ret_78
		U4.U1.elite_indexs_1_ret_79
		U4.U1.elite_indexs_1_ret_80
		U4.U1.elite_indexs_1_ret_81
		U4.U1.elite_indexs_1_ret_82
		U4.U1.elite_indexs_1_ret_83
		U4.U1.elite_indexs_1_ret_84
		U4.U1.elite_indexs_1_ret_85
		U4.U1.elite_indexs_1_ret_86
		U4.U1.elite_indexs_1_ret_87
		U4.U1.elite_indexs_1_ret_88
		U4.U1.elite_indexs_1_ret_89
		U4.U1.elite_indexs_1_ret_90
		U4.U1.elite_indexs_1_ret_91
		U4.U1.elite_indexs_1_ret_92
		U4.U1.elite_indexs_1_ret_93
		U4.U1.elite_indexs_1_ret_94
		U4.U1.elite_indexs_1_ret_95
		U4.U1.elite_indexs_1_ret_96
		U4.U1.elite_indexs_1_ret_97
		U4.U1.elite_indexs_1_ret_98
		U4.U1.elite_indexs_1_ret_99
		U4.U1.elite_indexs_1_ret_100
		U4.U1.elite_indexs_1_ret_101
		U4.U1.elite_indexs_1_ret_102
		U4.U1.elite_indexs_1_ret_103
		U4.U1.elite_indexs_1_ret_104
		U4.U1.elite_indexs_1_ret_105
		U4.U1.elite_indexs_1_ret_106
		U4.U1.elite_indexs_1_ret_107
		U4.U1.elite_indexs_1_ret_108
		U4.U1.elite_indexs_1_ret_109
		U4.U1.elite_indexs_1_ret_110
		U4.U1.elite_indexs_1_ret_111
		U4.dist_1_ret
		U4.dist_1_ret_0
		U4.dist_1_ret_0_0
		U4.dist_1_ret_0reset
		U4.dist_1_ret_1
		U4.dist_1_ret_1_0
		U4.dist_1_ret_1_0_0
		U4.dist_1_ret_1_1
		U4.dist_1_ret_1_2
		U4.dist_1_ret_1_3
		U4.dist_1_ret_1_3reset
		U4.dist_1_ret_1_4
		U4.dist_1_ret_1_5
		U4.dist_1_ret_1_6
		U4.dist_1_ret_1_7
		U4.dist_1_ret_1_8
		U4.dist_1_ret_2
		U4.dist_1_ret_2_0
		U4.dist_1_ret_2_1
		U4.dist_1_ret_3
		U4.dist_1_ret_3_0
		U4.dist_1_ret_4
		U4.dist_1_ret_5
		U4.dist_1_ret_5_0
		U4.dist_1_ret_6
		U5.selParent_p_ret
		U5.selParent_p_ret_0
		U5.selParent_p_ret_1
		U5.selParent_p_ret_2
		U5.selParent_p_ret_3
		U5.selParent_p_ret_4
		U5.selParent_p_ret_5
		U5.selParent_p_ret_6
		U5.selParent_p_ret_7
		U5.selParent_p_ret_7_0
		U5.selParent_p_ret_7_1
		U5.selParent_p_ret_8
		U5.selParent_p_ret_9
		U5.selParent_p_ret_10
		U5.selParent_p_ret_11
		U5.selParent_p_ret_12
		U5.selParent_p_ret_13
		U5.selParent_p_ret_14
		U5.selParent_p_ret_15
		U5.selParent_p_ret_16
		U5.selParent_p_ret_16_0
		U5.selParent_p_ret_17
		U5.selParent_p_ret_18
		U5.selParent_p_ret_19
		U5.selParent_p_ret_19_0
		U5.selection.done_t_ret
		U5.selection.done_t_ret_1
		U5.selection.temp_rd_ret
		U5.selection.temp_rd_ret_1
		U5.temp_rd_ret
		U6.counter_ret
		U6.counter_ret_0
		U6.counter_ret_1
		U6.counter_ret_2
		U6.loop1.1.7.temp1_ret
		U6.loop3.3.7.temp1_ret
		U6.loop4.4.7.temp1_ret
		U6.pool_int_4_0
		U6.pool_int_4_1
		U6.temp1_ret
		U7.mutation_tsp.0.5.mutout_p1_ret_2
		U7.mutout_p1_ret
		U7.mutout_p1_ret_0
		U7.mutout_p1_ret_1
		U7.mutout_p1_ret_1_0
		U7.mutout_p1_ret_1_1
		U7.mutout_p1_ret_1_2
		U7.mutout_p1_ret_1_3
		U7.mutout_p1_ret_1_4
		U7.mutout_p1_ret_1_5
		U7.mutout_p1_ret_1_6
		U7.mutout_p1_ret_2
		U7.mutout_p1_ret_2_0
		U7.mutout_p1_ret_2_1
		U7.mutout_p1_ret_2_2
		U7.mutout_p1_ret_2_3
		U7.mutout_p1_ret_2_4
		U7.mutout_p1_ret_2_5
		U7.mutout_p1_ret_2_6
		U7.mutout_p1_ret_3
		U7.mutout_p1_ret_3_0
		U7.mutout_p1_ret_3_1
		U7.mutout_p1_ret_3_2
		U7.mutout_p1_ret_3_3
		U7.mutout_p1_ret_4
		U7.mutout_p1_ret_4_0
		U7.mutout_p1_ret_4_1
		U7.mutout_p1_ret_5
		U7.mutout_p1_ret_5_0
		U7.mutout_p1_ret_6
		U7.mutout_p1_ret_6_0
		U7.mutout_p1_ret_7
		U7.mutout_p1_ret_8
		U7.mutout_p1_ret_9
		U7.mutout_p1_ret_10
		U7.mutout_p1_ret_11
		U10.count_offs_p1_0
		U10.count_offs_p1_1
		U10.fit_n_ret
		U10.fit_n_ret_1
		U10.fit_n_ret_2
		U10.fit_n_ret_3
		U10.fit_n_ret_4
		U10.fit_n_ret_5
		U10.fit_n_ret_6
		U10.incr_p1_ret
		U10.incr_p1_ret_1
		U10.incr_p1_ret_1_ret
		U10.incr_p1_ret_2
		U10.incr_p1_ret_2_0
		U10.incr_p1_ret_ret
		U10.loop1.incr_0
		U10.loop1.incr_1
		U10.loop1.incr_p1_ret
		U10.loop1.incr_p1_ret_1
		dist_1_ret
		dist_1_ret_0
		dist_1_ret_1
		dist_1_ret_1_0
		dist_1_ret_1_1
		dist_1_ret_1_2
		dist_1_ret_2
		dist_1_ret_2_0
		dist_1_ret_3
		dist_1_ret_4
		dist_1_ret_5
		done_t_ret
		fit_n_ret
		fit_n_ret_0
		fit_n_ret_1
		fit_n_ret_1_1
		fit_n_ret_1_3
		fit_n_ret_1_5
		fit_n_ret_1_8
		fit_n_ret_2
		fit_n_ret_2_7
		fit_n_ret_3
		fit_n_ret_4
		fit_n_ret_5
		fit_n_ret_6
		fit_n_ret_7
		fit_n_ret_8
		fit_n_ret_9
		fit_n_ret_18
		fit_n_ret_19
		fit_n_ret_20
		fit_n_ret_21
		mutout_p1_ret
		mutout_p1_ret_0
		mutout_p1_ret_1
		mutout_p1_ret_1_0
		mutout_p1_ret_1_1
		mutout_p1_ret_1_2
		mutout_p1_ret_2
		mutout_p1_ret_2_0
		mutout_p1_ret_2_1
		mutout_p1_ret_3
		mutout_p1_ret_3_0
		mutout_p1_ret_3_1
		mutout_p1_ret_3_2
		mutout_p1_ret_4
		mutout_p1_ret_4_0
		mutout_p1_ret_4_1
		mutout_p1_ret_5
		mutout_p1_ret_5_0
		mutout_p1_ret_6
		mutout_p1_ret_6_0
		mutout_p1_ret_7
		selParent_p_ret
		selParent_p_ret_0
		selParent_p_ret_1
		selParent_p_ret_2
		selParent_p_ret_3
		selParent_p_ret_4
		selParent_p_ret_5
		selParent_p_ret_6
		selParent_p_ret_7
		selParent_p_ret_8
		selParent_p_ret_9
		selParent_p_ret_10
		selParent_p_ret_11
		selParent_p_ret_12
		selParent_p_ret_13
		selParent_p_ret_14
		selParent_p_ret_15
		selParent_p_ret_16
		selParent_p_ret_17
		selParent_p_ret_18
		selParent_p_ret_19
		temp_rd_ret


		#####   END RETIMING REPORT  #####


FSM Explorer Results
====================
FSM (parent lib.cell.view | instance)           Selected encoding style
-----------------------------------------------------------------------
{work.fix_elite_tsp.rtl|i:count_cycle[0:3]}     sequential             
{work.crossover_tsp.rtl|i:cont1[0:5]}           onehot                 
{work.control_tsp.rtl|i:sreg[0:8]}              onehot                 
{work.control_tsp.rtl|i:notify_cnt_p[0:8]}      onehot                 
=======================================================================

FSM Explorer successful!
Process took 0h:1m:5s realtime, 0h:1m:5s cputime
###########################################################]
###########################################################[
Version 8.1
Synplicity Xilinx Technology Mapper, Version 8.1.0, Build 540R, Built May  9 2005
Copyright (C) 1994-2005, Synplicity Inc.  All Rights Reserved
Reading constraint file: C:\Documents and Settings\delk\Documents\Designs\GA_eval\syn\GA_TSP\ga_tsp.sdc
Adding property syn_reference_clock1, value "clk,r=0.0,f=5.0,u=0.0,p=10.0,clockgroup=default_clkgroup_0,rd=0.0,fd=0.0,v=0" to view:work.ga_tsp(str)
Adding property syn_netlist_hierarchy, value 1 to view:work.ga_tsp(str)
Adding property syn_useioff, value 1 to view:work.ga_tsp(str)
Adding property syn_romstyle, value "block_rom" to view:work.ga_tsp(str)
Reading constraint file: C:\Documents and Settings\delk\Documents\Designs\GA_eval\syn\GA_TSP\rev_1\ga_tsp_fsm.sdc
@N|Using encoding styles selected by FSM Explorer.
Data created on Wed Nov 22 19:29:51 2006
Reading Xilinx I/O pad type table from file <C:\EDA\Synplicity\fpga_81\lib/xilinx/x_io_tbl.txt> 
Reading Xilinx Rocket I/O parameter type table from file <C:\EDA\Synplicity\fpga_81\lib/xilinx/gttype.txt> 
Adding property syn_clock, value "rise_offset=0.0,fall_offset=0.0,rs=0.0,fs=0.0,improve=0.0,route=0.0,rref=clk:r,fref=clk:f", to port clk
Adding property syn_encoding in cell control_tsp, value "onehot", to instance U10.sreg[0:8]
Adding property syn_encoding in cell control_tsp, value "onehot", to instance U10.notify_cnt_p[0:8]
Adding property syn_encoding in cell crossover_tsp, value "onehot", to instance U6.cont1[0:5]
Adding property syn_encoding in cell fix_elite_tsp, value "sequential", to instance U4.U1.count_cycle[0:3]


Automatic dissolve at startup in view:work.ga_tsp(str) of U17(delay_regsZ0)
Automatic dissolve at startup in view:work.ga_tsp(str) of U16(delay_regsZ0)
Automatic dissolve at startup in view:work.ga_tsp(str) of U15(delay_regsZ1)
Automatic dissolve at startup in view:work.ga_tsp(str) of U14(delay_regsZ2)
Automatic dissolve at startup in view:work.ga_tsp(str) of U13(delay_regsZ3)
Automatic dissolve at startup in view:work.ga_tsp(str) of U12(delay_regsZ4)
Automatic dissolve at startup in view:work.ga_tsp(str) of U11(delay_regsZ5)
Automatic dissolve at startup in view:work.ga_tsp(str) of U9(spramZ0)
Automatic dissolve at startup in view:work.ga_tsp(str) of U8(spramZ1)
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.temp_indexs_1_1[31:0],  because it is equivalent to instance U4.U1.temp_indexs_2_0[31:0]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":97:4:97:5|Removing sequential instance U4.U1.temp1_1[9:0],  because it is equivalent to instance U4.U1.temp2_0[9:0]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_19[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_18[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_17[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_16[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_15[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_14[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_13[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_12[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_11[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_10[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_9[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_8[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_7[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_6[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_5[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_4[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_3[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_2[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_1[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl[20],  because it is equivalent to instance U9.data_out_cl_20[20]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_29[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_28[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_27[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_26[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_25[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_24[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_23[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_22[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_21[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_20[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_19[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_18[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_17[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_16[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_15[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_14[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_13[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_12[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_11[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_10[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_9[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_8[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_7[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_6[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_5[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_4[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_3[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_2[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_1[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl[30],  because it is equivalent to instance U8.data_out_cl_30[30]
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance dist_2[5:0] of view:PrimLib.dffr(prim) because there are no references to its outputs 
NRtlRetiming done on dist_1[5:0]
RTL optimization done.
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[0],  because it is equivalent to instance U4.U0.gene_score[0]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[1],  because it is equivalent to instance U4.U0.gene_score[1]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[2],  because it is equivalent to instance U4.U0.gene_score[2]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[3],  because it is equivalent to instance U4.U0.gene_score[3]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[4],  because it is equivalent to instance U4.U0.gene_score[4]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[5],  because it is equivalent to instance U4.U0.gene_score[5]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[6],  because it is equivalent to instance U4.U0.gene_score[6]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[7],  because it is equivalent to instance U4.U0.gene_score[7]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[8],  because it is equivalent to instance U4.U0.gene_score[8]
@W: BN132 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing instance U4.U0.fit[9],  because it is equivalent to instance U4.U0.gene_score[9]
Encoding state machine work.fix_elite_tsp(rtl)-count_cycle[0:3]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: FO125 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":118:6:118:7|Found addmux in view:work.fix_elite_tsp(rtl) inst fit_sum_6[12:0]  
@N: FO125 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":118:6:118:7|Found addmux in view:work.fix_elite_tsp(rtl) inst un1_sum_p[12:0]  
@N: MF179 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fix_elite_tsp.vhd":144:53:144:72|Found 10 bit by 10 bit '==' comparator, 'loop1.un16_valid'
@N: FO125 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":93:6:93:7|Found addmux in view:work.selection(rtl) inst cumSum_p1_4[12:0]  
@N: MF179 :|Found 17 bit by 17 bit '==' comparator, 'selection.un17_data_valid'
Encoding state machine work.crossover_tsp(rtl)-cont1[0:5]
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine work.control_tsp(rtl)-notify_cnt_p[0:8]
original code -> new code
   0000 -> 000000001
   0001 -> 000000010
   0010 -> 000000100
   0011 -> 000001000
   0101 -> 000010000
   0110 -> 000100000
   0111 -> 001000000
   1000 -> 010000000
   1001 -> 100000000
Encoding state machine work.control_tsp(rtl)-sreg[0:8]
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N:"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Found counter in view:work.control_tsp(rtl) inst count_gen_p1[8:0]
@N: MF179 :|Found 32 bit by 32 bit '==' comparator, 'loop0.un7_dummy_cnt_adapt'
@N: MF179 :|Found 32 bit by 32 bit '==' comparator, 'loop1.un20_dummy_cnt_adapt'
Automatic dissolve during optimization of view:work.fitness_eval_tsp(str) of U2(coordinates_rom)
Automatic dissolve during optimization of view:work.ga_tsp(str) of U4(fitness_eval_tsp)
Auto Dissolve of U5 (inst of view:work.selection(rtl))
Auto Dissolve of U0 (inst of view:work.init_generation_rom(rtl))
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U8.data_out_cl_30[30] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\spram.vhd":77:4:77:5|Removing sequential instance U9.data_out_cl_20[20] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 

Clock Buffers:
  Inserting Clock buffer for port clk,	TNM=clk

@N: MF168 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":158:40:158:52|Pipelining of module un1_temp1[11:6]
@N: MF169 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_eval_tsp.vhd":84:2:84:3|register U0 has been pushed in.
@N: MF169 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|register dist_1[5:0] has been pushed in.
@N: MF168 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":158:24:158:36|Pipelining of module un1_temp2[11:6]
@N: MF169 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_eval_tsp.vhd":84:2:84:3|register U0 has been pushed in.
@N: MF169 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|register dist_1[5:0] has been pushed in.
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:0m:17s		    -4.60ns		1583 /       848
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[9] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[8] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   2		0h:0m:17s		    -3.42ns		1583 /       855
   3		0h:0m:17s		    -3.42ns		1584 /       855
   4		0h:0m:17s		    -3.42ns		1584 /       855
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.fit_n[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   5		0h:0m:17s		    -2.58ns		1584 /       871
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   6		0h:0m:17s		    -2.58ns		1584 /       872
   7		0h:0m:17s		    -2.58ns		1584 /       872
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_20 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_19 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_18 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_17 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_16 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_15 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_14 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_13 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_12 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_11 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_10 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_9 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U5.selParent_p_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.temp_rd of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[20] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[19] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[18] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[17] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[16] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[15] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[14] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[13] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[12] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[11] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[10] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[9] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[8] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[6] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.selParent_p[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   8		0h:0m:18s		    -2.50ns		1605 /       897
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.valid_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.counter_read_rom_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.counter_read_rom_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
   9		0h:0m:18s		    -2.50ns		1605 /       898
------------------------------------------------------------

@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[14] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[12] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[13] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.dist_1[5] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.dist_1[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\selection.vhd":80:4:80:5|Removing sequential instance U5.done_t of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[20] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.counter_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.counter_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.counter_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.counter_read_rom_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.counter_read_rom_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.counter_read_rom_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.counter_read_rom_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance fit_n_ret_8 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1_1[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1_0[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.decode_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[7] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1_1[17] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1_0[17] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.decode_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Removing sequential instance U10.addr_rom_1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[17] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance fit_n_ret_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance fit_n_ret_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance fit_n_ret_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.counter_read_rom_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.counter_read_rom_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.counter_read_rom_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.counter_read_rom_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance fit_n_ret_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\fitness_calc_tsp.vhd":84:4:84:5|Removing sequential instance U4.U0.dist_1[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance fit_n_ret_3 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance fit_n_ret_1 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Removing sequential instance U7.mutout_p1[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance fit_n_ret_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance fit_n_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Removing sequential instance U10.count_cross_offs_p1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Removing sequential instance U10.count_cross_offs_p1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Removing sequential instance U10.count_cross_offs_p1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\ga_tsp.vhd":298:2:298:4|Removing sequential instance U10.notify_cnt_p_ret[4] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\ga_tsp.vhd":298:2:298:4|Removing sequential instance U10.notify_cnt_p_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.pool_int_4_1[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.pool_int_4_0[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.pool_int_6_1[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.pool_int_6_0[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.pool_int_6_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.pool_int_4_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.counter_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.pool_int_4[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Removing sequential instance U6.pool_int_6[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Removing sequential instance U10.count_sel_wr_p1_ret[3] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Removing sequential instance U10.count_sel_wr_p1_ret[2] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Removing sequential instance U10.count_sel_wr_p1_ret[1] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":137:4:137:5|Removing sequential instance U10.count_sel_wr_p1_ret[0] of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_2_7 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_1_6 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_1_5 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_3_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_1_4 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_5_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_4_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_1_2 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_6_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_1_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_8_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_13 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_12 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.fit_n_ret_10 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
Timing driven replication report
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Instance "U6.temp1[16]" with 15 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Instance "U6.temp1[15]" with 15 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Instance "U2.parallel_out_1[5]" with 23 loads has been replicated 2 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Instance "U2.parallel_out_1[4]" with 16 loads has been replicated 2 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Instance "U2.parallel_out_1[3]" with 16 loads has been replicated 2 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Instance "U6.temp1[12]" with 15 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Instance "U6.temp1[13]" with 15 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\crossover_tsp.vhd":83:4:83:5|Instance "U6.temp1[17]" with 16 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":894:4:894:5|Instance "U10.decode" with 45 loads has been replicated 3 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\coordinates_rom.vhd":54:11:54:12|Instance "U4.U2.un3_data_out_2_0_0_0_a2[5]" with 2 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\coordinates_rom.vhd":54:11:54:12|Instance "U4.U2.un3_data_out_2_0_0_0_a2_1[0]" with 2 loads has been replicated 1 time(s) to improve timing 
Added 14 Registers via timing driven replication
Added 2 LUTs via timing driven replication

@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.decode_ret_0 of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
@W: BN116 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\rng_128.vhd":72:4:72:5|Removing sequential instance U4.U0.decode_ret of view:UNILIB.FDCPE(PRIM) because there are no references to its outputs 
Timing driven replication report
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\control_tsp.vhd":596:6:596:31|Instance "U10.sreg[0]" with 40 loads has been replicated 2 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":139:14:139:16|Instance "U7.mutout_615_sn_m6_0_a2_0_3" with 3 loads has been replicated 2 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":139:14:139:16|Instance "U7.mutout_615_sn_m6_0_a2" with 3 loads has been replicated 2 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Instance "U7.mutout_p1en[17]" with 2 loads has been replicated 1 time(s) to improve timing 
@N: FX235 :"c:\documents and settings\delk\documents\designs\ga_eval\vhd\mutation_tsp.vhd":70:4:70:5|Instance "U7.mutout_p1en[7]" with 2 loads has been replicated 1 time(s) to improve timing 
Added 2 Registers via timing driven replication
Added 6 LUTs via timing driven replication

Timing driven replication report
No replication required.

Timing driven replication report
No replication required.

Timing driven replication report
No replication required.

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:0m:22s		    -0.49ns		1635 /       970
   2		0h:0m:22s		    -0.49ns		1635 /       970
   3		0h:0m:22s		    -0.49ns		1635 /       970
Timing driven replication report
No replication required.

   4		0h:0m:22s		    -0.49ns		1635 /       970
   5		0h:0m:22s		    -0.49ns		1635 /       970
   6		0h:0m:22s		    -0.49ns		1635 /       970
------------------------------------------------------------

Timing driven replication report
No replication required.

Timing driven replication report
No replication required.

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:0m:23s		    -0.40ns		1639 /       970
   2		0h:0m:23s		    -0.40ns		1640 /       970
   3		0h:0m:23s		    -0.40ns		1640 /       970
   4		0h:0m:23s		    -0.40ns		1640 /       970
Timing driven replication report
No replication required.

   5		0h:0m:23s		    -0.40ns		1640 /       970
   6		0h:0m:23s		    -0.32ns		1641 /       970
   7		0h:0m:23s		    -0.32ns		1641 /       970
------------------------------------------------------------

Net buffering Report for view:work.ga_tsp(str):
No nets needed buffering.

@N: MF197 |Retiming summary : 121 registers retimed to 215 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 121 registers retimed to 215

Original and Pipelined registers replaced by retiming :
		U4.U0.counter_read_rom_ret[0]
		U4.U0.counter_read_rom_ret[1]
		U4.U0.counter_read_rom_ret[2]
		U4.U0.counter_read_rom_ret[3]
		U4.U0.counter_read_rom_ret_0[0]
		U4.U0.counter_read_rom_ret_0[1]
		U4.U0.counter_read_rom_ret_0[2]
		U4.U0.counter_read_rom_ret_0[3]
		U4.U0.counter_read_rom_ret_1[2]
		U4.U0.counter_read_rom_ret_1[3]
		U4.U0.dist_1[0]
		U4.U0.dist_1[2]
		U4.U0.dist_1[5]
		U4.U0.dist_2[0]
		U4.U0.dist_2[1]
		U4.U0.dist_2[2]
		U4.U0.dist_2[3]
		U4.U0.dist_2[4]
		U4.U0.dist_2[5]
		U4.U0.fit_n[0]
		U4.U0.fit_n[1]
		U4.U0.fit_n[2]
		U4.U0.fit_n[3]
		U4.U0.fit_n[4]
		U4.U0.fit_n[5]
		U4.U0.fit_n[6]
		U4.U0.fit_n[7]
		U4.U0.fit_n[8]
		U4.U0.fit_n[9]
		U5.done_t
		U5.selParent_p[0]
		U5.selParent_p[1]
		U5.selParent_p[2]
		U5.selParent_p[3]
		U5.selParent_p[4]
		U5.selParent_p[5]
		U5.selParent_p[6]
		U5.selParent_p[7]
		U5.selParent_p[8]
		U5.selParent_p[9]
		U5.selParent_p[10]
		U5.selParent_p[11]
		U5.selParent_p[12]
		U5.selParent_p[13]
		U5.selParent_p[14]
		U5.selParent_p[15]
		U5.selParent_p[16]
		U5.selParent_p[17]
		U5.selParent_p[18]
		U5.selParent_p[19]
		U5.selParent_p[20]
		U5.temp_rd
		U6.counter_ret[0]
		U6.counter_ret[1]
		U6.counter_ret[2]
		U6.counter_ret_0[1]
		U6.pool_int_4[2]
		U6.pool_int_4_ret[2]
		U6.pool_int_6[0]
		U6.pool_int_6_ret[0]
		U7.mutout_p1[0]
		U7.mutout_p1[1]
		U7.mutout_p1[2]
		U7.mutout_p1[7]
		U7.mutout_p1[12]
		U7.mutout_p1[13]
		U7.mutout_p1[14]
		U7.mutout_p1[17]
		U7.mutout_p1[20]
		U10.addr_rom_1[4]
		U10.addr_rom_1_ret[0]
		U10.addr_rom_1_ret[1]
		U10.addr_rom_1_ret[2]
		U10.addr_rom_1_ret[3]
		U10.addr_rom_1_ret_0[0]
		U10.addr_rom_1_ret_0[1]
		U10.addr_rom_1_ret_0[2]
		U10.addr_rom_1_ret_0[3]
		U10.addr_rom_1_ret_1[0]
		U10.addr_rom_1_ret_1[1]
		U10.addr_rom_1_ret_1[2]
		U10.addr_rom_1_ret_2[0]
		U10.addr_rom_1_ret_2[1]
		U10.addr_rom_1_ret_2[2]
		U10.addr_rom_1_ret_3[0]
		U10.addr_rom_1_ret_3[1]
		U10.addr_rom_1_ret_3[2]
		U10.addr_rom_1_ret_4[0]
		U10.addr_rom_1_ret_4[1]
		U10.addr_rom_1_ret_4[2]
		U10.addr_rom_1_ret_5[0]
		U10.addr_rom_1_ret_5[1]
		U10.addr_rom_1_ret_5[2]
		U10.addr_rom_1_ret_6[0]
		U10.addr_rom_1_ret_6[1]
		U10.addr_rom_1_ret_6[2]
		U10.addr_rom_1_ret_7[0]
		U10.addr_rom_1_ret_7[1]
		U10.addr_rom_1_ret_7[2]
		U10.addr_rom_1_ret_8[0]
		U10.addr_rom_1_ret_8[1]
		U10.addr_rom_1_ret_8[2]
		U10.addr_rom_1_ret_9[0]
		U10.addr_rom_1_ret_9[1]
		U10.addr_rom_1_ret_9[2]
		U10.addr_rom_1_ret_10[0]
		U10.addr_rom_1_ret_10[1]
		U10.addr_rom_1_ret_11[1]
		U10.addr_rom_1_ret_12[1]
		U10.count_cross_offs_p1_ret[0]
		U10.count_cross_offs_p1_ret[1]
		U10.count_cross_offs_p1_ret[2]
		U10.count_sel_wr_p1_ret[0]
		U10.count_sel_wr_p1_ret[1]
		U10.count_sel_wr_p1_ret[2]
		U10.count_sel_wr_p1_ret[3]
		U10.decode_ret
		U10.decode_ret_0
		U10.notify_cnt_p_ret[2]
		U10.notify_cnt_p_ret[4]
		U10.valid_ret

New registers created by retiming :
		U0.addr_rom_1_ret
		U0.addr_rom_1_ret_0
		U0.addr_rom_1_ret_1
		U0.addr_rom_1_ret_2
		U0.addr_rom_1_ret_3
		U0.addr_rom_1_ret_4
		U0.addr_rom_1_ret_5
		U0.addr_rom_1_ret_6
		U0.addr_rom_1_ret_7
		U0.addr_rom_1_ret_8
		U0.addr_rom_1_ret_9
		U0.addr_rom_1_ret_10
		U0.addr_rom_1_ret_11
		U0.addr_rom_1_ret_12
		U4.U0.counter_read_rom_ret
		U4.U0.counter_read_rom_ret_0
		U4.U0.decode_ret
		U4.U0.decode_ret_0
		U4.U0.dist_1_ret
		U4.U0.dist_1_ret_0
		U4.U0.dist_1_ret_1
		U4.U0.fit_n_ret
		U4.U0.fit_n_ret_0
		U4.U0.fit_n_ret_1
		U4.U0.fit_n_ret_1_0
		U4.U0.fit_n_ret_1_1
		U4.U0.fit_n_ret_1_2
		U4.U0.fit_n_ret_1_3
		U4.U0.fit_n_ret_1_4
		U4.U0.fit_n_ret_1_5
		U4.U0.fit_n_ret_1_6
		U4.U0.fit_n_ret_1_7
		U4.U0.fit_n_ret_1_8
		U4.U0.fit_n_ret_2
		U4.U0.fit_n_ret_2_0
		U4.U0.fit_n_ret_2_1
		U4.U0.fit_n_ret_2_2
		U4.U0.fit_n_ret_2_3
		U4.U0.fit_n_ret_2_4
		U4.U0.fit_n_ret_2_5
		U4.U0.fit_n_ret_2_6
		U4.U0.fit_n_ret_2_7
		U4.U0.fit_n_ret_2_8
		U4.U0.fit_n_ret_3
		U4.U0.fit_n_ret_3_0
		U4.U0.fit_n_ret_3_1
		U4.U0.fit_n_ret_3_2
		U4.U0.fit_n_ret_4
		U4.U0.fit_n_ret_4_0
		U4.U0.fit_n_ret_5
		U4.U0.fit_n_ret_5_0
		U4.U0.fit_n_ret_6
		U4.U0.fit_n_ret_6_0
		U4.U0.fit_n_ret_7
		U4.U0.fit_n_ret_7_0
		U4.U0.fit_n_ret_8
		U4.U0.fit_n_ret_8_0
		U4.U0.fit_n_ret_9
		U4.U0.fit_n_ret_10
		U4.U0.fit_n_ret_11
		U4.U0.fit_n_ret_12
		U4.U0.fit_n_ret_13
		U4.U0.fit_n_ret_14
		U4.U0.fit_n_ret_15
		U4.U0.fit_n_ret_16
		U4.U0.fit_n_ret_17
		U4.U0.fit_n_ret_18
		U4.U0.fit_n_ret_19
		U4.U0.fit_n_ret_20
		U4.U0.fit_n_ret_21
		U4.U0.fit_n_ret_22
		U4.U0.valid_ret
		U4.dist_1_ret
		U4.dist_1_ret_0
		U5.done_t_ret
		U5.selParent_p_ret
		U5.selParent_p_ret_0
		U5.selParent_p_ret_1
		U5.selParent_p_ret_1_0
		U5.selParent_p_ret_2
		U5.selParent_p_ret_2_0
		U5.selParent_p_ret_3
		U5.selParent_p_ret_3_0
		U5.selParent_p_ret_4
		U5.selParent_p_ret_4_0
		U5.selParent_p_ret_5
		U5.selParent_p_ret_5_0
		U5.selParent_p_ret_6
		U5.selParent_p_ret_6_0
		U5.selParent_p_ret_7
		U5.selParent_p_ret_7_0
		U5.selParent_p_ret_8
		U5.selParent_p_ret_8_0
		U5.selParent_p_ret_9
		U5.selParent_p_ret_9_0
		U5.selParent_p_ret_10
		U5.selParent_p_ret_10_0
		U5.selParent_p_ret_11
		U5.selParent_p_ret_11_0
		U5.selParent_p_ret_12
		U5.selParent_p_ret_12_0
		U5.selParent_p_ret_13
		U5.selParent_p_ret_13_0
		U5.selParent_p_ret_14
		U5.selParent_p_ret_14_0
		U5.selParent_p_ret_15
		U5.selParent_p_ret_15_0
		U5.selParent_p_ret_16
		U5.selParent_p_ret_16_0
		U5.selParent_p_ret_17
		U5.selParent_p_ret_17_0
		U5.selParent_p_ret_18
		U5.selParent_p_ret_18_0
		U5.selParent_p_ret_19
		U5.selParent_p_ret_19_0
		U5.selParent_p_ret_19_1
		U5.selParent_p_ret_20
		U5.selParent_p_ret_20_0
		U5.selParent_p_ret_21
		U5.selection.done_t_ret
		U5.selection.done_t_ret_1
		U5.selection.selParent_p_ret_19
		U5.selection.un17_data_valid_0.selParent_p_ret_19
		U6.counter_ret
		U6.counter_ret_0
		U6.counter_ret_1
		U6.counter_ret_2
		U6.pool_int_4_0
		U6.pool_int_4_1
		U6.pool_int_6_0
		U6.pool_int_6_1
		U7.decode_ret
		U7.decode_ret_0
		U7.decode_ret_1
		U7.decode_ret_2
		U7.mutout_p1_0
		U7.mutout_p1_1
		U7.mutout_p1_ret
		U7.mutout_p1_ret_0
		U7.mutout_p1_ret_1
		U7.mutout_p1_ret_1_0
		U7.mutout_p1_ret_1_1
		U7.mutout_p1_ret_1_2
		U7.mutout_p1_ret_1_3
		U7.mutout_p1_ret_1_4
		U7.mutout_p1_ret_2
		U7.mutout_p1_ret_2_0
		U7.mutout_p1_ret_2_1
		U7.mutout_p1_ret_2_2
		U7.mutout_p1_ret_2_3
		U7.mutout_p1_ret_2_4
		U7.mutout_p1_ret_3
		U7.mutout_p1_ret_4
		U7.mutout_p1_ret_5
		U7.mutout_p1_ret_6
		U7.mutout_p1_ret_7
		U8.selParent_p_ret
		U8.selParent_p_ret_1
		U8.selParent_p_ret_2
		U8.selParent_p_ret_3
		U8.selParent_p_ret_4
		U8.selParent_p_ret_5
		U8.selParent_p_ret_6
		U8.selParent_p_ret_7
		U8.selParent_p_ret_8
		U8.selParent_p_ret_9
		U8.selParent_p_ret_10
		U8.selParent_p_ret_11
		U8.selParent_p_ret_12
		U8.selParent_p_ret_13
		U8.selParent_p_ret_14
		U8.selParent_p_ret_15
		U8.selParent_p_ret_16
		U8.selParent_p_ret_17
		U8.selParent_p_ret_18
		U8.selParent_p_ret_19
		U8.selParent_p_ret_20
		U10.count_cross_offs_p1_ret
		U10.count_sel_wr_p1_ret
		U10.decode_ret_1
		U10.decode_ret_2
		U10.decode_ret_3
		U10.decode_ret_4
		U10.decode_ret_5
		U10.fit_n_ret
		U10.fit_n_ret_1
		U10.fit_n_ret_2
		U10.fit_n_ret_3
		U10.fit_n_ret_4
		U10.fit_n_ret_5
		U10.fit_n_ret_6
		U10.fit_n_ret_7
		U10.fit_n_ret_8
		U10.notify_cnt_p_ret
		U10.selParent_p_ret_19
		dist_1_ret
		dist_1_ret_0
		dist_1_ret_1
		dist_1_ret_1_0
		dist_1_ret_1_1
		dist_1_ret_2
		dist_1_ret_2_0
		fit_n_ret
		fit_n_ret_1
		fit_n_ret_2
		fit_n_ret_3
		fit_n_ret_4
		fit_n_ret_5
		fit_n_ret_6
		fit_n_ret_7
		fit_n_ret_8
		mutout_p1_ret
		mutout_p1_ret_1


		#####   END RETIMING REPORT  #####

Writing Analyst data base C:\Documents and Settings\delk\Documents\Designs\GA_eval\syn\GA_TSP\rev_1\ga_tsp.srm
@N|Writing default property annotation file C:\Documents and Settings\delk\Documents\Designs\GA_eval\syn\GA_TSP\rev_1\ga_tsp.map.
Writing EDIF Netlist and constraint files
Found clock clk with period 10.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Nov 22 19:30:18 2006
#


Top view:               ga_tsp
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Documents and Settings\delk\Documents\Designs\GA_eval\syn\GA_TSP\ga_tsp.sdc
                       C:\Documents and Settings\delk\Documents\Designs\GA_eval\syn\GA_TSP\rev_1\ga_tsp_fsm.sdc
                       
@N: MT195 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT197 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: -0.311

                   Requested     Estimated     Requested     Estimated                Clock        Clock             
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group             
---------------------------------------------------------------------------------------------------------------------
clk                100.0 MHz     97.0 MHz      10.000        10.311        -0.311     declared     default_clkgroup_0
=====================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
clk       clk     |  10.000      -0.311  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 



====================================
Detailed Report for Clock: clk
====================================



Starting Points with Worst Slack
********************************

                       Starting                                            Arrival           
Instance               Reference     Type     Pin     Net                  Time        Slack 
                       Clock                                                                 
---------------------------------------------------------------------------------------------
U4.U0.dist_1_ret_1     clk           FDC      Q       dist_1_ret_1         0.720       -0.311
dist_1_ret_1_1         clk           FDC      Q       dist_1_ret_1_1       0.720       -0.311
dist_1_ret_2           clk           FDC      Q       dist_1_ret_2         0.720       -0.311
dist_1_ret_2_0         clk           FDC      Q       dist_1_ret_2_0       0.720       -0.311
U4.U1.fit_sum[0]       clk           FDCE     Q       fit_sum_dummy[0]     0.720       -0.272
U4.U1.fit_sum[1]       clk           FDCE     Q       fit_sum_dummy[1]     0.720       -0.272
U4.U1.fit_sum[2]       clk           FDCE     Q       fit_sum_dummy[2]     0.720       -0.272
U4.U1.fit_sum[3]       clk           FDCE     Q       fit_sum_dummy[3]     0.720       -0.272
U4.U1.fit_sum[4]       clk           FDCE     Q       fit_sum_dummy[4]     0.720       -0.272
U4.U1.fit_sum[5]       clk           FDCE     Q       fit_sum_dummy[5]     0.720       -0.272
=============================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                Required           
Instance                            Reference     Type     Pin     Net                      Time         Slack 
                                    Clock                                                                      
---------------------------------------------------------------------------------------------------------------
U4.U0.fit_n_ret_18                  clk           FDPE     D       un1_temp2_reti[11]       9.797        -0.311
U5.selection.done_t_ret_1           clk           FDCE     D       un20_data_valid_reti     9.797        -0.272
U5.selection.selParent_p_ret_19     clk           FDC      D       un20_data_valid_reti     9.797        -0.272
dist_1_ret                          clk           FDC      D       N_83_rep1                9.797        -0.253
dist_1_ret_1_1                      clk           FDC      D       N_83                     9.797        -0.253
dist_1_ret_2                        clk           FDC      D       N_77                     9.797        -0.253
dist_1_ret_1_0                      clk           FDC      D       N_90_rep1                9.797        -0.216
dist_1_ret_2_0                      clk           FDC      D       N_90                     9.797        -0.216
U4.U0.fit_n_ret_17                  clk           FDPE     D       un1_temp2_reti[10]       9.797        -0.215
U4.U0.fit_n_ret_16                  clk           FDPE     D       un1_temp2_reti[9]        9.797        -0.119
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
    Requested Period:                        10.000
    - Setup time:                            0.203
    = Required time:                         9.797

    - Propagation time:                      10.108
    = Slack (critical) :                     -0.311

    Number of logic level(s):                5
    Starting point:                          U4.U0.dist_1_ret_1 / Q
    Ending point:                            U4.U0.fit_n_ret_18 / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                            Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U4.U0.dist_1_ret_1              FDC           Q        Out     0.720     0.720       -         
dist_1_ret_1                    Net           -        -       0.842     -           1         
U4.U0.dist_1_3_0_a2_0_a2[0]     LUT4_L        I3       In      -         1.562       -         
U4.U0.dist_1_3_0_a2_0_a2[0]     LUT4_L        LO       Out     0.579     2.140       -         
dist_1[0]                       Net           -        -       0.350     -           5         
U4.U0.temp2_2_p4                LUT4          I0       In      -         2.490       -         
U4.U0.temp2_2_p4                LUT4          O        Out     0.579     3.070       -         
temp2_2_p4                      Net           -        -       0.781     -           2         
U4.U0.temp2_2_c3                LUT3_L        I2       In      -         3.850       -         
U4.U0.temp2_2_c3                LUT3_L        LO       Out     0.579     4.429       -         
temp2_2_c3                      Net           -        -       0.350     -           1         
U4.U0.temp_2_0[1]               LUT4          I3       In      -         4.779       -         
U4.U0.temp_2_0[1]               LUT4          O        Out     0.579     5.358       -         
temp_2[1]                       Net           -        -       0.781     -           2         
U4.U0.un1_temp2_0[11:6]         MULT18X18     A[1]     In      -         6.139       -         
U4.U0.un1_temp2_0[11:6]         MULT18X18     P[5]     Out     3.259     9.398       -         
un1_temp2_reti[11]              Net           -        -       0.710     -           1         
U4.U0.fit_n_ret_18              FDPE          D        In      -         10.108      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.311 is 6.498(63.0%) logic and 3.813(37.0%) route.


Path information for path number 2: 
    Requested Period:                        10.000
    - Setup time:                            0.203
    = Required time:                         9.797

    - Propagation time:                      10.108
    = Slack (critical) :                     -0.311

    Number of logic level(s):                5
    Starting point:                          dist_1_ret_1_1 / Q
    Ending point:                            U4.U0.fit_n_ret_18 / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                            Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
dist_1_ret_1_1                  FDC           Q        Out     0.720     0.720       -         
dist_1_ret_1_1                  Net           -        -       0.842     -           1         
U4.U0.dist_1_3_0_a2_0_a2[0]     LUT4_L        I1       In      -         1.562       -         
U4.U0.dist_1_3_0_a2_0_a2[0]     LUT4_L        LO       Out     0.579     2.140       -         
dist_1[0]                       Net           -        -       0.350     -           5         
U4.U0.temp2_2_p4                LUT4          I0       In      -         2.490       -         
U4.U0.temp2_2_p4                LUT4          O        Out     0.579     3.070       -         
temp2_2_p4                      Net           -        -       0.781     -           2         
U4.U0.temp2_2_c3                LUT3_L        I2       In      -         3.850       -         
U4.U0.temp2_2_c3                LUT3_L        LO       Out     0.579     4.429       -         
temp2_2_c3                      Net           -        -       0.350     -           1         
U4.U0.temp_2_0[1]               LUT4          I3       In      -         4.779       -         
U4.U0.temp_2_0[1]               LUT4          O        Out     0.579     5.358       -         
temp_2[1]                       Net           -        -       0.781     -           2         
U4.U0.un1_temp2_0[11:6]         MULT18X18     A[1]     In      -         6.139       -         
U4.U0.un1_temp2_0[11:6]         MULT18X18     P[5]     Out     3.259     9.398       -         
un1_temp2_reti[11]              Net           -        -       0.710     -           1         
U4.U0.fit_n_ret_18              FDPE          D        In      -         10.108      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.311 is 6.498(63.0%) logic and 3.813(37.0%) route.


Path information for path number 3: 
    Requested Period:                        10.000
    - Setup time:                            0.203
    = Required time:                         9.797

    - Propagation time:                      10.108
    = Slack (critical) :                     -0.311

    Number of logic level(s):                5
    Starting point:                          dist_1_ret_2 / Q
    Ending point:                            U4.U0.fit_n_ret_18 / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                            Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
dist_1_ret_2                    FDC           Q        Out     0.720     0.720       -         
dist_1_ret_2                    Net           -        -       0.842     -           1         
U4.U0.dist_1_3_0_a2_0_a2[0]     LUT4_L        I0       In      -         1.562       -         
U4.U0.dist_1_3_0_a2_0_a2[0]     LUT4_L        LO       Out     0.579     2.140       -         
dist_1[0]                       Net           -        -       0.350     -           5         
U4.U0.temp2_2_p4                LUT4          I0       In      -         2.490       -         
U4.U0.temp2_2_p4                LUT4          O        Out     0.579     3.070       -         
temp2_2_p4                      Net           -        -       0.781     -           2         
U4.U0.temp2_2_c3                LUT3_L        I2       In      -         3.850       -         
U4.U0.temp2_2_c3                LUT3_L        LO       Out     0.579     4.429       -         
temp2_2_c3                      Net           -        -       0.350     -           1         
U4.U0.temp_2_0[1]               LUT4          I3       In      -         4.779       -         
U4.U0.temp_2_0[1]               LUT4          O        Out     0.579     5.358       -         
temp_2[1]                       Net           -        -       0.781     -           2         
U4.U0.un1_temp2_0[11:6]         MULT18X18     A[1]     In      -         6.139       -         
U4.U0.un1_temp2_0[11:6]         MULT18X18     P[5]     Out     3.259     9.398       -         
un1_temp2_reti[11]              Net           -        -       0.710     -           1         
U4.U0.fit_n_ret_18              FDPE          D        In      -         10.108      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.311 is 6.498(63.0%) logic and 3.813(37.0%) route.


Path information for path number 4: 
    Requested Period:                        10.000
    - Setup time:                            0.203
    = Required time:                         9.797

    - Propagation time:                      10.108
    = Slack (critical) :                     -0.311

    Number of logic level(s):                5
    Starting point:                          dist_1_ret_2_0 / Q
    Ending point:                            U4.U0.fit_n_ret_18 / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                            Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
dist_1_ret_2_0                  FDC           Q        Out     0.720     0.720       -         
dist_1_ret_2_0                  Net           -        -       0.842     -           1         
U4.U0.dist_1_3_0_a2_0_a2[0]     LUT4_L        I2       In      -         1.562       -         
U4.U0.dist_1_3_0_a2_0_a2[0]     LUT4_L        LO       Out     0.579     2.140       -         
dist_1[0]                       Net           -        -       0.350     -           5         
U4.U0.temp2_2_p4                LUT4          I0       In      -         2.490       -         
U4.U0.temp2_2_p4                LUT4          O        Out     0.579     3.070       -         
temp2_2_p4                      Net           -        -       0.781     -           2         
U4.U0.temp2_2_c3                LUT3_L        I2       In      -         3.850       -         
U4.U0.temp2_2_c3                LUT3_L        LO       Out     0.579     4.429       -         
temp2_2_c3                      Net           -        -       0.350     -           1         
U4.U0.temp_2_0[1]               LUT4          I3       In      -         4.779       -         
U4.U0.temp_2_0[1]               LUT4          O        Out     0.579     5.358       -         
temp_2[1]                       Net           -        -       0.781     -           2         
U4.U0.un1_temp2_0[11:6]         MULT18X18     A[1]     In      -         6.139       -         
U4.U0.un1_temp2_0[11:6]         MULT18X18     P[5]     Out     3.259     9.398       -         
un1_temp2_reti[11]              Net           -        -       0.710     -           1         
U4.U0.fit_n_ret_18              FDPE          D        In      -         10.108      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.311 is 6.498(63.0%) logic and 3.813(37.0%) route.


Path information for path number 5: 
    Requested Period:                        10.000
    - Setup time:                            0.203
    = Required time:                         9.797

    - Propagation time:                      10.108
    = Slack (critical) :                     -0.311

    Number of logic level(s):                5
    Starting point:                          U4.U0.dist_1_ret_1 / Q
    Ending point:                            U4.U0.fit_n_ret_18 / D
    The start point is clocked by            clk [rising] on pin C
    The end   point is clocked by            clk [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                            Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U4.U0.dist_1_ret_1              FDC           Q        Out     0.720     0.720       -         
dist_1_ret_1                    Net           -        -       0.842     -           1         
U4.U0.dist_1_3_0_a2_0_a2[0]     LUT4_L        I3       In      -         1.562       -         
U4.U0.dist_1_3_0_a2_0_a2[0]     LUT4_L        LO       Out     0.579     2.140       -         
dist_1[0]                       Net           -        -       0.350     -           5         
U4.U0.temp2_2_p4                LUT4          I0       In      -         2.490       -         
U4.U0.temp2_2_p4                LUT4          O        Out     0.579     3.070       -         
temp2_2_p4                      Net           -        -       0.781     -           2         
U4.U0.temp2_2_c3                LUT3_L        I2       In      -         3.850       -         
U4.U0.temp2_2_c3                LUT3_L        LO       Out     0.579     4.429       -         
temp2_2_c3                      Net           -        -       0.350     -           1         
U4.U0.temp_2_0[1]               LUT4          I3       In      -         4.779       -         
U4.U0.temp_2_0[1]               LUT4          O        Out     0.579     5.358       -         
temp_2[1]                       Net           -        -       0.781     -           2         
U4.U0.un1_temp2_0[11:6]         MULT18X18     B[1]     In      -         6.139       -         
U4.U0.un1_temp2_0[11:6]         MULT18X18     P[5]     Out     3.259     9.398       -         
un1_temp2_reti[11]              Net           -        -       0.710     -           1         
U4.U0.fit_n_ret_18              FDPE          D        In      -         10.108      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.311 is 6.498(63.0%) logic and 3.813(37.0%) route.



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report for ga_tsp 

Mapping to part: xc3s1500fg676-4
Cell usage:
FD              1 use
FDC             306 uses
FDCE            582 uses
FDCP            24 uses
FDCPE           18 uses
FDP             14 uses
FDPE            8 uses
FDR             4 uses
FDRE            13 uses
GND             7 uses
MULT18X18       3 uses
MULT_AND        20 uses
MUXCY           21 uses
MUXCY_L         206 uses
MUXF5           28 uses
MUXF6           2 uses
RAM16X4S        14 uses
VCC             3 uses
XORCY           58 uses
LUT1            63 uses
LUT2            448 uses
LUT3            470 uses
LUT4            650 uses

I/O primitives: 52
IBUF           20 uses
OBUF           32 uses

BUFGP          1 use

I/O Register bits:                  51
Register bits not including I/Os:   919 (3%)

RAM/ROM usage summary
Single Port Rams (RAM16X4S): 14


Block Multipliers: 3 of 32 (9%)

Global Clock Buffers: 1 of 8 (12%)


Mapping Summary:
Total  LUTs: 1687 (6%)

Mapper successful!
Process took 0h:0m:26s realtime, 0h:0m:26s cputime
###########################################################]
