var annotated_dup =
[
    [ "ADC_MemMap", "struct_a_d_c___mem_map.html", "struct_a_d_c___mem_map" ],
    [ "AIPS_MemMap", "struct_a_i_p_s___mem_map.html", "struct_a_i_p_s___mem_map" ],
    [ "AXBS_MemMap", "struct_a_x_b_s___mem_map.html", "struct_a_x_b_s___mem_map" ],
    [ "CAN_MemMap", "struct_c_a_n___mem_map.html", "struct_c_a_n___mem_map" ],
    [ "CAU_MemMap", "struct_c_a_u___mem_map.html", "struct_c_a_u___mem_map" ],
    [ "CMP_MemMap", "struct_c_m_p___mem_map.html", "struct_c_m_p___mem_map" ],
    [ "CMT_MemMap", "struct_c_m_t___mem_map.html", "struct_c_m_t___mem_map" ],
    [ "CoreDebug_MemMap", "struct_core_debug___mem_map.html", "struct_core_debug___mem_map" ],
    [ "CRC_MemMap", "struct_c_r_c___mem_map.html", "struct_c_r_c___mem_map" ],
    [ "DAC_MemMap", "struct_d_a_c___mem_map.html", "struct_d_a_c___mem_map" ],
    [ "DDR_MemMap", "struct_d_d_r___mem_map.html", "struct_d_d_r___mem_map" ],
    [ "DMA_MemMap", "struct_d_m_a___mem_map.html", "struct_d_m_a___mem_map" ],
    [ "DMAMUX_MemMap", "struct_d_m_a_m_u_x___mem_map.html", "struct_d_m_a_m_u_x___mem_map" ],
    [ "DWT_MemMap", "struct_d_w_t___mem_map.html", "struct_d_w_t___mem_map" ],
    [ "ENET_MemMap", "struct_e_n_e_t___mem_map.html", "struct_e_n_e_t___mem_map" ],
    [ "ETB_MemMap", "struct_e_t_b___mem_map.html", "struct_e_t_b___mem_map" ],
    [ "ETF_MemMap", "struct_e_t_f___mem_map.html", "struct_e_t_f___mem_map" ],
    [ "ETM_MemMap", "struct_e_t_m___mem_map.html", "struct_e_t_m___mem_map" ],
    [ "EWM_MemMap", "struct_e_w_m___mem_map.html", "struct_e_w_m___mem_map" ],
    [ "FB_MemMap", "struct_f_b___mem_map.html", "struct_f_b___mem_map" ],
    [ "FMC_MemMap", "struct_f_m_c___mem_map.html", "struct_f_m_c___mem_map" ],
    [ "FPB_MemMap", "struct_f_p_b___mem_map.html", "struct_f_p_b___mem_map" ],
    [ "FTFE_MemMap", "struct_f_t_f_e___mem_map.html", "struct_f_t_f_e___mem_map" ],
    [ "FTM_MemMap", "struct_f_t_m___mem_map.html", "struct_f_t_m___mem_map" ],
    [ "GPIO_MemMap", "struct_g_p_i_o___mem_map.html", "struct_g_p_i_o___mem_map" ],
    [ "I2C_MemMap", "struct_i2_c___mem_map.html", "struct_i2_c___mem_map" ],
    [ "I2S_MemMap", "struct_i2_s___mem_map.html", "struct_i2_s___mem_map" ],
    [ "int16union_t", "unionint16union__t.html", "unionint16union__t" ],
    [ "ITM_MemMap", "struct_i_t_m___mem_map.html", "struct_i_t_m___mem_map" ],
    [ "LCDC_MemMap", "struct_l_c_d_c___mem_map.html", "struct_l_c_d_c___mem_map" ],
    [ "LLWU_MemMap", "struct_l_l_w_u___mem_map.html", "struct_l_l_w_u___mem_map" ],
    [ "LMEM_MemMap", "struct_l_m_e_m___mem_map.html", "struct_l_m_e_m___mem_map" ],
    [ "LPTMR_MemMap", "struct_l_p_t_m_r___mem_map.html", "struct_l_p_t_m_r___mem_map" ],
    [ "MCG_MemMap", "struct_m_c_g___mem_map.html", "struct_m_c_g___mem_map" ],
    [ "MCM_MemMap", "struct_m_c_m___mem_map.html", "struct_m_c_m___mem_map" ],
    [ "MPU_MemMap", "struct_m_p_u___mem_map.html", "struct_m_p_u___mem_map" ],
    [ "NFC_MemMap", "struct_n_f_c___mem_map.html", "struct_n_f_c___mem_map" ],
    [ "NV_MemMap", "struct_n_v___mem_map.html", "struct_n_v___mem_map" ],
    [ "NVIC_MemMap", "struct_n_v_i_c___mem_map.html", "struct_n_v_i_c___mem_map" ],
    [ "OSC_MemMap", "struct_o_s_c___mem_map.html", "struct_o_s_c___mem_map" ],
    [ "PDB_MemMap", "struct_p_d_b___mem_map.html", "struct_p_d_b___mem_map" ],
    [ "PIT_MemMap", "struct_p_i_t___mem_map.html", "struct_p_i_t___mem_map" ],
    [ "PMC_MemMap", "struct_p_m_c___mem_map.html", "struct_p_m_c___mem_map" ],
    [ "PORT_MemMap", "struct_p_o_r_t___mem_map.html", "struct_p_o_r_t___mem_map" ],
    [ "RCM_MemMap", "struct_r_c_m___mem_map.html", "struct_r_c_m___mem_map" ],
    [ "RFSYS_MemMap", "struct_r_f_s_y_s___mem_map.html", "struct_r_f_s_y_s___mem_map" ],
    [ "RFVBAT_MemMap", "struct_r_f_v_b_a_t___mem_map.html", "struct_r_f_v_b_a_t___mem_map" ],
    [ "RNG_MemMap", "struct_r_n_g___mem_map.html", "struct_r_n_g___mem_map" ],
    [ "RTC_MemMap", "struct_r_t_c___mem_map.html", "struct_r_t_c___mem_map" ],
    [ "SCB_MemMap", "struct_s_c_b___mem_map.html", "struct_s_c_b___mem_map" ],
    [ "SDHC_MemMap", "struct_s_d_h_c___mem_map.html", "struct_s_d_h_c___mem_map" ],
    [ "SIM_MemMap", "struct_s_i_m___mem_map.html", "struct_s_i_m___mem_map" ],
    [ "SMC_MemMap", "struct_s_m_c___mem_map.html", "struct_s_m_c___mem_map" ],
    [ "SPI_MemMap", "struct_s_p_i___mem_map.html", "struct_s_p_i___mem_map" ],
    [ "SysTick_MemMap", "struct_sys_tick___mem_map.html", "struct_sys_tick___mem_map" ],
    [ "TAccelData", "union_t_accel_data.html", "union_t_accel_data" ],
    [ "TAccelSetup", "struct_t_accel_setup.html", "struct_t_accel_setup" ],
    [ "TCpuClockConfiguration", "struct_t_cpu_clock_configuration.html", "struct_t_cpu_clock_configuration" ],
    [ "TFCCOB", "struct_t_f_c_c_o_b.html", "struct_t_f_c_c_o_b" ],
    [ "TFIFO", "struct_t_f_i_f_o.html", "struct_t_f_i_f_o" ],
    [ "TFloat", "union_t_float.html", "union_t_float" ],
    [ "TFTMChannel", "struct_t_f_t_m_channel.html", "struct_t_f_t_m_channel" ],
    [ "TI2CModule", "struct_t_i2_c_module.html", "struct_t_i2_c_module" ],
    [ "TPacket", "union_t_packet.html", "union_t_packet" ],
    [ "TPIU_MemMap", "struct_t_p_i_u___mem_map.html", "struct_t_p_i_u___mem_map" ],
    [ "TSI_MemMap", "struct_t_s_i___mem_map.html", "struct_t_s_i___mem_map" ],
    [ "tVectorTable", "structt_vector_table.html", "structt_vector_table" ],
    [ "UART_MemMap", "struct_u_a_r_t___mem_map.html", "struct_u_a_r_t___mem_map" ],
    [ "uint16union_t", "unionuint16union__t.html", "unionuint16union__t" ],
    [ "uint32union_t", "unionuint32union__t.html", "unionuint32union__t" ],
    [ "uint64union_t", "unionuint64union__t.html", "unionuint64union__t" ],
    [ "USB_MemMap", "struct_u_s_b___mem_map.html", "struct_u_s_b___mem_map" ],
    [ "USBDCD_MemMap", "struct_u_s_b_d_c_d___mem_map.html", "struct_u_s_b_d_c_d___mem_map" ],
    [ "USBHS_MemMap", "struct_u_s_b_h_s___mem_map.html", "struct_u_s_b_h_s___mem_map" ],
    [ "VREF_MemMap", "struct_v_r_e_f___mem_map.html", "struct_v_r_e_f___mem_map" ],
    [ "WDOG_MemMap", "struct_w_d_o_g___mem_map.html", "struct_w_d_o_g___mem_map" ]
];