###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 31 01:01:47 2025
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.382
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.811
- Arrival Time                  3.355
= Slack Time                    7.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.455 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.139 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.054 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.966 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.721 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3]       | RN ^       | SDFFRQX2M | 1.087 | 0.090 |   3.355 |   10.811 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.455 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.429 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.333 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.219 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.102 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.984 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.867 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.749 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.715 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.517 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.349 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.274 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.214 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.141 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.076 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] | CK ^       | SDFFRQX2M  | 0.062 | 0.003 |   1.382 |   -6.073 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.382
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.811
- Arrival Time                  3.355
= Slack Time                    7.455
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.455 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.139 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.054 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.966 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.721 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4]       | RN ^       | SDFFRQX2M | 1.087 | 0.090 |   3.355 |   10.811 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.455 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.429 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.333 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.219 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.102 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.984 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.867 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.749 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.715 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.517 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.349 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.274 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.214 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.141 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.076 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] | CK ^       | SDFFRQX2M  | 0.062 | 0.003 |   1.382 |   -6.073 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.813
- Arrival Time                  3.356
= Slack Time                    7.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.458 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.141 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.057 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.968 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.265 |   10.723 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3]       | RN ^       | SDFFRQX2M | 1.087 | 0.090 |   3.356 |   10.813 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.458 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.431 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.335 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.222 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.105 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.987 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.869 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.751 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.717 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.519 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.352 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.276 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.217 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.143 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.078 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.385 |   -6.073 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.813
- Arrival Time                  3.355
= Slack Time                    7.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.458 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.142 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.057 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.969 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.724 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3]       | RN ^       | SDFFRQX2M | 1.087 | 0.090 |   3.355 |   10.813 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.458 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.432 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.336 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.222 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.105 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.987 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.870 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.752 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.718 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.520 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.352 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.277 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.217 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.144 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.079 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.385 |   -6.073 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.813
- Arrival Time                  3.355
= Slack Time                    7.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.458 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.142 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.057 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.969 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.724 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4]        | RN ^       | SDFFRQX2M | 1.087 | 0.090 |   3.355 |   10.813 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.458 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.432 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.336 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.222 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.105 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.987 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.870 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.752 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.718 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.520 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.352 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.277 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.217 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.144 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.079 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.385 |   -6.073 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.813
- Arrival Time                  3.355
= Slack Time                    7.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.458 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.142 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.057 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.969 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.724 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5]       | RN ^       | SDFFRQX2M | 1.086 | 0.089 |   3.355 |   10.813 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.458 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.432 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.336 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.223 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.105 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.987 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.870 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.752 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.718 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.520 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.352 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.277 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.217 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.144 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.079 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] | CK ^       | SDFFRQX2M  | 0.062 | 0.005 |   1.385 |   -6.074 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.386
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.814
- Arrival Time                  3.356
= Slack Time                    7.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.458 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.142 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.057 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.969 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.724 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3]       | RN ^       | SDFFRQX2M | 1.087 | 0.090 |   3.356 |   10.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.458 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.432 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.336 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.223 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.105 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.988 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.870 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.752 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.718 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.520 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.352 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.277 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.217 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.144 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.079 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.385 |   -6.073 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.813
- Arrival Time                  3.355
= Slack Time                    7.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.458 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.142 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.057 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.969 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.724 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4]       | RN ^       | SDFFRQX2M | 1.086 | 0.090 |   3.355 |   10.813 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.458 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.432 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.336 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.223 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.105 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.988 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.870 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.752 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.718 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.520 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.352 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.277 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.218 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.144 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.079 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.385 |   -6.073 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.386
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.814
- Arrival Time                  3.356
= Slack Time                    7.458
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.459 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.142 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.057 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.969 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.724 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3]       | RN ^       | SDFFRQX2M | 1.087 | 0.090 |   3.356 |   10.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.459 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.432 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.336 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.223 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.106 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.988 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.870 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.752 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.718 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.520 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.353 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.277 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.218 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.144 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.079 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.386 |   -6.073 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.385
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.813
- Arrival Time                  3.354
= Slack Time                    7.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.459 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.143 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.058 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.970 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.265 |   10.725 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5]       | RN ^       | SDFFRQX2M | 1.086 | 0.089 |   3.354 |   10.813 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.459 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.433 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.337 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.223 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.106 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.988 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.871 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.753 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.719 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.521 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.353 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.278 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.218 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.145 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.080 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.385 |   -6.074 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.386
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.814
- Arrival Time                  3.354
= Slack Time                    7.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.460 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.144 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.059 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.971 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.726 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2]       | RN ^       | SDFFRQX2M | 1.086 | 0.088 |   3.354 |   10.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.460 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.434 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.338 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.224 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.107 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.989 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.872 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.754 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.720 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.522 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.354 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.279 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.219 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.146 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.081 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.385 |   -6.075 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.386
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.814
- Arrival Time                  3.354
= Slack Time                    7.461
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.461 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.144 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.059 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.971 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.265 |   10.726 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1]       | RN ^       | SDFFRQX2M | 1.085 | 0.088 |   3.354 |   10.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.461 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.434 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.338 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.225 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.108 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.990 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.872 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.754 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.720 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.522 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.355 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.279 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.220 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.146 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.081 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] | CK ^       | SDFFRQX2M  | 0.062 | 0.007 |   1.386 |   -6.075 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.386
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.814
- Arrival Time                  3.353
= Slack Time                    7.462
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.462 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.145 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.060 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.972 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.727 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2]       | RN ^       | SDFFRQX2M | 1.085 | 0.087 |   3.353 |   10.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.462 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.435 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.339 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.226 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.109 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.991 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.873 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.755 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.721 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.523 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.356 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.280 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.221 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.147 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.082 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.386 |   -6.076 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.386
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.814
- Arrival Time                  3.353
= Slack Time                    7.462
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.462 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.145 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.061 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.973 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.727 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2]       | RN ^       | SDFFRQX2M | 1.085 | 0.087 |   3.353 |   10.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.462 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.435 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.339 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.226 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.109 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.991 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.873 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.755 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.721 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.523 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.356 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.280 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.221 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.147 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.082 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.386 |   -6.076 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.386
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.815
- Arrival Time                  3.346
= Slack Time                    7.469
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.469 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.153 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.068 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.980 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.735 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1]       | RN ^       | SDFFRQX2M | 1.080 | 0.080 |   3.346 |   10.815 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.469 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.443 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.347 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.234 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.116 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -6.998 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.881 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.763 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.729 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.531 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.363 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.288 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.228 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.155 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.090 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] | CK ^       | SDFFRQX2M  | 0.062 | 0.007 |   1.386 |   -6.083 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.386
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.815
- Arrival Time                  3.343
= Slack Time                    7.472
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.472 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.156 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.071 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.983 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.738 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1]       | RN ^       | SDFFRQX2M | 1.077 | 0.077 |   3.343 |   10.815 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.472 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.446 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.350 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.237 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.119 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.002 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.884 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.766 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.732 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.534 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.366 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.291 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.231 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.158 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.093 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] | CK ^       | SDFFRQX2M  | 0.062 | 0.007 |   1.386 |   -6.086 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.386
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.815
- Arrival Time                  3.340
= Slack Time                    7.475
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.475 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.159 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.074 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.986 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.741 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0]       | RN ^       | SDFFRQX2M | 1.075 | 0.075 |   3.340 |   10.815 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.475 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.449 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.353 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.240 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.122 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.005 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.887 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.769 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.735 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.537 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.369 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.294 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.234 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.161 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.096 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] | CK ^       | SDFFRQX2M  | 0.062 | 0.007 |   1.386 |   -6.089 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.384
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.813
- Arrival Time                  3.338
= Slack Time                    7.475
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.475 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.159 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.074 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.986 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.265 |   10.741 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6]       | RN ^       | SDFFRQX2M | 1.073 | 0.072 |   3.338 |   10.813 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.476 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.449 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.353 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.240 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.123 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.005 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.887 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.769 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.735 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.537 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.370 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.294 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.235 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.161 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.096 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] | CK ^       | SDFFRQX2M  | 0.062 | 0.004 |   1.384 |   -6.092 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.386
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.815
- Arrival Time                  3.339
= Slack Time                    7.476
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.476 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.160 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.075 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.987 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.742 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6]       | RN ^       | SDFFRQX2M | 1.074 | 0.073 |   3.339 |   10.815 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.476 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.450 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.354 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.240 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.123 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.005 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.888 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.770 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.736 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.538 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.370 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.295 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.235 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.162 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.097 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] | CK ^       | SDFFRQX2M  | 0.062 | 0.007 |   1.386 |   -6.090 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.384
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.813
- Arrival Time                  3.336
= Slack Time                    7.478
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.478 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.161 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.076 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.988 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.743 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5]        | RN ^       | SDFFRQX2M | 1.071 | 0.070 |   3.336 |   10.813 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.478 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.451 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.355 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.242 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.125 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.007 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.889 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.771 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.737 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.539 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.372 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.296 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.237 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.163 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.098 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] | CK ^       | SDFFRQX2M  | 0.062 | 0.004 |   1.384 |   -6.094 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.382
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.812
- Arrival Time                  3.333
= Slack Time                    7.479
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.479 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.163 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.078 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.990 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.745 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6]        | RN ^       | SDFFRQX2M | 1.068 | 0.067 |   3.333 |   10.812 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.479 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.453 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.357 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.243 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.126 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.008 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.891 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.773 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.739 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.541 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.373 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.298 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.238 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.165 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.100 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] | CK ^       | SDFFRQX2M  | 0.062 | 0.003 |   1.382 |   -6.097 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.382
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.812
- Arrival Time                  3.333
= Slack Time                    7.479
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.479 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.163 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.078 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.990 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.745 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7]       | RN ^       | SDFFRQX2M | 1.068 | 0.067 |   3.333 |   10.812 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.479 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.453 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.357 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.243 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.126 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.008 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.891 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.773 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.739 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.541 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.373 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.298 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.238 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.165 | 
     | CLK_R_M__L5_I2                               | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.100 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] | CK ^       | SDFFRQX2M  | 0.062 | 0.003 |   1.382 |   -6.097 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.382
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.812
- Arrival Time                  3.332
= Slack Time                    7.479
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.479 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.163 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.078 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.990 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.265 |   10.745 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7]        | RN ^       | SDFFRQX2M | 1.068 | 0.067 |   3.332 |   10.812 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.479 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.453 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.357 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.244 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.126 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.009 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.891 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.773 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.739 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.541 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.373 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.298 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.239 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.165 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.100 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] | CK ^       | SDFFRQX2M  | 0.062 | 0.003 |   1.382 |   -6.097 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.400
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.834
- Arrival Time                  3.354
= Slack Time                    7.480
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.480 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.164 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.079 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.991 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.746 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3]        | RN ^       | SDFFRQX2M | 1.085 | 0.088 |   3.354 |   10.834 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.480 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.454 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.358 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.244 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.127 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.009 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -6.892 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.774 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.740 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.542 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.374 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.299 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.239 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.166 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.099 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] | CK ^       | SDFFRQX2M  | 0.088 | 0.019 |   1.400 |   -6.080 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.403
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.836
- Arrival Time                  3.355
= Slack Time                    7.482
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.482 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.165 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.081 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.992 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.747 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4]        | RN ^       | SDFFRQX2M | 1.086 | 0.089 |   3.355 |   10.836 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.482 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.455 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.359 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.246 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.129 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.011 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -6.893 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.775 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.741 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.543 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.376 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.300 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.241 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.168 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.101 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] | CK ^       | SDFFRQX2M  | 0.090 | 0.022 |   1.403 |   -6.079 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.403
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.836
- Arrival Time                  3.355
= Slack Time                    7.482
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.482 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.165 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.081 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.992 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.747 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4]        | RN ^       | SDFFRQX2M | 1.086 | 0.089 |   3.355 |   10.836 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.482 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.455 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.359 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.246 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.129 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.011 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -6.893 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.775 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.741 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.543 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.376 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.300 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.241 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.168 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.101 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] | CK ^       | SDFFRQX2M  | 0.090 | 0.022 |   1.403 |   -6.079 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.402
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.835
- Arrival Time                  3.353
= Slack Time                    7.482
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.482 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.165 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.081 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.992 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.747 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5]        | RN ^       | SDFFRQX2M | 1.085 | 0.088 |   3.353 |   10.835 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.482 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.455 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.359 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.246 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.129 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.011 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -6.893 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.775 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.741 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.543 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.376 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.300 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.241 | 
     | CLK_R_M__L4_I0                              | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.168 | 
     | CLK_R_M__L5_I0                              | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.101 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] | CK ^       | SDFFRQX2M  | 0.089 | 0.021 |   1.402 |   -6.080 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.403
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.836
- Arrival Time                  3.354
= Slack Time                    7.482
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.482 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.165 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.081 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.992 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.265 |   10.747 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4]       | RN ^       | SDFFRQX2M | 1.086 | 0.089 |   3.354 |   10.836 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.482 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.455 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.359 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.246 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.129 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.011 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.893 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.775 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.741 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.543 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.376 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.300 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.241 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.168 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.101 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] | CK ^       | SDFFRQX2M  | 0.089 | 0.022 |   1.403 |   -6.079 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.402
- Setup                         0.367
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.836
- Arrival Time                  3.353
= Slack Time                    7.482
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.482 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.166 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.081 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.993 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.748 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5]       | RN ^       | SDFFRQX2M | 1.085 | 0.088 |   3.353 |   10.836 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.482 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.456 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.360 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.247 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.129 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.011 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.894 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.776 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.742 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.544 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.376 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.301 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.241 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.168 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.101 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] | CK ^       | SDFFRQX2M  | 0.089 | 0.021 |   1.402 |   -6.080 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.383
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.813
- Arrival Time                  3.330
= Slack Time                    7.483
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.483 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.166 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.081 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.993 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.748 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6]        | RN ^       | SDFFRQX2M | 1.065 | 0.065 |   3.330 |   10.813 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.483 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.456 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.360 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.247 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.130 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.012 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.894 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.776 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.742 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.544 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.377 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.301 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.242 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.168 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.103 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] | CK ^       | SDFFRQX2M  | 0.062 | 0.004 |   1.383 |   -6.100 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.381
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.811
- Arrival Time                  3.328
= Slack Time                    7.483
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.483 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.166 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.082 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.994 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.265 |   10.748 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4]        | RN ^       | SDFFRQX2M | 1.064 | 0.063 |   3.328 |   10.811 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.483 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.457 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.360 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.247 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.130 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.012 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.894 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.777 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.743 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.545 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.377 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.302 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.242 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.169 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.103 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] | CK ^       | SDFFRQX2M  | 0.062 | 0.002 |   1.381 |   -6.102 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.404
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.837
- Arrival Time                  3.353
= Slack Time                    7.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.484 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.167 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.083 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.994 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.749 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5]       | RN ^       | SDFFRQX2M | 1.085 | 0.088 |   3.353 |   10.837 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.484 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.457 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.361 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.248 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.131 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.013 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -6.895 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.777 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.743 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.545 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.378 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.302 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.243 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.170 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.103 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] | CK ^       | SDFFRQX2M  | 0.090 | 0.023 |   1.404 |   -6.080 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.840
- Arrival Time                  3.355
= Slack Time                    7.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.484 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.168 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.083 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.995 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.750 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3]       | RN ^       | SDFFRQX2M | 1.086 | 0.090 |   3.355 |   10.840 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.484 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.458 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.362 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.249 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.131 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.014 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -6.896 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.778 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.744 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.546 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.378 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.303 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.244 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.170 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.103 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] | CK ^       | SDFFRQX2M  | 0.090 | 0.025 |   1.406 |   -6.078 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.403
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.837
- Arrival Time                  3.352
= Slack Time                    7.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.484 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.168 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.083 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.995 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.750 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4]       | RN ^       | SDFFRQX2M | 1.084 | 0.087 |   3.352 |   10.837 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.484 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.458 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.362 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.249 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.131 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.014 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.896 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.778 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.744 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.546 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.378 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.303 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.244 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.170 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.103 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] | CK ^       | SDFFRQX2M  | 0.090 | 0.022 |   1.403 |   -6.081 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.840
- Arrival Time                  3.355
= Slack Time                    7.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.485 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.168 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.084 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.996 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.750 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4]       | RN ^       | SDFFRQX2M | 1.086 | 0.089 |   3.355 |   10.840 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.485 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.459 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.362 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.249 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.132 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.014 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -6.896 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.779 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.745 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.547 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.379 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.304 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.244 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.171 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.104 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] | CK ^       | SDFFRQX2M  | 0.090 | 0.025 |   1.406 |   -6.079 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.840
- Arrival Time                  3.354
= Slack Time                    7.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.485 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.169 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.084 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.996 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.751 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4]       | RN ^       | SDFFRQX2M | 1.086 | 0.089 |   3.354 |   10.840 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.485 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.459 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.363 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.250 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.132 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.015 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.897 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.779 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.745 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.547 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.379 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.304 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.245 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.171 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.104 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] | CK ^       | SDFFRQX2M  | 0.090 | 0.025 |   1.406 |   -6.079 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.840
- Arrival Time                  3.352
= Slack Time                    7.487
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.487 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.171 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.086 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.998 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.753 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2]       | RN ^       | SDFFRQX2M | 1.084 | 0.087 |   3.352 |   10.840 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.487 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.461 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.365 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.252 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.134 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.017 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -6.899 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.781 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.747 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.549 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.381 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.306 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.247 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.173 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.106 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] | CK ^       | SDFFRQX2M  | 0.090 | 0.025 |   1.406 |   -6.082 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.382
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.812
- Arrival Time                  3.324
= Slack Time                    7.488
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.488 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.172 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.087 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.999 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.753 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3]        | RN ^       | SDFFRQX2M | 1.059 | 0.059 |   3.324 |   10.812 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.488 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.462 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.365 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.252 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.135 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.017 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.899 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.782 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.748 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.550 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.382 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.307 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.247 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.174 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.109 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] | CK ^       | SDFFRQX2M  | 0.062 | 0.003 |   1.382 |   -6.106 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.404
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.838
- Arrival Time                  3.349
= Slack Time                    7.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.489 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.172 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.087 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.999 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.754 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5]       | RN ^       | SDFFRQX2M | 1.082 | 0.084 |   3.349 |   10.838 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.489 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.462 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.366 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.253 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.136 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.018 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -6.900 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.782 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.748 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.550 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.383 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.307 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.248 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.174 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.108 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] | CK ^       | SDFFRQX2M  | 0.090 | 0.023 |   1.404 |   -6.085 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.377
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.806
- Arrival Time                  3.318
= Slack Time                    7.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.489 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.172 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.087 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |    9.999 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.754 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2]       | RN ^       | SDFFRQX2M | 1.051 | 0.052 |   3.318 |   10.806 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.489 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.462 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.366 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.253 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.136 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.018 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.900 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.782 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.748 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.550 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.383 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.307 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.248 | 
     | CLK_R_M__L4_I1                               | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.174 | 
     | CLK_R_M__L5_I3                               | A v -> Y ^ | CLKINVX40M | 0.057 | 0.061 |   1.375 |   -6.113 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.001 |   1.377 |   -6.112 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.840
- Arrival Time                  3.351
= Slack Time                    7.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.489 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.172 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.088 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |   10.000 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.754 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5]       | RN ^       | SDFFRQX2M | 1.083 | 0.085 |   3.351 |   10.840 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.489 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.463 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.366 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.253 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.136 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.018 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -6.900 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.783 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.749 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.550 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.383 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.307 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.248 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.175 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.108 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] | CK ^       | SDFFRQX2M  | 0.090 | 0.025 |   1.406 |   -6.083 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.377
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.806
- Arrival Time                  3.317
= Slack Time                    7.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.489 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.173 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.088 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |   10.000 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.755 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2]        | RN ^       | SDFFRQX2M | 1.050 | 0.051 |   3.317 |   10.806 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.489 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.463 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.367 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.254 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.136 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.019 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.901 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.783 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.749 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.551 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.383 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.308 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.249 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.175 | 
     | CLK_R_M__L5_I3                              | A v -> Y ^ | CLKINVX40M | 0.057 | 0.061 |   1.375 |   -6.114 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.001 |   1.377 |   -6.113 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.405
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.839
- Arrival Time                  3.349
= Slack Time                    7.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.490 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.173 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.088 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |   10.000 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.755 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6]       | RN ^       | SDFFRQX2M | 1.082 | 0.084 |   3.349 |   10.839 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.490 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.463 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.367 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.254 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.136 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.019 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -6.901 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.783 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.749 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.551 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.383 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.308 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.249 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.175 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.109 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] | CK ^       | SDFFRQX2M  | 0.090 | 0.024 |   1.405 |   -6.085 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.382
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.812
- Arrival Time                  3.322
= Slack Time                    7.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.490 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.173 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.089 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |   10.001 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.755 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3]        | RN ^       | SDFFRQX2M | 1.057 | 0.057 |   3.322 |   10.812 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.490 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.463 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.367 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.254 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.137 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.019 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.901 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.784 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.750 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.551 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.384 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.308 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.249 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.176 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.110 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] | CK ^       | SDFFRQX2M  | 0.062 | 0.003 |   1.382 |   -6.108 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.839
- Arrival Time                  3.347
= Slack Time                    7.492
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.492 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.175 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.091 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |   10.003 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.757 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6]       | RN ^       | SDFFRQX2M | 1.081 | 0.082 |   3.347 |   10.839 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.492 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.466 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.369 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.256 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.139 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.021 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -6.903 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.786 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.752 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.554 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.386 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.311 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.251 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.178 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.111 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] | CK ^       | SDFFRQX2M  | 0.090 | 0.024 |   1.405 |   -6.086 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.406
- Setup                         0.366
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.840
- Arrival Time                  3.346
= Slack Time                    7.493
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.493 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.177 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.092 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |   10.004 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.759 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1]       | RN ^       | SDFFRQX2M | 1.080 | 0.081 |   3.346 |   10.840 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.493 | 
     | scan_clk__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.467 | 
     | scan_clk__L2_I1                              | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.371 | 
     | scan_clk__L3_I0                              | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.258 | 
     | scan_clk__L4_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.140 | 
     | scan_clk__L5_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.023 | 
     | scan_clk__L6_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.589 |   -6.905 | 
     | scan_clk__L7_I0                              | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.787 | 
     | scan_clk__L8_I0                              | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.753 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.555 | 
     | CLK_R_M__L1_I0                               | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.387 | 
     | CLK_R_M__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.312 | 
     | CLK_R_M__L3_I0                               | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.253 | 
     | CLK_R_M__L4_I0                               | A ^ -> Y v | CLKINVX40M | 0.064 | 0.073 |   1.314 |   -6.179 | 
     | CLK_R_M__L5_I0                               | A v -> Y ^ | CLKINVX40M | 0.080 | 0.067 |   1.381 |   -6.112 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] | CK ^       | SDFFRQX2M  | 0.090 | 0.025 |   1.406 |   -6.088 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.377
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.808
- Arrival Time                  3.312
= Slack Time                    7.496
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.496 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.180 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.095 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |   10.007 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.761 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2]        | RN ^       | SDFFRQX2M | 1.042 | 0.046 |   3.312 |   10.808 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.496 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.470 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.373 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.260 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.143 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.025 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.907 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.790 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.756 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.558 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.390 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.315 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.255 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.182 | 
     | CLK_R_M__L5_I3                              | A v -> Y ^ | CLKINVX40M | 0.057 | 0.061 |   1.375 |   -6.121 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.377 |   -6.119 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.378
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.809
- Arrival Time                  3.307
= Slack Time                    7.502
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.502 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.186 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.101 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |   10.013 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.767 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1]        | RN ^       | SDFFRQX2M | 1.036 | 0.042 |   3.307 |   10.809 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.502 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.476 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.379 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.266 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.149 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.031 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.913 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.796 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.762 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.564 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.396 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.321 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.261 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.188 | 
     | CLK_R_M__L5_I3                              | A v -> Y ^ | CLKINVX40M | 0.057 | 0.061 |   1.375 |   -6.127 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] | CK ^       | SDFFRQX2M  | 0.057 | 0.003 |   1.378 |   -6.124 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.378
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.808
- Arrival Time                  3.303
= Slack Time                    7.505
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.505 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.189 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.104 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |   10.016 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.770 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7]        | RN ^       | SDFFRQX2M | 1.034 | 0.038 |   3.303 |   10.808 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.505 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.479 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.382 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.269 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.152 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.034 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.916 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.799 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.765 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.567 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.399 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.324 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.264 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.191 | 
     | CLK_R_M__L5_I3                              | A v -> Y ^ | CLKINVX40M | 0.057 | 0.061 |   1.375 |   -6.130 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] | CK ^       | SDFFRQX2M  | 0.057 | 0.002 |   1.378 |   -6.127 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.383
- Setup                         0.369
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.814
- Arrival Time                  3.309
= Slack Time                    7.505
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    7.505 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.021 | 0.684 |   0.684 |    8.189 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.169 | 0.915 |   1.599 |    9.104 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.151 | 0.912 |   2.511 |   10.016 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.029 | 0.755 |   3.266 |   10.771 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5]        | RN ^       | SDFFRQX2M | 1.038 | 0.043 |   3.309 |   10.814 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |   -7.505 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |   -7.479 | 
     | scan_clk__L2_I1                             | A v -> Y v | BUFX18M    | 0.036 | 0.096 |   0.122 |   -7.383 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX20M | 0.048 | 0.113 |   0.236 |   -7.270 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.117 |   0.353 |   -7.152 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.471 |   -7.034 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.588 |   -6.917 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX20M | 0.049 | 0.118 |   0.706 |   -6.799 | 
     | scan_clk__L8_I0                             | A v -> Y ^ | CLKINVX6M  | 0.030 | 0.034 |   0.740 |   -6.765 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M     | 0.116 | 0.198 |   0.938 |   -6.567 | 
     | CLK_R_M__L1_I0                              | A ^ -> Y ^ | CLKBUFX12M | 0.109 | 0.168 |   1.106 |   -6.399 | 
     | CLK_R_M__L2_I0                              | A ^ -> Y v | CLKINVX40M | 0.063 | 0.075 |   1.181 |   -6.324 | 
     | CLK_R_M__L3_I0                              | A v -> Y ^ | CLKINVX40M | 0.070 | 0.059 |   1.241 |   -6.264 | 
     | CLK_R_M__L4_I1                              | A ^ -> Y v | CLKINVX40M | 0.065 | 0.073 |   1.314 |   -6.191 | 
     | CLK_R_M__L5_I2                              | A v -> Y ^ | CLKINVX40M | 0.062 | 0.065 |   1.379 |   -6.126 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] | CK ^       | SDFFRQX2M  | 0.062 | 0.003 |   1.383 |   -6.123 | 
     +------------------------------------------------------------------------------------------------------------+ 

