### Hi there 👋, I am Sudhee
#### RTL Design enthusiastic learner

Skills: Verilog / SystemVerilog / Makefile / C

- 🔭 I’m currently working on SystemVerilog for Design and Synthesis. 
- 🌱 I’m currently learning SystemVerilog for RTL 
- 👯 I’m looking to collaborate on ASIC/FPGA/SOC Design or anything related to digital design. 
- 💬 Ask me about Verilog, SystemVerilog 
- 📫 How to reach me: snbkademane01@gmail.com 
- 😄 Pronouns: He/Him 


[<img src='https://cdn.jsdelivr.net/npm/simple-icons@3.0.1/icons/github.svg' alt='github' height='40'>](https://github.com/snbk001)  [<img src='https://cdn.jsdelivr.net/npm/simple-icons@3.0.1/icons/linkedin.svg' alt='linkedin' height='40'>](https://www.linkedin.com/in/sudhee-bhat/)  

[![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=snbk001)](https://github.com/anuraghazra/github-readme-stats)

![GitHub streak stats](https://github-readme-streak-stats.herokuapp.com/?user=snbk001)  




<!---
- 👋 Hi, I’m @snbk001 (Sudhee)
- 👀 I’m interested in RTL/ASIC/FPGA/SOC Design.
- 🌱 I’m currently learning SystemVerilog for Design and Synthesis.
- 💞️ I’m looking to collaborate on ASIC/FPGA/SOC Design or anything related to digital design.
- 📫 Reach me at snbkademane01@gmail.com
--->

<!---
snbk001/snbk001 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
