<stg><name>Block_entry_proc_proc</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:0 %p_read_12 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %p_read

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="2">
<![CDATA[
entry:1 %ret_ln717 = ret i2 %p_read_12

]]></Node>
<StgValue><ssdm name="ret_ln717"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
