============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     1
   Run Date =   Mon Sep 22 15:10:07 2025

   Run on =     LAPTOP-EUGMKLPQ
============================================================
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.346021s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (46.6%)

PHY-1001 : Build lut bridge;  0.041641s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (37.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net uidbuf_inst/W_wclk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 22 feed throughs used by 20 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.807020s wall, 1.265625s user + 0.031250s system = 1.296875s CPU (46.2%)

RUN-1004 : used memory is 540 MB, reserved memory is 513 MB, peak memory is 576 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-5303 WARNING: Run syn_1 failed.
RUN-1002 : start command "save_best_bits"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-5303 WARNING: Run syn_1 failed.
RUN-1002 : start command "save_best_bits"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.639011s wall, 0.343750s user + 0.093750s system = 0.437500s CPU (68.5%)

PHY-1001 : Build lut bridge;  0.047187s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_uitpg/I_tpg_clk will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 15 feed throughs used by 12 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.462772s wall, 0.750000s user + 0.281250s system = 1.031250s CPU (70.5%)

RUN-1004 : used memory is 402 MB, reserved memory is 539 MB, peak memory is 576 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'vtc_2_de', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(264)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.584824s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (53.4%)

PHY-1001 : Build lut bridge;  0.047528s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (65.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_uitpg/I_tpg_clk will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 15 feed throughs used by 15 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.435049s wall, 0.531250s user + 0.171875s system = 0.703125s CPU (49.0%)

RUN-1004 : used memory is 420 MB, reserved memory is 563 MB, peak memory is 576 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'vtc_2_de', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(264)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.592283s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (44.8%)

PHY-1001 : Build lut bridge;  0.043643s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_uitpg/I_tpg_clk will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 20 feed throughs used by 17 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.411605s wall, 0.343750s user + 0.203125s system = 0.546875s CPU (38.7%)

RUN-1004 : used memory is 462 MB, reserved memory is 562 MB, peak memory is 576 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'vtc_2_de', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(264)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.513631s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (70.0%)

PHY-1001 : Build lut bridge;  0.047131s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_uitpg/I_tpg_clk will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 19 feed throughs used by 17 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.226058s wall, 0.781250s user + 0.062500s system = 0.843750s CPU (68.8%)

RUN-1004 : used memory is 438 MB, reserved memory is 576 MB, peak memory is 576 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'vtc_2_de', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(265)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.611436s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Build lut bridge;  0.049974s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 26 feed throughs used by 20 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.492984s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (5.2%)

RUN-1004 : used memory is 435 MB, reserved memory is 576 MB, peak memory is 576 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'vtc_2_de', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(265)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 1.053681s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (26.7%)

PHY-1001 : Build lut bridge;  0.083401s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (74.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 29 feed throughs used by 27 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.545699s wall, 0.671875s user + 0.171875s system = 0.843750s CPU (33.1%)

RUN-1004 : used memory is 481 MB, reserved memory is 585 MB, peak memory is 576 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'vtc_2_de', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(264)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.679120s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (59.8%)

PHY-1001 : Build lut bridge;  0.052180s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_uitpg/I_tpg_clk will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 15 feed throughs used by 15 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.585380s wall, 0.796875s user + 0.218750s system = 1.015625s CPU (64.1%)

RUN-1004 : used memory is 434 MB, reserved memory is 584 MB, peak memory is 576 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'vtc_2_de', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(264)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'vtc_2_de', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(264)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.602109s wall, 0.375000s user + 0.156250s system = 0.531250s CPU (88.2%)

PHY-1001 : Build lut bridge;  0.050854s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_uitpg/I_tpg_clk will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 22 feed throughs used by 19 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.492634s wall, 0.953125s user + 0.281250s system = 1.234375s CPU (82.7%)

RUN-1004 : used memory is 432 MB, reserved memory is 587 MB, peak memory is 576 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.599335s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (41.7%)

PHY-1001 : Build lut bridge;  0.052722s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (29.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_uitpg/I_tpg_clk will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 25 feed throughs used by 21 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.534237s wall, 0.562500s user + 0.156250s system = 0.718750s CPU (46.8%)

RUN-1004 : used memory is 444 MB, reserved memory is 592 MB, peak memory is 576 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.599306s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (44.3%)

PHY-1001 : Build lut bridge;  0.057373s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (27.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_uitpg/I_tpg_clk will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 24 feed throughs used by 23 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.493018s wall, 0.515625s user + 0.125000s system = 0.640625s CPU (42.9%)

RUN-1004 : used memory is 438 MB, reserved memory is 595 MB, peak memory is 576 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.521728s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (74.9%)

PHY-1001 : Build lut bridge;  0.055645s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.1%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_uitpg/I_tpg_clk will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 19 feed throughs used by 17 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.240217s wall, 0.796875s user + 0.046875s system = 0.843750s CPU (68.0%)

RUN-1004 : used memory is 437 MB, reserved memory is 597 MB, peak memory is 576 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.934199s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (10.0%)

PHY-1001 : Build lut bridge;  0.097464s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_uitpg/I_tpg_clk will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 24 feed throughs used by 23 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.246125s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (8.3%)

RUN-1004 : used memory is 458 MB, reserved memory is 602 MB, peak memory is 576 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : undeclared symbol 'W_sync_cnt_o', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(276)
HDL-1007 : undeclared symbol 'R_buf_i', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(277)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.605763s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (18.1%)

PHY-1001 : Build lut bridge;  0.054766s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_four_channel_video_splicer/u_uidbuf_1/W_wclk_i will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 21 feed throughs used by 19 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.506645s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (16.6%)

RUN-1004 : used memory is 441 MB, reserved memory is 600 MB, peak memory is 576 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/RTL/ChipWatcher_c3b5d90bce19.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_uidbuf/ChipWatcher_uidbuf.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(78)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(86)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : back to file '../../source_code/rtl/UDP_Example_Top.v' in ../../source_code/rtl/UDP_Example_Top.v(37)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uiSensorRGB565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uivtc/uivtc.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'dvitransmitter' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/DVITransmitter.vhd(35)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd
HDL-1007 : analyze entity uihdmitx in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/hdmi_tx.vhd(32)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd
HDL-1007 : analyze entity serial_n_1_lvds in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds.vhd(26)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd
HDL-1007 : analyze entity serial_n_1_lvds_dat in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-7202 CRITICAL-WARNING: primary unit 'serial_n_1_lvds_dat' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(15)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/SerializerN_1_lvds_dat.vhd(29)
HDL-1007 : analyze VHDL file ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd
HDL-1007 : analyze entity tmdsencoder in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-7202 CRITICAL-WARNING: primary unit 'tmdsencoder' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(13)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-7202 CRITICAL-WARNING: secondary unit 'behavioral' is previously defined; ignoring this definition in ../../source_code/rtl/al_ui_hdmi_tx/TMDSEncoder.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uitpg/uitpg_static.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/global_def.v
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(3)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(4)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(6)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(7)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/global_def.v(8)
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/fs_cap.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uifdmadbuf/uidbuf.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(277)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(279)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(459)
HDL-1007 : undeclared symbol 'full_flag', assumed default net type 'wire' in ../../source_code/rtl/uifdmadbuf/uidbuf.v(461)
HDL-1007 : analyze verilog file ../../source_code/rtl/uisetvbuf/uisetvbuf.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui565_888.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiwidth_conv/ui888_565.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'COL_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(13)
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/uieg4d_dram/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/uidbuf_interconnect/uidbufw_interconnect.v
HDL-1007 : analyze verilog file ../../source_code/rtl/four_channel_video_splicer/four_channel_video_splicer.v
HDL-5007 WARNING: The file ../../source_code/rtl/uieg4d_dram/global_def.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.596726s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (47.1%)

PHY-1001 : Build lut bridge;  0.059173s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (79.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_uitpg/I_tpg_clk will be merged with clock u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net app_fdma_inst/fdma_clk will be merged with clock u_clk/clk0_buf
PHY-1001 : net u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net uihdmitx_inst/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 24 feed throughs used by 23 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/anlu/anlu/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  1.414728s wall, 0.703125s user + 0.109375s system = 0.812500s CPU (57.4%)

RUN-1004 : used memory is 447 MB, reserved memory is 612 MB, peak memory is 576 MB
