INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link
	Log files: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/log_dir/link
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/ravic/Port_DDR_to_HBM/build/HBM2/vadd_hw.xclbin.link_summary, at Tue Oct 13 18:02:11 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Tue Oct 13 18:02:11 2020
INFO: [v++ 60-1315] Creating rulecheck session with output '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/v++_link_vadd_hw_guidance.html', at Tue Oct 13 18:02:13 2020
INFO: [v++ 60-895]   Target platform: /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/xilinx_u50lv_gen3x4_xdma_2_202010_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50lv_gen3x4_xdma_2_202010_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [18:02:16] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /scratch/ravic/Port_DDR_to_HBM/build/HBM2/vadd_hw.xo --config /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/syslinkConfig.ini --xpfm /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/xilinx_u50lv_gen3x4_xdma_2_202010_1.xpfm --target hw --output_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int --temp_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link
INFO: [v++ 60-1454] Run Directory: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Tue Oct 13 18:02:19 2020
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /scratch/ravic/Port_DDR_to_HBM/build/HBM2/vadd_hw.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [18:02:20] build_xd_ip_db started: /proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link/hw.hpfm -clkid 0 -ip /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [18:02:25] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1648.340 ; gain = 0.000 ; free physical = 35381 ; free virtual = 60373
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [18:02:25] cfgen started: /proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/cfgen  -sp vadd_1.in1:HBM[0:1] -sp vadd_1.in2:HBM[2:3] -sp vadd_1.out:HBM[4:5] -dmclkid 0 -r /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: vadd, num: 1  {vadd_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: in1, sptag: HBM[0:1]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: in2, sptag: HBM[2:3]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: out, sptag: HBM[4:5]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.in1 to HBM[0:1] for directive vadd_1.in1:HBM[0:1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.in2 to HBM[2:3] for directive vadd_1.in2:HBM[2:3]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.out to HBM[4:5] for directive vadd_1.out:HBM[4:5]
INFO: [SYSTEM_LINK 82-37] [18:02:29] cfgen finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1648.340 ; gain = 0.000 ; free physical = 35381 ; free virtual = 60373
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [18:02:29] cf2bd started: /proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link/_sysl/.xsd --temp_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link --output_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [18:02:34] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1648.340 ; gain = 0.000 ; free physical = 35375 ; free virtual = 60372
INFO: [v++ 60-1441] [18:02:34] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1532.758 ; gain = 0.000 ; free physical = 35416 ; free virtual = 60408
INFO: [v++ 60-1443] [18:02:34] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/sdsl.dat -rtd /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/cf2sw.rtd -nofilter /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/cf2sw_full.rtd -xclbin /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xclbin_orig.xml -o /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link
INFO: [v++ 60-1441] [18:02:38] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1532.758 ; gain = 0.000 ; free physical = 35418 ; free virtual = 60410
INFO: [v++ 60-1443] [18:02:38] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link
INFO: [v++ 60-1441] [18:02:39] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:01 . Memory (MB): peak = 1532.758 ; gain = 0.000 ; free physical = 34971 ; free virtual = 59963
INFO: [v++ 60-1443] [18:02:39] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u50lv_gen3x4_xdma_2_202010_1 -g --remote_ip_cache /scratch/ravic/Port_DDR_to_HBM/makefile/.ipcache --profile_kernel data:all:all:all --profile_kernel stall:all:all:all --output_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int --log_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/log_dir/link --report_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link --config /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vplConfig.ini -k /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link --no-info --iprepo /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link/vpl.pb /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build 3017112 on Tue Sep 29 20:16:41 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50lv_gen3x4_xdma_2_202010_1
INFO: [VPL 60-1317] Skipping hardware platform extraction and using '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa' instead.
WARNING: /proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[18:03:10] Run vpl: Step create_project: Started
Creating Vivado project.
[18:03:13] Run vpl: Step create_project: Completed
[18:03:13] Run vpl: Step create_bd: Started
[18:04:29] Run vpl: Step create_bd: RUNNING...
[18:04:35] Run vpl: Step create_bd: Completed
[18:04:35] Run vpl: Step update_bd: Started
[18:04:42] Run vpl: Step update_bd: Completed
[18:04:42] Run vpl: Step generate_target: Started
[18:05:57] Run vpl: Step generate_target: RUNNING...
[18:06:35] Run vpl: Step generate_target: Completed
[18:06:35] Run vpl: Step config_hw_runs: Started
[18:06:40] Run vpl: Step config_hw_runs: Completed
[18:06:40] Run vpl: Step synth: Started
[18:07:11] Block-level synthesis in progress, 0 of 9 jobs complete, 7 jobs running.
[18:07:41] Block-level synthesis in progress, 0 of 9 jobs complete, 7 jobs running.
[18:08:12] Block-level synthesis in progress, 1 of 9 jobs complete, 6 jobs running.
[18:08:42] Block-level synthesis in progress, 2 of 9 jobs complete, 5 jobs running.
[18:09:12] Block-level synthesis in progress, 7 of 9 jobs complete, 0 jobs running.
[18:09:42] Block-level synthesis in progress, 7 of 9 jobs complete, 1 job running.
[18:10:12] Block-level synthesis in progress, 7 of 9 jobs complete, 1 job running.
[18:10:42] Block-level synthesis in progress, 7 of 9 jobs complete, 1 job running.
[18:11:12] Block-level synthesis in progress, 8 of 9 jobs complete, 0 jobs running.
[18:11:43] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[18:12:13] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[18:12:43] Block-level synthesis in progress, 8 of 9 jobs complete, 1 job running.
[18:13:03] Run vpl: Step synth: Completed
[18:13:03] Run vpl: Step impl: Started
[18:20:06] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 17m 24s 

[18:20:06] Starting logic optimization..
[18:20:37] Phase 1 Retarget
[18:21:07] Phase 2 Constant propagation
[18:21:07] Phase 3 Sweep
[18:21:37] Phase 4 BUFG optimization
[18:21:37] Phase 5 Shift Register Optimization
[18:21:37] Phase 6 Post Processing Netlist
[18:24:38] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 04m 32s 

[18:24:38] Starting logic placement..
[18:25:09] Phase 1 Placer Initialization
[18:25:09] Phase 1.1 Placer Initialization Netlist Sorting
[18:26:39] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[18:26:39] Phase 1.3 Build Placer Netlist Model
[18:27:40] Phase 1.4 Constrain Clocks/Macros
[18:28:10] Phase 2 Global Placement
[18:28:10] Phase 2.1 Floorplanning
[18:28:10] Phase 2.1.1 Partition Driven Placement
[18:28:10] Phase 2.1.1.1 PBP: Partition Driven Placement
[18:28:40] Phase 2.1.1.2 PBP: Clock Region Placement
[18:29:10] Phase 2.1.1.3 PBP: Compute Congestion
[18:29:10] Phase 2.1.1.4 PBP: UpdateTiming
[18:29:10] Phase 2.1.1.5 PBP: Add part constraints
[18:29:10] Phase 2.2 Update Timing before SLR Path Opt
[18:29:10] Phase 2.3 Global Placement Core
[18:34:43] Phase 3 Detail Placement
[18:34:43] Phase 3.1 Commit Multi Column Macros
[18:34:43] Phase 3.2 Commit Most Macros & LUTRAMs
[18:35:13] Phase 3.3 Area Swap Optimization
[18:35:13] Phase 3.4 Pipeline Register Optimization
[18:35:13] Phase 3.5 IO Cut Optimizer
[18:35:13] Phase 3.6 Fast Optimization
[18:35:44] Phase 3.7 Small Shape DP
[18:35:44] Phase 3.7.1 splitSLRCrossingNets
[18:36:14] Phase 3.7.2 Place Remaining
[18:36:14] Phase 3.8 Re-assign LUT pins
[18:36:14] Phase 3.9 Fast Optimization
[18:36:44] Phase 4 Post Placement Optimization and Clean-Up
[18:36:44] Phase 4.1 Post Commit Optimization
[18:37:14] Phase 4.1.1 Post Placement Optimization
[18:37:14] Phase 4.1.1.1 BUFG Insertion
[18:37:14] Phase 1 Physical Synthesis Initialization
[18:37:44] Phase 4.1.1.2 BUFG Replication
[18:38:15] Phase 4.1.1.3 Replication
[18:38:15] Phase 4.2 Post Placement Cleanup
[18:38:15] Phase 4.3 Placer Reporting
[18:38:15] Phase 4.3.1 Print Estimated Congestion
[18:38:45] Phase 4.4 Final Placement Cleanup
[18:41:47] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 17m 08s 

[18:41:47] Starting logic routing..
[18:42:17] Phase 1 Build RT Design
[18:42:47] Phase 2 Router Initialization
[18:42:47] Phase 2.1 Fix Topology Constraints
[18:43:18] Phase 2.2 Pre Route Cleanup
[18:43:18] Phase 2.3 Global Clock Net Routing
[18:43:18] Phase 2.4 Update Timing
[18:44:18] Phase 2.5 Update Timing for Bus Skew
[18:44:18] Phase 2.5.1 Update Timing
[18:44:48] Phase 3 Initial Routing
[18:44:48] Phase 3.1 Global Routing
[18:45:19] Phase 4 Rip-up And Reroute
[18:45:19] Phase 4.1 Global Iteration 0
[18:48:50] Phase 4.2 Global Iteration 1
[18:49:20] Phase 4.3 Global Iteration 2
[18:49:20] Phase 5 Delay and Skew Optimization
[18:49:20] Phase 5.1 Delay CleanUp
[18:49:20] Phase 5.1.1 Update Timing
[18:49:51] Phase 5.2 Clock Skew Optimization
[18:49:51] Phase 6 Post Hold Fix
[18:49:51] Phase 6.1 Hold Fix Iter
[18:49:51] Phase 6.1.1 Update Timing
[18:50:21] Phase 7 Leaf Clock Prog Delay Opt
[18:50:51] Phase 8 Route finalize
[18:50:51] Phase 9 Verifying routed nets
[18:50:51] Phase 10 Depositing Routes
[18:51:21] Phase 11 Post Router Timing
[18:51:21] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 09m 34s 

[18:51:21] Starting bitstream generation..
[18:57:55] Creating bitmap...
[19:02:27] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[19:02:27] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 11m 05s 
[19:03:21] Run vpl: Step impl: Completed
[19:03:22] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [19:03:28] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:33 ; elapsed = 01:00:49 . Memory (MB): peak = 1532.758 ; gain = 0.000 ; free physical = 31871 ; free virtual = 57758
INFO: [v++ 60-1443] [19:03:28] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/clk_kernel2' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/clk_kernel' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 400, Kernel (KERNEL) clock: ulp_ucs/clk_kernel2 = 500, Kernel (DATA) clock: ulp_ucs/clk_kernel = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/address_map.xml -sdsl /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/sdsl.dat -xclbin /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xclbin_orig.xml -rtd /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.rtd -o /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [19:03:32] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1532.758 ; gain = 0.000 ; free physical = 31874 ; free virtual = 57762
INFO: [v++ 60-1443] [19:03:32] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.rtd --append-section :JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw_xml.rtd --add-section BUILD_METADATA:JSON:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.xml --add-section SYSTEM_METADATA:RAW:/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50lv_gen3x4_xdma_2_202010_1 --output /scratch/ravic/Port_DDR_to_HBM/makefile/././../build/HBM2/vadd_hw.xclbin
INFO: [v++ 60-1454] Run Directory: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link
XRT Build Version: 2.8.526 (master)
       Build Date: 2020-09-29 20:39:12
          Hash ID: 9fdfc7c1567ed80f3d53b05ac002358cfa702f9d
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 1016 bytes
Format : JSON
File   : '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 29484514 bytes
Format : RAW
File   : '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2916 bytes
Format : JSON
File   : '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 3823 bytes
Format : RAW
File   : '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/vadd_hw.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 14408 bytes
Format : RAW
File   : '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (29535550 bytes) to the output file: /scratch/ravic/Port_DDR_to_HBM/makefile/././../build/HBM2/vadd_hw.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [19:03:32] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1532.758 ; gain = 0.000 ; free physical = 31845 ; free virtual = 57761
INFO: [v++ 60-1443] [19:03:32] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /scratch/ravic/Port_DDR_to_HBM/makefile/././../build/HBM2/vadd_hw.xclbin.info --input /scratch/ravic/Port_DDR_to_HBM/makefile/././../build/HBM2/vadd_hw.xclbin
INFO: [v++ 60-1454] Run Directory: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link
INFO: [v++ 60-1441] [19:03:33] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1532.758 ; gain = 0.000 ; free physical = 31846 ; free virtual = 57762
INFO: [v++ 60-1443] [19:03:33] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/run_link
INFO: [v++ 60-1441] [19:03:33] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1532.758 ; gain = 0.000 ; free physical = 31846 ; free virtual = 57762
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/system_estimate_vadd_hw.xtxt
INFO: [v++ 60-586] Created /scratch/ravic/Port_DDR_to_HBM/build/HBM2/vadd_hw.ltx
INFO: [v++ 60-586] Created ././../build/HBM2/vadd_hw.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/v++_link_vadd_hw_guidance.html
	Timing Report: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/report_dir/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/log_dir/link/vivado.log
	Steps Log File: /scratch/ravic/Port_DDR_to_HBM/build/HBM2/log_dir/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /scratch/ravic/Port_DDR_to_HBM/build/HBM2/vadd_hw.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 1m 32s
