$date
	Sun Dec  4 14:45:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_RAM $end
$var wire 32 ! DATA_OUT [31:0] $end
$var reg 10 " ADDRESS [9:0] $end
$var reg 1 # CLK $end
$var reg 32 $ DATA_IN [31:0] $end
$var reg 1 % WRITE_ENABLE $end
$scope module ram $end
$var wire 10 & ADDRESS [9:0] $end
$var wire 1 # CLK $end
$var wire 32 ' DATA_IN [31:0] $end
$var wire 32 ( DATA_OUT [31:0] $end
$var wire 1 % WRITE_ENABLE $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
x%
bx $
x#
bx "
bx !
$end
#200
b110111 !
b110111 (
1#
1%
b110111 $
b110111 '
b1 "
b1 &
#400
0#
#600
1#
b1100011 $
b1100011 '
b1100011 !
b1100011 (
b10 "
b10 &
#800
0#
#1000
1#
b0 $
b0 '
0%
b110111 !
b110111 (
b1 "
b1 &
#1200
0#
#1400
1#
b1100011 !
b1100011 (
b10 "
b10 &
#1600
0#
#1800
