<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Evaluation of Existing Architectures in IRAM Systems</p>
    <p>Christoforos Kozyrakis, Ngeci Bowman, Neal Cardwell, Cynthia Romer and Helen Wang</p>
    <p>Computer Science Division University of California at Berkeley</p>
    <p>http://iram.cs.berkeley.edu</p>
    <p>Workshop on Mixing Logic and DRAM, ISCA97</p>
  </div>
  <div class="page">
    <p>C. Kozyrakis, Evaluation of Existing Architectures in IRAM Systems 2</p>
    <p>Motivation</p>
    <p>Intelligent RAM promises:  high memory bandwidth (100x)</p>
    <p>low memory latency (0.1x)</p>
    <p>high energy efficiency (4x)</p>
    <p>higher system integration</p>
    <p>Which microprocessor architecture can turn these advantages into significant application performance benefits?</p>
    <p>D R A M</p>
    <p>Processor ?? Bus</p>
    <p>IRAM SYSTEM</p>
  </div>
  <div class="page">
    <p>C. Kozyrakis, Evaluation of Existing Architectures in IRAM Systems 3</p>
    <p>Evolutionary IRAM Approach</p>
    <p>Use an existing processor architecture: simple RISC micro, superscalar or out-of-order</p>
    <p>execution organization</p>
    <p>Advantages:  Good knowledge of how to design and implement them  Performance trade-offs are well understood  Out of the box solutions both for system software and</p>
    <p>applications - software compatibility  Higher performance by tuning programs and compilers</p>
    <p>to new memory hierarchy characteristics</p>
    <p>This work: evaluate potential performance benefits of this approach</p>
  </div>
  <div class="page">
    <p>C. Kozyrakis, Evaluation of Existing Architectures in IRAM Systems 4</p>
    <p>Outline</p>
    <p>IRAM Architectural Considerations</p>
    <p>Evaluation through Measurements and Extrapolations</p>
    <p>Evaluation through Simulation</p>
    <p>Conclusions</p>
  </div>
  <div class="page">
    <p>C. Kozyrakis, Evaluation of Existing Architectures in IRAM Systems 5</p>
    <p>IRAM Architectural Considerations</p>
    <p>IRAM systems using existing DRAM technology:  256Mbit DRAM 0.25m CMOS process  1/4 of die area for microprocessor</p>
    <p>Up to 24MBytes of on-chip DRAM</p>
    <p>Memory access latency can be as low as 21ns</p>
    <p>Logic speed potentially 10% to 50% slower compared to conventional processors for initial implementations</p>
    <p>No level 2 cache necessary since on-chip DRAM can have comparable latency</p>
    <p>Memory bus as wide as cache line</p>
  </div>
  <div class="page">
    <p>C. Kozyrakis, Evaluation of Existing Architectures in IRAM Systems 6</p>
    <p>Method I: Measurements and Extrapolation</p>
    <p>Execution time analysis of a simple (Alpha 21064) and a complex architecture (Pentium Pro) to predict performance of similar IRAM implementations</p>
    <p>Used hardware counters for execution time measurements</p>
    <p>Benchmarks: SPEC95Int, Mpeg_encode, Linpack1000, Sort.</p>
    <p>IRAM implementations: same architectures with 24MBytes of on-chip DRAM but no L2 caches; all benchmarks fit completely in on-chip memory.</p>
    <p>IRAM execution time model:</p>
    <p>speedupaccessmemory</p>
    <p>timeaccessmemorycountmissL</p>
    <p>speedupclock</p>
    <p>timencomputatio ET</p>
    <p>__</p>
    <p>__*_1</p>
    <p>_</p>
    <p>_ +=</p>
  </div>
  <div class="page">
    <p>C. Kozyrakis, Evaluation of Existing Architectures in IRAM Systems 7</p>
    <p>Method I: Processors Characteristics</p>
    <p>Alpha 21064 Pentium Pro Pipeline in-order out-of-order CPU Frequency 133 MHz 200MHz Issue Rate 2-way 3-way L1 Configuration 8KB I + 8KB D 8KB I + 8KB D L1 Associativity Direct map 4-way L1 Access Time 22.5ns 15ns L2 Configuration 512KB 256KB L2 Associativity Direct map 4-way</p>
    <p>L2 Type Off-chip SRAM Off-chip SRAM</p>
    <p>L2 Access Time 37.5ns 20ns Memory 64MB EDO DRAM 64MB EDO DRAM</p>
    <p>Total Latency 180ns 220ns</p>
  </div>
  <div class="page">
    <p>C. Kozyrakis, Evaluation of Existing Architectures in IRAM Systems 8</p>
    <p>Execution Time Analysis of Conventional Systems</p>
    <p>Linpack1000 and Sort spend up to 50% of execution time in main memory</p>
    <p>SPEC and Mpeg_encode are CPU bound</p>
    <p>Alpha 21064</p>
    <p>SPEC95Int</p>
    <p>M pe g_e ncode</p>
    <p>Linpack1000</p>
    <p>Sort</p>
    <p>% of Execution Time</p>
    <p>com puta tion L1 Ica che m isse s L1 Dca che m isse s L2 ca che m isse s</p>
    <p>Pe ntium Pro</p>
    <p>SPEC95Int</p>
    <p>M pe g_e ncode</p>
    <p>Linpack1000</p>
    <p>Sort</p>
    <p>% of Ex e cution Tim e</p>
    <p>Com puta tion L1 Ica che m isse s L1 Dca che m isse s L2 ca che m isse s</p>
  </div>
  <div class="page">
    <p>C. Kozyrakis, Evaluation of Existing Architectures in IRAM Systems 9</p>
    <p>Method I: Results</p>
    <p>M a in M em o ry Ac ces s Sp eedu p</p>
    <p>A p</p>
    <p>p lic</p>
    <p>a ti</p>
    <p>o n</p>
    <p>S p</p>
    <p>e e</p>
    <p>d u</p>
    <p>p</p>
    <p>S P E C95Int</p>
    <p>M peg_enc ode</p>
    <p>Linpac k 1000</p>
    <p>S ort 0.4</p>
    <p>M ain M em or y Ac c e s s S p eed u p A</p>
    <p>p p</p>
    <p>lic a</p>
    <p>ti o</p>
    <p>n S</p>
    <p>p e</p>
    <p>e d</p>
    <p>u p</p>
    <p>S PE C95Int</p>
    <p>M peg_enc ode</p>
    <p>Linpac k 1000</p>
    <p>S ort</p>
    <p>Equal clock speeds assumed for conventional and IRAM systems</p>
    <p>Maximum IRAM speedup compared to conventional: Less than 2 for memory bound applications 1.1 for CPU bound applications</p>
    <p>IRAM Alpha Speedup IRAM Pentium Pro Speedup</p>
  </div>
  <div class="page">
    <p>C. Kozyrakis, Evaluation of Existing Architectures in IRAM Systems 10</p>
    <p>Method II: Detailed System Simulations</p>
    <p>Used SimOS to simulate simple MIPS R4000-based IRAM and conventional architectures</p>
    <p>Equal die size comparison:  Area for on-chip DRAM in IRAM systems same as area for level 2</p>
    <p>cache in conventional system</p>
    <p>Wide memory bus for IRAM systems</p>
    <p>Main simulation parameters:  On-chip DRAM access latency</p>
    <p>Logic speed (CPU frequency)</p>
    <p>Benchmarks: SPEC95Int (compress, li, ijpeg, perl, gcc), SPEC95Fp (tomcatv, su2cor, wave5), Linpack1000</p>
  </div>
  <div class="page">
    <p>C. Kozyrakis, Evaluation of Existing Architectures in IRAM Systems 11</p>
    <p>Simulated Models IRAM Conventional</p>
    <p>Pipeline Simple in-order Simple in-order CPU Frequency 333 or 500 MHz 500MHz Technology 0.25m DRAM 0.25m logic L1 Configuration 64KB I + 64KB D 64KB I + 64KB D L1 Associativity 2-way 2-way L1 Block Size 128B 64B I + 32B D L1 Type On-chip SRAM On-chip SRAM L1 Access Time 1 CPU cycle 1 CPU cycle L2 Configuration - 2MB unified</p>
    <p>L2 Associativity - 2-way L2 Block Size - 128B</p>
    <p>L2 Type - On-chip SRAM L2 Access Time - 12 CPU cycles Memory Configuration</p>
    <p>Memory Bus Width 128B 16B Total Latency 21 or 33ns 116ns</p>
  </div>
  <div class="page">
    <p>C. Kozyrakis, Evaluation of Existing Architectures in IRAM Systems 12</p>
    <p>Method II: Results</p>
    <p>Execution times normalized to basic IRAM model (333MHz, 33ns memory latency)</p>
    <p>IRAM models up to 40% faster than conventional</p>
    <p>S PEC 9 5 &amp; Linpack 1000 Results</p>
    <p>C onventional 116ns</p>
    <p>IR AM 333 Mh z 33ns</p>
    <p>IR AM 333 Mhz 21ns</p>
    <p>IR AM 500 Mhz 33ns</p>
    <p>S im ulated M o dels</p>
    <p>N o</p>
    <p>rm a</p>
    <p>liz e</p>
    <p>d E</p>
    <p>x e</p>
    <p>c u</p>
    <p>ti o</p>
    <p>n T</p>
    <p>im e</p>
    <p>s</p>
    <p>S P E C 95</p>
    <p>Linpack</p>
  </div>
  <div class="page">
    <p>C. Kozyrakis, Evaluation of Existing Architectures in IRAM Systems 13</p>
    <p>Conclusions</p>
    <p>IRAM systems with existing processors provide only moderate performance benefits</p>
    <p>High bandwidth/low latency used to speed up memory accesses but not computation</p>
    <p>Reason: existing architectures developed under the assumption of a low bandwidth memory system</p>
    <p>Still attractive for portable/embedded domain  up to 4 times more energy efficient</p>
    <p>higher system integration</p>
  </div>
  <div class="page">
    <p>C. Kozyrakis, Evaluation of Existing Architectures in IRAM Systems 14</p>
    <p>Towards a Revolutionary Approach</p>
    <p>To provide significant performance benefits IRAM systems need microprocessor architectures that turn memory bandwidth into application performance</p>
    <p>Candidates:  Vector microprocessor</p>
    <p>Multithreading architectures</p>
    <p>Multiprocessor on a chip</p>
    <p>Some hybrid combination?</p>
    <p>Some new idea?</p>
  </div>
</Presentation>
