Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Sep 30 21:23:16 2024
| Host         : Thinkpad-X1-NN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FP_adder_32_13cc_timing_summary_routed.rpt -pb FP_adder_32_13cc_timing_summary_routed.pb -rpx FP_adder_32_13cc_timing_summary_routed.rpx -warn_on_violation
| Design       : FP_adder_32_13cc
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.597        0.000                      0                  918        0.086        0.000                      0                  918        1.220        0.000                       0                   971  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.597        0.000                      0                  918        0.086        0.000                      0                  918        1.220        0.000                       0                   971  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 in_data_0_reg_10_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            new_frac_reg_0_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.520ns (17.021%)  route 2.535ns (82.979%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 8.260 - 4.000 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.389     4.494    clock_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  in_data_0_reg_10_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.308     4.802 f  in_data_0_reg_10_reg[6]/Q
                         net (fo=2, routed)           0.609     5.411    in_data_0_reg_10[6]
    SLICE_X8Y69          LUT4 (Prop_lut4_I1_O)        0.053     5.464 r  new_exp_reg_0[7]_i_11/O
                         net (fo=2, routed)           0.461     5.925    new_exp_reg_0[7]_i_11_n_0
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.053     5.978 r  new_exp_reg_0[7]_i_3/O
                         net (fo=1, routed)           0.443     6.421    new_exp_reg_0[7]_i_3_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.053     6.474 r  new_exp_reg_0[7]_i_1/O
                         net (fo=9, routed)           0.490     6.964    new_exp_reg_0[7]_i_1_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I0_O)        0.053     7.017 r  new_frac_reg_0[22]_i_1/O
                         net (fo=23, routed)          0.532     7.549    new_frac_reg_0[22]_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  new_frac_reg_0_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    P23                                               0.000     4.000 r  clock (IN)
                         net (fo=0)                   0.000     4.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.338     8.260    clock_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  new_frac_reg_0_reg[13]/C
                         clock pessimism              0.265     8.525    
                         clock uncertainty           -0.035     8.490    
    SLICE_X6Y70          FDRE (Setup_fdre_C_R)       -0.344     8.146    new_frac_reg_0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 in_data_0_reg_10_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            new_frac_reg_0_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.520ns (17.021%)  route 2.535ns (82.979%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 8.260 - 4.000 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.389     4.494    clock_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  in_data_0_reg_10_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.308     4.802 f  in_data_0_reg_10_reg[6]/Q
                         net (fo=2, routed)           0.609     5.411    in_data_0_reg_10[6]
    SLICE_X8Y69          LUT4 (Prop_lut4_I1_O)        0.053     5.464 r  new_exp_reg_0[7]_i_11/O
                         net (fo=2, routed)           0.461     5.925    new_exp_reg_0[7]_i_11_n_0
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.053     5.978 r  new_exp_reg_0[7]_i_3/O
                         net (fo=1, routed)           0.443     6.421    new_exp_reg_0[7]_i_3_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.053     6.474 r  new_exp_reg_0[7]_i_1/O
                         net (fo=9, routed)           0.490     6.964    new_exp_reg_0[7]_i_1_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I0_O)        0.053     7.017 r  new_frac_reg_0[22]_i_1/O
                         net (fo=23, routed)          0.532     7.549    new_frac_reg_0[22]_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  new_frac_reg_0_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    P23                                               0.000     4.000 r  clock (IN)
                         net (fo=0)                   0.000     4.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.338     8.260    clock_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  new_frac_reg_0_reg[16]/C
                         clock pessimism              0.265     8.525    
                         clock uncertainty           -0.035     8.490    
    SLICE_X6Y70          FDRE (Setup_fdre_C_R)       -0.344     8.146    new_frac_reg_0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 in_data_0_reg_10_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            new_frac_reg_0_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.520ns (17.021%)  route 2.535ns (82.979%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 8.260 - 4.000 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.389     4.494    clock_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  in_data_0_reg_10_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.308     4.802 f  in_data_0_reg_10_reg[6]/Q
                         net (fo=2, routed)           0.609     5.411    in_data_0_reg_10[6]
    SLICE_X8Y69          LUT4 (Prop_lut4_I1_O)        0.053     5.464 r  new_exp_reg_0[7]_i_11/O
                         net (fo=2, routed)           0.461     5.925    new_exp_reg_0[7]_i_11_n_0
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.053     5.978 r  new_exp_reg_0[7]_i_3/O
                         net (fo=1, routed)           0.443     6.421    new_exp_reg_0[7]_i_3_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.053     6.474 r  new_exp_reg_0[7]_i_1/O
                         net (fo=9, routed)           0.490     6.964    new_exp_reg_0[7]_i_1_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I0_O)        0.053     7.017 r  new_frac_reg_0[22]_i_1/O
                         net (fo=23, routed)          0.532     7.549    new_frac_reg_0[22]_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  new_frac_reg_0_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    P23                                               0.000     4.000 r  clock (IN)
                         net (fo=0)                   0.000     4.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.338     8.260    clock_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  new_frac_reg_0_reg[17]/C
                         clock pessimism              0.265     8.525    
                         clock uncertainty           -0.035     8.490    
    SLICE_X6Y70          FDRE (Setup_fdre_C_R)       -0.344     8.146    new_frac_reg_0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 in_data_0_reg_10_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            new_frac_reg_0_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.520ns (17.021%)  route 2.535ns (82.979%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 8.260 - 4.000 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.389     4.494    clock_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  in_data_0_reg_10_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.308     4.802 f  in_data_0_reg_10_reg[6]/Q
                         net (fo=2, routed)           0.609     5.411    in_data_0_reg_10[6]
    SLICE_X8Y69          LUT4 (Prop_lut4_I1_O)        0.053     5.464 r  new_exp_reg_0[7]_i_11/O
                         net (fo=2, routed)           0.461     5.925    new_exp_reg_0[7]_i_11_n_0
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.053     5.978 r  new_exp_reg_0[7]_i_3/O
                         net (fo=1, routed)           0.443     6.421    new_exp_reg_0[7]_i_3_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.053     6.474 r  new_exp_reg_0[7]_i_1/O
                         net (fo=9, routed)           0.490     6.964    new_exp_reg_0[7]_i_1_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I0_O)        0.053     7.017 r  new_frac_reg_0[22]_i_1/O
                         net (fo=23, routed)          0.532     7.549    new_frac_reg_0[22]_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  new_frac_reg_0_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    P23                                               0.000     4.000 r  clock (IN)
                         net (fo=0)                   0.000     4.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.338     8.260    clock_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  new_frac_reg_0_reg[21]/C
                         clock pessimism              0.265     8.525    
                         clock uncertainty           -0.035     8.490    
    SLICE_X6Y70          FDRE (Setup_fdre_C_R)       -0.344     8.146    new_frac_reg_0_reg[21]
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 in_data_0_reg_10_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            new_frac_reg_0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.520ns (17.413%)  route 2.466ns (82.587%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 8.262 - 4.000 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.389     4.494    clock_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  in_data_0_reg_10_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.308     4.802 f  in_data_0_reg_10_reg[6]/Q
                         net (fo=2, routed)           0.609     5.411    in_data_0_reg_10[6]
    SLICE_X8Y69          LUT4 (Prop_lut4_I1_O)        0.053     5.464 r  new_exp_reg_0[7]_i_11/O
                         net (fo=2, routed)           0.461     5.925    new_exp_reg_0[7]_i_11_n_0
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.053     5.978 r  new_exp_reg_0[7]_i_3/O
                         net (fo=1, routed)           0.443     6.421    new_exp_reg_0[7]_i_3_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.053     6.474 r  new_exp_reg_0[7]_i_1/O
                         net (fo=9, routed)           0.490     6.964    new_exp_reg_0[7]_i_1_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I0_O)        0.053     7.017 r  new_frac_reg_0[22]_i_1/O
                         net (fo=23, routed)          0.464     7.480    new_frac_reg_0[22]_i_1_n_0
    SLICE_X7Y68          FDRE                                         r  new_frac_reg_0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    P23                                               0.000     4.000 r  clock (IN)
                         net (fo=0)                   0.000     4.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.340     8.262    clock_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  new_frac_reg_0_reg[0]/C
                         clock pessimism              0.265     8.527    
                         clock uncertainty           -0.035     8.492    
    SLICE_X7Y68          FDRE (Setup_fdre_C_R)       -0.367     8.125    new_frac_reg_0_reg[0]
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 in_data_0_reg_10_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            new_frac_reg_0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.520ns (17.413%)  route 2.466ns (82.587%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 8.262 - 4.000 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.389     4.494    clock_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  in_data_0_reg_10_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.308     4.802 f  in_data_0_reg_10_reg[6]/Q
                         net (fo=2, routed)           0.609     5.411    in_data_0_reg_10[6]
    SLICE_X8Y69          LUT4 (Prop_lut4_I1_O)        0.053     5.464 r  new_exp_reg_0[7]_i_11/O
                         net (fo=2, routed)           0.461     5.925    new_exp_reg_0[7]_i_11_n_0
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.053     5.978 r  new_exp_reg_0[7]_i_3/O
                         net (fo=1, routed)           0.443     6.421    new_exp_reg_0[7]_i_3_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.053     6.474 r  new_exp_reg_0[7]_i_1/O
                         net (fo=9, routed)           0.490     6.964    new_exp_reg_0[7]_i_1_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I0_O)        0.053     7.017 r  new_frac_reg_0[22]_i_1/O
                         net (fo=23, routed)          0.464     7.480    new_frac_reg_0[22]_i_1_n_0
    SLICE_X7Y68          FDRE                                         r  new_frac_reg_0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    P23                                               0.000     4.000 r  clock (IN)
                         net (fo=0)                   0.000     4.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.340     8.262    clock_IBUF_BUFG
    SLICE_X7Y68          FDRE                                         r  new_frac_reg_0_reg[5]/C
                         clock pessimism              0.265     8.527    
                         clock uncertainty           -0.035     8.492    
    SLICE_X7Y68          FDRE (Setup_fdre_C_R)       -0.367     8.125    new_frac_reg_0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.125    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 in_data_0_reg_10_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            new_frac_reg_0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.520ns (17.413%)  route 2.466ns (82.587%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 8.262 - 4.000 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.389     4.494    clock_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  in_data_0_reg_10_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.308     4.802 f  in_data_0_reg_10_reg[6]/Q
                         net (fo=2, routed)           0.609     5.411    in_data_0_reg_10[6]
    SLICE_X8Y69          LUT4 (Prop_lut4_I1_O)        0.053     5.464 r  new_exp_reg_0[7]_i_11/O
                         net (fo=2, routed)           0.461     5.925    new_exp_reg_0[7]_i_11_n_0
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.053     5.978 r  new_exp_reg_0[7]_i_3/O
                         net (fo=1, routed)           0.443     6.421    new_exp_reg_0[7]_i_3_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.053     6.474 r  new_exp_reg_0[7]_i_1/O
                         net (fo=9, routed)           0.490     6.964    new_exp_reg_0[7]_i_1_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I0_O)        0.053     7.017 r  new_frac_reg_0[22]_i_1/O
                         net (fo=23, routed)          0.464     7.480    new_frac_reg_0[22]_i_1_n_0
    SLICE_X6Y68          FDRE                                         r  new_frac_reg_0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    P23                                               0.000     4.000 r  clock (IN)
                         net (fo=0)                   0.000     4.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.340     8.262    clock_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  new_frac_reg_0_reg[3]/C
                         clock pessimism              0.265     8.527    
                         clock uncertainty           -0.035     8.492    
    SLICE_X6Y68          FDRE (Setup_fdre_C_R)       -0.344     8.148    new_frac_reg_0_reg[3]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 in_data_0_reg_10_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            new_frac_reg_0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.520ns (17.616%)  route 2.432ns (82.384%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 8.261 - 4.000 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.389     4.494    clock_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  in_data_0_reg_10_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.308     4.802 f  in_data_0_reg_10_reg[6]/Q
                         net (fo=2, routed)           0.609     5.411    in_data_0_reg_10[6]
    SLICE_X8Y69          LUT4 (Prop_lut4_I1_O)        0.053     5.464 r  new_exp_reg_0[7]_i_11/O
                         net (fo=2, routed)           0.461     5.925    new_exp_reg_0[7]_i_11_n_0
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.053     5.978 r  new_exp_reg_0[7]_i_3/O
                         net (fo=1, routed)           0.443     6.421    new_exp_reg_0[7]_i_3_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.053     6.474 r  new_exp_reg_0[7]_i_1/O
                         net (fo=9, routed)           0.490     6.964    new_exp_reg_0[7]_i_1_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I0_O)        0.053     7.017 r  new_frac_reg_0[22]_i_1/O
                         net (fo=23, routed)          0.429     7.446    new_frac_reg_0[22]_i_1_n_0
    SLICE_X7Y69          FDRE                                         r  new_frac_reg_0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    P23                                               0.000     4.000 r  clock (IN)
                         net (fo=0)                   0.000     4.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.339     8.261    clock_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  new_frac_reg_0_reg[10]/C
                         clock pessimism              0.265     8.526    
                         clock uncertainty           -0.035     8.491    
    SLICE_X7Y69          FDRE (Setup_fdre_C_R)       -0.367     8.124    new_frac_reg_0_reg[10]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 in_data_0_reg_10_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            new_frac_reg_0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.520ns (17.616%)  route 2.432ns (82.384%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 8.261 - 4.000 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.389     4.494    clock_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  in_data_0_reg_10_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.308     4.802 f  in_data_0_reg_10_reg[6]/Q
                         net (fo=2, routed)           0.609     5.411    in_data_0_reg_10[6]
    SLICE_X8Y69          LUT4 (Prop_lut4_I1_O)        0.053     5.464 r  new_exp_reg_0[7]_i_11/O
                         net (fo=2, routed)           0.461     5.925    new_exp_reg_0[7]_i_11_n_0
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.053     5.978 r  new_exp_reg_0[7]_i_3/O
                         net (fo=1, routed)           0.443     6.421    new_exp_reg_0[7]_i_3_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.053     6.474 r  new_exp_reg_0[7]_i_1/O
                         net (fo=9, routed)           0.490     6.964    new_exp_reg_0[7]_i_1_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I0_O)        0.053     7.017 r  new_frac_reg_0[22]_i_1/O
                         net (fo=23, routed)          0.429     7.446    new_frac_reg_0[22]_i_1_n_0
    SLICE_X7Y69          FDRE                                         r  new_frac_reg_0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    P23                                               0.000     4.000 r  clock (IN)
                         net (fo=0)                   0.000     4.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.339     8.261    clock_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  new_frac_reg_0_reg[11]/C
                         clock pessimism              0.265     8.526    
                         clock uncertainty           -0.035     8.491    
    SLICE_X7Y69          FDRE (Setup_fdre_C_R)       -0.367     8.124    new_frac_reg_0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 in_data_0_reg_10_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            new_frac_reg_0_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clock rise@4.000ns - clock rise@0.000ns)
  Data Path Delay:        2.952ns  (logic 0.520ns (17.616%)  route 2.432ns (82.384%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 8.261 - 4.000 ) 
    Source Clock Delay      (SCD):    4.494ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.389     4.494    clock_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  in_data_0_reg_10_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDRE (Prop_fdre_C_Q)         0.308     4.802 f  in_data_0_reg_10_reg[6]/Q
                         net (fo=2, routed)           0.609     5.411    in_data_0_reg_10[6]
    SLICE_X8Y69          LUT4 (Prop_lut4_I1_O)        0.053     5.464 r  new_exp_reg_0[7]_i_11/O
                         net (fo=2, routed)           0.461     5.925    new_exp_reg_0[7]_i_11_n_0
    SLICE_X9Y70          LUT4 (Prop_lut4_I0_O)        0.053     5.978 r  new_exp_reg_0[7]_i_3/O
                         net (fo=1, routed)           0.443     6.421    new_exp_reg_0[7]_i_3_n_0
    SLICE_X8Y70          LUT6 (Prop_lut6_I1_O)        0.053     6.474 r  new_exp_reg_0[7]_i_1/O
                         net (fo=9, routed)           0.490     6.964    new_exp_reg_0[7]_i_1_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I0_O)        0.053     7.017 r  new_frac_reg_0[22]_i_1/O
                         net (fo=23, routed)          0.429     7.446    new_frac_reg_0[22]_i_1_n_0
    SLICE_X7Y69          FDRE                                         r  new_frac_reg_0_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      4.000     4.000 r  
    P23                                               0.000     4.000 r  clock (IN)
                         net (fo=0)                   0.000     4.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         1.339     8.261    clock_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  new_frac_reg_0_reg[12]/C
                         clock pessimism              0.265     8.526    
                         clock uncertainty           -0.035     8.491    
    SLICE_X7Y69          FDRE (Setup_fdre_C_R)       -0.367     8.124    new_frac_reg_0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.124    
                         arrival time                          -7.446    
  -------------------------------------------------------------------
                         slack                                  0.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 wfrac_adder_io_out_s_reg_2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wfrac_adder_result_reg_0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.459%)  route 0.056ns (30.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.541     1.539    clock_IBUF_BUFG
    SLICE_X11Y71         FDRE                                         r  wfrac_adder_io_out_s_reg_2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.100     1.639 r  wfrac_adder_io_out_s_reg_2_reg[16]/Q
                         net (fo=1, routed)           0.056     1.695    wfrac_adder_io_out_s_reg_2[16]
    SLICE_X10Y71         LUT5 (Prop_lut5_I1_O)        0.028     1.723 r  wfrac_adder_result_reg_0[16]_i_1/O
                         net (fo=1, routed)           0.000     1.723    wfrac_adder_result_reg_0[16]_i_1_n_0
    SLICE_X10Y71         FDRE                                         r  wfrac_adder_result_reg_0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.739     2.054    clock_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  wfrac_adder_result_reg_0_reg[16]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X10Y71         FDRE (Hold_fdre_C_D)         0.087     1.637    wfrac_adder_result_reg_0_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 out_ready_reg_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            out_ready_reg_r_11_reg_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.428%)  route 0.102ns (50.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.629     1.627    clock_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  out_ready_reg_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.100     1.727 r  out_ready_reg_r_reg/Q
                         net (fo=1, routed)           0.102     1.829    out_ready_reg_r_reg_n_0
    SLICE_X2Y34          SRL16E                                       r  out_ready_reg_r_11_reg_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.849     2.164    clock_IBUF_BUFG
    SLICE_X2Y34          SRL16E                                       r  out_ready_reg_r_11_reg_srl11/CLK
                         clock pessimism             -0.524     1.640    
    SLICE_X2Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.742    out_ready_reg_r_11_reg_srl11
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 exp_reg_1_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            exp_reg_2_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.578     1.576    clock_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  exp_reg_1_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.100     1.676 r  exp_reg_1_1_reg[0]/Q
                         net (fo=1, routed)           0.055     1.731    exp_reg_1_1[0]
    SLICE_X3Y62          FDRE                                         r  exp_reg_2_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.779     2.094    clock_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  exp_reg_2_1_reg[0]/C
                         clock pessimism             -0.518     1.576    
    SLICE_X3Y62          FDRE (Hold_fdre_C_D)         0.044     1.620    exp_reg_2_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 in_data_0_reg_2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_data_0_reg_8_reg[17]_srl6___in_data_1_reg_5_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.387%)  route 0.148ns (59.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.541     1.539    clock_IBUF_BUFG
    SLICE_X17Y70         FDRE                                         r  in_data_0_reg_2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70         FDRE (Prop_fdre_C_Q)         0.100     1.639 r  in_data_0_reg_2_reg[17]/Q
                         net (fo=8, routed)           0.148     1.787    in_data_0_reg_2[17]
    SLICE_X14Y70         SRL16E                                       r  in_data_0_reg_8_reg[17]_srl6___in_data_1_reg_5_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.740     2.055    clock_IBUF_BUFG
    SLICE_X14Y70         SRL16E                                       r  in_data_0_reg_8_reg[17]_srl6___in_data_1_reg_5_reg_r/CLK
                         clock pessimism             -0.485     1.570    
    SLICE_X14Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.668    in_data_0_reg_8_reg[17]_srl6___in_data_1_reg_5_reg_r
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 in_data_0_reg_2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_data_0_reg_8_reg[18]_srl6___in_data_1_reg_5_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.241%)  route 0.137ns (57.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.541     1.539    clock_IBUF_BUFG
    SLICE_X17Y70         FDRE                                         r  in_data_0_reg_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70         FDRE (Prop_fdre_C_Q)         0.100     1.639 r  in_data_0_reg_2_reg[18]/Q
                         net (fo=8, routed)           0.137     1.776    in_data_0_reg_2[18]
    SLICE_X14Y70         SRL16E                                       r  in_data_0_reg_8_reg[18]_srl6___in_data_1_reg_5_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.740     2.055    clock_IBUF_BUFG
    SLICE_X14Y70         SRL16E                                       r  in_data_0_reg_8_reg[18]_srl6___in_data_1_reg_5_reg_r/CLK
                         clock pessimism             -0.485     1.570    
    SLICE_X14Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.656    in_data_0_reg_8_reg[18]_srl6___in_data_1_reg_5_reg_r
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 in_data_0_reg_2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_data_0_reg_8_reg[22]_srl6___in_data_1_reg_5_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.955%)  route 0.139ns (54.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.540     1.538    clock_IBUF_BUFG
    SLICE_X16Y71         FDRE                                         r  in_data_0_reg_2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y71         FDRE (Prop_fdre_C_Q)         0.118     1.656 r  in_data_0_reg_2_reg[22]/Q
                         net (fo=9, routed)           0.139     1.795    in_data_0_reg_2[22]
    SLICE_X14Y70         SRL16E                                       r  in_data_0_reg_8_reg[22]_srl6___in_data_1_reg_5_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.740     2.055    clock_IBUF_BUFG
    SLICE_X14Y70         SRL16E                                       r  in_data_0_reg_8_reg[22]_srl6___in_data_1_reg_5_reg_r/CLK
                         clock pessimism             -0.485     1.570    
    SLICE_X14Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.664    in_data_0_reg_8_reg[22]_srl6___in_data_1_reg_5_reg_r
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 in_data_1_reg_2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_data_1_reg_8_reg[15]_srl6___in_data_1_reg_5_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.127%)  route 0.200ns (62.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.541     1.539    clock_IBUF_BUFG
    SLICE_X20Y69         FDRE                                         r  in_data_1_reg_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y69         FDRE (Prop_fdre_C_Q)         0.118     1.657 r  in_data_1_reg_2_reg[15]/Q
                         net (fo=6, routed)           0.200     1.857    in_data_1_reg_2[15]
    SLICE_X14Y68         SRL16E                                       r  in_data_1_reg_8_reg[15]_srl6___in_data_1_reg_5_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.742     2.057    clock_IBUF_BUFG
    SLICE_X14Y68         SRL16E                                       r  in_data_1_reg_8_reg[15]_srl6___in_data_1_reg_5_reg_r/CLK
                         clock pessimism             -0.485     1.572    
    SLICE_X14Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.726    in_data_1_reg_8_reg[15]_srl6___in_data_1_reg_5_reg_r
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wfrac_adder_result_reg_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wfrac_adder_result_reg_2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.374%)  route 0.055ns (37.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.570     1.568    clock_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  wfrac_adder_result_reg_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.091     1.659 r  wfrac_adder_result_reg_1_reg[12]/Q
                         net (fo=1, routed)           0.055     1.714    wfrac_adder_result_reg_1[12]
    SLICE_X5Y71          FDRE                                         r  wfrac_adder_result_reg_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.770     2.085    clock_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  wfrac_adder_result_reg_2_reg[12]/C
                         clock pessimism             -0.506     1.579    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.003     1.582    wfrac_adder_result_reg_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 wfrac_adder_io_out_s_reg_0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            wfrac_adder_io_out_s_reg_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.093%)  route 0.112ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.543     1.541    clock_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  wfrac_adder_io_out_s_reg_0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.100     1.641 r  wfrac_adder_io_out_s_reg_0_reg[15]/Q
                         net (fo=1, routed)           0.112     1.753    wfrac_adder_io_out_s_reg_0_reg_n_0_[15]
    SLICE_X11Y68         FDRE                                         r  wfrac_adder_io_out_s_reg_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.742     2.057    clock_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  wfrac_adder_io_out_s_reg_1_reg[15]/C
                         clock pessimism             -0.485     1.572    
    SLICE_X11Y68         FDRE (Hold_fdre_C_D)         0.049     1.621    wfrac_adder_io_out_s_reg_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 in_data_1_reg_2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            in_data_1_reg_8_reg[18]_srl6___in_data_1_reg_5_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.896%)  route 0.151ns (60.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.109     0.109 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.863     0.972    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.998 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.540     1.538    clock_IBUF_BUFG
    SLICE_X17Y71         FDRE                                         r  in_data_1_reg_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y71         FDRE (Prop_fdre_C_Q)         0.100     1.638 r  in_data_1_reg_2_reg[18]/Q
                         net (fo=8, routed)           0.151     1.789    in_data_1_reg_2[18]
    SLICE_X14Y71         SRL16E                                       r  in_data_1_reg_8_reg[18]_srl6___in_data_1_reg_5_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    P23                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    P23                  IBUF (Prop_ibuf_I_O)         0.357     0.357 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.285    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.315 r  clock_IBUF_BUFG_inst/O
                         net (fo=970, routed)         0.739     2.054    clock_IBUF_BUFG
    SLICE_X14Y71         SRL16E                                       r  in_data_1_reg_8_reg[18]_srl6___in_data_1_reg_5_reg_r/CLK
                         clock pessimism             -0.485     1.569    
    SLICE_X14Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.655    in_data_1_reg_8_reg[18]_srl6___in_data_1_reg_5_reg_r
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         4.000       2.400      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X6Y74    NoChange_reg_3_reg_in_data_1_reg_3_reg_r/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X6Y74    ShiftDir_reg_3_reg_in_data_1_reg_3_reg_r/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X5Y73    ShiftDir_reg_4_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X9Y68    in_data_0_reg_10_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X9Y66    in_data_0_reg_10_reg[5]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X8Y69    in_data_0_reg_10_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X11Y68   in_data_0_reg_10_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X20Y65   in_data_0_reg_1_reg[11]/C
Min Period        n/a     FDRE/C      n/a            0.750         4.000       3.250      SLICE_X18Y66   in_data_0_reg_1_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X12Y73   ref_frac_reg_5_reg[20]_srl6___in_data_1_reg_5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X12Y73   ref_frac_reg_5_reg[20]_srl6___in_data_1_reg_5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X12Y73   ref_frac_reg_5_reg[21]_srl6___in_data_1_reg_5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X12Y73   ref_frac_reg_5_reg[21]_srl6___in_data_1_reg_5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X12Y73   ref_frac_reg_5_reg[22]_srl6___in_data_1_reg_5_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X12Y73   ref_frac_reg_5_reg[22]_srl6___in_data_1_reg_5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y68   in_data_1_reg_8_reg[10]_srl6___in_data_1_reg_5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y68   in_data_1_reg_8_reg[11]_srl6___in_data_1_reg_5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y68   in_data_1_reg_8_reg[12]_srl6___in_data_1_reg_5_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X12Y69   ref_frac_reg_5_reg[8]_srl6___in_data_1_reg_5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y71   in_data_1_reg_8_reg[16]_srl6___in_data_1_reg_5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y71   in_data_1_reg_8_reg[17]_srl6___in_data_1_reg_5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y71   in_data_1_reg_8_reg[18]_srl6___in_data_1_reg_5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y71   in_data_1_reg_8_reg[19]_srl6___in_data_1_reg_5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y71   in_data_1_reg_8_reg[20]_srl6___in_data_1_reg_5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y71   in_data_1_reg_8_reg[21]_srl6___in_data_1_reg_5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X14Y71   in_data_1_reg_8_reg[22]_srl6___in_data_1_reg_5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X6Y74    NoChange_reg_2_reg_srl3___in_data_1_reg_2_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X6Y74    ShiftDir_reg_2_reg_srl3___in_data_1_reg_2_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         2.000       1.220      SLICE_X12Y64   ref_frac_reg_5_reg[1]_srl6___in_data_1_reg_5_reg_r/CLK



