Loading db file '/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 02:10:25 2024
****************************************


Library(s) Used:

    saed14rvt_ss0p6vm40c (File: /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db)


Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
riscv_core             16000             saed14rvt_ss0p6vm40c


Global Operating Voltage = 0.6  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
riscv_core                               84.091  235.878 5.57e+04  320.025 100.0
  debug_unit_i (riscv_debug_unit)         0.539    8.309  999.758    8.849   2.8
  cs_registers_i (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0)
                                          0.260    9.303 1.80e+03    9.564   3.0
    add_775 (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_DW01_inc_0)
                                       1.03e-05 2.77e-05  162.131 2.00e-04   0.0
  load_store_unit_i (riscv_load_store_unit)
                                          0.886    4.988 1.23e+03    5.875   1.8
    add_463_aco (riscv_load_store_unit_DW01_add_0)
                                       9.37e-04 7.75e-03  227.379 8.92e-03   0.0
    mult_add_463_aco (riscv_load_store_unit_DW02_mult_0)
                                       3.99e-02 9.11e-03   68.394 4.91e-02   0.0
  ex_stage_i (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          0.509   12.529 2.16e+04   13.060   4.1
    mult_i (riscv_mult_SHARED_DSP_MULT0)
                                       6.68e-04    0.419 1.52e+04    0.434   0.1
      add_0_root_add_0_root_add_283_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_0)
                                          0.000    0.000  227.650 2.28e-04   0.0
      add_1_root_add_0_root_add_283_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_1)
                                          0.000    0.000  227.650 2.28e-04   0.0
      mult_280 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_0)
                                          0.000    0.000 2.07e+03 2.07e-03   0.0
      mult_281 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_1)
                                          0.000    0.000 2.07e+03 2.07e-03   0.0
      add_0_root_add_0_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_4)
                                          0.000    0.000  228.257 2.28e-04   0.0
      add_1_root_add_0_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_5)
                                          0.000    0.000  228.257 2.28e-04   0.0
      add_3_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_6)
                                          0.000    0.000  134.050 1.34e-04   0.0
      add_2_root_add_269_4 (riscv_mult_SHARED_DSP_MULT0_DW01_add_7)
                                          0.000    0.000  141.250 1.41e-04   0.0
      mult_264 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_2)
                                          0.000    0.000  581.622 5.82e-04   0.0
      mult_265 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_3)
                                          0.000    0.000  581.622 5.82e-04   0.0
      mult_266 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_4)
                                          0.000    0.000  581.622 5.82e-04   0.0
      mult_267 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_5)
                                          0.000    0.000  581.622 5.82e-04   0.0
      add_0_root_add_0_root_add_230_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_12)
                                       6.64e-07 2.18e-06  227.650 2.30e-04   0.0
      mult_230 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_6)
                                       4.28e-05 1.78e-05 3.69e+03 3.75e-03   0.0
      add_1_root_add_0_root_add_230_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_14)
                                          0.000    0.000  227.650 2.28e-04   0.0
      add_0_root_add_0_root_add_114_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                       5.01e-06 7.66e-06  242.049 2.55e-04   0.0
      add_1_root_add_0_root_add_114_2 (riscv_mult_SHARED_DSP_MULT0_DW01_add_16)
                                       4.27e-06 5.48e-06  233.628 2.43e-04   0.0
      mult_113 (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                       2.59e-05 1.05e-05 2.10e+03 2.13e-03   0.0
      sll_101 (riscv_mult_SHARED_DSP_MULT0_DW01_ash_0)
                                       5.23e-05 1.27e-05   82.228 1.47e-04   0.0
      sra_117 (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                       1.33e-04 3.82e-05  303.942 4.75e-04   0.0
    alu_i (riscv_alu_SHARED_INT_DIV0_FPU0)
                                          0.470   11.358 6.23e+03   11.835   3.7
      add_168 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                       9.21e-03 9.20e-03  246.504 1.87e-02   0.0
      sll_881 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_1)
                                       1.81e-04 4.94e-05   48.838 2.79e-04   0.0
      sll_882 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_0)
                                       5.81e-04 5.82e-04  347.357 1.51e-03   0.0
      add_182 (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                       2.08e-03 8.12e-03  223.182 1.04e-02   0.0
      srl_283 (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                       4.05e-02 2.26e-02  435.372 6.35e-02   0.0
      int_div_div_i (riscv_alu_div)       0.240   11.210 1.95e+03   11.451   3.6
        r76 (riscv_alu_div_DW01_cmp6_0)
                                          0.000    0.000  131.095 1.31e-04   0.0
        sub_100 (riscv_alu_div_DW01_sub_1)
                                          0.000    0.000  129.698 1.30e-04   0.0
        add_107 (riscv_alu_div_DW01_add_0)
                                          0.000    0.000  228.257 2.28e-04   0.0
        sub_107 (riscv_alu_div_DW01_sub_0)
                                          0.000    0.000  152.245 1.52e-04   0.0
      alu_ff_i (alu_ff)                   0.000    0.000   69.827 6.98e-05   0.0
      alu_popcnt_i (alu_popcnt)        4.09e-03 5.33e-03  246.841 9.67e-03   0.0
  id_stage_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          5.856  166.260 2.48e+04  172.142  53.8
    r162 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_4)
                                       5.30e-03 1.41e-02  227.710 1.97e-02   0.0
    sll_468 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_ash_0)
                                       1.33e-02 3.07e-03   92.507 1.64e-02   0.0
    sub_468 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_dec_0)
                                       1.77e-02 5.99e-03   71.339 2.37e-02   0.0
    add_536 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_3)
                                       8.70e-03 2.30e-02  175.496 3.19e-02   0.0
    add_537 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_2)
                                       6.56e-03 1.53e-02  160.593 2.20e-02   0.0
    add_580 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1)
                                       1.28e-02 4.11e-02  218.834 5.41e-02   0.0
    add_581 (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0)
                                       1.22e-02 3.94e-02  218.863 5.18e-02   0.0
    hwloop_regs_i (riscv_hwloop_regs_N_REGS2)
                                          0.447   20.109 1.98e+03   20.558   6.4
      sub_103 (riscv_hwloop_regs_N_REGS2_DW01_dec_1)
                                          0.000    0.000   54.471 5.45e-05   0.0
      sub_103_G2 (riscv_hwloop_regs_N_REGS2_DW01_dec_0)
                                          0.000    0.000   54.471 5.45e-05   0.0
    int_controller_i (riscv_int_controller_PULP_SECURE0)
                                       1.68e-02    0.839   81.219    0.856   0.3
    controller_i (riscv_controller_FPU0)
                                          0.260    0.915  314.713    1.175   0.4
    decoder_i (riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6)
                                          0.109 4.82e-02  638.860    0.158   0.0
    registers_i (riscv_register_file_ADDR_WIDTH6_FPU0)
                                          3.580  104.281 1.54e+04  107.877  33.7
  if_stage_i (riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0)
                                          3.184   34.033 5.04e+03   37.222  11.6
    compressed_decoder_i (riscv_compressed_decoder_FPU0)
                                          0.436    0.260  236.667    0.696   0.2
    hwloop_controller_i (riscv_hwloop_controller_N_REGS2)
                                       4.26e-02    0.102  359.435    0.145   0.0
      eq_64 (riscv_hwloop_controller_N_REGS2_DW01_cmp6_1)
                                       2.13e-02 5.10e-02  112.103 7.24e-02   0.0
      eq_64_G2 (riscv_hwloop_controller_N_REGS2_DW01_cmp6_0)
                                       2.13e-02 5.10e-02  112.103 7.24e-02   0.0
    prefetch_32_prefetch_buffer_i (riscv_prefetch_buffer)
                                          2.197   25.628 3.42e+03   27.829   8.7
      add_115 (riscv_prefetch_buffer_DW01_add_0)
                                       1.38e-02 3.15e-02  139.057 4.55e-02   0.0
      fifo_i (riscv_fetch_fifo)           1.581   21.414 2.60e+03   22.998   7.2
        add_182 (riscv_fetch_fifo_DW01_inc_0)
                                       7.46e-03 1.65e-02  149.034 2.41e-02   0.0
  core_clock_gate_i (cluster_clock_gating)
                                         72.824    0.325   18.311   73.149  22.9
1
