###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       730400   # Number of WRITE/WRITEP commands
num_reads_done                 =      1324224   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1021815   # Number of read row buffer hits
num_read_cmds                  =      1324217   # Number of READ/READP commands
num_writes_done                =       730452   # Number of read requests issued
num_write_row_hits             =       599142   # Number of write row buffer hits
num_act_cmds                   =       438071   # Number of ACT commands
num_pre_cmds                   =       438043   # Number of PRE commands
num_ondemand_pres              =       410192   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9634604   # Cyles of rank active rank.0
rank_active_cycles.1           =      9551035   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       365396   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       448965   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1989433   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29400   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5021   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2767   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2111   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1672   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1479   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1438   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1470   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1632   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18327   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          215   # Write cmd latency (cycles)
write_latency[20-39]           =         2161   # Write cmd latency (cycles)
write_latency[40-59]           =         3091   # Write cmd latency (cycles)
write_latency[60-79]           =         5014   # Write cmd latency (cycles)
write_latency[80-99]           =         6764   # Write cmd latency (cycles)
write_latency[100-119]         =         8597   # Write cmd latency (cycles)
write_latency[120-139]         =        10397   # Write cmd latency (cycles)
write_latency[140-159]         =        12365   # Write cmd latency (cycles)
write_latency[160-179]         =        14678   # Write cmd latency (cycles)
write_latency[180-199]         =        17175   # Write cmd latency (cycles)
write_latency[200-]            =       649943   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       201623   # Read request latency (cycles)
read_latency[40-59]            =       103724   # Read request latency (cycles)
read_latency[60-79]            =       115955   # Read request latency (cycles)
read_latency[80-99]            =        79594   # Read request latency (cycles)
read_latency[100-119]          =        66902   # Read request latency (cycles)
read_latency[120-139]          =        58903   # Read request latency (cycles)
read_latency[140-159]          =        49530   # Read request latency (cycles)
read_latency[160-179]          =        42177   # Read request latency (cycles)
read_latency[180-199]          =        37009   # Read request latency (cycles)
read_latency[200-]             =       568794   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.64616e+09   # Write energy
read_energy                    =  5.33924e+09   # Read energy
act_energy                     =  1.19856e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.7539e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.15503e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01199e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.95985e+09   # Active standby energy rank.1
average_read_latency           =       307.12   # Average read request latency (cycles)
average_interarrival           =      4.86675   # Average request interarrival latency (cycles)
total_energy                   =  2.32513e+10   # Total energy (pJ)
average_power                  =      2325.13   # Average power (mW)
average_bandwidth              =      17.5332   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       761344   # Number of WRITE/WRITEP commands
num_reads_done                 =      1368331   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1056974   # Number of read row buffer hits
num_read_cmds                  =      1368329   # Number of READ/READP commands
num_writes_done                =       761368   # Number of read requests issued
num_write_row_hits             =       627601   # Number of write row buffer hits
num_act_cmds                   =       450388   # Number of ACT commands
num_pre_cmds                   =       450359   # Number of PRE commands
num_ondemand_pres              =       422925   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9607489   # Cyles of rank active rank.0
rank_active_cycles.1           =      9559955   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       392511   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       440045   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2067431   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27431   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4611   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2615   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1964   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1609   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1451   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1395   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1470   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1574   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18202   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          182   # Write cmd latency (cycles)
write_latency[20-39]           =         2497   # Write cmd latency (cycles)
write_latency[40-59]           =         3658   # Write cmd latency (cycles)
write_latency[60-79]           =         5746   # Write cmd latency (cycles)
write_latency[80-99]           =         7329   # Write cmd latency (cycles)
write_latency[100-119]         =         9090   # Write cmd latency (cycles)
write_latency[120-139]         =        10506   # Write cmd latency (cycles)
write_latency[140-159]         =        11786   # Write cmd latency (cycles)
write_latency[160-179]         =        13379   # Write cmd latency (cycles)
write_latency[180-199]         =        15250   # Write cmd latency (cycles)
write_latency[200-]            =       681921   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       166528   # Read request latency (cycles)
read_latency[40-59]            =        87552   # Read request latency (cycles)
read_latency[60-79]            =        97061   # Read request latency (cycles)
read_latency[80-99]            =        71710   # Read request latency (cycles)
read_latency[100-119]          =        61529   # Read request latency (cycles)
read_latency[120-139]          =        55473   # Read request latency (cycles)
read_latency[140-159]          =        47293   # Read request latency (cycles)
read_latency[160-179]          =        42203   # Read request latency (cycles)
read_latency[180-199]          =        37437   # Read request latency (cycles)
read_latency[200-]             =       701538   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.80063e+09   # Write energy
read_energy                    =   5.5171e+09   # Read energy
act_energy                     =  1.23226e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.88405e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.11222e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.99507e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96541e+09   # Active standby energy rank.1
average_read_latency           =      382.465   # Average read request latency (cycles)
average_interarrival           =      4.69536   # Average request interarrival latency (cycles)
total_energy                   =  2.36148e+10   # Total energy (pJ)
average_power                  =      2361.48   # Average power (mW)
average_bandwidth              =      18.1734   # Average bandwidth
