Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun  1 11:44:55 2019
| Host         : Laszlo-LPT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file img_proc_hw_wrapper_timing_summary_routed.rpt -pb img_proc_hw_wrapper_timing_summary_routed.pb -rpx img_proc_hw_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : img_proc_hw_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.324        0.000                      0                12058        0.029        0.000                      0                12058        3.750        0.000                       0                  4438  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.324        0.000                      0                12058        0.029        0.000                      0                12058        3.750        0.000                       0                  4438  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 1.243ns (22.305%)  route 4.330ns (77.695%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.711     3.005    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_clk
    SLICE_X62Y88         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/Q
                         net (fo=1, routed)           0.933     4.456    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg_n_1_[2]
    SLICE_X61Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4/O
                         net (fo=1, routed)           0.658     5.239    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4_n_1
    SLICE_X62Y86         LUT5 (Prop_lut5_I3_O)        0.124     5.363 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_2/O
                         net (fo=7, routed)           0.671     6.034    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_68_in
    SLICE_X60Y86         LUT5 (Prop_lut5_I2_O)        0.119     6.153 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4/O
                         net (fo=4, routed)           0.953     7.106    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4_n_1
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.358     7.464 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_1/O
                         net (fo=9, routed)           1.114     8.578    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/p_32_out
    SLICE_X36Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.474    12.653    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/ap_clk
    SLICE_X36Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[24]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X36Y85         FDRE (Setup_fdre_C_R)       -0.726    11.902    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[24]
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 1.243ns (22.305%)  route 4.330ns (77.695%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.711     3.005    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_clk
    SLICE_X62Y88         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/Q
                         net (fo=1, routed)           0.933     4.456    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg_n_1_[2]
    SLICE_X61Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4/O
                         net (fo=1, routed)           0.658     5.239    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4_n_1
    SLICE_X62Y86         LUT5 (Prop_lut5_I3_O)        0.124     5.363 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_2/O
                         net (fo=7, routed)           0.671     6.034    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_68_in
    SLICE_X60Y86         LUT5 (Prop_lut5_I2_O)        0.119     6.153 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4/O
                         net (fo=4, routed)           0.953     7.106    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4_n_1
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.358     7.464 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_1/O
                         net (fo=9, routed)           1.114     8.578    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/p_32_out
    SLICE_X36Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.474    12.653    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/ap_clk
    SLICE_X36Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[25]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X36Y85         FDRE (Setup_fdre_C_R)       -0.726    11.902    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[25]
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 1.243ns (22.305%)  route 4.330ns (77.695%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.711     3.005    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_clk
    SLICE_X62Y88         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/Q
                         net (fo=1, routed)           0.933     4.456    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg_n_1_[2]
    SLICE_X61Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4/O
                         net (fo=1, routed)           0.658     5.239    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4_n_1
    SLICE_X62Y86         LUT5 (Prop_lut5_I3_O)        0.124     5.363 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_2/O
                         net (fo=7, routed)           0.671     6.034    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_68_in
    SLICE_X60Y86         LUT5 (Prop_lut5_I2_O)        0.119     6.153 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4/O
                         net (fo=4, routed)           0.953     7.106    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4_n_1
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.358     7.464 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_1/O
                         net (fo=9, routed)           1.114     8.578    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/p_32_out
    SLICE_X36Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.474    12.653    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/ap_clk
    SLICE_X36Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[26]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X36Y85         FDRE (Setup_fdre_C_R)       -0.726    11.902    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[26]
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 1.243ns (22.305%)  route 4.330ns (77.695%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.711     3.005    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_clk
    SLICE_X62Y88         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/Q
                         net (fo=1, routed)           0.933     4.456    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg_n_1_[2]
    SLICE_X61Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4/O
                         net (fo=1, routed)           0.658     5.239    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4_n_1
    SLICE_X62Y86         LUT5 (Prop_lut5_I3_O)        0.124     5.363 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_2/O
                         net (fo=7, routed)           0.671     6.034    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_68_in
    SLICE_X60Y86         LUT5 (Prop_lut5_I2_O)        0.119     6.153 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4/O
                         net (fo=4, routed)           0.953     7.106    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4_n_1
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.358     7.464 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_1/O
                         net (fo=9, routed)           1.114     8.578    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/p_32_out
    SLICE_X36Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.474    12.653    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/ap_clk
    SLICE_X36Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[27]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X36Y85         FDRE (Setup_fdre_C_R)       -0.726    11.902    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.931ns  (logic 0.704ns (11.870%)  route 5.227ns (88.130%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.643     2.937    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X39Y67         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y67         FDRE (Prop_fdre_C_Q)         0.456     3.393 f  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/empty_n_reg/Q
                         net (fo=2, routed)           1.919     5.312    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/empty_n_reg_n_1
    SLICE_X60Y84         LUT5 (Prop_lut5_I4_O)        0.124     5.436 f  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/dout_buf[8]_i_1/O
                         net (fo=24, routed)          2.700     8.136    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/pop
    SLICE_X34Y65         LUT4 (Prop_lut4_I0_O)        0.124     8.260 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/mem_reg_i_3/O
                         net (fo=2, routed)           0.608     8.868    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/mem_reg_i_3_n_1
    RAMB18_X2Y26         RAMB18E1                                     r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.514    12.693    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X2Y26         RAMB18E1                                     r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    12.202    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 1.243ns (22.305%)  route 4.330ns (77.695%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.711     3.005    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_clk
    SLICE_X62Y88         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/Q
                         net (fo=1, routed)           0.933     4.456    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg_n_1_[2]
    SLICE_X61Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4/O
                         net (fo=1, routed)           0.658     5.239    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4_n_1
    SLICE_X62Y86         LUT5 (Prop_lut5_I3_O)        0.124     5.363 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_2/O
                         net (fo=7, routed)           0.671     6.034    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_68_in
    SLICE_X60Y86         LUT5 (Prop_lut5_I2_O)        0.119     6.153 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4/O
                         net (fo=4, routed)           0.953     7.106    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4_n_1
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.358     7.464 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_1/O
                         net (fo=9, routed)           1.114     8.578    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/p_32_out
    SLICE_X37Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.474    12.653    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/ap_clk
    SLICE_X37Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[28]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X37Y85         FDRE (Setup_fdre_C_R)       -0.631    11.997    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[28]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 1.243ns (22.305%)  route 4.330ns (77.695%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.711     3.005    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_clk
    SLICE_X62Y88         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/Q
                         net (fo=1, routed)           0.933     4.456    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg_n_1_[2]
    SLICE_X61Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4/O
                         net (fo=1, routed)           0.658     5.239    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4_n_1
    SLICE_X62Y86         LUT5 (Prop_lut5_I3_O)        0.124     5.363 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_2/O
                         net (fo=7, routed)           0.671     6.034    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_68_in
    SLICE_X60Y86         LUT5 (Prop_lut5_I2_O)        0.119     6.153 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4/O
                         net (fo=4, routed)           0.953     7.106    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4_n_1
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.358     7.464 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_1/O
                         net (fo=9, routed)           1.114     8.578    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/p_32_out
    SLICE_X37Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.474    12.653    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/ap_clk
    SLICE_X37Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[29]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X37Y85         FDRE (Setup_fdre_C_R)       -0.631    11.997    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[29]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 1.243ns (22.305%)  route 4.330ns (77.695%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.711     3.005    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_clk
    SLICE_X62Y88         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/Q
                         net (fo=1, routed)           0.933     4.456    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg_n_1_[2]
    SLICE_X61Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4/O
                         net (fo=1, routed)           0.658     5.239    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4_n_1
    SLICE_X62Y86         LUT5 (Prop_lut5_I3_O)        0.124     5.363 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_2/O
                         net (fo=7, routed)           0.671     6.034    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_68_in
    SLICE_X60Y86         LUT5 (Prop_lut5_I2_O)        0.119     6.153 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4/O
                         net (fo=4, routed)           0.953     7.106    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4_n_1
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.358     7.464 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_1/O
                         net (fo=9, routed)           1.114     8.578    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/p_32_out
    SLICE_X37Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.474    12.653    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/ap_clk
    SLICE_X37Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[30]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X37Y85         FDRE (Setup_fdre_C_R)       -0.631    11.997    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[30]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 1.243ns (22.305%)  route 4.330ns (77.695%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.711     3.005    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/ap_clk
    SLICE_X62Y88         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[2]/Q
                         net (fo=1, routed)           0.933     4.456    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg_n_1_[2]
    SLICE_X61Y87         LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4/O
                         net (fo=1, routed)           0.658     5.239    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_4_n_1
    SLICE_X62Y86         LUT5 (Prop_lut5_I3_O)        0.124     5.363 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.WLAST_Dummy_i_2/O
                         net (fo=7, routed)           0.671     6.034    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_68_in
    SLICE_X60Y86         LUT5 (Prop_lut5_I2_O)        0.119     6.153 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4/O
                         net (fo=4, routed)           0.953     7.106    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_4_n_1
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.358     7.464 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_strb_gen[4].data_buf[31]_i_1/O
                         net (fo=9, routed)           1.114     8.578    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/p_32_out
    SLICE_X37Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.474    12.653    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/ap_clk
    SLICE_X37Y85         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[31]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X37Y85         FDRE (Setup_fdre_C_R)       -0.631    11.997    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/bus_wide_gen.data_strb_gen[4].data_buf_reg[31]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  3.419    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.data_buf_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 1.243ns (22.204%)  route 4.355ns (77.796%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.634     2.928    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/ap_clk
    SLICE_X45Y72         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.419     3.347 f  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.len_cnt_reg[4]/Q
                         net (fo=5, routed)           0.885     4.232    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][4]
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.299     4.531 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_6/O
                         net (fo=4, routed)           0.373     4.905    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.split_cnt_buf[1]_i_6_n_1
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124     5.029 f  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf[15]_i_5/O
                         net (fo=2, routed)           0.813     5.842    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf[15]_i_5_n_1
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.124     5.966 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf[15]_i_2/O
                         net (fo=20, routed)          0.983     6.949    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/first_split
    SLICE_X30Y68         LUT2 (Prop_lut2_I1_O)        0.124     7.073 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf[23]_i_3/O
                         net (fo=26, routed)          0.690     7.763    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf[23]_i_3_n_1
    SLICE_X30Y70         LUT3 (Prop_lut3_I1_O)        0.153     7.916 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf[31]_i_1/O
                         net (fo=8, routed)           0.610     8.526    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.fifo_burst_n_60
    SLICE_X30Y69         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.data_buf_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        1.514    12.693    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/ap_clk
    SLICE_X30Y69         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.data_buf_reg[24]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X30Y69         FDRE (Setup_fdre_C_R)       -0.731    12.037    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/bus_wide_gen.data_buf_reg[24]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  3.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_buf_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.746%)  route 0.223ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.554     0.890    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/ap_clk
    SLICE_X49Y92         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_reg[15]/Q
                         net (fo=4, routed)           0.223     1.254    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_reg_n_1_[15]
    SLICE_X51Y90         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.819     1.185    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/ap_clk
    SLICE_X51Y90         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_buf_reg[15]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.075     1.225    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.554     0.890    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X33Y85         FDRE                                         r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.086    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X32Y85         RAMD32                                       r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.820     1.186    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X32Y85         RAMD32                                       r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.283     0.903    
    SLICE_X32Y85         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.050    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.554     0.890    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X33Y84         FDRE                                         r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/Q
                         net (fo=1, routed)           0.056     1.086    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA0
    SLICE_X32Y84         RAMD32                                       r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.819     1.185    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X32Y84         RAMD32                                       r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.282     0.903    
    SLICE_X32Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.050    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.572     0.908    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y86         FDRE                                         r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.104    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X30Y86         RAMD32                                       r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.839     1.205    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X30Y86         RAMD32                                       r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.284     0.921    
    SLICE_X30Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.068    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.553     0.889    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X33Y83         FDRE                                         r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.085    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X32Y83         RAMD32                                       r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.818     1.184    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X32Y83         RAMD32                                       r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.282     0.902    
    SLICE_X32Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.049    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.571     0.907    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y83         FDRE                                         r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.103    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X30Y83         RAMD32                                       r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.837     1.203    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X30Y83         RAMD32                                       r  img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.283     0.920    
    SLICE_X30Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.067    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.555     0.891    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X43Y92         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/Q
                         net (fo=1, routed)           0.116     1.148    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[31]_1[7]
    SLICE_X46Y92         SRL16E                                       r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.823     1.189    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X46Y92         SRL16E                                       r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y92         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.108    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/sext6_cast_reg_165_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/img_in_addr_1_reg_184_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.378ns (76.166%)  route 0.118ns (23.834%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.557     0.893    img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/ap_clk
    SLICE_X38Y98         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/sext6_cast_reg_165_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/sext6_cast_reg_165_reg[18]/Q
                         net (fo=1, routed)           0.118     1.174    img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/sext6_cast_reg_165[18]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.334 r  img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/img_in_addr_1_reg_184_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.335    img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/img_in_addr_1_reg_184_reg[19]_i_1_n_1
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.389 r  img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/img_in_addr_1_reg_184_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.389    img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/sum9_fu_140_p2[20]
    SLICE_X40Y100        FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/img_in_addr_1_reg_184_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.911     1.277    img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/ap_clk
    SLICE_X40Y100        FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/img_in_addr_1_reg_184_reg[20]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    img_proc_hw_i/inverse_img_0/U0/Loop_1_proc_U0/img_in_addr_1_reg_184_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.554     0.890    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/ap_clk
    SLICE_X49Y92         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_reg[10]/Q
                         net (fo=3, routed)           0.234     1.264    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_reg_n_1_[10]
    SLICE_X51Y87         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.816     1.182    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/ap_clk
    SLICE_X51Y87         FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_buf_reg[10]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y87         FDRE (Hold_fdre_C_D)         0.075     1.222    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/start_addr_buf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.639     0.975    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X45Y102        FDRE                                         r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/rs_wreq/data_p1_reg[23]/Q
                         net (fo=1, routed)           0.100     1.216    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/fifo_wreq/q_reg[31]_1[23]
    SLICE_X46Y103        SRL16E                                       r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    img_proc_hw_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4439, routed)        0.910     1.276    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X46Y103        SRL16E                                       r  img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5/CLK
                         clock pessimism             -0.286     0.990    
    SLICE_X46Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.173    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { img_proc_hw_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y26    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y26    img_proc_hw_i/inverse_img_0/U0/inverse_img_D_BUS_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  img_proc_hw_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y105   img_proc_hw_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y107   img_proc_hw_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y107   img_proc_hw_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y107   img_proc_hw_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y107   img_proc_hw_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y79    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y79    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y79    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y79    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y79    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y79    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y79    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y88    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y88    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y88    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y88    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y88    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y88    img_proc_hw_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMD/CLK



