/*
 * Copyright (c) 2015-2020 The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _DT_BINDINGS_CLK_MSM_GCC_8953_H
#define _DT_BINDINGS_CLK_MSM_GCC_8953_H

#define GPLL0_EARLY				0
#define GPLL0					1
#define GPLL2_EARLY				2
#define GPLL2					3
#define GPLL3_EARLY				4
#define GPLL3					5
#define GPLL4_EARLY				6
#define GPLL4					7
#define GPLL6_EARLY				8
#define GPLL6					9
#define APC0_DROOP_DETECTOR_CLK_SRC		10
#define APC1_DROOP_DETECTOR_CLK_SRC		11
#define APSS_AHB_CLK_SRC			12
#define BB_CLK1					13
#define BB_CLK1_A				14
#define BB_CLK1_A_PIN				15
#define BB_CLK1_PIN				16
#define BB_CLK2					17
#define BB_CLK2_A				18
#define BB_CLK2_A_PIN				19
#define BB_CLK2_PIN				20
#define BIMC_A_CLK				21
#define BIMC_CLK				22
#define BIMC_MSMBUS_A_CLK			23
#define BIMC_MSMBUS_CLK				24
#define BIMC_USB_A_CLK				25
#define BIMC_USB_CLK				26
#define BIMC_WCNSS_A_CLK			27
#define BLSP1_QUP1_I2C_APPS_CLK_SRC		28
#define BLSP1_QUP1_SPI_APPS_CLK_SRC		29
#define BLSP1_QUP2_I2C_APPS_CLK_SRC		30
#define BLSP1_QUP2_SPI_APPS_CLK_SRC		31
#define BLSP1_QUP3_I2C_APPS_CLK_SRC		32
#define BLSP1_QUP3_SPI_APPS_CLK_SRC		33
#define BLSP1_QUP4_I2C_APPS_CLK_SRC		34
#define BLSP1_QUP4_SPI_APPS_CLK_SRC		35
#define BLSP1_UART1_APPS_CLK_SRC		36
#define BLSP1_UART2_APPS_CLK_SRC		37
#define BLSP2_QUP1_I2C_APPS_CLK_SRC		38
#define BLSP2_QUP1_SPI_APPS_CLK_SRC		39
#define BLSP2_QUP2_I2C_APPS_CLK_SRC		40
#define BLSP2_QUP2_SPI_APPS_CLK_SRC		41
#define BLSP2_QUP3_I2C_APPS_CLK_SRC		42
#define BLSP2_QUP3_SPI_APPS_CLK_SRC		43
#define BLSP2_QUP4_I2C_APPS_CLK_SRC		44
#define BLSP2_QUP4_SPI_APPS_CLK_SRC		45
#define BLSP2_UART1_APPS_CLK_SRC		46
#define BLSP2_UART2_APPS_CLK_SRC		47
#define BYTE0_CLK_SRC				48
#define BYTE1_CLK_SRC				49
#define CAMSS_GP0_CLK_SRC			50
#define CAMSS_GP1_CLK_SRC			51
#define CAMSS_TOP_AHB_CLK_SRC			52
#define CCI_CLK_SRC				53
#define CPP_CLK_SRC				54
#define CRYPTO_CLK_SRC				55
#define CSI0PHYTIMER_CLK_SRC			56
#define CSI0P_CLK_SRC				57
#define CSI0_CLK_SRC				58
#define CSI1PHYTIMER_CLK_SRC			59
#define CSI1P_CLK_SRC				60
#define CSI1_CLK_SRC				61
#define CSI2PHYTIMER_CLK_SRC			62
#define CSI2P_CLK_SRC				63
#define CSI2_CLK_SRC				64
#define DIV_CLK2				65
#define DIV_CLK2_A				66
#define ESC0_CLK_SRC				67
#define ESC1_CLK_SRC				68
#define EXT_BYTE0_CLK_SRC			69
#define EXT_BYTE1_CLK_SRC			70
#define EXT_PCLK0_CLK_SRC			71
#define EXT_PCLK1_CLK_SRC			72
#define GCC_APC0_DROOP_DETECTOR_GPLL0_CLK	73
#define GCC_APC1_DROOP_DETECTOR_GPLL0_CLK	74
#define GCC_APSS_AHB_CLK			75
#define GCC_APSS_AXI_CLK			76
#define GCC_APSS_TCU_ASYNC_CLK			77
#define GCC_BIMC_GFX_CLK			78
#define GCC_BIMC_GPU_CLK			79
#define GCC_BLSP1_AHB_CLK			80
#define GCC_BLSP1_QUP1_I2C_APPS_CLK		81
#define GCC_BLSP1_QUP1_SPI_APPS_CLK		82
#define GCC_BLSP1_QUP2_I2C_APPS_CLK		83
#define GCC_BLSP1_QUP2_SPI_APPS_CLK		84
#define GCC_BLSP1_QUP3_I2C_APPS_CLK		85
#define GCC_BLSP1_QUP3_SPI_APPS_CLK		86
#define GCC_BLSP1_QUP4_I2C_APPS_CLK		87
#define GCC_BLSP1_QUP4_SPI_APPS_CLK		88
#define GCC_BLSP1_UART1_APPS_CLK		89
#define GCC_BLSP1_UART2_APPS_CLK		90
#define GCC_BLSP2_AHB_CLK			91
#define GCC_BLSP2_QUP1_I2C_APPS_CLK		92
#define GCC_BLSP2_QUP1_SPI_APPS_CLK		93
#define GCC_BLSP2_QUP2_I2C_APPS_CLK		94
#define GCC_BLSP2_QUP2_SPI_APPS_CLK		95
#define GCC_BLSP2_QUP3_I2C_APPS_CLK		96
#define GCC_BLSP2_QUP3_SPI_APPS_CLK		97
#define GCC_BLSP2_QUP4_I2C_APPS_CLK		98
#define GCC_BLSP2_QUP4_SPI_APPS_CLK		99
#define GCC_BLSP2_UART1_APPS_CLK		100
#define GCC_BLSP2_UART2_APPS_CLK		101
#define GCC_BOOT_ROM_AHB_CLK			102
#define GCC_CAMSS_AHB_CLK			103
#define GCC_CAMSS_CCI_AHB_CLK			104
#define GCC_CAMSS_CCI_CLK			105
#define GCC_CAMSS_CPP_AHB_CLK			106
#define GCC_CAMSS_CPP_AXI_CLK			107
#define GCC_CAMSS_CPP_CLK			108
#define GCC_CAMSS_CSI0PHYTIMER_CLK		109
#define GCC_CAMSS_CSI0PHY_CLK			110
#define GCC_CAMSS_CSI0PIX_CLK			111
#define GCC_CAMSS_CSI0RDI_CLK			112
#define GCC_CAMSS_CSI0_AHB_CLK			113
#define GCC_CAMSS_CSI0_CLK			114
#define GCC_CAMSS_CSI0_CSIPHY_3P_CLK		115
#define GCC_CAMSS_CSI1PHYTIMER_CLK		116
#define GCC_CAMSS_CSI1PHY_CLK			117
#define GCC_CAMSS_CSI1PIX_CLK			118
#define GCC_CAMSS_CSI1RDI_CLK			119
#define GCC_CAMSS_CSI1_AHB_CLK			120
#define GCC_CAMSS_CSI1_CLK			121
#define GCC_CAMSS_CSI1_CSIPHY_3P_CLK		122
#define GCC_CAMSS_CSI2PHYTIMER_CLK		123
#define GCC_CAMSS_CSI2PHY_CLK			124
#define GCC_CAMSS_CSI2PIX_CLK			125
#define GCC_CAMSS_CSI2RDI_CLK			126
#define GCC_CAMSS_CSI2_AHB_CLK			127
#define GCC_CAMSS_CSI2_CLK			128
#define GCC_CAMSS_CSI2_CSIPHY_3P_CLK		129
#define GCC_CAMSS_CSI_VFE0_CLK			130
#define GCC_CAMSS_CSI_VFE1_CLK			131
#define GCC_CAMSS_GP0_CLK			132
#define GCC_CAMSS_GP1_CLK			133
#define GCC_CAMSS_ISPIF_AHB_CLK			134
#define GCC_CAMSS_JPEG0_CLK			135
#define GCC_CAMSS_JPEG_AHB_CLK			136
#define GCC_CAMSS_JPEG_AXI_CLK			137
#define GCC_CAMSS_MCLK0_CLK			138
#define GCC_CAMSS_MCLK1_CLK			139
#define GCC_CAMSS_MCLK2_CLK			140
#define GCC_CAMSS_MCLK3_CLK			141
#define GCC_CAMSS_MICRO_AHB_CLK			142
#define GCC_CAMSS_TOP_AHB_CLK			143
#define GCC_CAMSS_VFE0_CLK			144
#define GCC_CAMSS_VFE1_AHB_CLK			145
#define GCC_CAMSS_VFE1_AXI_CLK			146
#define GCC_CAMSS_VFE1_CLK			147
#define GCC_CAMSS_VFE_AHB_CLK			148
#define GCC_CAMSS_VFE_AXI_CLK			149
#define GCC_CPP_TBU_CLK				150
#define GCC_CRYPTO_AHB_CLK			151
#define GCC_CRYPTO_AXI_CLK			152
#define GCC_CRYPTO_CLK				153
#define GCC_DCC_CLK				154
#define GCC_GP1_CLK				155
#define GCC_GP2_CLK				156
#define GCC_GP3_CLK				157
#define GCC_JPEG_TBU_CLK			158
#define GCC_MDP_TBU_CLK				159
#define GCC_MDSS_AHB_CLK			160
#define GCC_MDSS_AXI_CLK			161
#define GCC_MDSS_BYTE0_CLK			162
#define GCC_MDSS_BYTE1_CLK			163
#define GCC_MDSS_ESC0_CLK			164
#define GCC_MDSS_ESC1_CLK			165
#define GCC_MDSS_MDP_CLK			166
#define GCC_MDSS_PCLK0_CLK			167
#define GCC_MDSS_PCLK1_CLK			168
#define GCC_MDSS_VSYNC_CLK			169
#define GCC_MSS_CFG_AHB_CLK			170
#define GCC_MSS_Q6_BIMC_AXI_CLK			171
#define GCC_OXILI_AHB_CLK			172
#define GCC_OXILI_AON_CLK			173
#define GCC_OXILI_GFX3D_CLK			174
#define GCC_OXILI_TIMER_CLK			175
#define GCC_PCNOC_USB3_AXI_CLK			176
#define GCC_PDM2_CLK				177
#define GCC_PDM_AHB_CLK				178
#define GCC_PRNG_AHB_CLK			179
#define GCC_QDSS_DAP_CLK			180
#define GCC_QUSB_REF_CLK			181
#define GCC_RBCPR_GFX_CLK			182
#define GCC_SDCC1_AHB_CLK			183
#define GCC_SDCC1_APPS_CLK			184
#define GCC_SDCC1_ICE_CORE_CLK			185
#define GCC_SDCC2_AHB_CLK			186
#define GCC_SDCC2_APPS_CLK			187
#define GCC_SMMU_CFG_CLK			188
#define GCC_USB30_MASTER_CLK			189
#define GCC_USB30_MOCK_UTMI_CLK			190
#define GCC_USB30_SLEEP_CLK			191
#define GCC_USB3_AUX_CLK			192
#define GCC_USB3_PIPE_CLK			193
#define GCC_USB_PHY_CFG_AHB_CLK			194
#define GCC_USB_SS_REF_CLK			195
#define GCC_VENUS0_AHB_CLK			196
#define GCC_VENUS0_AXI_CLK			197
#define GCC_VENUS0_CORE0_VCODEC0_CLK		198
#define GCC_VENUS0_VCODEC0_CLK			199
#define GCC_VENUS_TBU_CLK			200
#define GCC_VFE1_TBU_CLK			201
#define GCC_VFE_TBU_CLK				202
#define GFX3D_CLK_SRC				203
#define GP1_CLK_SRC				204
#define GP2_CLK_SRC				205
#define GP3_CLK_SRC				206
#define IPA_A_CLK				207
#define IPA_CLK					208
#define JPEG0_CLK_SRC				209
#define MCLK0_CLK_SRC				210
#define MCLK1_CLK_SRC				211
#define MCLK2_CLK_SRC				212
#define MCLK3_CLK_SRC				213
#define MDP_CLK_SRC				214
#define MDSS_MDP_VOTE_CLK			215
#define MDSS_ROTATOR_VOTE_CLK			216
#define PCLK0_CLK_SRC				217
#define PCLK1_CLK_SRC				218
#define PCNOC_A_CLK				219
#define PCNOC_CLK				220
#define PCNOC_KEEPALIVE_A_CLK			221
#define PCNOC_MSMBUS_A_CLK			222
#define PCNOC_MSMBUS_CLK			223
#define PCNOC_USB_A_CLK				224
#define PCNOC_USB_CLK				225
#define PDM2_CLK_SRC				226
#define QDSS_A_CLK				227
#define QDSS_CLK				228
#define RBCPR_GFX_CLK_SRC			229
#define RF_CLK2					230
#define RF_CLK2_A				231
#define RF_CLK3					232
#define RF_CLK3_A				233
#define SDCC1_APPS_CLK_SRC			234
#define SDCC1_ICE_CORE_CLK_SRC			235
#define SDCC2_APPS_CLK_SRC			236
#define SNOC_A_CLK				237
#define SNOC_CLK				238
#define SNOC_MSMBUS_A_CLK			239
#define SNOC_MSMBUS_CLK				240
#define SNOC_USB_A_CLK				241
#define SNOC_USB_CLK				242
#define SNOC_WCNSS_A_CLK			243
#define SYSMMNOC_A_CLK				244
#define SYSMMNOC_CLK				245
#define SYSMMNOC_MSMBUS_A_CLK			246
#define SYSMMNOC_MSMBUS_CLK			247
#define USB30_MASTER_CLK_SRC			248
#define USB30_MOCK_UTMI_CLK_SRC			249
#define USB3_AUX_CLK_SRC			250
#define USB3_PIPE_CLK_SRC			251
#define VCODEC0_CLK_SRC				252
#define VFE0_CLK_SRC				253
#define VFE1_CLK_SRC				254
#define VSYNC_CLK_SRC				255

/* clock_debug controlled clocks */

#define A53SSMUX_CCI				256
#define A53SSMUX_PERF				257
#define A53SSMUX_PWR				258
#define A53_CCI_CLK				259
#define A53_PERF_CLK				260
#define A53_PWR_CLK				261
#define APC0_M_CLK				262
#define APC1_M_CLK				263
#define APCS_C0_PLL				264
#define APCS_C1_PLL				265
#define APCS_CCI_PLL				266
#define APCS_HF_PLL				267
#define APCS_HF_PLL_MAIN			268
#define APSS_DEBUG_PRI_MUX			269
#define AUDIO_AP_CLK				270
#define AUDIO_AP_CLK2				271
#define AUDIO_PMI_CLK				272
#define CCISSMUX				273
#define CCI_CLK					274
#define CCI_CPUSSMUX				275
#define CCI_M_CLK				276
#define CPU_DEBUG_PRI_MUX			277
#define DEBUG_CPU_CLK				278
#define GCC_DEBUG_MUX				279
#define PERF_CLK				280
#define PERF_CPUSSMUX				281
#define PWR_CLK					282
#define PWR_CPUSSMUX				283
#define WCNSS_M_CLK				284

/* External multimedia clocks */

#define DSI0PLL_BYTE_CLK_MUX			285
#define DSI0PLL_BYTE_CLK_SRC			286
#define DSI0PLL_N2_DIV_CLK			287
#define DSI0PLL_PIXEL_CLK_MUX			288
#define DSI0PLL_PIXEL_CLK_SRC			289
#define DSI0PLL_POST_N1_DIV_CLK			290
#define DSI0PLL_SHADOW_BYTE_CLK_SRC		291
#define DSI0PLL_SHADOW_PIXEL_CLK_SRC		292
#define DSI0PLL_VCO_CLK				293
#define DSI1PLL_BYTE_CLK_MUX			294
#define DSI1PLL_BYTE_CLK_SRC			295
#define DSI1PLL_N2_DIV_CLK			296
#define DSI1PLL_PIXEL_CLK_MUX			297
#define DSI1PLL_PIXEL_CLK_SRC			298
#define DSI1PLL_POST_N1_DIV_CLK			299
#define DSI1PLL_SHADOW_BYTE_CLK_SRC		300
#define DSI1PLL_SHADOW_PIXEL_CLK_SR		301
#define DSI1PLL_VCO_CLK				302
#define MDSS_DSI1_VCO_CLK_SRC			303

/* GCC block resets */
#define GCC_QUSB2_PHY_BCR			0
#define GCC_USB3_PHY_BCR			1
#define GCC_USB3PHY_PHY_BCR			2
#define GCC_USB_30_BCR				3
#define GCC_CAMSS_MICRO_BCR			4
#define GCC_MSS_RESTART				5

/* GDSCs */
#define USB30_GDSC				0
#define VENUS_GDSC				1
#define MDSS_GDSC				2
#define JPEG_GDSC				3
#define VFE_GDSC				4
#define OXILI_GX_GDSC				5
#define OXILI_CX_GDSC				6

#endif /* _DT_BINDINGS_CLK_MSM_GCC_8953_H */
