

================================================================
== Vitis HLS Report for 'fp2sqr503_mont_70_71'
================================================================
* Date:           Tue May 20 14:35:38 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      460|      720|  4.600 us|  7.200 us|  460|  720|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                             |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                           Instance                          |                       Module                      |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1_fu_52     |fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1     |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_70_71_Pipeline_5_fu_62                    |fp2sqr503_mont_70_71_Pipeline_5                    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_70_71_Pipeline_6_fu_68                    |fp2sqr503_mont_70_71_Pipeline_6                    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_47_1_fu_74      |fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_47_1      |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_53_2_fu_84      |fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_53_2      |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1127_fu_92  |fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1127  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_mp_mul_152_fu_99                                         |mp_mul_152                                         |      212|      310|  2.120 us|  3.100 us|  212|  310|                                              no|
        |grp_mp_mul_1107_fu_106                                       |mp_mul_1107                                        |      212|      310|  2.120 us|  3.100 us|  212|  310|                                              no|
        |grp_rdc_mont_fu_114                                          |rdc_mont                                           |      190|      352|  1.900 us|  3.520 us|  190|  352|                                              no|
        |grp_rdc_mont_fu_123                                          |rdc_mont                                           |      190|      352|  1.900 us|  3.520 us|  190|  352|                                              no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      8|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   64|   15779|  20608|    -|
|Memory           |        4|    -|     256|     24|    0|
|Multiplexer      |        -|    -|       0|    464|    -|
|Register         |        -|    -|      20|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   64|   16055|  21104|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   29|      15|     39|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |grp_fp2sqr503_mont_70_71_Pipeline_5_fu_62                    |fp2sqr503_mont_70_71_Pipeline_5                    |        0|   0|     7|    54|    0|
    |grp_fp2sqr503_mont_70_71_Pipeline_6_fu_68                    |fp2sqr503_mont_70_71_Pipeline_6                    |        0|   0|     7|    54|    0|
    |grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1_fu_52     |fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1     |        0|   0|   206|   626|    0|
    |grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1127_fu_92  |fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1127  |        0|   0|   142|   626|    0|
    |grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_47_1_fu_74      |fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_47_1      |        0|   0|    83|   612|    0|
    |grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_53_2_fu_84      |fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_53_2      |        0|   0|   334|   700|    0|
    |grp_mp_mul_1107_fu_106                                       |mp_mul_1107                                        |        0|  16|  3331|  3486|    0|
    |grp_mp_mul_152_fu_99                                         |mp_mul_152                                         |        0|  16|  3331|  3486|    0|
    |grp_rdc_mont_fu_114                                          |rdc_mont                                           |        0|  16|  4169|  5482|    0|
    |grp_rdc_mont_fu_123                                          |rdc_mont                                           |        0|  16|  4169|  5482|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+
    |Total                                                        |                                                   |        0|  64| 15779| 20608|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |   Memory  |                  Module                 | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |t1_U       |fp2sqr503_mont_70_71_t1_RAM_AUTO_1R1W    |        0|   64|   8|    0|     8|   64|     1|          512|
    |t3_U       |fp2sqr503_mont_70_71_t1_RAM_AUTO_1R1W    |        0|   64|   8|    0|     8|   64|     1|          512|
    |t2_U       |fp2sqr503_mont_70_71_t2_RAM_AUTO_1R1W    |        0|  128|   8|    0|     8|   64|     1|          512|
    |temp_U     |fp2sqr503_mont_70_71_temp_RAM_AUTO_1R1W  |        2|    0|   0|    0|    16|   64|     1|         1024|
    |temp_60_U  |fp2sqr503_mont_70_71_temp_RAM_AUTO_1R1W  |        2|    0|   0|    0|    16|   64|     1|         1024|
    +-----------+-----------------------------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total      |                                         |        4|  256|  24|    0|    56|  320|     5|         3584|
    +-----------+-----------------------------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   8|           4|           4|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  59|         11|    1|         11|
    |c_0_address0      |  25|          5|    3|         15|
    |c_0_ce0           |  25|          5|    1|          5|
    |c_0_we0           |   9|          2|    1|          2|
    |c_1_address0      |  25|          5|    3|         15|
    |c_1_ce0           |  25|          5|    1|          5|
    |c_1_we0           |   9|          2|    1|          2|
    |t1_address0       |  14|          3|    3|          9|
    |t1_ce0            |  14|          3|    1|          3|
    |t1_we0            |   9|          2|    1|          2|
    |t2_address0       |  20|          4|    3|         12|
    |t2_ce0            |  20|          4|    1|          4|
    |t2_ce1            |   9|          2|    1|          2|
    |t2_d0             |  14|          3|   64|        192|
    |t2_we0            |  14|          3|    1|          3|
    |t3_address0       |  14|          3|    3|          9|
    |t3_ce0            |  14|          3|    1|          3|
    |t3_we0            |   9|          2|    1|          2|
    |temp_60_address0  |  20|          4|    4|         16|
    |temp_60_ce0       |  20|          4|    1|          4|
    |temp_60_d0        |  14|          3|   64|        192|
    |temp_60_we0       |  14|          3|    1|          3|
    |temp_address0     |  20|          4|    4|         16|
    |temp_ce0          |  20|          4|    1|          4|
    |temp_d0           |  14|          3|   64|        192|
    |temp_we0          |  14|          3|    1|          3|
    +------------------+----+-----------+-----+-----------+
    |Total             | 464|         95|  231|        726|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |  10|   0|   10|          0|
    |grp_fp2sqr503_mont_70_71_Pipeline_5_fu_62_ap_start_reg                    |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_70_71_Pipeline_6_fu_68_ap_start_reg                    |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1127_fu_92_ap_start_reg  |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_349_1_fu_52_ap_start_reg     |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_47_1_fu_74_ap_start_reg      |   1|   0|    1|          0|
    |grp_fp2sqr503_mont_70_71_Pipeline_VITIS_LOOP_53_2_fu_84_ap_start_reg      |   1|   0|    1|          0|
    |grp_mp_mul_1107_fu_106_ap_start_reg                                       |   1|   0|    1|          0|
    |grp_mp_mul_152_fu_99_ap_start_reg                                         |   1|   0|    1|          0|
    |grp_rdc_mont_fu_114_ap_start_reg                                          |   1|   0|    1|          0|
    |grp_rdc_mont_fu_123_ap_start_reg                                          |   1|   0|    1|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |  20|   0|   20|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.70.71|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.70.71|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.70.71|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.70.71|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.70.71|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.70.71|  return value|
|c_0_address0  |  out|    3|   ap_memory|                   c_0|         array|
|c_0_ce0       |  out|    1|   ap_memory|                   c_0|         array|
|c_0_we0       |  out|    1|   ap_memory|                   c_0|         array|
|c_0_d0        |  out|   64|   ap_memory|                   c_0|         array|
|c_0_q0        |   in|   64|   ap_memory|                   c_0|         array|
|c_1_address0  |  out|    3|   ap_memory|                   c_1|         array|
|c_1_ce0       |  out|    1|   ap_memory|                   c_1|         array|
|c_1_we0       |  out|    1|   ap_memory|                   c_1|         array|
|c_1_d0        |  out|   64|   ap_memory|                   c_1|         array|
|c_1_q0        |   in|   64|   ap_memory|                   c_1|         array|
+--------------+-----+-----+------------+----------------------+--------------+

