#FIG 3.2  Produced by hwloc's lstopo
Landscape
Center
Inches
letter
100.00
Single
-2
1200 2
0 32 #d2e7a4
0 33 #dedede
0 34 #efdfde
0 35 #bebebe
0 36 #00ff00
0 37 #ff0000
0 38 #e7ffb5
0 39 #bed295
2 2 0 1 0 7 100 -1 20 0.0 0 0 -1 0 0 5
	 0 0 22540 0 22540 19000 0 19000 0 0
4 0 0 99 -1 0 16 0.0 4 160 2240 200 360 Machine (64GB)\001
2 2 0 1 0 32 99 -1 20 0.0 0 0 -1 0 0 5
	 200 600 22340 600 22340 12000 200 12000 200 600
2 2 0 1 0 34 98 -1 20 0.0 0 0 -1 0 0 5
	 400 800 22140 800 22140 1400 400 1400 400 800
4 0 0 97 -1 0 16 0.0 4 160 3040 600 1160 NUMANode P#0 (32GB)\001
2 2 0 1 0 33 98 -1 20 0.0 0 0 -1 0 0 5
	 400 1600 15000 1600 15000 7000 400 7000 400 1600
4 0 0 97 -1 0 16 0.0 4 160 1600 600 1960 Socket P#0\001
2 2 0 1 0 7 97 -1 20 0.0 0 0 -1 0 0 5
	 600 2200 14800 2200 14800 2800 600 2800 600 2200
4 0 0 96 -1 0 16 0.0 4 160 1440 800 2560 L3 (20MB)\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 600 3000 2200 3000 2200 3600 600 3600 600 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 800 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 600 3800 2200 3800 2200 4400 600 4400 600 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 800 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 600 4600 2200 4600 2200 5200 600 5200 600 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 800 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 600 5400 2200 5400 2200 6800 600 6800 600 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 800 5760 Core P#0\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 800 6000 2000 6000 2000 6600 800 6600 800 6000
4 0 0 91 -1 0 16 0.0 4 160 960 1000 6360 PU P#0\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 2400 3000 4000 3000 4000 3600 2400 3600 2400 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 2600 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 2400 3800 4000 3800 4000 4400 2400 4400 2400 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 2600 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 2400 4600 4000 4600 4000 5200 2400 5200 2400 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 2600 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 2400 5400 4000 5400 4000 6800 2400 6800 2400 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 2600 5760 Core P#1\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 2600 6000 3800 6000 3800 6600 2600 6600 2600 6000
4 0 0 91 -1 0 16 0.0 4 160 960 2800 6360 PU P#2\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 4200 3000 5800 3000 5800 3600 4200 3600 4200 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 4400 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 4200 3800 5800 3800 5800 4400 4200 4400 4200 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 4400 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 4200 4600 5800 4600 5800 5200 4200 5200 4200 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 4400 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 4200 5400 5800 5400 5800 6800 4200 6800 4200 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 4400 5760 Core P#2\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 4400 6000 5600 6000 5600 6600 4400 6600 4400 6000
4 0 0 91 -1 0 16 0.0 4 160 960 4600 6360 PU P#4\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 6000 3000 7600 3000 7600 3600 6000 3600 6000 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 6200 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 6000 3800 7600 3800 7600 4400 6000 4400 6000 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 6200 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 6000 4600 7600 4600 7600 5200 6000 5200 6000 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 6200 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 6000 5400 7600 5400 7600 6800 6000 6800 6000 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 6200 5760 Core P#3\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 6200 6000 7400 6000 7400 6600 6200 6600 6200 6000
4 0 0 91 -1 0 16 0.0 4 160 960 6400 6360 PU P#6\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 7800 3000 9400 3000 9400 3600 7800 3600 7800 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 8000 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 7800 3800 9400 3800 9400 4400 7800 4400 7800 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 8000 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 7800 4600 9400 4600 9400 5200 7800 5200 7800 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 8000 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 7800 5400 9400 5400 9400 6800 7800 6800 7800 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 8000 5760 Core P#4\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 8000 6000 9200 6000 9200 6600 8000 6600 8000 6000
4 0 0 91 -1 0 16 0.0 4 160 960 8200 6360 PU P#8\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 9600 3000 11200 3000 11200 3600 9600 3600 9600 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 9800 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 9600 3800 11200 3800 11200 4400 9600 4400 9600 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 9800 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 9600 4600 11200 4600 11200 5200 9600 5200 9600 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 9800 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 9600 5400 11200 5400 11200 6800 9600 6800 9600 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 9800 5760 Core P#5\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 9800 6000 11000 6000 11000 6600 9800 6600 9800 6000
4 0 0 91 -1 0 16 0.0 4 160 1120 10000 6360 PU P#10\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 11400 3000 13000 3000 13000 3600 11400 3600 11400 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 11600 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 11400 3800 13000 3800 13000 4400 11400 4400 11400 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 11600 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 11400 4600 13000 4600 13000 5200 11400 5200 11400 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 11600 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 11400 5400 13000 5400 13000 6800 11400 6800 11400 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 11600 5760 Core P#6\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 11600 6000 12800 6000 12800 6600 11600 6600 11600 6000
4 0 0 91 -1 0 16 0.0 4 160 1120 11800 6360 PU P#12\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 13200 3000 14800 3000 14800 3600 13200 3600 13200 3000
4 0 0 95 -1 0 16 0.0 4 160 1600 13400 3360 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 13200 3800 14800 3800 14800 4400 13200 4400 13200 3800
4 0 0 94 -1 0 16 0.0 4 160 1600 13400 4160 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 13200 4600 14800 4600 14800 5200 13200 5200 13200 4600
4 0 0 93 -1 0 16 0.0 4 160 1600 13400 4960 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 13200 5400 14800 5400 14800 6800 13200 6800 13200 5400
4 0 0 92 -1 0 16 0.0 4 160 1280 13400 5760 Core P#7\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 13400 6000 14600 6000 14600 6600 13400 6600 13400 6000
4 0 0 91 -1 0 16 0.0 4 160 1120 13600 6360 PU P#14\001
2 2 0 1 0 7 98 -1 20 0.0 0 0 -1 0 0 5
	 15200 1800 15400 1800 15400 2000 15200 2000 15200 1800
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15400 1900 15600 1900
2 2 0 1 0 7 97 -1 20 0.0 0 0 -1 0 0 5
	 16200 1800 16400 1800 16400 2000 16200 2000 16200 1800
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16400 1900 16600 1900
2 2 0 1 0 39 96 -1 20 0.0 0 0 -1 0 0 5
	 17200 1600 19140 1600 19140 3000 17200 3000 17200 1600
4 0 0 95 -1 0 16 0.0 4 160 2080 17400 1960 PCI 14e4:165f\001
2 2 0 1 0 33 95 -1 20 0.0 0 0 -1 0 0 5
	 17400 2200 18400 2200 18400 2800 17400 2800 17400 2200
4 0 0 94 -1 0 16 0.0 4 160 640 17600 2560 eth2\001
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 1900 17200 1900
2 2 0 1 0 39 96 -1 20 0.0 0 0 -1 0 0 5
	 17200 3200 19140 3200 19140 4600 17200 4600 17200 3200
4 0 0 95 -1 0 16 0.0 4 160 2080 17400 3560 PCI 14e4:165f\001
2 2 0 1 0 33 95 -1 20 0.0 0 0 -1 0 0 5
	 17400 3800 18400 3800 18400 4400 17400 4400 17400 3800
4 0 0 94 -1 0 16 0.0 4 160 640 17600 4160 eth3\001
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 3500 17200 3500
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 1900 16600 3500
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 1900 16200 1900
2 2 0 1 0 7 97 -1 20 0.0 0 0 -1 0 0 5
	 16200 5000 16400 5000 16400 5200 16200 5200 16200 5000
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16400 5100 16600 5100
2 2 0 1 0 39 96 -1 20 0.0 0 0 -1 0 0 5
	 17200 4800 19140 4800 19140 6200 17200 6200 17200 4800
4 0 0 95 -1 0 16 0.0 4 160 2080 17400 5160 PCI 14e4:165f\001
2 2 0 1 0 33 95 -1 20 0.0 0 0 -1 0 0 5
	 17400 5400 18400 5400 18400 6000 17400 6000 17400 5400
4 0 0 94 -1 0 16 0.0 4 160 640 17600 5760 eth0\001
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 5100 17200 5100
2 2 0 1 0 39 96 -1 20 0.0 0 0 -1 0 0 5
	 17200 6400 19140 6400 19140 7800 17200 7800 17200 6400
4 0 0 95 -1 0 16 0.0 4 160 2080 17400 6760 PCI 14e4:165f\001
2 2 0 1 0 33 95 -1 20 0.0 0 0 -1 0 0 5
	 17400 7000 18400 7000 18400 7600 17400 7600 17400 7000
4 0 0 94 -1 0 16 0.0 4 160 640 17600 7360 eth1\001
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 6700 17200 6700
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 5100 16600 6700
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 5100 16200 5100
2 2 0 1 0 7 97 -1 20 0.0 0 0 -1 0 0 5
	 16200 8200 16400 8200 16400 8400 16200 8400 16200 8200
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16400 8300 16600 8300
2 2 0 1 0 39 96 -1 20 0.0 0 0 -1 0 0 5
	 17200 8000 19480 8000 19480 9400 17200 9400 17200 8000
4 0 0 95 -1 0 16 0.0 4 160 2080 17400 8360 PCI 1000:005b\001
2 2 0 1 0 33 95 -1 20 0.0 0 0 -1 0 0 5
	 17400 8600 18240 8600 18240 9200 17400 9200 17400 8600
4 0 0 94 -1 0 16 0.0 4 160 480 17600 8960 sda\001
2 2 0 1 0 33 95 -1 20 0.0 0 0 -1 0 0 5
	 18440 8600 19280 8600 19280 9200 18440 9200 18440 8600
4 0 0 94 -1 0 16 0.0 4 160 480 18640 8960 sdb\001
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 8300 17200 8300
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 8300 16600 8300
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 8300 16200 8300
2 2 0 1 0 7 97 -1 20 0.0 0 0 -1 0 0 5
	 16200 9800 16400 9800 16400 10000 16200 10000 16200 9800
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16400 9900 16600 9900
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 17200 9800 17400 9800 17400 10000 17200 10000 17200 9800
2 1 0 1 0 0 96 -1 -1 0.0 0 0 -1 0 0 2
	 17400 9900 17600 9900
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 18200 9800 18400 9800 18400 10000 18200 10000 18200 9800
2 1 0 1 0 0 95 -1 -1 0.0 0 0 -1 0 0 2
	 18400 9900 18600 9900
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 19200 9800 19400 9800 19400 10000 19200 10000 19200 9800
2 1 0 1 0 0 94 -1 -1 0.0 0 0 -1 0 0 2
	 19400 9900 19600 9900
2 2 0 1 0 39 93 -1 20 0.0 0 0 -1 0 0 5
	 20200 9600 22140 9600 22140 10200 20200 10200 20200 9600
4 0 0 92 -1 0 16 0.0 4 160 2080 20400 9960 PCI 102b:0534\001
2 1 0 1 0 0 94 -1 -1 0.0 0 0 -1 0 0 2
	 19600 9900 20200 9900
2 1 0 1 0 0 94 -1 -1 0.0 0 0 -1 0 0 2
	 19600 9900 19600 9900
2 1 0 1 0 0 95 -1 -1 0.0 0 0 -1 0 0 2
	 18600 9900 19200 9900
2 1 0 1 0 0 95 -1 -1 0.0 0 0 -1 0 0 2
	 18600 9900 18600 9900
2 1 0 1 0 0 96 -1 -1 0.0 0 0 -1 0 0 2
	 17600 9900 18200 9900
2 1 0 1 0 0 96 -1 -1 0.0 0 0 -1 0 0 2
	 17600 9900 17600 9900
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 9900 17200 9900
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 9900 16600 9900
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 9900 16200 9900
2 2 0 1 0 39 97 -1 20 0.0 0 0 -1 0 0 5
	 16200 10400 18140 10400 18140 11800 16200 11800 16200 10400
4 0 0 96 -1 0 16 0.0 4 160 2080 16400 10760 PCI 8086:1d02\001
2 2 0 1 0 33 96 -1 20 0.0 0 0 -1 0 0 5
	 16400 11000 17240 11000 17240 11600 16400 11600 16400 11000
4 0 0 95 -1 0 16 0.0 4 160 480 16600 11360 sr0\001
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 10700 16200 10700
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 1900 15600 10700
2 2 0 1 0 32 99 -1 20 0.0 0 0 -1 0 0 5
	 200 12200 19840 12200 19840 18800 200 18800 200 12200
2 2 0 1 0 34 98 -1 20 0.0 0 0 -1 0 0 5
	 400 12400 19640 12400 19640 13000 400 13000 400 12400
4 0 0 97 -1 0 16 0.0 4 160 3040 600 12760 NUMANode P#1 (32GB)\001
2 2 0 1 0 33 98 -1 20 0.0 0 0 -1 0 0 5
	 400 13200 15000 13200 15000 18600 400 18600 400 13200
4 0 0 97 -1 0 16 0.0 4 160 1600 600 13560 Socket P#1\001
2 2 0 1 0 7 97 -1 20 0.0 0 0 -1 0 0 5
	 600 13800 14800 13800 14800 14400 600 14400 600 13800
4 0 0 96 -1 0 16 0.0 4 160 1440 800 14160 L3 (20MB)\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 600 14600 2200 14600 2200 15200 600 15200 600 14600
4 0 0 95 -1 0 16 0.0 4 160 1600 800 14960 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 600 15400 2200 15400 2200 16000 600 16000 600 15400
4 0 0 94 -1 0 16 0.0 4 160 1600 800 15760 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 600 16200 2200 16200 2200 16800 600 16800 600 16200
4 0 0 93 -1 0 16 0.0 4 160 1600 800 16560 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 600 17000 2200 17000 2200 18400 600 18400 600 17000
4 0 0 92 -1 0 16 0.0 4 160 1280 800 17360 Core P#0\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 800 17600 2000 17600 2000 18200 800 18200 800 17600
4 0 0 91 -1 0 16 0.0 4 160 960 1000 17960 PU P#1\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 2400 14600 4000 14600 4000 15200 2400 15200 2400 14600
4 0 0 95 -1 0 16 0.0 4 160 1600 2600 14960 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 2400 15400 4000 15400 4000 16000 2400 16000 2400 15400
4 0 0 94 -1 0 16 0.0 4 160 1600 2600 15760 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 2400 16200 4000 16200 4000 16800 2400 16800 2400 16200
4 0 0 93 -1 0 16 0.0 4 160 1600 2600 16560 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 2400 17000 4000 17000 4000 18400 2400 18400 2400 17000
4 0 0 92 -1 0 16 0.0 4 160 1280 2600 17360 Core P#1\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 2600 17600 3800 17600 3800 18200 2600 18200 2600 17600
4 0 0 91 -1 0 16 0.0 4 160 960 2800 17960 PU P#3\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 4200 14600 5800 14600 5800 15200 4200 15200 4200 14600
4 0 0 95 -1 0 16 0.0 4 160 1600 4400 14960 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 4200 15400 5800 15400 5800 16000 4200 16000 4200 15400
4 0 0 94 -1 0 16 0.0 4 160 1600 4400 15760 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 4200 16200 5800 16200 5800 16800 4200 16800 4200 16200
4 0 0 93 -1 0 16 0.0 4 160 1600 4400 16560 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 4200 17000 5800 17000 5800 18400 4200 18400 4200 17000
4 0 0 92 -1 0 16 0.0 4 160 1280 4400 17360 Core P#2\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 4400 17600 5600 17600 5600 18200 4400 18200 4400 17600
4 0 0 91 -1 0 16 0.0 4 160 960 4600 17960 PU P#5\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 6000 14600 7600 14600 7600 15200 6000 15200 6000 14600
4 0 0 95 -1 0 16 0.0 4 160 1600 6200 14960 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 6000 15400 7600 15400 7600 16000 6000 16000 6000 15400
4 0 0 94 -1 0 16 0.0 4 160 1600 6200 15760 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 6000 16200 7600 16200 7600 16800 6000 16800 6000 16200
4 0 0 93 -1 0 16 0.0 4 160 1600 6200 16560 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 6000 17000 7600 17000 7600 18400 6000 18400 6000 17000
4 0 0 92 -1 0 16 0.0 4 160 1280 6200 17360 Core P#3\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 6200 17600 7400 17600 7400 18200 6200 18200 6200 17600
4 0 0 91 -1 0 16 0.0 4 160 960 6400 17960 PU P#7\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 7800 14600 9400 14600 9400 15200 7800 15200 7800 14600
4 0 0 95 -1 0 16 0.0 4 160 1600 8000 14960 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 7800 15400 9400 15400 9400 16000 7800 16000 7800 15400
4 0 0 94 -1 0 16 0.0 4 160 1600 8000 15760 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 7800 16200 9400 16200 9400 16800 7800 16800 7800 16200
4 0 0 93 -1 0 16 0.0 4 160 1600 8000 16560 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 7800 17000 9400 17000 9400 18400 7800 18400 7800 17000
4 0 0 92 -1 0 16 0.0 4 160 1280 8000 17360 Core P#4\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 8000 17600 9200 17600 9200 18200 8000 18200 8000 17600
4 0 0 91 -1 0 16 0.0 4 160 960 8200 17960 PU P#9\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 9600 14600 11200 14600 11200 15200 9600 15200 9600 14600
4 0 0 95 -1 0 16 0.0 4 160 1600 9800 14960 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 9600 15400 11200 15400 11200 16000 9600 16000 9600 15400
4 0 0 94 -1 0 16 0.0 4 160 1600 9800 15760 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 9600 16200 11200 16200 11200 16800 9600 16800 9600 16200
4 0 0 93 -1 0 16 0.0 4 160 1600 9800 16560 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 9600 17000 11200 17000 11200 18400 9600 18400 9600 17000
4 0 0 92 -1 0 16 0.0 4 160 1280 9800 17360 Core P#5\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 9800 17600 11000 17600 11000 18200 9800 18200 9800 17600
4 0 0 91 -1 0 16 0.0 4 160 1120 10000 17960 PU P#11\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 11400 14600 13000 14600 13000 15200 11400 15200 11400 14600
4 0 0 95 -1 0 16 0.0 4 160 1600 11600 14960 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 11400 15400 13000 15400 13000 16000 11400 16000 11400 15400
4 0 0 94 -1 0 16 0.0 4 160 1600 11600 15760 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 11400 16200 13000 16200 13000 16800 11400 16800 11400 16200
4 0 0 93 -1 0 16 0.0 4 160 1600 11600 16560 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 11400 17000 13000 17000 13000 18400 11400 18400 11400 17000
4 0 0 92 -1 0 16 0.0 4 160 1280 11600 17360 Core P#6\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 11600 17600 12800 17600 12800 18200 11600 18200 11600 17600
4 0 0 91 -1 0 16 0.0 4 160 1120 11800 17960 PU P#13\001
2 2 0 1 0 7 96 -1 20 0.0 0 0 -1 0 0 5
	 13200 14600 14800 14600 14800 15200 13200 15200 13200 14600
4 0 0 95 -1 0 16 0.0 4 160 1600 13400 14960 L2 (256KB)\001
2 2 0 1 0 7 95 -1 20 0.0 0 0 -1 0 0 5
	 13200 15400 14800 15400 14800 16000 13200 16000 13200 15400
4 0 0 94 -1 0 16 0.0 4 160 1600 13400 15760 L1d (32KB)\001
2 2 0 1 0 7 94 -1 20 0.0 0 0 -1 0 0 5
	 13200 16200 14800 16200 14800 16800 13200 16800 13200 16200
4 0 0 93 -1 0 16 0.0 4 160 1600 13400 16560 L1i (32KB)\001
2 2 0 1 0 35 93 -1 20 0.0 0 0 -1 0 0 5
	 13200 17000 14800 17000 14800 18400 13200 18400 13200 17000
4 0 0 92 -1 0 16 0.0 4 160 1280 13400 17360 Core P#7\001
2 2 0 1 0 7 92 -1 20 0.0 0 0 -1 0 0 5
	 13400 17600 14600 17600 14600 18200 13400 18200 13400 17600
4 0 0 91 -1 0 16 0.0 4 160 1120 13600 17960 PU P#15\001
2 2 0 1 0 7 98 -1 20 0.0 0 0 -1 0 0 5
	 15200 13400 15400 13400 15400 13600 15200 13600 15200 13400
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15400 13500 15600 13500
2 2 0 1 0 7 97 -1 20 0.0 0 0 -1 0 0 5
	 16200 13400 16400 13400 16400 13600 16200 13600 16200 13400
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16400 13500 16600 13500
2 2 0 1 0 39 96 -1 20 0.0 0 0 -1 0 0 5
	 17200 13200 19640 13200 19640 15400 17200 15400 17200 13200
4 0 0 95 -1 0 16 0.0 4 160 2080 17400 13560 PCI 15b3:1003\001
2 2 0 1 0 33 95 -1 20 0.0 0 0 -1 0 0 5
	 17400 13800 18400 13800 18400 14400 17400 14400 17400 13800
4 0 0 94 -1 0 16 0.0 4 160 640 17600 14160 eth4\001
2 2 0 1 0 33 95 -1 20 0.0 0 0 -1 0 0 5
	 18600 13800 19440 13800 19440 14400 18600 14400 18600 13800
4 0 0 94 -1 0 16 0.0 4 160 480 18800 14160 ib0\001
2 2 0 1 0 33 95 -1 20 0.0 0 0 -1 0 0 5
	 17400 14600 18700 14600 18700 15200 17400 15200 17400 14600
4 0 0 94 -1 0 16 0.0 4 160 960 17600 14960 mlx4_0\001
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 13500 17200 13500
2 1 0 1 0 0 97 -1 -1 0.0 0 0 -1 0 0 2
	 16600 13500 16600 13500
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 13500 16200 13500
2 1 0 1 0 0 98 -1 -1 0.0 0 0 -1 0 0 2
	 15600 13500 15600 13500
2 2 0 1 0 7 100 -1 20 0.0 0 0 -1 0 0 5
	 0 19000 22540 19000 22540 20400 0 20400 0 19000
4 0 0 100 -1 0 16 0.0 4 160 5920 200 19360 Host: login4.stampede.tacc.utexas.edu\001
4 0 0 100 -1 0 16 0.0 4 160 2720 200 19760 Indexes: physical\001
4 0 0 100 -1 0 16 0.0 4 160 5920 200 20160 Date: Tue 07 Jun 2016 01:04:49 PM CDT\001
