Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu Aug  7 02:01:30 2025
| Host         : eddd3f79d6f5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file phys_opt_report_design_analysis_0.rpt
| Design       : top
| Device       : xc7a35t
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+-------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+----------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+-------------------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay  | Clock Skew |  Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                                                                                          Logical Path                                                                                                                         | Start Point Clock | End Point Clock | DSP Block |  RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive |  End Point Pin Primitive |        Start Point Pin        |            End Point Pin            |
+-----------+-------------+------------+-------------+-------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+----------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+-------------------------------------+
| Path #1   | 83.330      | 23.647     | 10.322(44%) | 13.325(56%) | -0.154     | 59.574 | 0.035             | Safely Timed       | Same Clock        | 26           | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(1)-CARRY4-(1)-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT3-(2)-LUT4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT6-(4)-LUT3-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[5]/D           |
| Path #2   | 83.330      | 23.550     | 10.288(44%) | 13.262(56%) | -0.154     | 59.619 | 0.035             | Safely Timed       | Same Clock        | 26           | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(1)-CARRY4-(1)-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT3-(2)-LUT4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT4-(1)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[1]/D           |
| Path #3   | 83.330      | 23.619     | 10.092(43%) | 13.527(57%) | -0.086     | 59.666 | 0.035             | Safely Timed       | Same Clock        | 26           | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(1)-CARRY4-(1)-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT3-(2)-LUT4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT3-(1)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[0]/D           |
| Path #4   | 83.330      | 23.480     | 10.092(43%) | 13.388(57%) | -0.088     | 59.755 | 0.035             | Safely Timed       | Same Clock        | 26           | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(1)-CARRY4-(1)-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT3-(2)-LUT4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT6-(1)-LUT5-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[7]/D           |
| Path #5   | 83.330      | 23.353     | 10.092(44%) | 13.261(56%) | -0.155     | 59.863 | 0.035             | Safely Timed       | Same Clock        | 26           | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(1)-CARRY4-(1)-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT3-(2)-LUT4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT5-(1)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[2]/D           |
| Path #6   | 83.330      | 23.357     | 10.092(44%) | 13.265(56%) | -0.088     | 59.878 | 0.035             | Safely Timed       | Same Clock        | 26           | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(1)-CARRY4-(1)-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT3-(2)-LUT4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT5-(1)-LUT5-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[6]/D           |
| Path #7   | 83.330      | 23.189     | 10.092(44%) | 13.097(56%) | -0.155     | 60.031 | 0.035             | Safely Timed       | Same Clock        | 26           | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(1)-CARRY4-(1)-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT3-(2)-LUT4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT6-(4)-LUT2-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[4]/D           |
| Path #8   | 83.330      | 22.907     | 10.092(45%) | 12.815(55%) | -0.154     | 60.310 | 0.035             | Safely Timed       | Same Clock        | 26           | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(1)-CARRY4-(1)-CARRY4-LUT4-(2)-LUT6-(2)-LUT5-(1)-CARRY4-LUT4-(1)-CARRY4-CARRY4-LUT3-(2)-LUT4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-(1)-LUT2-(1)-CARRY4-LUT4-(1)-LUT4-(6)-LUT6-(4)-LUT6-(1)-LUT6-(1)-FDRE/D | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[3]/D           |
| Path #9   | 83.330      | 14.671     | 5.892(41%)  | 8.779(59%)  | -0.088     | 68.432 | 0.035             | Safely Timed       | Same Clock        | 12           | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT6-(19)-LUT4-(1)-CARRY4-CARRY4-LUT6-(1)-LUT3-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[15]/D          |
| Path #10  | 83.330      | 13.656     | 5.996(44%)  | 7.660(56%)  | -0.086     | 69.581 | 0.035             | Safely Timed       | Same Clock        | 11           | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT6-(19)-LUT4-(1)-CARRY4-CARRY4-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[14]/D          |
| Path #11  | 83.330      | 13.543     | 6.100(46%)  | 7.443(54%)  | -0.085     | 69.747 | 0.035             | Safely Timed       | Same Clock        | 11           | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT6-(19)-LUT4-(1)-CARRY4-CARRY4-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                 | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[13]/D          |
| Path #12  | 83.330      | 13.007     | 5.643(44%)  | 7.364(56%)  | -0.089     | 70.227 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT6-(19)-LUT4-(1)-CARRY4-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[11]/D          |
| Path #13  | 83.330      | 12.992     | 5.829(45%)  | 7.163(55%)  | -0.085     | 70.294 | 0.035             | Safely Timed       | Same Clock        | 10           | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT6-(19)-LUT4-(1)-CARRY4-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[12]/D          |
| Path #14  | 83.330      | 12.206     | 5.096(42%)  | 7.110(58%)  | -0.084     | 71.033 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT5-(1)-CARRY4-LUT4-(2)-LUT6-(2)-LUT2-(1)-FDRE/D                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | branch_conds_EX_reg[0]/D            |
| Path #15  | 83.330      | 12.200     | 5.090(42%)  | 7.110(58%)  | -0.084     | 71.085 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT5-(1)-CARRY4-LUT4-(2)-LUT6-(2)-LUT2-(1)-FDRE/D                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | branch_conds_EX_reg[1]/D            |
| Path #16  | 83.330      | 11.934     | 5.032(43%)  | 6.902(57%)  | -0.087     | 71.302 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT6-(19)-LUT4-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[10]/D          |
| Path #17  | 83.330      | 10.990     | 3.928(36%)  | 7.062(64%)  | -0.046     | 71.469 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_0/ADDRBWRADDR[9]  |
| Path #18  | 83.330      | 10.998     | 3.693(34%)  | 7.305(66%)  | -0.023     | 71.504 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_0/ADDRBWRADDR[0]  |
| Path #19  | 83.330      | 10.933     | 3.693(34%)  | 7.240(66%)  | -0.039     | 71.553 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_0/ADDRBWRADDR[0]  |
| Path #20  | 83.330      | 11.592     | 4.680(41%)  | 6.912(59%)  | -0.089     | 71.644 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT6-(19)-LUT4-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | operation_result_reg[9]/D           |
| Path #21  | 83.330      | 10.790     | 3.928(37%)  | 6.862(63%)  | -0.049     | 71.666 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_0/ADDRBWRADDR[9]  |
| Path #22  | 83.330      | 11.527     | 4.972(44%)  | 6.555(56%)  | -0.085     | 71.711 | 0.035             | Safely Timed       | Same Clock        | 7            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT5-(1)-CARRY4-LUT4-(2)-LUT6-(1)-FDRE/D                                                                                                                                                                  | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | branch_conds_EX_reg[2]/D            |
| Path #23  | 83.330      | 10.705     | 3.693(35%)  | 7.012(65%)  | -0.033     | 71.787 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_1/ADDRBWRADDR[0]  |
| Path #24  | 83.330      | 10.658     | 3.928(37%)  | 6.730(63%)  | -0.026     | 71.821 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_1/ADDRBWRADDR[9]  |
| Path #25  | 83.330      | 10.681     | 3.931(37%)  | 6.750(63%)  | -0.038     | 71.853 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_0_0/ADDRBWRADDR[15] |
| Path #26  | 83.330      | 10.629     | 3.693(35%)  | 6.936(65%)  | -0.029     | 71.867 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_1/ADDRBWRADDR[0]  |
| Path #27  | 83.330      | 10.602     | 3.693(35%)  | 6.909(65%)  | -0.023     | 71.900 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_0/ADDRBWRADDR[8]  |
| Path #28  | 83.330      | 10.585     | 3.693(35%)  | 6.892(65%)  | -0.039     | 71.901 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_0/ADDRBWRADDR[8]  |
| Path #29  | 83.330      | 10.563     | 3.928(38%)  | 6.635(62%)  | -0.030     | 71.912 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_1/ADDRBWRADDR[9]  |
| Path #30  | 83.330      | 10.527     | 3.693(36%)  | 6.834(64%)  | -0.038     | 71.960 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_6/ADDRBWRADDR[0]  |
| Path #31  | 83.330      | 10.501     | 3.928(38%)  | 6.573(62%)  | -0.035     | 71.969 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_6/ADDRBWRADDR[9]  |
| Path #32  | 83.330      | 10.490     | 3.693(36%)  | 6.797(64%)  | -0.031     | 72.004 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_7/ADDRBWRADDR[0]  |
| Path #33  | 83.330      | 10.465     | 3.693(36%)  | 6.772(64%)  | -0.041     | 72.019 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_6/ADDRBWRADDR[0]  |
| Path #34  | 83.330      | 10.399     | 3.693(36%)  | 6.706(64%)  | -0.099     | 72.027 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_4/ADDRBWRADDR[0]  |
| Path #35  | 83.330      | 10.422     | 3.928(38%)  | 6.494(62%)  | -0.046     | 72.037 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_7/ADDRBWRADDR[9]  |
| Path #36  | 83.330      | 10.477     | 3.931(38%)  | 6.546(62%)  | -0.041     | 72.054 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_1_0/ADDRBWRADDR[15] |
| Path #37  | 83.330      | 10.379     | 3.928(38%)  | 6.451(62%)  | -0.041     | 72.085 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_7/ADDRBWRADDR[9]  |
| Path #38  | 83.330      | 10.362     | 3.928(38%)  | 6.434(62%)  | -0.051     | 72.092 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_6/ADDRBWRADDR[9]  |
| Path #39  | 83.330      | 10.282     | 3.928(39%)  | 6.354(61%)  | -0.109     | 72.114 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_4/ADDRBWRADDR[9]  |
| Path #40  | 83.330      | 10.340     | 3.931(39%)  | 6.409(61%)  | -0.101     | 72.131 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_0_4/ADDRBWRADDR[15] |
| Path #41  | 83.330      | 10.224     | 3.928(39%)  | 6.296(61%)  | -0.112     | 72.169 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_4/ADDRBWRADDR[9]  |
| Path #42  | 83.330      | 10.249     | 3.693(37%)  | 6.556(63%)  | -0.102     | 72.174 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_4/ADDRBWRADDR[0]  |
| Path #43  | 83.330      | 10.214     | 3.693(37%)  | 6.521(63%)  | -0.106     | 72.205 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_2/ADDRBWRADDR[0]  |
| Path #44  | 83.330      | 10.330     | 3.931(39%)  | 6.399(61%)  | -0.031     | 72.211 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_0_1/ADDRBWRADDR[15] |
| Path #45  | 83.330      | 10.275     | 3.693(36%)  | 6.582(64%)  | -0.036     | 72.214 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_7/ADDRBWRADDR[0]  |
| Path #46  | 83.330      | 10.180     | 3.927(39%)  | 6.253(61%)  | -0.112     | 72.229 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[2]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[2]  | memory_file_reg_0_2/CLKBWRCLK | memory_file_reg_0_0/ADDRBWRADDR[2]  |
| Path #47  | 83.330      | 10.183     | 3.693(37%)  | 6.490(63%)  | -0.099     | 72.243 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_5/ADDRBWRADDR[0]  |
| Path #48  | 83.330      | 10.231     | 3.693(37%)  | 6.538(63%)  | -0.029     | 72.265 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_1/ADDRBWRADDR[8]  |
| Path #49  | 83.330      | 10.112     | 3.928(39%)  | 6.184(61%)  | -0.109     | 72.284 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_5/ADDRBWRADDR[9]  |
| Path #50  | 83.330      | 10.183     | 3.693(37%)  | 6.490(63%)  | -0.033     | 72.309 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_1/ADDRBWRADDR[8]  |
| Path #51  | 83.330      | 10.079     | 3.928(39%)  | 6.151(61%)  | -0.110     | 72.316 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_5/ADDRBWRADDR[9]  |
| Path #52  | 83.330      | 10.078     | 3.927(39%)  | 6.151(61%)  | -0.105     | 72.338 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[2]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[2]  | memory_file_reg_0_2/CLKBWRCLK | memory_file_reg_0_1/ADDRBWRADDR[2]  |
| Path #53  | 83.330      | 10.069     | 3.927(40%)  | 6.142(60%)  | -0.109     | 72.343 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[2]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[2]  | memory_file_reg_0_2/CLKBWRCLK | memory_file_reg_1_1/ADDRBWRADDR[2]  |
| Path #54  | 83.330      | 10.058     | 3.693(37%)  | 6.365(63%)  | -0.111     | 72.356 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_2/ADDRBWRADDR[0]  |
| Path #55  | 83.330      | 10.178     | 3.931(39%)  | 6.247(61%)  | -0.035     | 72.359 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_1_1/ADDRBWRADDR[15] |
| Path #56  | 83.330      | 10.028     | 3.928(40%)  | 6.100(60%)  | -0.116     | 72.361 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_2/ADDRBWRADDR[9]  |
| Path #57  | 83.330      | 10.023     | 3.928(40%)  | 6.095(60%)  | -0.119     | 72.363 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_0_0/ADDRBWRADDR[5]  |
| Path #58  | 83.330      | 10.098     | 3.693(37%)  | 6.405(63%)  | -0.038     | 72.389 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_6/ADDRBWRADDR[8]  |
| Path #59  | 83.330      | 10.857     | 4.464(42%)  | 6.393(58%)  | -0.076     | 72.392 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT6-(16)-LUT2-(1)-CARRY4-LUT6-(1)-LUT4-(1)-FDRE/D                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_0/CLKBWRCLK | operation_result_reg[8]/D           |
| Path #60  | 83.330      | 10.091     | 3.693(37%)  | 6.398(63%)  | -0.041     | 72.393 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_6/ADDRBWRADDR[8]  |
| Path #61  | 83.330      | 10.096     | 3.693(37%)  | 6.403(63%)  | -0.031     | 72.398 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_7/ADDRBWRADDR[8]  |
| Path #62  | 83.330      | 10.007     | 3.693(37%)  | 6.314(63%)  | -0.099     | 72.419 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_4/ADDRBWRADDR[8]  |
| Path #63  | 83.330      | 9.964      | 3.928(40%)  | 6.036(60%)  | -0.121     | 72.420 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_2/ADDRBWRADDR[9]  |
| Path #64  | 83.330      | 10.102     | 3.931(39%)  | 6.171(61%)  | -0.040     | 72.430 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_0_6/ADDRBWRADDR[15] |
| Path #65  | 83.330      | 9.939      | 3.927(40%)  | 6.012(60%)  | -0.114     | 72.468 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[2]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[2]  | memory_file_reg_0_2/CLKBWRCLK | memory_file_reg_0_6/ADDRBWRADDR[2]  |
| Path #66  | 83.330      | 9.952      | 3.693(38%)  | 6.259(62%)  | -0.100     | 72.473 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_5/ADDRBWRADDR[0]  |
| Path #67  | 83.330      | 9.984      | 3.931(40%)  | 6.053(60%)  | -0.108     | 72.480 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_0_2/ADDRBWRADDR[15] |
| Path #68  | 83.330      | 9.905      | 3.928(40%)  | 5.977(60%)  | -0.119     | 72.481 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_0_3/ADDRBWRADDR[9]  |
| Path #69  | 83.330      | 9.924      | 3.927(40%)  | 5.997(60%)  | -0.115     | 72.482 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[2]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[2]  | memory_file_reg_0_2/CLKBWRCLK | memory_file_reg_1_0/ADDRBWRADDR[2]  |
| Path #70  | 83.330      | 9.885      | 3.928(40%)  | 5.957(60%)  | -0.122     | 72.498 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_1_0/ADDRBWRADDR[5]  |
| Path #71  | 83.330      | 10.038     | 3.931(40%)  | 6.107(60%)  | -0.030     | 72.504 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_1_6/ADDRBWRADDR[15] |
| Path #72  | 83.330      | 9.895      | 3.693(38%)  | 6.202(62%)  | -0.104     | 72.526 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_3/ADDRBWRADDR[0]  |
| Path #73  | 83.330      | 10.013     | 3.931(40%)  | 6.082(60%)  | -0.020     | 72.539 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_1_7/ADDRBWRADDR[15] |
| Path #74  | 83.330      | 9.870      | 3.927(40%)  | 5.943(60%)  | -0.107     | 72.544 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[2]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[2]  | memory_file_reg_0_2/CLKBWRCLK | memory_file_reg_1_7/ADDRBWRADDR[2]  |
| Path #75  | 83.330      | 9.917      | 3.931(40%)  | 5.986(60%)  | -0.104     | 72.551 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_1_4/ADDRBWRADDR[15] |
| Path #76  | 83.330      | 9.831      | 3.928(40%)  | 5.903(60%)  | -0.114     | 72.560 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[9]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[9]  | memory_file_reg_0_1/CLKBWRCLK | memory_file_reg_1_3/ADDRBWRADDR[9]  |
| Path #77  | 83.330      | 9.974      | 3.931(40%)  | 6.043(60%)  | -0.025     | 72.573 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_0_7/ADDRBWRADDR[15] |
| Path #78  | 83.330      | 10.661     | 5.210(49%)  | 5.451(51%)  | -0.084     | 72.578 | 0.035             | Safely Timed       | Same Clock        | 8            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(27)-LUT3-(33)-LUT5-(1)-CARRY4-CARRY4-CARRY4-LUT6-(1)-FDRE/D                                                                                                                                                             | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 33          | 0          | 0          | RAMB36E1/CLKBWRCLK        | FDRE/D                   | memory_file_reg_0_1/CLKBWRCLK | branch_conds_EX_reg[3]/D            |
| Path #79  | 83.330      | 9.831      | 3.693(38%)  | 6.138(62%)  | -0.102     | 72.592 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_4/ADDRBWRADDR[8]  |
| Path #80  | 83.330      | 9.893      | 3.693(38%)  | 6.200(62%)  | -0.036     | 72.596 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_7/ADDRBWRADDR[8]  |
| Path #81  | 83.330      | 10.040     | 3.669(37%)  | 6.371(63%)  | -0.035     | 72.654 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_0_0/ADDRBWRADDR[14] |
| Path #82  | 83.330      | 9.764      | 3.693(38%)  | 6.071(62%)  | -0.106     | 72.655 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_2/ADDRBWRADDR[8]  |
| Path #83  | 83.330      | 9.729      | 3.927(41%)  | 5.802(59%)  | -0.117     | 72.675 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[2]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[2]  | memory_file_reg_0_2/CLKBWRCLK | memory_file_reg_1_6/ADDRBWRADDR[2]  |
| Path #84  | 83.330      | 9.731      | 3.927(41%)  | 5.804(59%)  | -0.112     | 72.678 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[2]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[2]  | memory_file_reg_0_2/CLKBWRCLK | memory_file_reg_0_7/ADDRBWRADDR[2]  |
| Path #85  | 83.330      | 9.709      | 3.928(41%)  | 5.781(59%)  | -0.112     | 72.684 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_0_1/ADDRBWRADDR[5]  |
| Path #86  | 83.330      | 9.675      | 3.693(39%)  | 5.982(61%)  | -0.099     | 72.751 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_5/ADDRBWRADDR[8]  |
| Path #87  | 83.330      | 9.696      | 3.931(41%)  | 5.765(59%)  | -0.101     | 72.775 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_1_5/ADDRBWRADDR[15] |
| Path #88  | 83.330      | 9.654      | 3.931(41%)  | 5.723(59%)  | -0.113     | 72.805 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_1_2/ADDRBWRADDR[15] |
| Path #89  | 83.330      | 9.599      | 3.693(39%)  | 5.906(61%)  | -0.109     | 72.817 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(22)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[0]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 22          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[0]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_3/ADDRBWRADDR[0]  |
| Path #90  | 83.330      | 9.647      | 3.931(41%)  | 5.716(59%)  | -0.102     | 72.823 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(3)-LUT3-(26)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[15]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 26          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[15] | memory_file_reg_0_7/CLKBWRCLK | memory_file_reg_0_5/ADDRBWRADDR[15] |
| Path #91  | 83.330      | 9.574      | 3.693(39%)  | 5.881(61%)  | -0.100     | 72.851 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_0_5/ADDRBWRADDR[8]  |
| Path #92  | 83.330      | 9.828      | 3.669(38%)  | 6.159(62%)  | -0.038     | 72.863 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_1_0/ADDRBWRADDR[14] |
| Path #93  | 83.330      | 9.511      | 3.693(39%)  | 5.818(61%)  | -0.104     | 72.910 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_3/ADDRBWRADDR[8]  |
| Path #94  | 83.330      | 9.804      | 3.669(38%)  | 6.135(62%)  | -0.015     | 72.910 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_0_1/ADDRBWRADDR[14] |
| Path #95  | 83.330      | 9.500      | 3.698(39%)  | 5.802(61%)  | -0.109     | 72.913 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[3]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[3]  | memory_file_reg_0_3/CLKBWRCLK | memory_file_reg_0_0/ADDRBWRADDR[3]  |
| Path #96  | 83.330      | 9.467      | 3.928(42%)  | 5.539(58%)  | -0.116     | 72.922 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[5]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[5]  | memory_file_reg_0_5/CLKBWRCLK | memory_file_reg_1_1/ADDRBWRADDR[5]  |
| Path #97  | 83.330      | 9.732      | 3.669(38%)  | 6.063(62%)  | -0.019     | 72.978 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT3-(34)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[14]                                                                                                                                                                        | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 34          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[14] | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_1_1/ADDRBWRADDR[14] |
| Path #98  | 83.330      | 9.432      | 3.693(40%)  | 5.739(60%)  | -0.111     | 72.982 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(15)-LUT3-(27)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[8]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 27          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[8]  | memory_file_reg_0_0/CLKBWRCLK | memory_file_reg_1_2/ADDRBWRADDR[8]  |
| Path #99  | 83.330      | 9.414      | 3.698(40%)  | 5.716(60%)  | -0.112     | 72.996 | 0.035             | Safely Timed       | Same Clock        | 4            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(14)-LUT3-(25)-LUT2-(16)-RAMB36E1/ADDRBWRADDR[3]                                                                                                                                                                         | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 25          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[3]  | memory_file_reg_0_3/CLKBWRCLK | memory_file_reg_1_0/ADDRBWRADDR[3]  |
| Path #100 | 83.330      | 9.467      | 3.573(38%)  | 5.894(62%)  | -0.035     | 73.003 | 0.035             | Safely Timed       | Same Clock        | 3            | NA     | RAMB36E1/CLKBWRCLK-(1)-RAMB36E1-LUT6-(28)-LUT4-(16)-RAMB36E1/ADDRBWRADDR[6]                                                                                                                                                                                   | clk_pin           | clk_pin         | None      | DO_REG(0)-None | 0            | 0                | 0             | 0       | 28          | 0          | 0          | RAMB36E1/CLKBWRCLK        | RAMB36E1/ADDRBWRADDR[6]  | memory_file_reg_0_6/CLKBWRCLK | memory_file_reg_0_0/ADDRBWRADDR[6]  |
+-----------+-------------+------------+-------------+-------------+------------+--------+-------------------+--------------------+-------------------+--------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+----------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+-------------------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+-----+-----+---+---+----+----+----+----+
| End Point Clock | Requirement |  0  |  1  |  2  |  3  |  4  | 7 | 8 | 10 | 11 | 12 | 26 |
+-----------------+-------------+-----+-----+-----+-----+-----+---+---+----+----+----+----+
| clk_pin         | 83.330ns    | 249 | 197 | 153 | 231 | 150 | 1 | 6 |  2 |  2 |  1 |  8 |
+-----------------+-------------+-----+-----+-----+-----+-----+---+---+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


