# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 766 \
    name data_0_val1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_0_val1 \
    op interface \
    ports { data_0_val1 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 767 \
    name data_1_val2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_1_val2 \
    op interface \
    ports { data_1_val2 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 768 \
    name data_2_val3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_2_val3 \
    op interface \
    ports { data_2_val3 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 769 \
    name data_3_val4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_3_val4 \
    op interface \
    ports { data_3_val4 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 770 \
    name data_4_val5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_4_val5 \
    op interface \
    ports { data_4_val5 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 771 \
    name data_5_val6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_5_val6 \
    op interface \
    ports { data_5_val6 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 772 \
    name data_6_val7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_6_val7 \
    op interface \
    ports { data_6_val7 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 773 \
    name data_7_val8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_7_val8 \
    op interface \
    ports { data_7_val8 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 774 \
    name data_8_val9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_8_val9 \
    op interface \
    ports { data_8_val9 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 775 \
    name data_9_val10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_9_val10 \
    op interface \
    ports { data_9_val10 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 776 \
    name data_10_val11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_10_val11 \
    op interface \
    ports { data_10_val11 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 777 \
    name data_11_val12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_11_val12 \
    op interface \
    ports { data_11_val12 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 778 \
    name data_12_val13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_12_val13 \
    op interface \
    ports { data_12_val13 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 779 \
    name data_13_val14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_13_val14 \
    op interface \
    ports { data_13_val14 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 780 \
    name data_14_val15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_14_val15 \
    op interface \
    ports { data_14_val15 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 781 \
    name data_15_val16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_15_val16 \
    op interface \
    ports { data_15_val16 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 782 \
    name data_16_val17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_16_val17 \
    op interface \
    ports { data_16_val17 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 783 \
    name data_17_val18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_17_val18 \
    op interface \
    ports { data_17_val18 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 784 \
    name data_18_val19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_18_val19 \
    op interface \
    ports { data_18_val19 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 785 \
    name data_19_val20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_19_val20 \
    op interface \
    ports { data_19_val20 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 786 \
    name data_20_val21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_20_val21 \
    op interface \
    ports { data_20_val21 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 787 \
    name data_21_val22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_21_val22 \
    op interface \
    ports { data_21_val22 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 788 \
    name data_22_val23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_22_val23 \
    op interface \
    ports { data_22_val23 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 789 \
    name data_23_val24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_23_val24 \
    op interface \
    ports { data_23_val24 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 790 \
    name data_24_val25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_24_val25 \
    op interface \
    ports { data_24_val25 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 791 \
    name data_25_val26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_25_val26 \
    op interface \
    ports { data_25_val26 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 792 \
    name data_26_val27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_26_val27 \
    op interface \
    ports { data_26_val27 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 793 \
    name data_27_val28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_27_val28 \
    op interface \
    ports { data_27_val28 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 794 \
    name data_28_val29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_28_val29 \
    op interface \
    ports { data_28_val29 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 795 \
    name data_29_val30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_29_val30 \
    op interface \
    ports { data_29_val30 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 796 \
    name data_30_val31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_30_val31 \
    op interface \
    ports { data_30_val31 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 797 \
    name data_31_val32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_31_val32 \
    op interface \
    ports { data_31_val32 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 798 \
    name data_32_val33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_32_val33 \
    op interface \
    ports { data_32_val33 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 799 \
    name data_33_val34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_33_val34 \
    op interface \
    ports { data_33_val34 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 800 \
    name data_34_val35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_34_val35 \
    op interface \
    ports { data_34_val35 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 801 \
    name data_35_val36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_35_val36 \
    op interface \
    ports { data_35_val36 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 802 \
    name data_36_val37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_36_val37 \
    op interface \
    ports { data_36_val37 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 803 \
    name data_37_val38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_37_val38 \
    op interface \
    ports { data_37_val38 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 804 \
    name data_38_val39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_38_val39 \
    op interface \
    ports { data_38_val39 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 805 \
    name data_39_val40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_39_val40 \
    op interface \
    ports { data_39_val40 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 806 \
    name data_40_val41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_40_val41 \
    op interface \
    ports { data_40_val41 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 807 \
    name data_41_val42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_41_val42 \
    op interface \
    ports { data_41_val42 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 808 \
    name data_42_val43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_42_val43 \
    op interface \
    ports { data_42_val43 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 809 \
    name data_43_val44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_43_val44 \
    op interface \
    ports { data_43_val44 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 810 \
    name data_44_val45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_44_val45 \
    op interface \
    ports { data_44_val45 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 811 \
    name data_45_val46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_45_val46 \
    op interface \
    ports { data_45_val46 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 812 \
    name data_46_val47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_46_val47 \
    op interface \
    ports { data_46_val47 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 813 \
    name data_47_val48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_47_val48 \
    op interface \
    ports { data_47_val48 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 814 \
    name data_48_val49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_48_val49 \
    op interface \
    ports { data_48_val49 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 815 \
    name data_49_val50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_49_val50 \
    op interface \
    ports { data_49_val50 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 816 \
    name data_50_val51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_50_val51 \
    op interface \
    ports { data_50_val51 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 817 \
    name data_51_val52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_51_val52 \
    op interface \
    ports { data_51_val52 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 818 \
    name data_52_val53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_52_val53 \
    op interface \
    ports { data_52_val53 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 819 \
    name data_53_val54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_53_val54 \
    op interface \
    ports { data_53_val54 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 820 \
    name data_54_val55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_54_val55 \
    op interface \
    ports { data_54_val55 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 821 \
    name data_55_val56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_55_val56 \
    op interface \
    ports { data_55_val56 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 822 \
    name data_56_val57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_56_val57 \
    op interface \
    ports { data_56_val57 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 823 \
    name data_57_val58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_57_val58 \
    op interface \
    ports { data_57_val58 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 824 \
    name data_58_val59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_58_val59 \
    op interface \
    ports { data_58_val59 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 825 \
    name data_59_val60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_59_val60 \
    op interface \
    ports { data_59_val60 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 826 \
    name data_60_val61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_60_val61 \
    op interface \
    ports { data_60_val61 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 827 \
    name data_61_val62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_61_val62 \
    op interface \
    ports { data_61_val62 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 828 \
    name data_62_val63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_62_val63 \
    op interface \
    ports { data_62_val63 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 829 \
    name data_63_val64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_63_val64 \
    op interface \
    ports { data_63_val64 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 830 \
    name data_64_val65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_64_val65 \
    op interface \
    ports { data_64_val65 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 831 \
    name data_65_val66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_65_val66 \
    op interface \
    ports { data_65_val66 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 832 \
    name data_66_val67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_66_val67 \
    op interface \
    ports { data_66_val67 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 833 \
    name data_67_val68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_67_val68 \
    op interface \
    ports { data_67_val68 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 834 \
    name data_68_val69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_68_val69 \
    op interface \
    ports { data_68_val69 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 835 \
    name data_69_val70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_69_val70 \
    op interface \
    ports { data_69_val70 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 836 \
    name data_70_val71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_70_val71 \
    op interface \
    ports { data_70_val71 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 837 \
    name data_71_val72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_71_val72 \
    op interface \
    ports { data_71_val72 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 838 \
    name data_72_val73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_72_val73 \
    op interface \
    ports { data_72_val73 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 839 \
    name data_73_val74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_73_val74 \
    op interface \
    ports { data_73_val74 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 840 \
    name data_74_val75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_74_val75 \
    op interface \
    ports { data_74_val75 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 841 \
    name data_75_val76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_75_val76 \
    op interface \
    ports { data_75_val76 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 842 \
    name data_76_val77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_76_val77 \
    op interface \
    ports { data_76_val77 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 843 \
    name data_77_val78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_77_val78 \
    op interface \
    ports { data_77_val78 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 844 \
    name data_78_val79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_78_val79 \
    op interface \
    ports { data_78_val79 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 845 \
    name data_79_val80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_79_val80 \
    op interface \
    ports { data_79_val80 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 846 \
    name data_80_val81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_80_val81 \
    op interface \
    ports { data_80_val81 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 847 \
    name data_81_val82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_81_val82 \
    op interface \
    ports { data_81_val82 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 848 \
    name data_82_val83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_82_val83 \
    op interface \
    ports { data_82_val83 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 849 \
    name data_83_val84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_83_val84 \
    op interface \
    ports { data_83_val84 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 850 \
    name data_84_val85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_84_val85 \
    op interface \
    ports { data_84_val85 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 851 \
    name data_85_val86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_85_val86 \
    op interface \
    ports { data_85_val86 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 852 \
    name data_86_val87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_86_val87 \
    op interface \
    ports { data_86_val87 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 853 \
    name data_87_val88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_87_val88 \
    op interface \
    ports { data_87_val88 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 854 \
    name data_88_val89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_88_val89 \
    op interface \
    ports { data_88_val89 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 855 \
    name data_89_val90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_89_val90 \
    op interface \
    ports { data_89_val90 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 856 \
    name data_90_val91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_90_val91 \
    op interface \
    ports { data_90_val91 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 857 \
    name data_91_val92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_91_val92 \
    op interface \
    ports { data_91_val92 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 858 \
    name data_92_val93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_92_val93 \
    op interface \
    ports { data_92_val93 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 859 \
    name data_93_val94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_93_val94 \
    op interface \
    ports { data_93_val94 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 860 \
    name data_94_val95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_94_val95 \
    op interface \
    ports { data_94_val95 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 861 \
    name data_95_val96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_95_val96 \
    op interface \
    ports { data_95_val96 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 862 \
    name data_96_val97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_96_val97 \
    op interface \
    ports { data_96_val97 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 863 \
    name data_97_val98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_97_val98 \
    op interface \
    ports { data_97_val98 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 864 \
    name data_98_val99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_98_val99 \
    op interface \
    ports { data_98_val99 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 865 \
    name data_99_val100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_99_val100 \
    op interface \
    ports { data_99_val100 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 866 \
    name data_100_val101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_100_val101 \
    op interface \
    ports { data_100_val101 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 867 \
    name data_101_val102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_101_val102 \
    op interface \
    ports { data_101_val102 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 868 \
    name data_102_val103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_102_val103 \
    op interface \
    ports { data_102_val103 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 869 \
    name data_103_val104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_103_val104 \
    op interface \
    ports { data_103_val104 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 870 \
    name data_104_val105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_104_val105 \
    op interface \
    ports { data_104_val105 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 871 \
    name data_105_val106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_105_val106 \
    op interface \
    ports { data_105_val106 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 872 \
    name data_106_val107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_106_val107 \
    op interface \
    ports { data_106_val107 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 873 \
    name data_107_val108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_107_val108 \
    op interface \
    ports { data_107_val108 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 874 \
    name data_108_val109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_108_val109 \
    op interface \
    ports { data_108_val109 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 875 \
    name data_109_val110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_109_val110 \
    op interface \
    ports { data_109_val110 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 876 \
    name data_110_val111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_110_val111 \
    op interface \
    ports { data_110_val111 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 877 \
    name data_111_val112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_111_val112 \
    op interface \
    ports { data_111_val112 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 878 \
    name data_112_val113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_112_val113 \
    op interface \
    ports { data_112_val113 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 879 \
    name data_113_val114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_113_val114 \
    op interface \
    ports { data_113_val114 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 880 \
    name data_114_val115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_114_val115 \
    op interface \
    ports { data_114_val115 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 881 \
    name data_115_val116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_115_val116 \
    op interface \
    ports { data_115_val116 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 882 \
    name data_116_val117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_116_val117 \
    op interface \
    ports { data_116_val117 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 883 \
    name data_117_val118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_117_val118 \
    op interface \
    ports { data_117_val118 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 884 \
    name data_118_val119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_118_val119 \
    op interface \
    ports { data_118_val119 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 885 \
    name data_119_val120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_119_val120 \
    op interface \
    ports { data_119_val120 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 886 \
    name data_120_val121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_120_val121 \
    op interface \
    ports { data_120_val121 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 887 \
    name data_121_val122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_121_val122 \
    op interface \
    ports { data_121_val122 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 888 \
    name data_122_val123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_122_val123 \
    op interface \
    ports { data_122_val123 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 889 \
    name data_123_val124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_123_val124 \
    op interface \
    ports { data_123_val124 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 890 \
    name data_124_val125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_124_val125 \
    op interface \
    ports { data_124_val125 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 891 \
    name data_125_val126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_125_val126 \
    op interface \
    ports { data_125_val126 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 892 \
    name data_126_val127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_126_val127 \
    op interface \
    ports { data_126_val127 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 893 \
    name data_127_val128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_127_val128 \
    op interface \
    ports { data_127_val128 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 894 \
    name data_128_val129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_128_val129 \
    op interface \
    ports { data_128_val129 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 895 \
    name data_129_val130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_129_val130 \
    op interface \
    ports { data_129_val130 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 896 \
    name data_130_val131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_130_val131 \
    op interface \
    ports { data_130_val131 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 897 \
    name data_131_val132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_131_val132 \
    op interface \
    ports { data_131_val132 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 898 \
    name data_132_val133 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_132_val133 \
    op interface \
    ports { data_132_val133 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 899 \
    name data_133_val134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_133_val134 \
    op interface \
    ports { data_133_val134 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 900 \
    name data_134_val135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_134_val135 \
    op interface \
    ports { data_134_val135 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 901 \
    name data_135_val136 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_135_val136 \
    op interface \
    ports { data_135_val136 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 902 \
    name data_136_val137 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_136_val137 \
    op interface \
    ports { data_136_val137 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 903 \
    name data_137_val138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_137_val138 \
    op interface \
    ports { data_137_val138 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 904 \
    name data_138_val139 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_138_val139 \
    op interface \
    ports { data_138_val139 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 905 \
    name data_139_val140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_139_val140 \
    op interface \
    ports { data_139_val140 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 906 \
    name data_140_val141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_140_val141 \
    op interface \
    ports { data_140_val141 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 907 \
    name data_141_val142 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_141_val142 \
    op interface \
    ports { data_141_val142 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 908 \
    name data_142_val143 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_142_val143 \
    op interface \
    ports { data_142_val143 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 909 \
    name data_143_val144 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_143_val144 \
    op interface \
    ports { data_143_val144 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 910 \
    name data_144_val145 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_144_val145 \
    op interface \
    ports { data_144_val145 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 911 \
    name data_145_val146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_145_val146 \
    op interface \
    ports { data_145_val146 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 912 \
    name data_146_val147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_146_val147 \
    op interface \
    ports { data_146_val147 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 913 \
    name data_147_val148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_147_val148 \
    op interface \
    ports { data_147_val148 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 914 \
    name data_148_val149 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_148_val149 \
    op interface \
    ports { data_148_val149 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 915 \
    name data_149_val150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_149_val150 \
    op interface \
    ports { data_149_val150 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 916 \
    name data_150_val151 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_150_val151 \
    op interface \
    ports { data_150_val151 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 917 \
    name data_151_val152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_151_val152 \
    op interface \
    ports { data_151_val152 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 918 \
    name data_152_val153 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_152_val153 \
    op interface \
    ports { data_152_val153 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 919 \
    name data_153_val154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_153_val154 \
    op interface \
    ports { data_153_val154 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 920 \
    name data_154_val155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_154_val155 \
    op interface \
    ports { data_154_val155 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 921 \
    name data_155_val156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_155_val156 \
    op interface \
    ports { data_155_val156 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 922 \
    name data_156_val157 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_156_val157 \
    op interface \
    ports { data_156_val157 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 923 \
    name data_157_val158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_157_val158 \
    op interface \
    ports { data_157_val158 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 924 \
    name data_158_val159 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_158_val159 \
    op interface \
    ports { data_158_val159 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 925 \
    name data_159_val160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_159_val160 \
    op interface \
    ports { data_159_val160 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 926 \
    name data_160_val161 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_160_val161 \
    op interface \
    ports { data_160_val161 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 927 \
    name data_161_val162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_161_val162 \
    op interface \
    ports { data_161_val162 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 928 \
    name data_162_val163 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_162_val163 \
    op interface \
    ports { data_162_val163 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 929 \
    name data_163_val164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_163_val164 \
    op interface \
    ports { data_163_val164 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 930 \
    name data_164_val165 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_164_val165 \
    op interface \
    ports { data_164_val165 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 931 \
    name data_165_val166 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_165_val166 \
    op interface \
    ports { data_165_val166 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 932 \
    name data_166_val167 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_166_val167 \
    op interface \
    ports { data_166_val167 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 933 \
    name data_167_val168 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_167_val168 \
    op interface \
    ports { data_167_val168 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 934 \
    name data_168_val169 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_168_val169 \
    op interface \
    ports { data_168_val169 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 935 \
    name data_169_val170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_169_val170 \
    op interface \
    ports { data_169_val170 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 936 \
    name data_170_val171 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_170_val171 \
    op interface \
    ports { data_170_val171 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 937 \
    name data_171_val172 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_171_val172 \
    op interface \
    ports { data_171_val172 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 938 \
    name data_172_val173 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_172_val173 \
    op interface \
    ports { data_172_val173 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 939 \
    name data_173_val174 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_173_val174 \
    op interface \
    ports { data_173_val174 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 940 \
    name data_174_val175 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_174_val175 \
    op interface \
    ports { data_174_val175 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 941 \
    name data_175_val176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_175_val176 \
    op interface \
    ports { data_175_val176 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 942 \
    name data_176_val177 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_176_val177 \
    op interface \
    ports { data_176_val177 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 943 \
    name data_177_val178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_177_val178 \
    op interface \
    ports { data_177_val178 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 944 \
    name data_178_val179 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_178_val179 \
    op interface \
    ports { data_178_val179 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 945 \
    name data_179_val180 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_179_val180 \
    op interface \
    ports { data_179_val180 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 946 \
    name data_180_val181 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_180_val181 \
    op interface \
    ports { data_180_val181 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 947 \
    name data_181_val182 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_181_val182 \
    op interface \
    ports { data_181_val182 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 948 \
    name data_182_val183 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_182_val183 \
    op interface \
    ports { data_182_val183 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 949 \
    name data_183_val184 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_183_val184 \
    op interface \
    ports { data_183_val184 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 950 \
    name data_184_val185 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_184_val185 \
    op interface \
    ports { data_184_val185 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 951 \
    name data_185_val186 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_185_val186 \
    op interface \
    ports { data_185_val186 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 952 \
    name data_186_val187 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_186_val187 \
    op interface \
    ports { data_186_val187 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 953 \
    name data_187_val188 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_187_val188 \
    op interface \
    ports { data_187_val188 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 954 \
    name data_188_val189 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_188_val189 \
    op interface \
    ports { data_188_val189 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 955 \
    name data_189_val190 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_189_val190 \
    op interface \
    ports { data_189_val190 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 956 \
    name data_190_val191 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_190_val191 \
    op interface \
    ports { data_190_val191 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 957 \
    name data_191_val192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_191_val192 \
    op interface \
    ports { data_191_val192 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 958 \
    name data_192_val193 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_192_val193 \
    op interface \
    ports { data_192_val193 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 959 \
    name data_193_val194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_193_val194 \
    op interface \
    ports { data_193_val194 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 960 \
    name data_194_val195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_194_val195 \
    op interface \
    ports { data_194_val195 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 961 \
    name data_195_val196 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_195_val196 \
    op interface \
    ports { data_195_val196 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 962 \
    name data_196_val197 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_196_val197 \
    op interface \
    ports { data_196_val197 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 963 \
    name data_197_val198 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_197_val198 \
    op interface \
    ports { data_197_val198 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 964 \
    name data_198_val199 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_198_val199 \
    op interface \
    ports { data_198_val199 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 965 \
    name data_199_val200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_199_val200 \
    op interface \
    ports { data_199_val200 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 966 \
    name data_200_val201 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_200_val201 \
    op interface \
    ports { data_200_val201 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 967 \
    name data_201_val202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_201_val202 \
    op interface \
    ports { data_201_val202 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 968 \
    name data_202_val203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_202_val203 \
    op interface \
    ports { data_202_val203 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 969 \
    name data_203_val204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_203_val204 \
    op interface \
    ports { data_203_val204 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 970 \
    name data_204_val205 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_204_val205 \
    op interface \
    ports { data_204_val205 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 971 \
    name data_205_val206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_205_val206 \
    op interface \
    ports { data_205_val206 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 972 \
    name data_206_val207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_206_val207 \
    op interface \
    ports { data_206_val207 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 973 \
    name data_207_val208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_207_val208 \
    op interface \
    ports { data_207_val208 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 974 \
    name data_208_val209 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_208_val209 \
    op interface \
    ports { data_208_val209 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 975 \
    name data_209_val210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_209_val210 \
    op interface \
    ports { data_209_val210 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 976 \
    name data_210_val211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_210_val211 \
    op interface \
    ports { data_210_val211 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 977 \
    name data_211_val212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_211_val212 \
    op interface \
    ports { data_211_val212 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 978 \
    name data_212_val213 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_212_val213 \
    op interface \
    ports { data_212_val213 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 979 \
    name data_213_val214 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_213_val214 \
    op interface \
    ports { data_213_val214 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 980 \
    name data_214_val215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_214_val215 \
    op interface \
    ports { data_214_val215 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 981 \
    name data_215_val216 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_215_val216 \
    op interface \
    ports { data_215_val216 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 982 \
    name data_216_val217 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_216_val217 \
    op interface \
    ports { data_216_val217 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 983 \
    name data_217_val218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_217_val218 \
    op interface \
    ports { data_217_val218 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 984 \
    name data_218_val219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_218_val219 \
    op interface \
    ports { data_218_val219 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 985 \
    name data_219_val220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_219_val220 \
    op interface \
    ports { data_219_val220 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 986 \
    name data_220_val221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_220_val221 \
    op interface \
    ports { data_220_val221 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 987 \
    name data_221_val222 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_221_val222 \
    op interface \
    ports { data_221_val222 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 988 \
    name data_222_val223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_222_val223 \
    op interface \
    ports { data_222_val223 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 989 \
    name data_223_val224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_223_val224 \
    op interface \
    ports { data_223_val224 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 990 \
    name data_224_val225 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_224_val225 \
    op interface \
    ports { data_224_val225 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 991 \
    name data_225_val226 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_225_val226 \
    op interface \
    ports { data_225_val226 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 992 \
    name data_226_val227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_226_val227 \
    op interface \
    ports { data_226_val227 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 993 \
    name data_227_val228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_227_val228 \
    op interface \
    ports { data_227_val228 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 994 \
    name data_228_val229 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_228_val229 \
    op interface \
    ports { data_228_val229 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 995 \
    name data_229_val230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_229_val230 \
    op interface \
    ports { data_229_val230 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 996 \
    name data_230_val231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_230_val231 \
    op interface \
    ports { data_230_val231 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 997 \
    name data_231_val232 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_231_val232 \
    op interface \
    ports { data_231_val232 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 998 \
    name data_232_val233 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_232_val233 \
    op interface \
    ports { data_232_val233 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 999 \
    name data_233_val234 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_233_val234 \
    op interface \
    ports { data_233_val234 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1000 \
    name data_234_val235 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_234_val235 \
    op interface \
    ports { data_234_val235 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1001 \
    name data_235_val236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_235_val236 \
    op interface \
    ports { data_235_val236 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1002 \
    name data_236_val237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_236_val237 \
    op interface \
    ports { data_236_val237 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1003 \
    name data_237_val238 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_237_val238 \
    op interface \
    ports { data_237_val238 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1004 \
    name data_238_val239 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_238_val239 \
    op interface \
    ports { data_238_val239 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1005 \
    name data_239_val240 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_239_val240 \
    op interface \
    ports { data_239_val240 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1006 \
    name data_240_val241 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_240_val241 \
    op interface \
    ports { data_240_val241 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1007 \
    name data_241_val242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_241_val242 \
    op interface \
    ports { data_241_val242 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1008 \
    name data_242_val243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_242_val243 \
    op interface \
    ports { data_242_val243 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1009 \
    name data_243_val244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_243_val244 \
    op interface \
    ports { data_243_val244 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1010 \
    name data_244_val245 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_244_val245 \
    op interface \
    ports { data_244_val245 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1011 \
    name data_245_val246 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_245_val246 \
    op interface \
    ports { data_245_val246 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1012 \
    name data_246_val247 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_246_val247 \
    op interface \
    ports { data_246_val247 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1013 \
    name data_247_val248 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_247_val248 \
    op interface \
    ports { data_247_val248 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1014 \
    name data_248_val249 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_248_val249 \
    op interface \
    ports { data_248_val249 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1015 \
    name data_249_val250 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_249_val250 \
    op interface \
    ports { data_249_val250 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1016 \
    name data_250_val251 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_250_val251 \
    op interface \
    ports { data_250_val251 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1017 \
    name data_251_val252 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_251_val252 \
    op interface \
    ports { data_251_val252 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1018 \
    name data_252_val253 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_252_val253 \
    op interface \
    ports { data_252_val253 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1019 \
    name data_253_val254 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_253_val254 \
    op interface \
    ports { data_253_val254 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1020 \
    name data_254_val255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_254_val255 \
    op interface \
    ports { data_254_val255 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1021 \
    name data_255_val256 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_255_val256 \
    op interface \
    ports { data_255_val256 { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


