# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Aug 06,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 20:13:42 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Aug 06,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 20:13:42 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Aug 06,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 20:13:42 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Aug 06,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 20:13:42 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Aug 06,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 20:13:42 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Aug 06,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 20:13:42 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:42 on Aug 06,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 20:13:42 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Aug 06,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 20:13:43 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Aug 06,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 20:13:43 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Aug 06,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 20:13:43 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Aug 06,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 20:13:43 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Aug 06,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 20:13:43 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Aug 06,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 20:13:43 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Aug 06,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 20:13:43 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Aug 06,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 20:13:43 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Aug 06,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 20:13:43 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Aug 06,2025
# vlog -reportprogress 300 source/out_of_order.sv 
# -- Compiling package out_of_order_sv_unit
# -- Compiling module out_of_order
# 
# Top level modules:
# 	out_of_order
# End time: 20:13:43 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Aug 06,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 20:13:43 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:43 on Aug 06,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 20:13:44 on Aug 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:44 on Aug 06,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 20:13:44 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:44 on Aug 06,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 20:13:44 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:44 on Aug 06,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 20:13:44 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:44 on Aug 06,2025
# vlog -reportprogress 300 source/rob_scheduler.sv 
# -- Compiling package rob_scheduler_sv_unit
# -- Compiling module rob_scheduler
# 
# Top level modules:
# 	rob_scheduler
# End time: 20:13:44 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:44 on Aug 06,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 20:13:44 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:44 on Aug 06,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# 
# Top level modules:
# 	rs_scheduler
# End time: 20:13:44 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:44 on Aug 06,2025
# vlog -reportprogress 300 source/structs.svh 
# 
# Top level modules:
# 	--none--
# End time: 20:13:44 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:44 on Aug 06,2025
# vlog -reportprogress 300 source/tl_test.sv 
# -- Compiling module tl_test
# 
# Top level modules:
# 	tl_test
# End time: 20:13:44 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:13:44 on Aug 06,2025
# vlog -reportprogress 300 source/two_bit_predictor.sv 
# -- Compiling package two_bit_predictor_sv_unit
# -- Compiling module two_bit_predictor
# 
# Top level modules:
# 	two_bit_predictor
# End time: 20:13:44 on Aug 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work tl_test 
# Start time: 20:13:45 on Aug 06,2025
# Loading sv_std.std
# Loading work.tl_test
# Loading work.out_of_order_sv_unit
# Loading work.out_of_order
# Loading work.fetch_sv_unit
# Loading work.fetch
# Loading work.pc_sv_unit
# Loading work.pc
# Loading work.instructmem
# Loading work.gbhsr_sv_unit
# Loading work.gbhsr
# Loading work.branch_prediction_buffer_sv_unit
# Loading work.bpb
# Loading work.demux_10_to_1024
# Loading work.pipeline_reg_sv_unit
# Loading work.pipeline_reg
# Loading work.new_pc_sv_unit
# Loading work.new_pc
# Loading work.rs_scheduler_sv_unit
# Loading work.rs_scheduler
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.regstat_sv_unit
# Loading work.five_to_thirtytwo_decoder
# Loading work.regstat
# Loading work.rs_sv_unit
# Loading work.rs_module
# Loading work.rs
# Loading work.lsq_sv_unit
# Loading work.lsq
# Loading work.lsq_scheduler_sv_unit
# Loading work.lsq_scheduler
# Loading work.fu_scheduler_sv_unit
# Loading work.fu_scheduler
# Loading work.add_sv_unit
# Loading work.add
# Loading work.adder_32bit
# Loading work.multiply_sv_unit
# Loading work.multiply
# Loading work.datapath
# Loading work.control
# Loading work.divide_sv_unit
# Loading work.divide
# Loading work.datapath_dv
# Loading work.control_dv
# Loading work.memory_sv_unit
# Loading work.memory
# Loading work.datamem
# Loading work.cdb_scheduler_sv_unit
# Loading work.cdb_scheduler
# Loading work.rob_sv_unit
# Loading work.rob
# Loading work.commit_sv_unit
# Loading work.commit
# Loading work.D_FF
# Loading work.two_bit_predictor_sv_unit
# Loading work.two_bit_predictor
# Loading work.register
# Loading work.reg_status_entry
# Loading work.full_add
# Loading work.half_add
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: apral  Hostname: AIDAN-PC1  ProcessID: 3804
#           Attempting to use alternate WLF file "./wlftvwrsqr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvwrsqr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: source/benchmarks/benchmark1.riscv
# Starting single_cycle testbench...
#          0 address requested
# Cycle 7500.00 ns: RS0 took instruction with ROB_entry 1
#          4 address requested
# Cycle 12500.00 ns: RS1 took instruction with ROB_entry 2
#          8 address requested
# Cycle 17500.00 ns: RS2 took instruction with ROB_entry 3
#         12 address requested
# Cycle 22500.00 ns: RS0 took instruction with ROB_entry 4
#         16 address requested
# Cycle 27500.00 ns: RS1 took instruction with ROB_entry 5
#         20 address requested
# Cycle 32500.00 ns: RS2 took instruction with ROB_entry 6
#         24 address requested
# Cycle 37500.00 ns: RS0 took instruction with ROB_entry 7
#         28 address requested
# Cycle 42500.00 ns: RS1 took instruction with ROB_entry 8
#         32 address requested
# Cycle 47500.00 ns: RS3 took instruction with ROB_entry 9
#         36 address requested
# Cycle 52500.00 ns: RS0 took instruction with ROB_entry 10
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         46 address requested
# Cycle 57500.00 ns: RS1 took instruction with ROB_entry 11
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# Cycle 62500.00 ns: RS3 took instruction with ROB_entry 12
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# Cycle 67500.00 ns: RS0 took instruction with ROB_entry 13
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# Cycle 72500.00 ns: RS1 took instruction with ROB_entry 14
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 302500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 307500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 312500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 317500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 322500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 327500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 332500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 337500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 342500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 347500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 352500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 357500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 362500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 367500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 372500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 377500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 382500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 387500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 392500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 397500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 402500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 407500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 412500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 417500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 422500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 427500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 432500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 437500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 442500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 447500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 452500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 457500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 462500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 467500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 472500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 477500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 482500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 487500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 492500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 497500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 502500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 507500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 512500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 517500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 522500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 527500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 532500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 537500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 542500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 547500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 552500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 557500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 562500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 567500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 572500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 577500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 582500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 587500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 592500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 597500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 602500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 607500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 612500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 617500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 622500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 627500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 632500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 637500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 642500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 647500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 652500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 657500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 662500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 667500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 672500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 677500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 682500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 687500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 692500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 697500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 702500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 707500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 712500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 717500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 722500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 727500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 732500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 737500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 742500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 747500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 752500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 757500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 762500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 767500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 772500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 777500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 782500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 787500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 792500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 797500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 802500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 807500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 812500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 817500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 822500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 827500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 832500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 837500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 842500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 847500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 852500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 857500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 862500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 867500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 872500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 877500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 882500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 887500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 892500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 897500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 902500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 907500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 912500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 917500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 922500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 927500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 932500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 937500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 942500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 947500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 952500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 957500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 962500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 967500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 972500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 977500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 982500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 987500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 992500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 997500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 1002500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 1007500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Note: $finish    : source/tl_test.sv(35)
#    Time: 1007500 ns  Iteration: 1  Instance: /tl_test
# 1
# Break in Module tl_test at source/tl_test.sv line 35
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:59 on Aug 07,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 12:43:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:59 on Aug 07,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 12:43:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:59 on Aug 07,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 12:43:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:59 on Aug 07,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 12:43:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:59 on Aug 07,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 12:43:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:59 on Aug 07,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:43:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:43:59 on Aug 07,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:44:00 on Aug 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:00 on Aug 07,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:44:00 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:00 on Aug 07,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 12:44:00 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:00 on Aug 07,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 12:44:00 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:00 on Aug 07,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:44:00 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:00 on Aug 07,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 12:44:00 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:00 on Aug 07,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 12:44:00 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:00 on Aug 07,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:44:00 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:00 on Aug 07,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 12:44:01 on Aug 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:01 on Aug 07,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 12:44:01 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:01 on Aug 07,2025
# vlog -reportprogress 300 source/out_of_order.sv 
# -- Compiling package out_of_order_sv_unit
# -- Compiling module out_of_order
# 
# Top level modules:
# 	out_of_order
# End time: 12:44:01 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:01 on Aug 07,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:44:01 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:01 on Aug 07,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 12:44:01 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:01 on Aug 07,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 12:44:01 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:01 on Aug 07,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 12:44:01 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:01 on Aug 07,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 12:44:01 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:01 on Aug 07,2025
# vlog -reportprogress 300 source/rob_scheduler.sv 
# -- Compiling package rob_scheduler_sv_unit
# -- Compiling module rob_scheduler
# 
# Top level modules:
# 	rob_scheduler
# End time: 12:44:01 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:01 on Aug 07,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 12:44:02 on Aug 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:02 on Aug 07,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# 
# Top level modules:
# 	rs_scheduler
# End time: 12:44:02 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:02 on Aug 07,2025
# vlog -reportprogress 300 source/structs.svh 
# 
# Top level modules:
# 	--none--
# End time: 12:44:02 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:02 on Aug 07,2025
# vlog -reportprogress 300 source/tl_test.sv 
# -- Compiling module tl_test
# 
# Top level modules:
# 	tl_test
# End time: 12:44:02 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:02 on Aug 07,2025
# vlog -reportprogress 300 source/two_bit_predictor.sv 
# -- Compiling package two_bit_predictor_sv_unit
# -- Compiling module two_bit_predictor
# 
# Top level modules:
# 	two_bit_predictor
# End time: 12:44:02 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:44:05 on Aug 07,2025, Elapsed time: 16:30:20
# Errors: 191, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work tl_test 
# Start time: 12:44:06 on Aug 07,2025
# Loading sv_std.std
# Loading work.tl_test
# Loading work.out_of_order_sv_unit
# Loading work.out_of_order
# Loading work.fetch_sv_unit
# Loading work.fetch
# Loading work.pc_sv_unit
# Loading work.pc
# Loading work.instructmem
# Loading work.gbhsr_sv_unit
# Loading work.gbhsr
# Loading work.branch_prediction_buffer_sv_unit
# Loading work.bpb
# Loading work.demux_10_to_1024
# Loading work.pipeline_reg_sv_unit
# Loading work.pipeline_reg
# Loading work.new_pc_sv_unit
# Loading work.new_pc
# Loading work.rs_scheduler_sv_unit
# Loading work.rs_scheduler
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.regstat_sv_unit
# Loading work.five_to_thirtytwo_decoder
# Loading work.regstat
# Loading work.rs_sv_unit
# Loading work.rs_module
# Loading work.rs
# Loading work.lsq_sv_unit
# Loading work.lsq
# Loading work.lsq_scheduler_sv_unit
# Loading work.lsq_scheduler
# Loading work.fu_scheduler_sv_unit
# Loading work.fu_scheduler
# Loading work.add_sv_unit
# Loading work.add
# Loading work.adder_32bit
# Loading work.multiply_sv_unit
# Loading work.multiply
# Loading work.datapath
# Loading work.control
# Loading work.divide_sv_unit
# Loading work.divide
# Loading work.datapath_dv
# Loading work.control_dv
# Loading work.memory_sv_unit
# Loading work.memory
# Loading work.datamem
# Loading work.cdb_scheduler_sv_unit
# Loading work.cdb_scheduler
# Loading work.rob_sv_unit
# Loading work.rob
# Loading work.commit_sv_unit
# Loading work.commit
# Loading work.D_FF
# Loading work.two_bit_predictor_sv_unit
# Loading work.two_bit_predictor
# Loading work.register
# Loading work.reg_status_entry
# Loading work.full_add
# Loading work.half_add
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: apral  Hostname: AIDAN-PC1  ProcessID: 3804
#           Attempting to use alternate WLF file "./wlftjhes39".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjhes39
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: source/benchmarks/benchmark1.riscv
# Starting single_cycle testbench...
#          0 address requested
# Cycle 7500.00 ns: RS0 took instruction with ROB_entry 1
#          4 address requested
# Cycle 12500.00 ns: RS1 took instruction with ROB_entry 2
#          8 address requested
# Cycle 17500.00 ns: RS2 took instruction with ROB_entry 3
#         12 address requested
# Cycle 22500.00 ns: RS0 took instruction with ROB_entry 4
#         16 address requested
# Cycle 27500.00 ns: RS1 took instruction with ROB_entry 5
#         20 address requested
# Cycle 32500.00 ns: RS2 took instruction with ROB_entry 6
#         24 address requested
# Cycle 37500.00 ns: RS0 took instruction with ROB_entry 7
#         28 address requested
# Cycle 42500.00 ns: RS1 took instruction with ROB_entry 8
#         32 address requested
# Cycle 47500.00 ns: RS3 took instruction with ROB_entry 9
#         36 address requested
# Cycle 52500.00 ns: RS0 took instruction with ROB_entry 10
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         46 address requested
# Cycle 57500.00 ns: RS1 took instruction with ROB_entry 11
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# Cycle 62500.00 ns: RS3 took instruction with ROB_entry 12
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# Cycle 67500.00 ns: RS0 took instruction with ROB_entry 13
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# Cycle 72500.00 ns: RS1 took instruction with ROB_entry 14
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 302500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 307500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 312500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 317500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 322500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 327500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 332500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 337500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 342500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 347500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 352500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 357500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 362500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 367500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 372500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 377500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 382500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 387500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 392500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 397500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 402500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 407500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 412500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 417500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 422500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 427500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 432500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 437500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 442500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 447500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 452500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 457500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 462500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 467500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 472500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 477500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 482500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 487500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 492500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 497500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 502500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 507500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 512500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 517500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 522500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 527500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 532500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 537500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 542500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 547500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 552500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 557500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 562500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 567500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 572500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 577500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 582500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 587500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 592500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 597500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 602500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 607500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 612500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 617500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 622500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 627500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 632500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 637500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 642500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 647500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 652500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 657500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 662500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 667500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 672500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 677500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 682500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 687500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 692500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 697500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 702500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 707500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 712500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 717500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 722500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 727500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 732500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 737500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 742500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 747500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 752500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 757500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 762500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 767500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 772500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 777500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 782500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 787500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 792500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 797500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 802500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 807500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 812500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 817500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 822500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 827500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 832500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 837500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 842500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 847500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 852500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 857500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 862500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 867500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 872500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 877500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 882500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 887500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 892500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 897500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 902500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 907500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 912500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 917500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 922500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 927500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 932500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 937500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 942500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 947500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 952500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 957500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 962500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 967500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 972500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 977500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 982500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 987500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 992500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 997500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 1002500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 1007500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Note: $finish    : source/tl_test.sv(35)
#    Time: 1007500 ns  Iteration: 1  Instance: /tl_test
# 1
# Break in Module tl_test at source/tl_test.sv line 35
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/apral/Documents/Shane/OoO_CPU/waves/tl_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:58 on Aug 07,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 12:54:58 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:58 on Aug 07,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 12:54:58 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:58 on Aug 07,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 12:54:58 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:58 on Aug 07,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 12:54:58 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:58 on Aug 07,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 12:54:58 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:58 on Aug 07,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:54:58 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:58 on Aug 07,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:54:58 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:58 on Aug 07,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:54:58 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:58 on Aug 07,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 12:54:58 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:58 on Aug 07,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 12:54:58 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:58 on Aug 07,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:54:58 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:58 on Aug 07,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 12:54:58 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Aug 07,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 12:54:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Aug 07,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:54:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Aug 07,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 12:54:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Aug 07,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 12:54:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Aug 07,2025
# vlog -reportprogress 300 source/out_of_order.sv 
# -- Compiling package out_of_order_sv_unit
# -- Compiling module out_of_order
# 
# Top level modules:
# 	out_of_order
# End time: 12:54:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Aug 07,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:54:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Aug 07,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 12:54:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Aug 07,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 12:54:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Aug 07,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 12:54:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Aug 07,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 12:54:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Aug 07,2025
# vlog -reportprogress 300 source/rob_scheduler.sv 
# -- Compiling package rob_scheduler_sv_unit
# -- Compiling module rob_scheduler
# 
# Top level modules:
# 	rob_scheduler
# End time: 12:54:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Aug 07,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 12:54:59 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:54:59 on Aug 07,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# 
# Top level modules:
# 	rs_scheduler
# End time: 12:55:00 on Aug 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:00 on Aug 07,2025
# vlog -reportprogress 300 source/structs.svh 
# 
# Top level modules:
# 	--none--
# End time: 12:55:00 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:00 on Aug 07,2025
# vlog -reportprogress 300 source/tl_test.sv 
# -- Compiling module tl_test
# 
# Top level modules:
# 	tl_test
# End time: 12:55:00 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:00 on Aug 07,2025
# vlog -reportprogress 300 source/two_bit_predictor.sv 
# -- Compiling package two_bit_predictor_sv_unit
# -- Compiling module two_bit_predictor
# 
# Top level modules:
# 	two_bit_predictor
# End time: 12:55:00 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:55:01 on Aug 07,2025, Elapsed time: 0:10:55
# Errors: 191, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work tl_test 
# Start time: 12:55:01 on Aug 07,2025
# Loading sv_std.std
# Loading work.tl_test
# Loading work.out_of_order_sv_unit
# Loading work.out_of_order
# Loading work.fetch_sv_unit
# Loading work.fetch
# Loading work.pc_sv_unit
# Loading work.pc
# Loading work.instructmem
# Loading work.gbhsr_sv_unit
# Loading work.gbhsr
# Loading work.branch_prediction_buffer_sv_unit
# Loading work.bpb
# Loading work.demux_10_to_1024
# Loading work.pipeline_reg_sv_unit
# Loading work.pipeline_reg
# Loading work.new_pc_sv_unit
# Loading work.new_pc
# Loading work.rs_scheduler_sv_unit
# Loading work.rs_scheduler
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.regstat_sv_unit
# Loading work.five_to_thirtytwo_decoder
# Loading work.regstat
# Loading work.rs_sv_unit
# Loading work.rs_module
# Loading work.rs
# Loading work.lsq_sv_unit
# Loading work.lsq
# Loading work.lsq_scheduler_sv_unit
# Loading work.lsq_scheduler
# Loading work.fu_scheduler_sv_unit
# Loading work.fu_scheduler
# Loading work.add_sv_unit
# Loading work.add
# Loading work.adder_32bit
# Loading work.multiply_sv_unit
# Loading work.multiply
# Loading work.datapath
# Loading work.control
# Loading work.divide_sv_unit
# Loading work.divide
# Loading work.datapath_dv
# Loading work.control_dv
# Loading work.memory_sv_unit
# Loading work.memory
# Loading work.datamem
# Loading work.cdb_scheduler_sv_unit
# Loading work.cdb_scheduler
# Loading work.rob_sv_unit
# Loading work.rob
# Loading work.commit_sv_unit
# Loading work.commit
# Loading work.D_FF
# Loading work.two_bit_predictor_sv_unit
# Loading work.two_bit_predictor
# Loading work.register
# Loading work.reg_status_entry
# Loading work.full_add
# Loading work.half_add
# ** Error: Cannot open macro file: waves/pc_debug_wave.do
# Error in macro ./runlab.do line 44
# Cannot open macro file: waves/pc_debug_wave.do
#     while executing
# "do waves/pc_debug_wave.do"
add wave -position end  sim:/tl_test/dut/fetch_stage/branch
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: apral  Hostname: AIDAN-PC1  ProcessID: 3804
#           Attempting to use alternate WLF file "./wlftq89i0d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq89i0d
add wave -position end  sim:/tl_test/dut/fetch_stage/prediction
add wave -position end  sim:/tl_test/dut/generate_new_pc/commit_pc
add wave -position end  sim:/tl_test/dut/generate_new_pc/commit_imm_se
add wave -position end  sim:/tl_test/dut/generate_new_pc/curr_branch_imm_se
add wave -position end  sim:/tl_test/dut/generate_new_pc/mispredicted
add wave -position end  sim:/tl_test/dut/generate_new_pc/pc_pre
add wave -position end  sim:/tl_test/dut/generate_new_pc/to_be_added
add wave -position end  sim:/tl_test/dut/clk
add wave -position end  sim:/tl_test/dut/stall
add wave -position end  sim:/tl_test/dut/fetch_stage/instruction
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/apral/Documents/Shane/OoO_CPU/waves/pc_debug_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:36 on Aug 07,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 12:58:36 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:36 on Aug 07,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 12:58:36 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:36 on Aug 07,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 12:58:36 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:36 on Aug 07,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 12:58:36 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:36 on Aug 07,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 12:58:36 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:36 on Aug 07,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:58:36 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:36 on Aug 07,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:58:36 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:36 on Aug 07,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 12:58:36 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:36 on Aug 07,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 12:58:36 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:36 on Aug 07,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 12:58:36 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:36 on Aug 07,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:58:36 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:36 on Aug 07,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 12:58:37 on Aug 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:37 on Aug 07,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 12:58:37 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:37 on Aug 07,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 12:58:37 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:37 on Aug 07,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 12:58:37 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:37 on Aug 07,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 12:58:37 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:37 on Aug 07,2025
# vlog -reportprogress 300 source/out_of_order.sv 
# -- Compiling package out_of_order_sv_unit
# -- Compiling module out_of_order
# 
# Top level modules:
# 	out_of_order
# End time: 12:58:37 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:37 on Aug 07,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 12:58:37 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:37 on Aug 07,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 12:58:37 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:37 on Aug 07,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 12:58:37 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:37 on Aug 07,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 12:58:37 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:37 on Aug 07,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 12:58:37 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:37 on Aug 07,2025
# vlog -reportprogress 300 source/rob_scheduler.sv 
# -- Compiling package rob_scheduler_sv_unit
# -- Compiling module rob_scheduler
# 
# Top level modules:
# 	rob_scheduler
# End time: 12:58:37 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:37 on Aug 07,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 12:58:37 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:37 on Aug 07,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# 
# Top level modules:
# 	rs_scheduler
# End time: 12:58:37 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:38 on Aug 07,2025
# vlog -reportprogress 300 source/structs.svh 
# 
# Top level modules:
# 	--none--
# End time: 12:58:38 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:38 on Aug 07,2025
# vlog -reportprogress 300 source/tl_test.sv 
# -- Compiling module tl_test
# 
# Top level modules:
# 	tl_test
# End time: 12:58:38 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:38 on Aug 07,2025
# vlog -reportprogress 300 source/two_bit_predictor.sv 
# -- Compiling package two_bit_predictor_sv_unit
# -- Compiling module two_bit_predictor
# 
# Top level modules:
# 	two_bit_predictor
# End time: 12:58:38 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:58:39 on Aug 07,2025, Elapsed time: 0:03:38
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work tl_test 
# Start time: 12:58:39 on Aug 07,2025
# Loading sv_std.std
# Loading work.tl_test
# Loading work.out_of_order_sv_unit
# Loading work.out_of_order
# Loading work.fetch_sv_unit
# Loading work.fetch
# Loading work.pc_sv_unit
# Loading work.pc
# Loading work.instructmem
# Loading work.gbhsr_sv_unit
# Loading work.gbhsr
# Loading work.branch_prediction_buffer_sv_unit
# Loading work.bpb
# Loading work.demux_10_to_1024
# Loading work.pipeline_reg_sv_unit
# Loading work.pipeline_reg
# Loading work.new_pc_sv_unit
# Loading work.new_pc
# Loading work.rs_scheduler_sv_unit
# Loading work.rs_scheduler
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.regstat_sv_unit
# Loading work.five_to_thirtytwo_decoder
# Loading work.regstat
# Loading work.rs_sv_unit
# Loading work.rs_module
# Loading work.rs
# Loading work.lsq_sv_unit
# Loading work.lsq
# Loading work.lsq_scheduler_sv_unit
# Loading work.lsq_scheduler
# Loading work.fu_scheduler_sv_unit
# Loading work.fu_scheduler
# Loading work.add_sv_unit
# Loading work.add
# Loading work.adder_32bit
# Loading work.multiply_sv_unit
# Loading work.multiply
# Loading work.datapath
# Loading work.control
# Loading work.divide_sv_unit
# Loading work.divide
# Loading work.datapath_dv
# Loading work.control_dv
# Loading work.memory_sv_unit
# Loading work.memory
# Loading work.datamem
# Loading work.cdb_scheduler_sv_unit
# Loading work.cdb_scheduler
# Loading work.rob_sv_unit
# Loading work.rob
# Loading work.commit_sv_unit
# Loading work.commit
# Loading work.D_FF
# Loading work.two_bit_predictor_sv_unit
# Loading work.two_bit_predictor
# Loading work.register
# Loading work.reg_status_entry
# Loading work.full_add
# Loading work.half_add
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: apral  Hostname: AIDAN-PC1  ProcessID: 3804
#           Attempting to use alternate WLF file "./wlfti899aj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti899aj
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: source/benchmarks/benchmark1.riscv
# Starting single_cycle testbench...
#          0 address requested
# Cycle 7500.00 ns: RS0 took instruction with ROB_entry 1
#          4 address requested
# Cycle 12500.00 ns: RS1 took instruction with ROB_entry 2
#          8 address requested
# Cycle 17500.00 ns: RS2 took instruction with ROB_entry 3
#         12 address requested
# Cycle 22500.00 ns: RS0 took instruction with ROB_entry 4
#         16 address requested
# Cycle 27500.00 ns: RS1 took instruction with ROB_entry 5
#         20 address requested
# Cycle 32500.00 ns: RS2 took instruction with ROB_entry 6
#         24 address requested
# Cycle 37500.00 ns: RS0 took instruction with ROB_entry 7
#         28 address requested
# Cycle 42500.00 ns: RS1 took instruction with ROB_entry 8
#         32 address requested
# Cycle 47500.00 ns: RS3 took instruction with ROB_entry 9
#         36 address requested
# Cycle 52500.00 ns: RS0 took instruction with ROB_entry 10
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         46 address requested
# Cycle 57500.00 ns: RS1 took instruction with ROB_entry 11
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# Cycle 62500.00 ns: RS3 took instruction with ROB_entry 12
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# Cycle 67500.00 ns: RS0 took instruction with ROB_entry 13
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# Cycle 72500.00 ns: RS1 took instruction with ROB_entry 14
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 302500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 307500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 312500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 317500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 322500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 327500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 332500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 337500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 342500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 347500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 352500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 357500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 362500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 367500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 372500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 377500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 382500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 387500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 392500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 397500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 402500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 407500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 412500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 417500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 422500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 427500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 432500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 437500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 442500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 447500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 452500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 457500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 462500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 467500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 472500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 477500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 482500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 487500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 492500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 497500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 502500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 507500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 512500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 517500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 522500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 527500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 532500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 537500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 542500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 547500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 552500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 557500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 562500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 567500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 572500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 577500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 582500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 587500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 592500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 597500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 602500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 607500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 612500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 617500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 622500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 627500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 632500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 637500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 642500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 647500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 652500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 657500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 662500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 667500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 672500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 677500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 682500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 687500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 692500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 697500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 702500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 707500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 712500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 717500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 722500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 727500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 732500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 737500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 742500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 747500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 752500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 757500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 762500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 767500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 772500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 777500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 782500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 787500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 792500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 797500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 802500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 807500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 812500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 817500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 822500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 827500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 832500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 837500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 842500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 847500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 852500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 857500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 862500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 867500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 872500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 877500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 882500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 887500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 892500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 897500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 902500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 907500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 912500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 917500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 922500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 927500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 932500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 937500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 942500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 947500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 952500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 957500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 962500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 967500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 972500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 977500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 982500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 987500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 992500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 997500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 1002500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 1007500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Note: $finish    : source/tl_test.sv(35)
#    Time: 1007500 ns  Iteration: 1  Instance: /tl_test
# 1
# Break in Module tl_test at source/tl_test.sv line 35
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/apral/Documents/Shane/OoO_CPU/waves/pc_debug_wave.do
add wave -position end  sim:/tl_test/dut/fetch_stage/index_read
add wave -position 0  sim:/tl_test/dut/fetch_stage/program_counter/pc
add wave -position 1  sim:/tl_test/dut/fetch_stage/program_counter/pc_update
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/apral/Documents/Shane/OoO_CPU/waves/pc_debug_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:54 on Aug 07,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 13:05:54 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:54 on Aug 07,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 13:05:55 on Aug 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:55 on Aug 07,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 13:05:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:55 on Aug 07,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 13:05:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:55 on Aug 07,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 13:05:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:55 on Aug 07,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:05:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:55 on Aug 07,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:05:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:55 on Aug 07,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 13:05:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:55 on Aug 07,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 13:05:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:55 on Aug 07,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 13:05:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:55 on Aug 07,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:05:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:55 on Aug 07,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 13:05:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:55 on Aug 07,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 13:05:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:55 on Aug 07,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 13:05:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:56 on Aug 07,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 13:05:56 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:56 on Aug 07,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 13:05:56 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:56 on Aug 07,2025
# vlog -reportprogress 300 source/out_of_order.sv 
# -- Compiling package out_of_order_sv_unit
# -- Compiling module out_of_order
# 
# Top level modules:
# 	out_of_order
# End time: 13:05:56 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:56 on Aug 07,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 13:05:56 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:56 on Aug 07,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 13:05:56 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:56 on Aug 07,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 13:05:56 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:56 on Aug 07,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 13:05:56 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:56 on Aug 07,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 13:05:56 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:56 on Aug 07,2025
# vlog -reportprogress 300 source/rob_scheduler.sv 
# -- Compiling package rob_scheduler_sv_unit
# -- Compiling module rob_scheduler
# 
# Top level modules:
# 	rob_scheduler
# End time: 13:05:56 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:56 on Aug 07,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 13:05:56 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:56 on Aug 07,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# 
# Top level modules:
# 	rs_scheduler
# End time: 13:05:56 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:56 on Aug 07,2025
# vlog -reportprogress 300 source/structs.svh 
# 
# Top level modules:
# 	--none--
# End time: 13:05:56 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:57 on Aug 07,2025
# vlog -reportprogress 300 source/tl_test.sv 
# -- Compiling module tl_test
# 
# Top level modules:
# 	tl_test
# End time: 13:05:57 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:57 on Aug 07,2025
# vlog -reportprogress 300 source/two_bit_predictor.sv 
# -- Compiling package two_bit_predictor_sv_unit
# -- Compiling module two_bit_predictor
# 
# Top level modules:
# 	two_bit_predictor
# End time: 13:05:57 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:05:58 on Aug 07,2025, Elapsed time: 0:07:19
# Errors: 191, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work tl_test 
# Start time: 13:05:58 on Aug 07,2025
# Loading sv_std.std
# Loading work.tl_test
# Loading work.out_of_order_sv_unit
# Loading work.out_of_order
# Loading work.fetch_sv_unit
# Loading work.fetch
# Loading work.pc_sv_unit
# Loading work.pc
# Loading work.instructmem
# Loading work.gbhsr_sv_unit
# Loading work.gbhsr
# Loading work.branch_prediction_buffer_sv_unit
# Loading work.bpb
# Loading work.demux_10_to_1024
# Loading work.pipeline_reg_sv_unit
# Loading work.pipeline_reg
# Loading work.new_pc_sv_unit
# Loading work.new_pc
# Loading work.rs_scheduler_sv_unit
# Loading work.rs_scheduler
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.regstat_sv_unit
# Loading work.five_to_thirtytwo_decoder
# Loading work.regstat
# Loading work.rs_sv_unit
# Loading work.rs_module
# Loading work.rs
# Loading work.lsq_sv_unit
# Loading work.lsq
# Loading work.lsq_scheduler_sv_unit
# Loading work.lsq_scheduler
# Loading work.fu_scheduler_sv_unit
# Loading work.fu_scheduler
# Loading work.add_sv_unit
# Loading work.add
# Loading work.adder_32bit
# Loading work.multiply_sv_unit
# Loading work.multiply
# Loading work.datapath
# Loading work.control
# Loading work.divide_sv_unit
# Loading work.divide
# Loading work.datapath_dv
# Loading work.control_dv
# Loading work.memory_sv_unit
# Loading work.memory
# Loading work.datamem
# Loading work.cdb_scheduler_sv_unit
# Loading work.cdb_scheduler
# Loading work.rob_sv_unit
# Loading work.rob
# Loading work.commit_sv_unit
# Loading work.commit
# Loading work.D_FF
# Loading work.two_bit_predictor_sv_unit
# Loading work.two_bit_predictor
# Loading work.register
# Loading work.reg_status_entry
# Loading work.full_add
# Loading work.half_add
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: apral  Hostname: AIDAN-PC1  ProcessID: 3804
#           Attempting to use alternate WLF file "./wlftsjf8bn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsjf8bn
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: source/benchmarks/benchmark1.riscv
# Starting single_cycle testbench...
#          0 address requested
# Cycle 7500.00 ns: RS0 took instruction with ROB_entry 1
#          4 address requested
# Cycle 12500.00 ns: RS1 took instruction with ROB_entry 2
#          8 address requested
# Cycle 17500.00 ns: RS2 took instruction with ROB_entry 3
#         12 address requested
# Cycle 22500.00 ns: RS0 took instruction with ROB_entry 4
#         16 address requested
# Cycle 27500.00 ns: RS1 took instruction with ROB_entry 5
#         20 address requested
# Cycle 32500.00 ns: RS2 took instruction with ROB_entry 6
#         24 address requested
# Cycle 37500.00 ns: RS0 took instruction with ROB_entry 7
#         28 address requested
# Cycle 42500.00 ns: RS1 took instruction with ROB_entry 8
#         32 address requested
# Cycle 47500.00 ns: RS3 took instruction with ROB_entry 9
#         36 address requested
# Cycle 52500.00 ns: RS0 took instruction with ROB_entry 10
# ** Error: Assertion error.
#    Time: 57500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         46 address requested
# Cycle 57500.00 ns: RS1 took instruction with ROB_entry 11
# ** Error: Assertion error.
#    Time: 62500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# Cycle 62500.00 ns: RS3 took instruction with ROB_entry 12
# ** Error: Assertion error.
#    Time: 67500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# Cycle 67500.00 ns: RS0 took instruction with ROB_entry 13
# ** Error: Assertion error.
#    Time: 72500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# Cycle 72500.00 ns: RS1 took instruction with ROB_entry 14
# ** Error: Assertion error.
#    Time: 77500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 82500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 87500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 92500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 97500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 102500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 107500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 112500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 117500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 122500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 127500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 132500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 137500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 142500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 147500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 152500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 157500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 162500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 167500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 172500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 177500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 182500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 187500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 192500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 197500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 202500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 207500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 212500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 217500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 222500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 227500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 232500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 237500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 242500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 247500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 252500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 257500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 262500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 267500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 272500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 277500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 282500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 287500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 292500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 297500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 302500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 307500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 312500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 317500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 322500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 327500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 332500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 337500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 342500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 347500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 352500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 357500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 362500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 367500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 372500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 377500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 382500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 387500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 392500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 397500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 402500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 407500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 412500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 417500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 422500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 427500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 432500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 437500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 442500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 447500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 452500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 457500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 462500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 467500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 472500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 477500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 482500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 487500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 492500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 497500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 502500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 507500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 512500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 517500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 522500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 527500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 532500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 537500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 542500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 547500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 552500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 557500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 562500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 567500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 572500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 577500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 582500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 587500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 592500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 597500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 602500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 607500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 612500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 617500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 622500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 627500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 632500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 637500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 642500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 647500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 652500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 657500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 662500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 667500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 672500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 677500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 682500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 687500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 692500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 697500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 702500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 707500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 712500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 717500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 722500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 727500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 732500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 737500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 742500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 747500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 752500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 757500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 762500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 767500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 772500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 777500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 782500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 787500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 792500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 797500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 802500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 807500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 812500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 817500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 822500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 827500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 832500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 837500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 842500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 847500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 852500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 857500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 862500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 867500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 872500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 877500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 882500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 887500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 892500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 897500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 902500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 907500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 912500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 917500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 922500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 927500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 932500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 937500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 942500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 947500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 952500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 957500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 962500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 967500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 972500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 977500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 982500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 987500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 992500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 997500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 1002500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Error: Assertion error.
#    Time: 1007500 ns  Scope: tl_test.dut.fetch_stage.program_counter.inst File: source/instructmem.sv Line: 36
#         50 address requested
# ** Note: $finish    : source/tl_test.sv(35)
#    Time: 1007500 ns  Iteration: 1  Instance: /tl_test
# 1
# Break in Module tl_test at source/tl_test.sv line 35
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:23 on Aug 07,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 13:11:23 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:23 on Aug 07,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 13:11:23 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:23 on Aug 07,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 13:11:23 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:23 on Aug 07,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 13:11:23 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:23 on Aug 07,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 13:11:23 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:23 on Aug 07,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:11:23 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:23 on Aug 07,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:11:23 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:23 on Aug 07,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 13:11:23 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:23 on Aug 07,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 13:11:23 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:23 on Aug 07,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 13:11:24 on Aug 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:24 on Aug 07,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:11:24 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:24 on Aug 07,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 13:11:24 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:24 on Aug 07,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 13:11:24 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:24 on Aug 07,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 13:11:24 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:24 on Aug 07,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 13:11:24 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:24 on Aug 07,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 13:11:24 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:24 on Aug 07,2025
# vlog -reportprogress 300 source/out_of_order.sv 
# -- Compiling package out_of_order_sv_unit
# -- Compiling module out_of_order
# 
# Top level modules:
# 	out_of_order
# End time: 13:11:24 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:24 on Aug 07,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 13:11:24 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:24 on Aug 07,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 13:11:24 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:24 on Aug 07,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 13:11:24 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:24 on Aug 07,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 13:11:24 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:24 on Aug 07,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 13:11:24 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:24 on Aug 07,2025
# vlog -reportprogress 300 source/rob_scheduler.sv 
# -- Compiling package rob_scheduler_sv_unit
# -- Compiling module rob_scheduler
# 
# Top level modules:
# 	rob_scheduler
# End time: 13:11:25 on Aug 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:25 on Aug 07,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 13:11:25 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:25 on Aug 07,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# 
# Top level modules:
# 	rs_scheduler
# End time: 13:11:25 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:25 on Aug 07,2025
# vlog -reportprogress 300 source/structs.svh 
# 
# Top level modules:
# 	--none--
# End time: 13:11:25 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:25 on Aug 07,2025
# vlog -reportprogress 300 source/tl_test.sv 
# -- Compiling module tl_test
# 
# Top level modules:
# 	tl_test
# End time: 13:11:25 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:11:25 on Aug 07,2025
# vlog -reportprogress 300 source/two_bit_predictor.sv 
# -- Compiling package two_bit_predictor_sv_unit
# -- Compiling module two_bit_predictor
# 
# Top level modules:
# 	two_bit_predictor
# End time: 13:11:25 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:11:26 on Aug 07,2025, Elapsed time: 0:05:28
# Errors: 191, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work tl_test 
# Start time: 13:11:26 on Aug 07,2025
# Loading sv_std.std
# Loading work.tl_test
# Loading work.out_of_order_sv_unit
# Loading work.out_of_order
# Loading work.fetch_sv_unit
# Loading work.fetch
# Loading work.pc_sv_unit
# Loading work.pc
# Loading work.instructmem
# Loading work.gbhsr_sv_unit
# Loading work.gbhsr
# Loading work.branch_prediction_buffer_sv_unit
# Loading work.bpb
# Loading work.demux_10_to_1024
# Loading work.pipeline_reg_sv_unit
# Loading work.pipeline_reg
# Loading work.new_pc_sv_unit
# Loading work.new_pc
# Loading work.rs_scheduler_sv_unit
# Loading work.rs_scheduler
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.regstat_sv_unit
# Loading work.five_to_thirtytwo_decoder
# Loading work.regstat
# Loading work.rs_sv_unit
# Loading work.rs_module
# Loading work.rs
# Loading work.lsq_sv_unit
# Loading work.lsq
# Loading work.lsq_scheduler_sv_unit
# Loading work.lsq_scheduler
# Loading work.fu_scheduler_sv_unit
# Loading work.fu_scheduler
# Loading work.add_sv_unit
# Loading work.add
# Loading work.adder_32bit
# Loading work.multiply_sv_unit
# Loading work.multiply
# Loading work.datapath
# Loading work.control
# Loading work.divide_sv_unit
# Loading work.divide
# Loading work.datapath_dv
# Loading work.control_dv
# Loading work.memory_sv_unit
# Loading work.memory
# Loading work.datamem
# Loading work.cdb_scheduler_sv_unit
# Loading work.cdb_scheduler
# Loading work.rob_sv_unit
# Loading work.rob
# Loading work.commit_sv_unit
# Loading work.commit
# Loading work.D_FF
# Loading work.two_bit_predictor_sv_unit
# Loading work.two_bit_predictor
# Loading work.register
# Loading work.reg_status_entry
# Loading work.full_add
# Loading work.half_add
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: apral  Hostname: AIDAN-PC1  ProcessID: 3804
#           Attempting to use alternate WLF file "./wlftr9mh6e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr9mh6e
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: source/benchmarks/benchmark1.riscv
# Starting single_cycle testbench...
#          0 address requested
# Cycle 7500.00 ns: RS0 took instruction with ROB_entry 1
#          4 address requested
# Cycle 12500.00 ns: RS1 took instruction with ROB_entry 2
#          8 address requested
# Cycle 17500.00 ns: RS2 took instruction with ROB_entry 3
#         12 address requested
# Cycle 22500.00 ns: RS0 took instruction with ROB_entry 4
#         16 address requested
# Cycle 27500.00 ns: RS1 took instruction with ROB_entry 5
#         20 address requested
# Cycle 32500.00 ns: RS2 took instruction with ROB_entry 6
#         24 address requested
# Cycle 37500.00 ns: RS0 took instruction with ROB_entry 7
#         28 address requested
# Cycle 42500.00 ns: RS1 took instruction with ROB_entry 8
#         32 address requested
# Cycle 47500.00 ns: RS3 took instruction with ROB_entry 9
#         36 address requested
# Cycle 52500.00 ns: RS0 took instruction with ROB_entry 10
#         40 address requested
# Cycle 57500.00 ns: RS1 took instruction with ROB_entry 11
#         44 address requested
# Cycle 62500.00 ns: RS3 took instruction with ROB_entry 12
#         48 address requested
# Cycle 67500.00 ns: RS0 took instruction with ROB_entry 13
#         52 address requested
# Cycle 72500.00 ns: RS1 took instruction with ROB_entry 14
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
# ** Note: $finish    : source/tl_test.sv(35)
#    Time: 1007500 ns  Iteration: 1  Instance: /tl_test
# 1
# Break in Module tl_test at source/tl_test.sv line 35
add wave -position end  sim:/tl_test/dut/fetch_stage/history_reg/history
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/apral/Documents/Shane/OoO_CPU/waves/pc_debug_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:53 on Aug 07,2025
# vlog -reportprogress 300 source/divide.sv 
# -- Compiling package divide_sv_unit
# -- Compiling module divide
# -- Compiling module datapath_dv
# -- Compiling module control_dv
# -- Compiling module divide_tb
# 
# Top level modules:
# 	divide_tb
# End time: 13:12:53 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:53 on Aug 07,2025
# vlog -reportprogress 300 source/add.sv 
# -- Compiling package add_sv_unit
# -- Compiling module add
# -- Compiling module adder_32bit
# -- Compiling module full_add
# -- Compiling module half_add
# -- Compiling module zero_detect
# 
# Top level modules:
# 	add
# 	zero_detect
# End time: 13:12:53 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:53 on Aug 07,2025
# vlog -reportprogress 300 source/branch_prediction_buffer.sv 
# -- Compiling package branch_prediction_buffer_sv_unit
# -- Compiling module bpb
# -- Compiling module demux_10_to_1024
# 
# Top level modules:
# 	bpb
# End time: 13:12:54 on Aug 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:54 on Aug 07,2025
# vlog -reportprogress 300 source/cdb_scheduler.sv 
# -- Compiling package cdb_scheduler_sv_unit
# -- Compiling module cdb_scheduler
# 
# Top level modules:
# 	cdb_scheduler
# End time: 13:12:54 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:54 on Aug 07,2025
# vlog -reportprogress 300 source/commit.sv 
# -- Compiling package commit_sv_unit
# -- Compiling module commit
# 
# Top level modules:
# 	commit
# End time: 13:12:54 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:54 on Aug 07,2025
# vlog -reportprogress 300 source/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:12:54 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:54 on Aug 07,2025
# vlog -reportprogress 300 source/datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:12:54 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:54 on Aug 07,2025
# vlog -reportprogress 300 source/fetch.sv 
# -- Compiling package fetch_sv_unit
# -- Compiling module fetch
# 
# Top level modules:
# 	fetch
# End time: 13:12:54 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:54 on Aug 07,2025
# vlog -reportprogress 300 source/fu_scheduler.sv 
# -- Compiling package fu_scheduler_sv_unit
# -- Compiling module fu_scheduler
# 
# Top level modules:
# 	fu_scheduler
# End time: 13:12:54 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:54 on Aug 07,2025
# vlog -reportprogress 300 source/gbhsr.sv 
# -- Compiling package gbhsr_sv_unit
# -- Compiling module gbhsr
# 
# Top level modules:
# 	gbhsr
# End time: 13:12:54 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:54 on Aug 07,2025
# vlog -reportprogress 300 source/instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:12:54 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:54 on Aug 07,2025
# vlog -reportprogress 300 source/lsq.sv 
# -- Compiling package lsq_sv_unit
# -- Compiling module lsq
# 
# Top level modules:
# 	lsq
# End time: 13:12:54 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:54 on Aug 07,2025
# vlog -reportprogress 300 source/lsq_scheduler.sv 
# -- Compiling package lsq_scheduler_sv_unit
# -- Compiling module lsq_scheduler
# 
# Top level modules:
# 	lsq_scheduler
# End time: 13:12:54 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:54 on Aug 07,2025
# vlog -reportprogress 300 source/memory.sv 
# -- Compiling package memory_sv_unit
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 13:12:54 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:54 on Aug 07,2025
# vlog -reportprogress 300 source/multiply.sv 
# -- Compiling package multiply_sv_unit
# -- Compiling module multiply
# -- Compiling module datapath
# -- Compiling module control
# -- Compiling module multiply_tb
# 
# Top level modules:
# 	multiply_tb
# End time: 13:12:54 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:54 on Aug 07,2025
# vlog -reportprogress 300 source/new_pc.sv 
# -- Compiling package new_pc_sv_unit
# -- Compiling module new_pc
# 
# Top level modules:
# 	new_pc
# End time: 13:12:54 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:54 on Aug 07,2025
# vlog -reportprogress 300 source/out_of_order.sv 
# -- Compiling package out_of_order_sv_unit
# -- Compiling module out_of_order
# 
# Top level modules:
# 	out_of_order
# End time: 13:12:55 on Aug 07,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:55 on Aug 07,2025
# vlog -reportprogress 300 source/pc.sv 
# -- Compiling package pc_sv_unit
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 13:12:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:55 on Aug 07,2025
# vlog -reportprogress 300 source/pipeline_reg.sv 
# -- Compiling package pipeline_reg_sv_unit
# -- Compiling module pipeline_reg
# 
# Top level modules:
# 	pipeline_reg
# End time: 13:12:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:55 on Aug 07,2025
# vlog -reportprogress 300 source/regfile.sv 
# -- Compiling package regfile_sv_unit
# -- Compiling module regfile
# -- Compiling module register
# 
# Top level modules:
# 	regfile
# End time: 13:12:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:55 on Aug 07,2025
# vlog -reportprogress 300 source/regstat.sv 
# -- Compiling package regstat_sv_unit
# -- Compiling module regstat
# -- Compiling module reg_status_entry
# -- Compiling module five_to_thirtytwo_decoder
# 
# Top level modules:
# 	regstat
# End time: 13:12:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:55 on Aug 07,2025
# vlog -reportprogress 300 source/rob.sv 
# -- Compiling package rob_sv_unit
# -- Compiling module rob
# 
# Top level modules:
# 	rob
# End time: 13:12:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:55 on Aug 07,2025
# vlog -reportprogress 300 source/rob_scheduler.sv 
# -- Compiling package rob_scheduler_sv_unit
# -- Compiling module rob_scheduler
# 
# Top level modules:
# 	rob_scheduler
# End time: 13:12:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:55 on Aug 07,2025
# vlog -reportprogress 300 source/rs.sv 
# -- Compiling package rs_sv_unit
# -- Compiling module rs_module
# -- Compiling module rs
# 
# Top level modules:
# 	rs_module
# End time: 13:12:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:55 on Aug 07,2025
# vlog -reportprogress 300 source/rs_scheduler.sv 
# -- Compiling package rs_scheduler_sv_unit
# -- Compiling module rs_scheduler
# 
# Top level modules:
# 	rs_scheduler
# End time: 13:12:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:55 on Aug 07,2025
# vlog -reportprogress 300 source/structs.svh 
# 
# Top level modules:
# 	--none--
# End time: 13:12:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:55 on Aug 07,2025
# vlog -reportprogress 300 source/tl_test.sv 
# -- Compiling module tl_test
# 
# Top level modules:
# 	tl_test
# End time: 13:12:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:55 on Aug 07,2025
# vlog -reportprogress 300 source/two_bit_predictor.sv 
# -- Compiling package two_bit_predictor_sv_unit
# -- Compiling module two_bit_predictor
# 
# Top level modules:
# 	two_bit_predictor
# End time: 13:12:55 on Aug 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:12:57 on Aug 07,2025, Elapsed time: 0:01:31
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work tl_test 
# Start time: 13:12:57 on Aug 07,2025
# Loading sv_std.std
# Loading work.tl_test
# Loading work.out_of_order_sv_unit
# Loading work.out_of_order
# Loading work.fetch_sv_unit
# Loading work.fetch
# Loading work.pc_sv_unit
# Loading work.pc
# Loading work.instructmem
# Loading work.gbhsr_sv_unit
# Loading work.gbhsr
# Loading work.branch_prediction_buffer_sv_unit
# Loading work.bpb
# Loading work.demux_10_to_1024
# Loading work.pipeline_reg_sv_unit
# Loading work.pipeline_reg
# Loading work.new_pc_sv_unit
# Loading work.new_pc
# Loading work.rs_scheduler_sv_unit
# Loading work.rs_scheduler
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.regstat_sv_unit
# Loading work.five_to_thirtytwo_decoder
# Loading work.regstat
# Loading work.rs_sv_unit
# Loading work.rs_module
# Loading work.rs
# Loading work.lsq_sv_unit
# Loading work.lsq
# Loading work.lsq_scheduler_sv_unit
# Loading work.lsq_scheduler
# Loading work.fu_scheduler_sv_unit
# Loading work.fu_scheduler
# Loading work.add_sv_unit
# Loading work.add
# Loading work.adder_32bit
# Loading work.multiply_sv_unit
# Loading work.multiply
# Loading work.datapath
# Loading work.control
# Loading work.divide_sv_unit
# Loading work.divide
# Loading work.datapath_dv
# Loading work.control_dv
# Loading work.memory_sv_unit
# Loading work.memory
# Loading work.datamem
# Loading work.cdb_scheduler_sv_unit
# Loading work.cdb_scheduler
# Loading work.rob_sv_unit
# Loading work.rob
# Loading work.commit_sv_unit
# Loading work.commit
# Loading work.D_FF
# Loading work.two_bit_predictor_sv_unit
# Loading work.two_bit_predictor
# Loading work.register
# Loading work.reg_status_entry
# Loading work.full_add
# Loading work.half_add
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: apral  Hostname: AIDAN-PC1  ProcessID: 3804
#           Attempting to use alternate WLF file "./wlftek7sib".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftek7sib
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: source/benchmarks/benchmark1.riscv
# Starting single_cycle testbench...
#          0 address requested
# Cycle 7500.00 ns: RS0 took instruction with ROB_entry 1
#          4 address requested
# Cycle 12500.00 ns: RS1 took instruction with ROB_entry 2
#          8 address requested
# Cycle 17500.00 ns: RS2 took instruction with ROB_entry 3
#         12 address requested
# Cycle 22500.00 ns: RS0 took instruction with ROB_entry 4
#         16 address requested
# Cycle 27500.00 ns: RS1 took instruction with ROB_entry 5
#         20 address requested
# Cycle 32500.00 ns: RS2 took instruction with ROB_entry 6
#         24 address requested
# Cycle 37500.00 ns: RS0 took instruction with ROB_entry 7
#         28 address requested
# Cycle 42500.00 ns: RS1 took instruction with ROB_entry 8
#         32 address requested
# Cycle 47500.00 ns: RS3 took instruction with ROB_entry 9
#         36 address requested
# Cycle 52500.00 ns: RS0 took instruction with ROB_entry 10
#         40 address requested
# Cycle 57500.00 ns: RS1 took instruction with ROB_entry 11
#         44 address requested
# Cycle 62500.00 ns: RS3 took instruction with ROB_entry 12
#         48 address requested
# Cycle 67500.00 ns: RS0 took instruction with ROB_entry 13
#         52 address requested
# Cycle 72500.00 ns: RS1 took instruction with ROB_entry 14
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
#         56 address requested
# ** Note: $finish    : source/tl_test.sv(35)
#    Time: 1007500 ns  Iteration: 1  Instance: /tl_test
# 1
# Break in Module tl_test at source/tl_test.sv line 35
