#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 26 14:48:07 2020
# Process ID: 16432
# Current directory: C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13288 C:\Users\Adam\Downloads\INF1500\INF1500_2034584_2081643_Lab5\lab5\lab5.xpr
# Log file: C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/vivado.log
# Journal file: C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.863 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.srcs/sources_1/new/SYSTEM.vhd w ]
add_files C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.srcs/sources_1/new/SYSTEM.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top SYSTEM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SYSTEM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SYSTEM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.srcs/sources_1/new/CHRONO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CHRONO_VHDL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.srcs/sources_1/new/PULSE_GEN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PULSE_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.srcs/sources_1/new/SYSTEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYSTEM'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto fb8143bc462b4706b94b280ddc200677 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SYSTEM_behav xil_defaultlib.SYSTEM -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fb8143bc462b4706b94b280ddc200677 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SYSTEM_behav xil_defaultlib.SYSTEM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <CLK_PULSE> does not exist in entity <PULSE_GEN>.  Please compare the definition of block <PULSE_GEN> to its component declaration and its instantion to detect the mismatch. [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.srcs/sources_1/new/SYSTEM.vhd:46]
ERROR: [VRFC 10-718] formal port <S_PULSE> does not exist in entity <PULSE_GEN>.  Please compare the definition of block <PULSE_GEN> to its component declaration and its instantion to detect the mismatch. [C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.srcs/sources_1/new/SYSTEM.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit system in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.863 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SYSTEM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SYSTEM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.srcs/sources_1/new/SYSTEM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYSTEM'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto fb8143bc462b4706b94b280ddc200677 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SYSTEM_behav xil_defaultlib.SYSTEM -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fb8143bc462b4706b94b280ddc200677 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SYSTEM_behav xil_defaultlib.SYSTEM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture pulse_genbehavioral of entity xil_defaultlib.PULSE_GEN [pulse_gen_default]
Compiling architecture chronobehavioral of entity xil_defaultlib.CHRONO_VHDL [chrono_vhdl_default]
Compiling architecture systembehavioral of entity xil_defaultlib.system
Built simulation snapshot SYSTEM_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/SYSTEM_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/SYSTEM_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 26 16:17:22 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 26 16:17:22 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.863 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adam/Downloads/INF1500/INF1500_2034584_2081643_Lab5/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SYSTEM_behav -key {Behavioral:sim_1:Functional:SYSTEM} -tclbatch {SYSTEM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source SYSTEM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SYSTEM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1014.863 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.863 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 27 00:30:41 2020...
