readme for dir: ETSE_GDSP/

## Readmes in this repo:

* [./Readme.md](https://github.com/tsotnep/ETSE_GDSP)
* [./Documentation/README.md](https://github.com/tsotnep/ETSE_GDSP/tree/master/Documentation)
* [./ip_cores/README.md](https://github.com/tsotnep/ETSE_GDSP/tree/master/ip_cores)
* [./project/README.md](https://github.com/tsotnep/ETSE_GDSP/tree/master/project)
* [./src/README.md](https://github.com/tsotnep/ETSE_GDSP/tree/master/src)
* [./src/diff/README.md](https://github.com/tsotnep/ETSE_GDSP/tree/master/src/diff)
* [./src/matlab/README.md](https://github.com/tsotnep/ETSE_GDSP/tree/master/src/matlab)
* [./src/tcl/README.md](https://github.com/tsotnep/ETSE_GDSP/tree/master/src/tcl)



## List of Content

    -Documentation  -technical documentation of the ETSE_GDSP IP
    -ip_cores       -ip cores that can be used/imported in any Xilinx ISE or Xilinx Vivado project.
    -project        -project files for Xilinx ISE and Xilinx Vivado, that perform the behavioral simulation
    -src            -all kind of source files for the ip.

**Please note that you should not change any name existing in the project. everything is connected.**



This repository contains matrix multiplier. 

This matrix multiplier is intented to be implemented on FPGA.

The matrix multiplier performs parallel multiplications in order to save time.




Developmen boards used:

    virtex 7 - zedboard zynq 7000
    virtex 6 - ml 605
