{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701872209391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701872209393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 11:16:49 2023 " "Processing started: Wed Dec  6 11:16:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701872209393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872209393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval " "Command: quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872209393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701872210001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701872210001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bitsipo.v 1 1 " "Found 1 design units, including 1 entities, in source file register8bitsipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 register8bitSIPO " "Found entity 1: register8bitSIPO" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file map_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_decoder " "Found entity 1: map_decoder" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_state_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file game_state_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_state_decoder " "Found entity 1: game_state_decoder" {  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_display_decoder " "Found entity 1: full_display_decoder" {  } { { "full_display_decoder.v" "" { Text "C:/CD/CD_PBL_2/full_display_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222492 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "demux4x1.v " "Can't analyze file -- file demux4x1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701872222500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x8.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x8 " "Found entity 1: demux1x8" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colune_display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file colune_display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 colune_display_decoder " "Found entity 1: colune_display_decoder" {  } { { "colune_display_decoder.v" "" { Text "C:/CD/CD_PBL_2/colune_display_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "attack_round.v 1 1 " "Found 1 design units, including 1 entities, in source file attack_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 attack_round " "Found entity 1: attack_round" {  } { { "attack_round.v" "" { Text "C:/CD/CD_PBL_2/attack_round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_fliflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_fliflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_fliflop.v" "" { Text "C:/CD/CD_PBL_2/t_fliflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "sr_flipflop.v" "" { Text "C:/CD/CD_PBL_2/sr_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222516 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register8bit.v " "Can't analyze file -- file register8bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701872222524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop " "Found entity 1: jk_flipflop" {  } { { "jk_flipflop.v" "" { Text "C:/CD/CD_PBL_2/jk_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.v" "" { Text "C:/CD/CD_PBL_2/freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "C:/CD/CD_PBL_2/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayer.v 1 1 " "Found 1 design units, including 1 entities, in source file displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayer " "Found entity 1: displayer" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3bit " "Found entity 1: counter3bit" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222543 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "batalha_naval.v(88) " "Verilog HDL Module Instantiation warning at batalha_naval.v(88): ignored dangling comma in List of Port Connections" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 88 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1701872222546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "batalha_naval.v 1 1 " "Found 1 design units, including 1 entities, in source file batalha_naval.v" { { "Info" "ISGN_ENTITY_NAME" "1 batalha_naval " "Found entity 1: batalha_naval" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect mux2x1.v(7) " "Verilog HDL Implicit Net warning at mux2x1.v(7): created implicit net for \"notSelect\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0_w mux2x1.v(9) " "Verilog HDL Implicit Net warning at mux2x1.v(9): created implicit net for \"and0_w\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_w mux2x1.v(10) " "Verilog HDL Implicit Net warning at mux2x1.v(10): created implicit net for \"and1_w\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_w mux2x1.v(12) " "Verilog HDL Implicit Net warning at mux2x1.v(12): created implicit net for \"out_w\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_1 register8bitSIPO.v(10) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(10): created implicit net for \"dff_out_1\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_2 register8bitSIPO.v(19) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(19): created implicit net for \"dff_out_2\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_3 register8bitSIPO.v(28) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(28): created implicit net for \"dff_out_3\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_4 register8bitSIPO.v(37) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(37): created implicit net for \"dff_out_4\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_5 register8bitSIPO.v(46) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(46): created implicit net for \"dff_out_5\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_6 register8bitSIPO.v(55) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(55): created implicit net for \"dff_out_6\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_7 register8bitSIPO.v(64) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(64): created implicit net for \"dff_out_7\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_8 register8bitSIPO.v(73) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(73): created implicit net for \"dff_out_8\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable map_decoder.v(22) " "Verilog HDL Implicit Net warning at map_decoder.v(22): created implicit net for \"notEnable\"" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnablePreparation game_state_decoder.v(11) " "Verilog HDL Implicit Net warning at game_state_decoder.v(11): created implicit net for \"notEnablePreparation\"" {  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect2 demux1x8.v(9) " "Verilog HDL Implicit Net warning at demux1x8.v(9): created implicit net for \"notSelect2\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable1 demux1x8.v(11) " "Verilog HDL Implicit Net warning at demux1x8.v(11): created implicit net for \"enable1\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable2 demux1x8.v(12) " "Verilog HDL Implicit Net warning at demux1x8.v(12): created implicit net for \"enable2\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_w debouncer.v(6) " "Verilog HDL Implicit Net warning at debouncer.v(6): created implicit net for \"clk_w\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max debouncer.v(6) " "Verilog HDL Implicit Net warning at debouncer.v(6): created implicit net for \"max\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notButton debouncer.v(7) " "Verilog HDL Implicit Net warning at debouncer.v(7): created implicit net for \"notButton\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut1 debouncer.v(14) " "Verilog HDL Implicit Net warning at debouncer.v(14): created implicit net for \"tffOut1\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut2 debouncer.v(23) " "Verilog HDL Implicit Net warning at debouncer.v(23): created implicit net for \"tffOut2\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut3 debouncer.v(31) " "Verilog HDL Implicit Net warning at debouncer.v(31): created implicit net for \"tffOut3\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut4 debouncer.v(40) " "Verilog HDL Implicit Net warning at debouncer.v(40): created implicit net for \"tffOut4\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut5 debouncer.v(48) " "Verilog HDL Implicit Net warning at debouncer.v(48): created implicit net for \"tffOut5\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable colune_display_decoder.v(21) " "Verilog HDL Implicit Net warning at colune_display_decoder.v(21): created implicit net for \"notEnable\"" {  } { { "colune_display_decoder.v" "" { Text "C:/CD/CD_PBL_2/colune_display_decoder.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "confirmAttack_w attack_round.v(16) " "Verilog HDL Implicit Net warning at attack_round.v(16): created implicit net for \"confirmAttack_w\"" {  } { { "attack_round.v" "" { Text "C:/CD/CD_PBL_2/attack_round.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ledRgbRed attack_round.v(95) " "Verilog HDL Implicit Net warning at attack_round.v(95): created implicit net for \"ledRgbRed\"" {  } { { "attack_round.v" "" { Text "C:/CD/CD_PBL_2/attack_round.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ledRgbGreen attack_round.v(98) " "Verilog HDL Implicit Net warning at attack_round.v(98): created implicit net for \"ledRgbGreen\"" {  } { { "attack_round.v" "" { Text "C:/CD/CD_PBL_2/attack_round.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect2 mux8x1.v(52) " "Verilog HDL Implicit Net warning at mux8x1.v(52): created implicit net for \"notSelect2\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable1 mux8x1.v(56) " "Verilog HDL Implicit Net warning at mux8x1.v(56): created implicit net for \"enable1\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable2 mux8x1.v(57) " "Verilog HDL Implicit Net warning at mux8x1.v(57): created implicit net for \"enable2\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect0 mux4x1.v(39) " "Verilog HDL Implicit Net warning at mux4x1.v(39): created implicit net for \"notSelect0\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect1 mux4x1.v(40) " "Verilog HDL Implicit Net warning at mux4x1.v(40): created implicit net for \"notSelect1\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counterEnable displayer.v(21) " "Verilog HDL Implicit Net warning at displayer.v(21): created implicit net for \"counterEnable\"" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopStart displayer.v(24) " "Verilog HDL Implicit Net warning at displayer.v(24): created implicit net for \"loopStart\"" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopEnd displayer.v(25) " "Verilog HDL Implicit Net warning at displayer.v(25): created implicit net for \"loopEnd\"" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopReset displayer.v(29) " "Verilog HDL Implicit Net warning at displayer.v(29): created implicit net for \"loopReset\"" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_1 counter3bit.v(20) " "Verilog HDL Implicit Net warning at counter3bit.v(20): created implicit net for \"tff_out_1\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notTff1_w counter3bit.v(22) " "Verilog HDL Implicit Net warning at counter3bit.v(22): created implicit net for \"notTff1_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_2 counter3bit.v(34) " "Verilog HDL Implicit Net warning at counter3bit.v(34): created implicit net for \"tff_out_2\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notTff2_w counter3bit.v(36) " "Verilog HDL Implicit Net warning at counter3bit.v(36): created implicit net for \"notTff2_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_3 counter3bit.v(46) " "Verilog HDL Implicit Net warning at counter3bit.v(46): created implicit net for \"tff_out_3\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notTff3_w counter3bit.v(48) " "Verilog HDL Implicit Net warning at counter3bit.v(48): created implicit net for \"notTff3_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorMod1_w counter3bit.v(60) " "Verilog HDL Implicit Net warning at counter3bit.v(60): created implicit net for \"xorMod1_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorMod2_w counter3bit.v(62) " "Verilog HDL Implicit Net warning at counter3bit.v(62): created implicit net for \"xorMod2_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorMod3_w counter3bit.v(64) " "Verilog HDL Implicit Net warning at counter3bit.v(64): created implicit net for \"xorMod3_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "up counter3bit.v(70) " "Verilog HDL Implicit Net warning at counter3bit.v(70): created implicit net for \"up\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopStartUp counter3bit.v(72) " "Verilog HDL Implicit Net warning at counter3bit.v(72): created implicit net for \"loopStartUp\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopStartDown counter3bit.v(73) " "Verilog HDL Implicit Net warning at counter3bit.v(73): created implicit net for \"loopStartDown\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk batalha_naval.v(39) " "Verilog HDL Implicit Net warning at batalha_naval.v(39): created implicit net for \"clk\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enablePreparation batalha_naval.v(45) " "Verilog HDL Implicit Net warning at batalha_naval.v(45): created implicit net for \"enablePreparation\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enableAttack batalha_naval.v(46) " "Verilog HDL Implicit Net warning at batalha_naval.v(46): created implicit net for \"enableAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable batalha_naval.v(47) " "Verilog HDL Implicit Net warning at batalha_naval.v(47): created implicit net for \"enable\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedNextMap batalha_naval.v(54) " "Verilog HDL Implicit Net warning at batalha_naval.v(54): created implicit net for \"debouncedNextMap\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "map_code batalha_naval.v(61) " "Verilog HDL Implicit Net warning at batalha_naval.v(61): created implicit net for \"map_code\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedConfirmAttack batalha_naval.v(75) " "Verilog HDL Implicit Net warning at batalha_naval.v(75): created implicit net for \"debouncedConfirmAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "batalha_naval " "Elaborating entity \"batalha_naval\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701872222611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:freq_div_1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:freq_div_1\"" {  } { { "batalha_naval.v" "freq_div_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop freq_div:freq_div_1\|t_flipflop:t_flipflop_0 " "Elaborating entity \"t_flipflop\" for hierarchy \"freq_div:freq_div_1\|t_flipflop:t_flipflop_0\"" {  } { { "freq_div.v" "t_flipflop_0" { Text "C:/CD/CD_PBL_2/freq_div.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_state_decoder game_state_decoder:game_state_decoder_1 " "Elaborating entity \"game_state_decoder\" for hierarchy \"game_state_decoder:game_state_decoder_1\"" {  } { { "batalha_naval.v" "game_state_decoder_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncerNextMap " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncerNextMap\"" {  } { { "batalha_naval.v" "debouncerNextMap" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter3bit counter3bit:counterMapCode " "Elaborating entity \"counter3bit\" for hierarchy \"counter3bit:counterMapCode\"" {  } { { "batalha_naval.v" "counterMapCode" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_decoder map_decoder:map_decoder_1 " "Elaborating entity \"map_decoder\" for hierarchy \"map_decoder:map_decoder_1\"" {  } { { "batalha_naval.v" "map_decoder_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222664 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 map_decoder.v(278) " "Verilog HDL warning at map_decoder.v(278): actual bit length 32 differs from formal bit length 1" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 278 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701872222668 "|batalha_naval|map_decoder:map_decoder_1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 map_decoder.v(279) " "Verilog HDL warning at map_decoder.v(279): actual bit length 32 differs from formal bit length 1" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 279 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701872222668 "|batalha_naval|map_decoder:map_decoder_1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 map_decoder.v(280) " "Verilog HDL warning at map_decoder.v(280): actual bit length 32 differs from formal bit length 1" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 280 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701872222668 "|batalha_naval|map_decoder:map_decoder_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attack_round attack_round:attack_round_1 " "Elaborating entity \"attack_round\" for hierarchy \"attack_round:attack_round_1\"" {  } { { "batalha_naval.v" "attack_round_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop attack_round:attack_round_1\|d_flipflop:selected_map_register\[0\] " "Elaborating entity \"d_flipflop\" for hierarchy \"attack_round:attack_round_1\|d_flipflop:selected_map_register\[0\]\"" {  } { { "attack_round.v" "selected_map_register\[0\]" { Text "C:/CD/CD_PBL_2/attack_round.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x8 attack_round:attack_round_1\|demux1x8:yCoordDemuxHitsMap " "Elaborating entity \"demux1x8\" for hierarchy \"attack_round:attack_round_1\|demux1x8:yCoordDemuxHitsMap\"" {  } { { "attack_round.v" "yCoordDemuxHitsMap" { Text "C:/CD/CD_PBL_2/attack_round.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222691 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux1x4.v 1 1 " "Using design file demux1x4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x4 " "Found entity 1: demux1x4" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701872222712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect0 demux1x4.v(9) " "Verilog HDL Implicit Net warning at demux1x4.v(9): created implicit net for \"notSelect0\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect1 demux1x4.v(10) " "Verilog HDL Implicit Net warning at demux1x4.v(10): created implicit net for \"notSelect1\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x4 attack_round:attack_round_1\|demux1x8:yCoordDemuxHitsMap\|demux1x4:demux1x4_1 " "Elaborating entity \"demux1x4\" for hierarchy \"attack_round:attack_round_1\|demux1x8:yCoordDemuxHitsMap\|demux1x4:demux1x4_1\"" {  } { { "demux1x8.v" "demux1x4_1" { Text "C:/CD/CD_PBL_2/demux1x8.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 attack_round:attack_round_1\|mux8x1:xCoordMuxSelectedMap\[0\] " "Elaborating entity \"mux8x1\" for hierarchy \"attack_round:attack_round_1\|mux8x1:xCoordMuxSelectedMap\[0\]\"" {  } { { "attack_round.v" "xCoordMuxSelectedMap\[0\]" { Text "C:/CD/CD_PBL_2/attack_round.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 attack_round:attack_round_1\|mux8x1:xCoordMuxSelectedMap\[0\]\|mux4x1:mux4x1_1 " "Elaborating entity \"mux4x1\" for hierarchy \"attack_round:attack_round_1\|mux8x1:xCoordMuxSelectedMap\[0\]\|mux4x1:mux4x1_1\"" {  } { { "mux8x1.v" "mux4x1_1" { Text "C:/CD/CD_PBL_2/mux8x1.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imageselect.v 1 1 " "Using design file imageselect.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 imageSelect " "Found entity 1: imageSelect" {  } { { "imageselect.v" "" { Text "C:/CD/CD_PBL_2/imageselect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222751 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701872222751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageSelect imageSelect:imageSelect_1 " "Elaborating entity \"imageSelect\" for hierarchy \"imageSelect:imageSelect_1\"" {  } { { "batalha_naval.v" "imageSelect_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 imageSelect:imageSelect_1\|mux2x1:muxMaps\[0\] " "Elaborating entity \"mux2x1\" for hierarchy \"imageSelect:imageSelect_1\|mux2x1:muxMaps\[0\]\"" {  } { { "imageselect.v" "muxMaps\[0\]" { Text "C:/CD/CD_PBL_2/imageselect.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayer displayer:matriz_displayer " "Elaborating entity \"displayer\" for hierarchy \"displayer:matriz_displayer\"" {  } { { "batalha_naval.v" "matriz_displayer" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8bitSIPO displayer:matriz_displayer\|register8bitSIPO:register8bitSIPO_1 " "Elaborating entity \"register8bitSIPO\" for hierarchy \"displayer:matriz_displayer\|register8bitSIPO:register8bitSIPO_1\"" {  } { { "displayer.v" "register8bitSIPO_1" { Text "C:/CD/CD_PBL_2/displayer.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_display_decoder full_display_decoder:full_display_decoder_1 " "Elaborating entity \"full_display_decoder\" for hierarchy \"full_display_decoder:full_display_decoder_1\"" {  } { { "batalha_naval.v" "full_display_decoder_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colune_display_decoder full_display_decoder:full_display_decoder_1\|colune_display_decoder:status_decoder " "Elaborating entity \"colune_display_decoder\" for hierarchy \"full_display_decoder:full_display_decoder_1\|colune_display_decoder:status_decoder\"" {  } { { "full_display_decoder.v" "status_decoder" { Text "C:/CD/CD_PBL_2/full_display_decoder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayer displayer:segment_display " "Elaborating entity \"displayer\" for hierarchy \"displayer:segment_display\"" {  } { { "batalha_naval.v" "segment_display" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222777 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_2 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_2" { Text "C:/CD/CD_PBL_2/counter3bit.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222845 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_1 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_1" { Text "C:/CD/CD_PBL_2/counter3bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222845 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_0 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_0" { Text "C:/CD/CD_PBL_2/counter3bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222845 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_2 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_2" { Text "C:/CD/CD_PBL_2/counter3bit.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222854 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_1 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_1" { Text "C:/CD/CD_PBL_2/counter3bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222855 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_0 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_0" { Text "C:/CD/CD_PBL_2/counter3bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222855 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_5 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_5" { Text "C:/CD/CD_PBL_2/debouncer.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222885 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_4 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_4" { Text "C:/CD/CD_PBL_2/debouncer.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222885 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_3 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_3" { Text "C:/CD/CD_PBL_2/debouncer.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222886 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_2 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_2" { Text "C:/CD/CD_PBL_2/debouncer.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222886 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_1 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_1" { Text "C:/CD/CD_PBL_2/debouncer.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222886 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_1"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701872223031 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701872223031 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "52 " "52 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701872223396 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701872224156 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701872224156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701872224156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701872224156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701872224296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 11:17:04 2023 " "Processing ended: Wed Dec  6 11:17:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701872224296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701872224296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701872224296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872224296 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701872226495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701872226497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 11:17:05 2023 " "Processing started: Wed Dec  6 11:17:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701872226497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701872226497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off batalha_naval -c batalha_naval " "Command: quartus_fit --read_settings_files=off --write_settings_files=off batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701872226497 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701872228773 ""}
{ "Info" "0" "" "Project  = batalha_naval" {  } {  } 0 0 "Project  = batalha_naval" 0 0 "Fitter" 0 0 1701872228775 ""}
{ "Info" "0" "" "Revision = batalha_naval" {  } {  } 0 0 "Revision = batalha_naval" 0 0 "Fitter" 0 0 1701872228775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701872228857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701872228858 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "batalha_naval EPM240T100C5 " "Selected device EPM240T100C5 for design \"batalha_naval\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701872228863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701872228935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701872228935 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701872229014 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701872229020 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872229358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872229358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872229358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872229358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872229358 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701872229358 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "batalha_naval.sdc " "Synopsys Design Constraints File file not found: 'batalha_naval.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701872229520 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701872229525 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out " "Clock target debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out of clock debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1701872229542 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out " "Clock target debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out of clock debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1701872229543 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1701872229553 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1701872229553 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     cpld_clk " "   1.000     cpld_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out " "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_2\|out " "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_2\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_3\|out " "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_3\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_4\|out " "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_4\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out " "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_2\|out " "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_2\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_3\|out " "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_3\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_4\|out " "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_4\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 displayer:matriz_displayer\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_0\|out " "   1.000 displayer:matriz_displayer\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_0\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 displayer:matriz_displayer\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_1\|out " "   1.000 displayer:matriz_displayer\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 displayer:segment_display\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_0\|out " "   1.000 displayer:segment_display\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_0\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 displayer:segment_display\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_1\|out " "   1.000 displayer:segment_display\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_0\|out " "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_0\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_1\|out " "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out " "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 game_state_code\[0\] " "   1.000 game_state_code\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701872229554 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701872229569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701872229570 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1701872229584 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out Global clock " "Automatically promoted some destinations of signal \"freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out " "Destination \"freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out\" may be non-global or may not use global clock" {  } { { "t_fliflop.v" "" { Text "C:/CD/CD_PBL_2/t_fliflop.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229612 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncerConfirmAttack\|or0 " "Destination \"debouncer:debouncerConfirmAttack\|or0\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229612 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncerNextMap\|or0 " "Destination \"debouncer:debouncerNextMap\|or0\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229612 ""}  } { { "t_fliflop.v" "" { Text "C:/CD/CD_PBL_2/t_fliflop.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701872229612 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "game_state_decoder:game_state_decoder_1\|and1 Global clock " "Automatically promoted some destinations of signal \"game_state_decoder:game_state_decoder_1\|and1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "game_state_decoder:game_state_decoder_1\|or0~0 " "Destination \"game_state_decoder:game_state_decoder_1\|or0~0\" may be non-global or may not use global clock" {  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 15 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "map_decoder:map_decoder_1\|orEnable\[0\] " "Destination \"map_decoder:map_decoder_1\|orEnable\[0\]\" may be non-global or may not use global clock" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 23 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[0\]\|mux4x1:mux4x1_1\|or1~0 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[0\]\|mux4x1:mux4x1_1\|or1~0\" may be non-global or may not use global clock" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 47 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "imageSelect:imageSelect_1\|mux2x1:muxMaps\[31\]\|or0~0 " "Destination \"imageSelect:imageSelect_1\|mux2x1:muxMaps\[31\]\|or0~0\" may be non-global or may not use global clock" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[0\]\|or1~1 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[0\]\|or1~1\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[3\]\|or1~6 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[3\]\|or1~6\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~6 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~6\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "attack_round:attack_round_1\|d_flipflop:selected_map_register\[12\]\|out " "Destination \"attack_round:attack_round_1\|d_flipflop:selected_map_register\[12\]\|out\" may be non-global or may not use global clock" {  } { { "d_flipflop.v" "" { Text "C:/CD/CD_PBL_2/d_flipflop.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[4\]\|or1~4 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[4\]\|or1~4\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~5 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~5\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1701872229613 ""}  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 13 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701872229613 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "game_state_decoder:game_state_decoder_1\|or0~0 Global clock " "Automatically promoted some destinations of signal \"game_state_decoder:game_state_decoder_1\|or0~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[0\]\|or1~5 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[0\]\|or1~5\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~3 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~3\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~8 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~8\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[2\]\|or1~1 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[2\]\|or1~1\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[2\]\|or1~2 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[2\]\|or1~2\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[3\]\|or1~11 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[3\]\|or1~11\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[4\]\|or1~9 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[4\]\|or1~9\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[5\]\|or1~2 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[5\]\|or1~2\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[6\]\|or1~2 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[6\]\|or1~2\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|andLoopResetEnable " "Destination \"displayer:matriz_displayer\|andLoopResetEnable\" may be non-global or may not use global clock" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 30 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1701872229615 ""}  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 15 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701872229615 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "confirmAttack Global clock " "Automatically promoted some destinations of signal \"confirmAttack\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncerConfirmAttack\|or0 " "Destination \"debouncer:debouncerConfirmAttack\|or0\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229616 ""}  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 16 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701872229616 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "confirmAttack " "Pin \"confirmAttack\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { confirmAttack } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "confirmAttack" } } } } { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CD/CD_PBL_2/" { { 0 { 0 ""} 0 1264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1701872229616 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1701872229617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1701872229624 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1701872229688 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1701872229802 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1701872229804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1701872229804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701872229804 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701872229876 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701872229891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701872230182 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_CBES" "30 24 " "Fitter requires 30 LABs to implement the design, but the device contains only 24 LABs" {  } { { "c:/intelfpga_lite/22.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/CD/CD_PBL_2/" "LE" } }  } 0 170012 "Fitter requires %1!d! LABs to implement the design, but the device contains only %2!d! LABs" 0 0 "Fitter" 0 -1 1701872230361 ""}
{ "Warning" "WVPR20K_VPR_WARN_USER_TO_TRY_REGPACK_LEVEL_INCREASE" "" "The Fitter is having difficulty fitting the design.  Try increasing the \"Auto Packed Register\" setting under \"Advanced Fitter Settings\" to minimize area." {  } {  } 0 14714 "The Fitter is having difficulty fitting the design.  Try increasing the \"Auto Packed Register\" setting under \"Advanced Fitter Settings\" to minimize area." 0 0 "Fitter" 0 -1 1701872230362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701872230362 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701872230364 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1701872230567 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1701872230569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CD/CD_PBL_2/output_files/batalha_naval.fit.smsg " "Generated suppressed messages file C:/CD/CD_PBL_2/output_files/batalha_naval.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701872230700 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5511 " "Peak virtual memory: 5511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701872230772 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec  6 11:17:10 2023 " "Processing ended: Wed Dec  6 11:17:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701872230772 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701872230772 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701872230772 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701872230772 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 87 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 87 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701872231617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701872209391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701872209393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  6 11:16:49 2023 " "Processing started: Wed Dec  6 11:16:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701872209393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872209393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval " "Command: quartus_map --read_settings_files=on --write_settings_files=off batalha_naval -c batalha_naval" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872209393 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701872210001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701872210001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bitsipo.v 1 1 " "Found 1 design units, including 1 entities, in source file register8bitsipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 register8bitSIPO " "Found entity 1: register8bitSIPO" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file map_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_decoder " "Found entity 1: map_decoder" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_state_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file game_state_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_state_decoder " "Found entity 1: game_state_decoder" {  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_display_decoder " "Found entity 1: full_display_decoder" {  } { { "full_display_decoder.v" "" { Text "C:/CD/CD_PBL_2/full_display_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222492 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "demux4x1.v " "Can't analyze file -- file demux4x1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701872222500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1x8.v 1 1 " "Found 1 design units, including 1 entities, in source file demux1x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x8 " "Found entity 1: demux1x8" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colune_display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file colune_display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 colune_display_decoder " "Found entity 1: colune_display_decoder" {  } { { "colune_display_decoder.v" "" { Text "C:/CD/CD_PBL_2/colune_display_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "attack_round.v 1 1 " "Found 1 design units, including 1 entities, in source file attack_round.v" { { "Info" "ISGN_ENTITY_NAME" "1 attack_round " "Found entity 1: attack_round" {  } { { "attack_round.v" "" { Text "C:/CD/CD_PBL_2/attack_round.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_fliflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_fliflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_fliflop.v" "" { Text "C:/CD/CD_PBL_2/t_fliflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "sr_flipflop.v" "" { Text "C:/CD/CD_PBL_2/sr_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222516 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register8bit.v " "Can't analyze file -- file register8bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701872222524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop " "Found entity 1: jk_flipflop" {  } { { "jk_flipflop.v" "" { Text "C:/CD/CD_PBL_2/jk_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div " "Found entity 1: freq_div" {  } { { "freq_div.v" "" { Text "C:/CD/CD_PBL_2/freq_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "C:/CD/CD_PBL_2/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayer.v 1 1 " "Found 1 design units, including 1 entities, in source file displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayer " "Found entity 1: displayer" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3bit " "Found entity 1: counter3bit" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222543 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "batalha_naval.v(88) " "Verilog HDL Module Instantiation warning at batalha_naval.v(88): ignored dangling comma in List of Port Connections" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 88 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1701872222546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "batalha_naval.v 1 1 " "Found 1 design units, including 1 entities, in source file batalha_naval.v" { { "Info" "ISGN_ENTITY_NAME" "1 batalha_naval " "Found entity 1: batalha_naval" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect mux2x1.v(7) " "Verilog HDL Implicit Net warning at mux2x1.v(7): created implicit net for \"notSelect\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and0_w mux2x1.v(9) " "Verilog HDL Implicit Net warning at mux2x1.v(9): created implicit net for \"and0_w\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_w mux2x1.v(10) " "Verilog HDL Implicit Net warning at mux2x1.v(10): created implicit net for \"and1_w\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_w mux2x1.v(12) " "Verilog HDL Implicit Net warning at mux2x1.v(12): created implicit net for \"out_w\"" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_1 register8bitSIPO.v(10) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(10): created implicit net for \"dff_out_1\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_2 register8bitSIPO.v(19) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(19): created implicit net for \"dff_out_2\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_3 register8bitSIPO.v(28) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(28): created implicit net for \"dff_out_3\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222547 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_4 register8bitSIPO.v(37) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(37): created implicit net for \"dff_out_4\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_5 register8bitSIPO.v(46) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(46): created implicit net for \"dff_out_5\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_6 register8bitSIPO.v(55) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(55): created implicit net for \"dff_out_6\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_7 register8bitSIPO.v(64) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(64): created implicit net for \"dff_out_7\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dff_out_8 register8bitSIPO.v(73) " "Verilog HDL Implicit Net warning at register8bitSIPO.v(73): created implicit net for \"dff_out_8\"" {  } { { "register8bitSIPO.v" "" { Text "C:/CD/CD_PBL_2/register8bitSIPO.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable map_decoder.v(22) " "Verilog HDL Implicit Net warning at map_decoder.v(22): created implicit net for \"notEnable\"" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnablePreparation game_state_decoder.v(11) " "Verilog HDL Implicit Net warning at game_state_decoder.v(11): created implicit net for \"notEnablePreparation\"" {  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect2 demux1x8.v(9) " "Verilog HDL Implicit Net warning at demux1x8.v(9): created implicit net for \"notSelect2\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable1 demux1x8.v(11) " "Verilog HDL Implicit Net warning at demux1x8.v(11): created implicit net for \"enable1\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable2 demux1x8.v(12) " "Verilog HDL Implicit Net warning at demux1x8.v(12): created implicit net for \"enable2\"" {  } { { "demux1x8.v" "" { Text "C:/CD/CD_PBL_2/demux1x8.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_w debouncer.v(6) " "Verilog HDL Implicit Net warning at debouncer.v(6): created implicit net for \"clk_w\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max debouncer.v(6) " "Verilog HDL Implicit Net warning at debouncer.v(6): created implicit net for \"max\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notButton debouncer.v(7) " "Verilog HDL Implicit Net warning at debouncer.v(7): created implicit net for \"notButton\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222548 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut1 debouncer.v(14) " "Verilog HDL Implicit Net warning at debouncer.v(14): created implicit net for \"tffOut1\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut2 debouncer.v(23) " "Verilog HDL Implicit Net warning at debouncer.v(23): created implicit net for \"tffOut2\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut3 debouncer.v(31) " "Verilog HDL Implicit Net warning at debouncer.v(31): created implicit net for \"tffOut3\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut4 debouncer.v(40) " "Verilog HDL Implicit Net warning at debouncer.v(40): created implicit net for \"tffOut4\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tffOut5 debouncer.v(48) " "Verilog HDL Implicit Net warning at debouncer.v(48): created implicit net for \"tffOut5\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable colune_display_decoder.v(21) " "Verilog HDL Implicit Net warning at colune_display_decoder.v(21): created implicit net for \"notEnable\"" {  } { { "colune_display_decoder.v" "" { Text "C:/CD/CD_PBL_2/colune_display_decoder.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "confirmAttack_w attack_round.v(16) " "Verilog HDL Implicit Net warning at attack_round.v(16): created implicit net for \"confirmAttack_w\"" {  } { { "attack_round.v" "" { Text "C:/CD/CD_PBL_2/attack_round.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ledRgbRed attack_round.v(95) " "Verilog HDL Implicit Net warning at attack_round.v(95): created implicit net for \"ledRgbRed\"" {  } { { "attack_round.v" "" { Text "C:/CD/CD_PBL_2/attack_round.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ledRgbGreen attack_round.v(98) " "Verilog HDL Implicit Net warning at attack_round.v(98): created implicit net for \"ledRgbGreen\"" {  } { { "attack_round.v" "" { Text "C:/CD/CD_PBL_2/attack_round.v" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect2 mux8x1.v(52) " "Verilog HDL Implicit Net warning at mux8x1.v(52): created implicit net for \"notSelect2\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable1 mux8x1.v(56) " "Verilog HDL Implicit Net warning at mux8x1.v(56): created implicit net for \"enable1\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable2 mux8x1.v(57) " "Verilog HDL Implicit Net warning at mux8x1.v(57): created implicit net for \"enable2\"" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect0 mux4x1.v(39) " "Verilog HDL Implicit Net warning at mux4x1.v(39): created implicit net for \"notSelect0\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect1 mux4x1.v(40) " "Verilog HDL Implicit Net warning at mux4x1.v(40): created implicit net for \"notSelect1\"" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222549 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "counterEnable displayer.v(21) " "Verilog HDL Implicit Net warning at displayer.v(21): created implicit net for \"counterEnable\"" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopStart displayer.v(24) " "Verilog HDL Implicit Net warning at displayer.v(24): created implicit net for \"loopStart\"" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopEnd displayer.v(25) " "Verilog HDL Implicit Net warning at displayer.v(25): created implicit net for \"loopEnd\"" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopReset displayer.v(29) " "Verilog HDL Implicit Net warning at displayer.v(29): created implicit net for \"loopReset\"" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_1 counter3bit.v(20) " "Verilog HDL Implicit Net warning at counter3bit.v(20): created implicit net for \"tff_out_1\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notTff1_w counter3bit.v(22) " "Verilog HDL Implicit Net warning at counter3bit.v(22): created implicit net for \"notTff1_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_2 counter3bit.v(34) " "Verilog HDL Implicit Net warning at counter3bit.v(34): created implicit net for \"tff_out_2\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notTff2_w counter3bit.v(36) " "Verilog HDL Implicit Net warning at counter3bit.v(36): created implicit net for \"notTff2_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff_out_3 counter3bit.v(46) " "Verilog HDL Implicit Net warning at counter3bit.v(46): created implicit net for \"tff_out_3\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notTff3_w counter3bit.v(48) " "Verilog HDL Implicit Net warning at counter3bit.v(48): created implicit net for \"notTff3_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorMod1_w counter3bit.v(60) " "Verilog HDL Implicit Net warning at counter3bit.v(60): created implicit net for \"xorMod1_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorMod2_w counter3bit.v(62) " "Verilog HDL Implicit Net warning at counter3bit.v(62): created implicit net for \"xorMod2_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorMod3_w counter3bit.v(64) " "Verilog HDL Implicit Net warning at counter3bit.v(64): created implicit net for \"xorMod3_w\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "up counter3bit.v(70) " "Verilog HDL Implicit Net warning at counter3bit.v(70): created implicit net for \"up\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222550 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopStartUp counter3bit.v(72) " "Verilog HDL Implicit Net warning at counter3bit.v(72): created implicit net for \"loopStartUp\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loopStartDown counter3bit.v(73) " "Verilog HDL Implicit Net warning at counter3bit.v(73): created implicit net for \"loopStartDown\"" {  } { { "counter3bit.v" "" { Text "C:/CD/CD_PBL_2/counter3bit.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk batalha_naval.v(39) " "Verilog HDL Implicit Net warning at batalha_naval.v(39): created implicit net for \"clk\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enablePreparation batalha_naval.v(45) " "Verilog HDL Implicit Net warning at batalha_naval.v(45): created implicit net for \"enablePreparation\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enableAttack batalha_naval.v(46) " "Verilog HDL Implicit Net warning at batalha_naval.v(46): created implicit net for \"enableAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable batalha_naval.v(47) " "Verilog HDL Implicit Net warning at batalha_naval.v(47): created implicit net for \"enable\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedNextMap batalha_naval.v(54) " "Verilog HDL Implicit Net warning at batalha_naval.v(54): created implicit net for \"debouncedNextMap\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "map_code batalha_naval.v(61) " "Verilog HDL Implicit Net warning at batalha_naval.v(61): created implicit net for \"map_code\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedConfirmAttack batalha_naval.v(75) " "Verilog HDL Implicit Net warning at batalha_naval.v(75): created implicit net for \"debouncedConfirmAttack\"" {  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "batalha_naval " "Elaborating entity \"batalha_naval\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701872222611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:freq_div_1 " "Elaborating entity \"freq_div\" for hierarchy \"freq_div:freq_div_1\"" {  } { { "batalha_naval.v" "freq_div_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop freq_div:freq_div_1\|t_flipflop:t_flipflop_0 " "Elaborating entity \"t_flipflop\" for hierarchy \"freq_div:freq_div_1\|t_flipflop:t_flipflop_0\"" {  } { { "freq_div.v" "t_flipflop_0" { Text "C:/CD/CD_PBL_2/freq_div.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_state_decoder game_state_decoder:game_state_decoder_1 " "Elaborating entity \"game_state_decoder\" for hierarchy \"game_state_decoder:game_state_decoder_1\"" {  } { { "batalha_naval.v" "game_state_decoder_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncerNextMap " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncerNextMap\"" {  } { { "batalha_naval.v" "debouncerNextMap" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter3bit counter3bit:counterMapCode " "Elaborating entity \"counter3bit\" for hierarchy \"counter3bit:counterMapCode\"" {  } { { "batalha_naval.v" "counterMapCode" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_decoder map_decoder:map_decoder_1 " "Elaborating entity \"map_decoder\" for hierarchy \"map_decoder:map_decoder_1\"" {  } { { "batalha_naval.v" "map_decoder_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222664 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 map_decoder.v(278) " "Verilog HDL warning at map_decoder.v(278): actual bit length 32 differs from formal bit length 1" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 278 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701872222668 "|batalha_naval|map_decoder:map_decoder_1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 map_decoder.v(279) " "Verilog HDL warning at map_decoder.v(279): actual bit length 32 differs from formal bit length 1" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 279 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701872222668 "|batalha_naval|map_decoder:map_decoder_1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 map_decoder.v(280) " "Verilog HDL warning at map_decoder.v(280): actual bit length 32 differs from formal bit length 1" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 280 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1701872222668 "|batalha_naval|map_decoder:map_decoder_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attack_round attack_round:attack_round_1 " "Elaborating entity \"attack_round\" for hierarchy \"attack_round:attack_round_1\"" {  } { { "batalha_naval.v" "attack_round_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop attack_round:attack_round_1\|d_flipflop:selected_map_register\[0\] " "Elaborating entity \"d_flipflop\" for hierarchy \"attack_round:attack_round_1\|d_flipflop:selected_map_register\[0\]\"" {  } { { "attack_round.v" "selected_map_register\[0\]" { Text "C:/CD/CD_PBL_2/attack_round.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x8 attack_round:attack_round_1\|demux1x8:yCoordDemuxHitsMap " "Elaborating entity \"demux1x8\" for hierarchy \"attack_round:attack_round_1\|demux1x8:yCoordDemuxHitsMap\"" {  } { { "attack_round.v" "yCoordDemuxHitsMap" { Text "C:/CD/CD_PBL_2/attack_round.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222691 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux1x4.v 1 1 " "Using design file demux1x4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demux1x4 " "Found entity 1: demux1x4" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701872222712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect0 demux1x4.v(9) " "Verilog HDL Implicit Net warning at demux1x4.v(9): created implicit net for \"notSelect0\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222712 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSelect1 demux1x4.v(10) " "Verilog HDL Implicit Net warning at demux1x4.v(10): created implicit net for \"notSelect1\"" {  } { { "demux1x4.v" "" { Text "C:/CD/CD_PBL_2/demux1x4.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1x4 attack_round:attack_round_1\|demux1x8:yCoordDemuxHitsMap\|demux1x4:demux1x4_1 " "Elaborating entity \"demux1x4\" for hierarchy \"attack_round:attack_round_1\|demux1x8:yCoordDemuxHitsMap\|demux1x4:demux1x4_1\"" {  } { { "demux1x8.v" "demux1x4_1" { Text "C:/CD/CD_PBL_2/demux1x8.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 attack_round:attack_round_1\|mux8x1:xCoordMuxSelectedMap\[0\] " "Elaborating entity \"mux8x1\" for hierarchy \"attack_round:attack_round_1\|mux8x1:xCoordMuxSelectedMap\[0\]\"" {  } { { "attack_round.v" "xCoordMuxSelectedMap\[0\]" { Text "C:/CD/CD_PBL_2/attack_round.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 attack_round:attack_round_1\|mux8x1:xCoordMuxSelectedMap\[0\]\|mux4x1:mux4x1_1 " "Elaborating entity \"mux4x1\" for hierarchy \"attack_round:attack_round_1\|mux8x1:xCoordMuxSelectedMap\[0\]\|mux4x1:mux4x1_1\"" {  } { { "mux8x1.v" "mux4x1_1" { Text "C:/CD/CD_PBL_2/mux8x1.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imageselect.v 1 1 " "Using design file imageselect.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 imageSelect " "Found entity 1: imageSelect" {  } { { "imageselect.v" "" { Text "C:/CD/CD_PBL_2/imageselect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701872222751 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701872222751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageSelect imageSelect:imageSelect_1 " "Elaborating entity \"imageSelect\" for hierarchy \"imageSelect:imageSelect_1\"" {  } { { "batalha_naval.v" "imageSelect_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 imageSelect:imageSelect_1\|mux2x1:muxMaps\[0\] " "Elaborating entity \"mux2x1\" for hierarchy \"imageSelect:imageSelect_1\|mux2x1:muxMaps\[0\]\"" {  } { { "imageselect.v" "muxMaps\[0\]" { Text "C:/CD/CD_PBL_2/imageselect.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayer displayer:matriz_displayer " "Elaborating entity \"displayer\" for hierarchy \"displayer:matriz_displayer\"" {  } { { "batalha_naval.v" "matriz_displayer" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8bitSIPO displayer:matriz_displayer\|register8bitSIPO:register8bitSIPO_1 " "Elaborating entity \"register8bitSIPO\" for hierarchy \"displayer:matriz_displayer\|register8bitSIPO:register8bitSIPO_1\"" {  } { { "displayer.v" "register8bitSIPO_1" { Text "C:/CD/CD_PBL_2/displayer.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_display_decoder full_display_decoder:full_display_decoder_1 " "Elaborating entity \"full_display_decoder\" for hierarchy \"full_display_decoder:full_display_decoder_1\"" {  } { { "batalha_naval.v" "full_display_decoder_1" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colune_display_decoder full_display_decoder:full_display_decoder_1\|colune_display_decoder:status_decoder " "Elaborating entity \"colune_display_decoder\" for hierarchy \"full_display_decoder:full_display_decoder_1\|colune_display_decoder:status_decoder\"" {  } { { "full_display_decoder.v" "status_decoder" { Text "C:/CD/CD_PBL_2/full_display_decoder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayer displayer:segment_display " "Elaborating entity \"displayer\" for hierarchy \"displayer:segment_display\"" {  } { { "batalha_naval.v" "segment_display" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701872222777 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_2 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_2" { Text "C:/CD/CD_PBL_2/counter3bit.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222845 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_1 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_1" { Text "C:/CD/CD_PBL_2/counter3bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222845 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_0 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_0" { Text "C:/CD/CD_PBL_2/counter3bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222845 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_2 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_2" { Text "C:/CD/CD_PBL_2/counter3bit.v" 46 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222854 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_1 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_1" { Text "C:/CD/CD_PBL_2/counter3bit.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222855 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_0 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_0\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "counter3bit.v" "t_flipflop_0" { Text "C:/CD/CD_PBL_2/counter3bit.v" 20 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222855 "|batalha_naval|counter3bit:counterMapCode|t_flipflop:t_flipflop_0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_5 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_5" { Text "C:/CD/CD_PBL_2/debouncer.v" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222885 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_4 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_4" { Text "C:/CD/CD_PBL_2/debouncer.v" 42 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222885 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_3 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_3" { Text "C:/CD/CD_PBL_2/debouncer.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222886 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_2 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_2\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_2" { Text "C:/CD/CD_PBL_2/debouncer.v" 25 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222886 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "t t_flipflop_1 32 1 " "Port \"t\" on the entity instantiation of \"t_flipflop_1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "debouncer.v" "t_flipflop_1" { Text "C:/CD/CD_PBL_2/debouncer.v" 16 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1701872222886 "|batalha_naval|debouncer:debouncerNextMap|t_flipflop:t_flipflop_1"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "24 " "Ignored 24 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "24 " "Ignored 24 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1701872223031 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1701872223031 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "52 " "52 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701872223396 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701872224156 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701872224156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701872224156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701872224156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701872224296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  6 11:17:04 2023 " "Processing ended: Wed Dec  6 11:17:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701872224296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701872224296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701872224296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701872224296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701872228857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701872228858 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "batalha_naval EPM240T100C5 " "Selected device EPM240T100C5 for design \"batalha_naval\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701872228863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701872228935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701872228935 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701872229014 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701872229020 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872229358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872229358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872229358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872229358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701872229358 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701872229358 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "batalha_naval.sdc " "Synopsys Design Constraints File file not found: 'batalha_naval.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701872229520 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701872229525 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out " "Clock target debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out of clock debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1701872229542 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out " "Clock target debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out of clock debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1701872229543 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1701872229553 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1701872229553 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     cpld_clk " "   1.000     cpld_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out " "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_2\|out " "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_2\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_3\|out " "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_3\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_4\|out " "   1.000 debouncer:debouncerConfirmAttack\|t_flipflop:t_flipflop_4\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out " "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_2\|out " "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_2\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_3\|out " "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_3\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_4\|out " "   1.000 debouncer:debouncerNextMap\|t_flipflop:t_flipflop_4\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 displayer:matriz_displayer\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_0\|out " "   1.000 displayer:matriz_displayer\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_0\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 displayer:matriz_displayer\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_1\|out " "   1.000 displayer:matriz_displayer\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 displayer:segment_display\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_0\|out " "   1.000 displayer:segment_display\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_0\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 displayer:segment_display\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_1\|out " "   1.000 displayer:segment_display\|counter3bit:counter3bit_1\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_0\|out " "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_0\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_1\|out " "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_1\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out " "   1.000 freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 game_state_code\[0\] " "   1.000 game_state_code\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1701872229554 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701872229554 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701872229569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701872229570 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1701872229584 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out Global clock " "Automatically promoted some destinations of signal \"freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out " "Destination \"freq_div:freq_div_1\|t_flipflop:t_flipflop_2\|out\" may be non-global or may not use global clock" {  } { { "t_fliflop.v" "" { Text "C:/CD/CD_PBL_2/t_fliflop.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229612 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncerConfirmAttack\|or0 " "Destination \"debouncer:debouncerConfirmAttack\|or0\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229612 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncerNextMap\|or0 " "Destination \"debouncer:debouncerNextMap\|or0\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229612 ""}  } { { "t_fliflop.v" "" { Text "C:/CD/CD_PBL_2/t_fliflop.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701872229612 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "game_state_decoder:game_state_decoder_1\|and1 Global clock " "Automatically promoted some destinations of signal \"game_state_decoder:game_state_decoder_1\|and1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "game_state_decoder:game_state_decoder_1\|or0~0 " "Destination \"game_state_decoder:game_state_decoder_1\|or0~0\" may be non-global or may not use global clock" {  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 15 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "map_decoder:map_decoder_1\|orEnable\[0\] " "Destination \"map_decoder:map_decoder_1\|orEnable\[0\]\" may be non-global or may not use global clock" {  } { { "map_decoder.v" "" { Text "C:/CD/CD_PBL_2/map_decoder.v" 23 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[0\]\|mux4x1:mux4x1_1\|or1~0 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[0\]\|mux4x1:mux4x1_1\|or1~0\" may be non-global or may not use global clock" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_2/mux4x1.v" 47 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "imageSelect:imageSelect_1\|mux2x1:muxMaps\[31\]\|or0~0 " "Destination \"imageSelect:imageSelect_1\|mux2x1:muxMaps\[31\]\|or0~0\" may be non-global or may not use global clock" {  } { { "mux2x1.v" "" { Text "C:/CD/CD_PBL_2/mux2x1.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[0\]\|or1~1 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[0\]\|or1~1\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[3\]\|or1~6 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[3\]\|or1~6\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~6 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~6\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "attack_round:attack_round_1\|d_flipflop:selected_map_register\[12\]\|out " "Destination \"attack_round:attack_round_1\|d_flipflop:selected_map_register\[12\]\|out\" may be non-global or may not use global clock" {  } { { "d_flipflop.v" "" { Text "C:/CD/CD_PBL_2/d_flipflop.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[4\]\|or1~4 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[4\]\|or1~4\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~5 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~5\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229613 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1701872229613 ""}  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 13 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701872229613 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "game_state_decoder:game_state_decoder_1\|or0~0 Global clock " "Automatically promoted some destinations of signal \"game_state_decoder:game_state_decoder_1\|or0~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[0\]\|or1~5 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[0\]\|or1~5\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~3 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~3\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~8 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[1\]\|or1~8\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[2\]\|or1~1 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[2\]\|or1~1\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[2\]\|or1~2 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[2\]\|or1~2\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[3\]\|or1~11 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[3\]\|or1~11\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[4\]\|or1~9 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[4\]\|or1~9\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[5\]\|or1~2 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[5\]\|or1~2\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|mux8x1:mux8x1_1\[6\]\|or1~2 " "Destination \"displayer:matriz_displayer\|mux8x1:mux8x1_1\[6\]\|or1~2\" may be non-global or may not use global clock" {  } { { "mux8x1.v" "" { Text "C:/CD/CD_PBL_2/mux8x1.v" 81 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "displayer:matriz_displayer\|andLoopResetEnable " "Destination \"displayer:matriz_displayer\|andLoopResetEnable\" may be non-global or may not use global clock" {  } { { "displayer.v" "" { Text "C:/CD/CD_PBL_2/displayer.v" 30 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229615 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1701872229615 ""}  } { { "game_state_decoder.v" "" { Text "C:/CD/CD_PBL_2/game_state_decoder.v" 15 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701872229615 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "confirmAttack Global clock " "Automatically promoted some destinations of signal \"confirmAttack\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncerConfirmAttack\|or0 " "Destination \"debouncer:debouncerConfirmAttack\|or0\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_2/debouncer.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1701872229616 ""}  } { { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 16 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1701872229616 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "confirmAttack " "Pin \"confirmAttack\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { confirmAttack } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "confirmAttack" } } } } { "batalha_naval.v" "" { Text "C:/CD/CD_PBL_2/batalha_naval.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/CD/CD_PBL_2/" { { 0 { 0 ""} 0 1264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1701872229616 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1701872229617 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1701872229624 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1701872229688 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1701872229802 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1701872229804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1701872229804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701872229804 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701872229876 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701872229891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701872230182 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_CBES" "30 24 " "Fitter requires 30 LABs to implement the design, but the device contains only 24 LABs" {  } { { "c:/intelfpga_lite/22.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/CD/CD_PBL_2/" "LE" } }  } 0 170012 "Fitter requires %1!d! LABs to implement the design, but the device contains only %2!d! LABs" 0 0 "Fitter" 0 -1 1701872230361 ""}
{ "Warning" "WVPR20K_VPR_WARN_USER_TO_TRY_REGPACK_LEVEL_INCREASE" "" "The Fitter is having difficulty fitting the design.  Try increasing the \"Auto Packed Register\" setting under \"Advanced Fitter Settings\" to minimize area." {  } {  } 0 14714 "The Fitter is having difficulty fitting the design.  Try increasing the \"Auto Packed Register\" setting under \"Advanced Fitter Settings\" to minimize area." 0 0 "Fitter" 0 -1 1701872230362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701872230362 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701872230364 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1701872230567 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1701872230569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CD/CD_PBL_2/output_files/batalha_naval.fit.smsg " "Generated suppressed messages file C:/CD/CD_PBL_2/output_files/batalha_naval.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701872230700 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5511 " "Peak virtual memory: 5511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701872230772 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec  6 11:17:10 2023 " "Processing ended: Wed Dec  6 11:17:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701872230772 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701872230772 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701872230772 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701872230772 ""}
