{
  "module_name": "tps65219.h",
  "hash_id": "490667f9f87634daffafaceb2c3d1b122a45f2f0aa3a60adb7e2e26ecb13ec53",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/tps65219.h",
  "human_readable_source": " \n \n\n#ifndef MFD_TPS65219_H\n#define MFD_TPS65219_H\n\n#include <linux/bitops.h>\n#include <linux/notifier.h>\n#include <linux/regulator/driver.h>\n\nstruct regmap;\nstruct regmap_irq_chip_data;\n\n#define TPS65219_1V35\t\t\t\t\t1350000\n#define TPS65219_1V8\t\t\t\t\t1800000\n\n \n#define TPS65219\t\t\t\t\t0xF0\n\n \n#define TPS65219_I2C_ID\t\t\t\t\t0x24\n\n \n#define TPS65219_REG_TI_DEV_ID\t\t\t\t0x00\n#define TPS65219_REG_NVM_ID\t\t\t\t0x01\n#define TPS65219_REG_ENABLE_CTRL\t\t\t0x02\n#define TPS65219_REG_BUCKS_CONFIG\t\t\t0x03\n#define TPS65219_REG_LDO4_VOUT\t\t\t\t0x04\n#define TPS65219_REG_LDO3_VOUT\t\t\t\t0x05\n#define TPS65219_REG_LDO2_VOUT\t\t\t\t0x06\n#define TPS65219_REG_LDO1_VOUT\t\t\t\t0x07\n#define TPS65219_REG_BUCK3_VOUT\t\t\t\t0x8\n#define TPS65219_REG_BUCK2_VOUT\t\t\t\t0x9\n#define TPS65219_REG_BUCK1_VOUT\t\t\t\t0xA\n#define TPS65219_REG_LDO4_SEQUENCE_SLOT\t\t\t0xB\n#define TPS65219_REG_LDO3_SEQUENCE_SLOT\t\t\t0xC\n#define TPS65219_REG_LDO2_SEQUENCE_SLOT\t\t\t0xD\n#define TPS65219_REG_LDO1_SEQUENCE_SLOT\t\t\t0xE\n#define TPS65219_REG_BUCK3_SEQUENCE_SLOT\t\t0xF\n#define TPS65219_REG_BUCK2_SEQUENCE_SLOT\t\t0x10\n#define TPS65219_REG_BUCK1_SEQUENCE_SLOT\t\t0x11\n#define TPS65219_REG_nRST_SEQUENCE_SLOT\t\t\t0x12\n#define TPS65219_REG_GPIO_SEQUENCE_SLOT\t\t\t0x13\n#define TPS65219_REG_GPO2_SEQUENCE_SLOT\t\t\t0x14\n#define TPS65219_REG_GPO1_SEQUENCE_SLOT\t\t\t0x15\n#define TPS65219_REG_POWER_UP_SLOT_DURATION_1\t\t0x16\n#define TPS65219_REG_POWER_UP_SLOT_DURATION_2\t\t0x17\n#define TPS65219_REG_POWER_UP_SLOT_DURATION_3\t\t0x18\n#define TPS65219_REG_POWER_UP_SLOT_DURATION_4\t\t0x19\n#define TPS65219_REG_POWER_DOWN_SLOT_DURATION_1\t\t0x1A\n#define TPS65219_REG_POWER_DOWN_SLOT_DURATION_2\t\t0x1B\n#define TPS65219_REG_POWER_DOWN_SLOT_DURATION_3\t\t0x1C\n#define TPS65219_REG_POWER_DOWN_SLOT_DURATION_4\t\t0x1D\n#define TPS65219_REG_GENERAL_CONFIG\t\t\t0x1E\n#define TPS65219_REG_MFP_1_CONFIG\t\t\t0x1F\n#define TPS65219_REG_MFP_2_CONFIG\t\t\t0x20\n#define TPS65219_REG_STBY_1_CONFIG\t\t\t0x21\n#define TPS65219_REG_STBY_2_CONFIG\t\t\t0x22\n#define TPS65219_REG_OC_DEGL_CONFIG\t\t\t0x23\n \n#define TPS65219_REG_INT_MASK_UV\t\t\t0x24\n#define TPS65219_REG_MASK_CONFIG\t\t\t0x25\n\n#define TPS65219_REG_I2C_ADDRESS_REG\t\t\t0x26\n#define TPS65219_REG_USER_GENERAL_NVM_STORAGE\t\t0x27\n#define TPS65219_REG_MANUFACTURING_VER\t\t\t0x28\n#define TPS65219_REG_MFP_CTRL\t\t\t\t0x29\n#define TPS65219_REG_DISCHARGE_CONFIG\t\t\t0x2A\n \n#define TPS65219_REG_INT_SOURCE\t\t\t\t0x2B\n \n#define TPS65219_REG_INT_LDO_3_4\t\t\t0x2C\n#define TPS65219_REG_INT_LDO_1_2\t\t\t0x2D\n#define TPS65219_REG_INT_BUCK_3\t\t\t\t0x2E\n#define TPS65219_REG_INT_BUCK_1_2\t\t\t0x2F\n#define TPS65219_REG_INT_SYSTEM\t\t\t\t0x30\n#define TPS65219_REG_INT_RV\t\t\t\t0x31\n#define TPS65219_REG_INT_TIMEOUT_RV_SD\t\t\t0x32\n#define TPS65219_REG_INT_PB\t\t\t\t0x33\n\n#define TPS65219_REG_INT_LDO_3_4_POS\t\t\t0\n#define TPS65219_REG_INT_LDO_1_2_POS\t\t\t1\n#define TPS65219_REG_INT_BUCK_3_POS\t\t\t2\n#define TPS65219_REG_INT_BUCK_1_2_POS\t\t\t3\n#define TPS65219_REG_INT_SYS_POS\t\t\t4\n#define TPS65219_REG_INT_RV_POS\t\t\t\t5\n#define TPS65219_REG_INT_TO_RV_POS\t\t\t6\n#define TPS65219_REG_INT_PB_POS\t\t\t\t7\n\n#define TPS65219_REG_USER_NVM_CMD\t\t\t0x34\n#define TPS65219_REG_POWER_UP_STATUS\t\t\t0x35\n#define TPS65219_REG_SPARE_2\t\t\t\t0x36\n#define TPS65219_REG_SPARE_3\t\t\t\t0x37\n#define TPS65219_REG_FACTORY_CONFIG_2\t\t\t0x41\n\n \n#define TPS65219_DEVID_REV_MASK\t\t\t\tGENMASK(7, 0)\n#define TPS65219_BUCKS_LDOS_VOUT_VSET_MASK\t\tGENMASK(5, 0)\n#define TPS65219_BUCKS_UV_THR_SEL_MASK\t\t\tBIT(6)\n#define TPS65219_BUCKS_BW_SEL_MASK\t\t\tBIT(7)\n#define LDO_BYP_SHIFT\t\t\t\t\t6\n#define TPS65219_LDOS_BYP_CONFIG_MASK\t\t\tBIT(LDO_BYP_SHIFT)\n#define TPS65219_LDOS_LSW_CONFIG_MASK\t\t\tBIT(7)\n \n#define TPS65219_ENABLE_BUCK1_EN_MASK\t\t\tBIT(0)\n#define TPS65219_ENABLE_BUCK2_EN_MASK\t\t\tBIT(1)\n#define TPS65219_ENABLE_BUCK3_EN_MASK\t\t\tBIT(2)\n#define TPS65219_ENABLE_LDO1_EN_MASK\t\t\tBIT(3)\n#define TPS65219_ENABLE_LDO2_EN_MASK\t\t\tBIT(4)\n#define TPS65219_ENABLE_LDO3_EN_MASK\t\t\tBIT(5)\n#define TPS65219_ENABLE_LDO4_EN_MASK\t\t\tBIT(6)\n \n#define TPS65219_BUCKS_LDOS_SEQUENCE_OFF_SLOT_MASK\tGENMASK(3, 0)\n#define TPS65219_BUCKS_LDOS_SEQUENCE_ON_SLOT_MASK\tGENMASK(7, 4)\n \n#define TPS65219_STBY1_BUCK1_STBY_EN_MASK\t\tBIT(0)\n#define TPS65219_STBY1_BUCK2_STBY_EN_MASK\t\tBIT(1)\n#define TPS65219_STBY1_BUCK3_STBY_EN_MASK\t\tBIT(2)\n#define TPS65219_STBY1_LDO1_STBY_EN_MASK\t\tBIT(3)\n#define TPS65219_STBY1_LDO2_STBY_EN_MASK\t\tBIT(4)\n#define TPS65219_STBY1_LDO3_STBY_EN_MASK\t\tBIT(5)\n#define TPS65219_STBY1_LDO4_STBY_EN_MASK\t\tBIT(6)\n \n#define TPS65219_STBY2_GPO1_STBY_EN_MASK\t\tBIT(0)\n#define TPS65219_STBY2_GPO2_STBY_EN_MASK\t\tBIT(1)\n#define TPS65219_STBY2_GPIO_STBY_EN_MASK\t\tBIT(2)\n \n#define TPS65219_MFP_I2C_OFF_REQ_MASK\t\t\tBIT(0)\n#define TPS65219_MFP_STBY_I2C_CTRL_MASK\t\t\tBIT(1)\n#define TPS65219_MFP_COLD_RESET_I2C_CTRL_MASK\t\tBIT(2)\n#define TPS65219_MFP_WARM_RESET_I2C_CTRL_MASK\t\tBIT(3)\n#define TPS65219_MFP_GPIO_STATUS_MASK\t\t\tBIT(4)\n \n#define TPS65219_MFP_1_VSEL_DDR_SEL_MASK\t\tBIT(0)\n#define TPS65219_MFP_1_VSEL_SD_POL_MASK\t\t\tBIT(1)\n#define TPS65219_MFP_1_VSEL_RAIL_MASK\t\t\tBIT(2)\n \n#define TPS65219_MFP_2_MODE_STBY_MASK\t\t\tGENMASK(1, 0)\n#define TPS65219_MFP_2_MODE_RESET_MASK\t\t\tBIT(2)\n#define TPS65219_MFP_2_EN_PB_VSENSE_DEGL_MASK\t\tBIT(3)\n#define TPS65219_MFP_2_EN_PB_VSENSE_MASK\t\tGENMASK(5, 4)\n#define TPS65219_MFP_2_WARM_COLD_RESET_MASK\t\tBIT(6)\n#define TPS65219_MFP_2_PU_ON_FSD_MASK\t\t\tBIT(7)\n#define TPS65219_MFP_2_EN\t\t\t\t0\n#define TPS65219_MFP_2_PB\t\t\t\tBIT(4)\n#define TPS65219_MFP_2_VSENSE\t\t\t\tBIT(5)\n \n#define TPS65219_REG_MASK_UV_LDO1_UV_MASK\t\tBIT(0)\n#define TPS65219_REG_MASK_UV_LDO2_UV_MASK\t\tBIT(1)\n#define TPS65219_REG_MASK_UV_LDO3_UV_MASK\t\tBIT(2)\n#define TPS65219_REG_MASK_UV_LDO4_UV_MASK\t\tBIT(3)\n#define TPS65219_REG_MASK_UV_BUCK1_UV_MASK\t\tBIT(4)\n#define TPS65219_REG_MASK_UV_BUCK2_UV_MASK\t\tBIT(5)\n#define TPS65219_REG_MASK_UV_BUCK3_UV_MASK\t\tBIT(6)\n#define TPS65219_REG_MASK_UV_RETRY_MASK\t\t\tBIT(7)\n \n\n#define TPS65219_REG_MASK_INT_FOR_RV_MASK\t\tBIT(4)\n#define TPS65219_REG_MASK_EFFECT_MASK\t\t\tGENMASK(2, 1)\n#define TPS65219_REG_MASK_INT_FOR_PB_MASK\t\tBIT(7)\n \n \n#define TPS65219_INT_LDO3_SCG_MASK\t\t\tBIT(0)\n#define TPS65219_INT_LDO3_OC_MASK\t\t\tBIT(1)\n#define TPS65219_INT_LDO3_UV_MASK\t\t\tBIT(2)\n#define TPS65219_INT_LDO4_SCG_MASK\t\t\tBIT(3)\n#define TPS65219_INT_LDO4_OC_MASK\t\t\tBIT(4)\n#define TPS65219_INT_LDO4_UV_MASK\t\t\tBIT(5)\n \n#define TPS65219_INT_LDO1_SCG_MASK\t\t\tBIT(0)\n#define TPS65219_INT_LDO1_OC_MASK\t\t\tBIT(1)\n#define TPS65219_INT_LDO1_UV_MASK\t\t\tBIT(2)\n#define TPS65219_INT_LDO2_SCG_MASK\t\t\tBIT(3)\n#define TPS65219_INT_LDO2_OC_MASK\t\t\tBIT(4)\n#define TPS65219_INT_LDO2_UV_MASK\t\t\tBIT(5)\n \n#define TPS65219_INT_BUCK3_SCG_MASK\t\t\tBIT(0)\n#define TPS65219_INT_BUCK3_OC_MASK\t\t\tBIT(1)\n#define TPS65219_INT_BUCK3_NEG_OC_MASK\t\t\tBIT(2)\n#define TPS65219_INT_BUCK3_UV_MASK\t\t\tBIT(3)\n \n#define TPS65219_INT_BUCK1_SCG_MASK\t\t\tBIT(0)\n#define TPS65219_INT_BUCK1_OC_MASK\t\t\tBIT(1)\n#define TPS65219_INT_BUCK1_NEG_OC_MASK\t\t\tBIT(2)\n#define TPS65219_INT_BUCK1_UV_MASK\t\t\tBIT(3)\n#define TPS65219_INT_BUCK2_SCG_MASK\t\t\tBIT(4)\n#define TPS65219_INT_BUCK2_OC_MASK\t\t\tBIT(5)\n#define TPS65219_INT_BUCK2_NEG_OC_MASK\t\t\tBIT(6)\n#define TPS65219_INT_BUCK2_UV_MASK\t\t\tBIT(7)\n \n#define TPS65219_INT_SENSOR_3_WARM_MASK\t\t\tBIT(0)\n#define TPS65219_INT_SENSOR_2_WARM_MASK\t\t\tBIT(1)\n#define TPS65219_INT_SENSOR_1_WARM_MASK\t\t\tBIT(2)\n#define TPS65219_INT_SENSOR_0_WARM_MASK\t\t\tBIT(3)\n#define TPS65219_INT_SENSOR_3_HOT_MASK\t\t\tBIT(4)\n#define TPS65219_INT_SENSOR_2_HOT_MASK\t\t\tBIT(5)\n#define TPS65219_INT_SENSOR_1_HOT_MASK\t\t\tBIT(6)\n#define TPS65219_INT_SENSOR_0_HOT_MASK\t\t\tBIT(7)\n \n#define TPS65219_INT_BUCK1_RV_MASK\t\t\tBIT(0)\n#define TPS65219_INT_BUCK2_RV_MASK\t\t\tBIT(1)\n#define TPS65219_INT_BUCK3_RV_MASK\t\t\tBIT(2)\n#define TPS65219_INT_LDO1_RV_MASK\t\t\tBIT(3)\n#define TPS65219_INT_LDO2_RV_MASK\t\t\tBIT(4)\n#define TPS65219_INT_LDO3_RV_MASK\t\t\tBIT(5)\n#define TPS65219_INT_LDO4_RV_MASK\t\t\tBIT(6)\n \n#define TPS65219_INT_BUCK1_RV_SD_MASK\t\t\tBIT(0)\n#define TPS65219_INT_BUCK2_RV_SD_MASK\t\t\tBIT(1)\n#define TPS65219_INT_BUCK3_RV_SD_MASK\t\t\tBIT(2)\n#define TPS65219_INT_LDO1_RV_SD_MASK\t\t\tBIT(3)\n#define TPS65219_INT_LDO2_RV_SD_MASK\t\t\tBIT(4)\n#define TPS65219_INT_LDO3_RV_SD_MASK\t\t\tBIT(5)\n#define TPS65219_INT_LDO4_RV_SD_MASK\t\t\tBIT(6)\n#define TPS65219_INT_TIMEOUT_MASK\t\t\tBIT(7)\n \n#define TPS65219_INT_PB_FALLING_EDGE_DETECT_MASK\tBIT(0)\n#define TPS65219_INT_PB_RISING_EDGE_DETECT_MASK\t\tBIT(1)\n#define TPS65219_INT_PB_REAL_TIME_STATUS_MASK\t\tBIT(2)\n\n#define TPS65219_PB_POS\t\t\t\t\t7\n#define TPS65219_TO_RV_POS\t\t\t\t6\n#define TPS65219_RV_POS\t\t\t\t\t5\n#define TPS65219_SYS_POS\t\t\t\t4\n#define TPS65219_BUCK_1_2_POS\t\t\t\t3\n#define TPS65219_BUCK_3_POS\t\t\t\t2\n#define TPS65219_LDO_1_2_POS\t\t\t\t1\n#define TPS65219_LDO_3_4_POS\t\t\t\t0\n\n \nenum {\n\t \n\tTPS65219_INT_LDO3_SCG,\n\tTPS65219_INT_LDO3_OC,\n\tTPS65219_INT_LDO3_UV,\n\tTPS65219_INT_LDO4_SCG,\n\tTPS65219_INT_LDO4_OC,\n\tTPS65219_INT_LDO4_UV,\n\t \n\tTPS65219_INT_LDO1_SCG,\n\tTPS65219_INT_LDO1_OC,\n\tTPS65219_INT_LDO1_UV,\n\tTPS65219_INT_LDO2_SCG,\n\tTPS65219_INT_LDO2_OC,\n\tTPS65219_INT_LDO2_UV,\n\t \n\tTPS65219_INT_BUCK3_SCG,\n\tTPS65219_INT_BUCK3_OC,\n\tTPS65219_INT_BUCK3_NEG_OC,\n\tTPS65219_INT_BUCK3_UV,\n\t \n\tTPS65219_INT_BUCK1_SCG,\n\tTPS65219_INT_BUCK1_OC,\n\tTPS65219_INT_BUCK1_NEG_OC,\n\tTPS65219_INT_BUCK1_UV,\n\tTPS65219_INT_BUCK2_SCG,\n\tTPS65219_INT_BUCK2_OC,\n\tTPS65219_INT_BUCK2_NEG_OC,\n\tTPS65219_INT_BUCK2_UV,\n\t \n\tTPS65219_INT_SENSOR_3_WARM,\n\tTPS65219_INT_SENSOR_2_WARM,\n\tTPS65219_INT_SENSOR_1_WARM,\n\tTPS65219_INT_SENSOR_0_WARM,\n\tTPS65219_INT_SENSOR_3_HOT,\n\tTPS65219_INT_SENSOR_2_HOT,\n\tTPS65219_INT_SENSOR_1_HOT,\n\tTPS65219_INT_SENSOR_0_HOT,\n\t \n\tTPS65219_INT_BUCK1_RV,\n\tTPS65219_INT_BUCK2_RV,\n\tTPS65219_INT_BUCK3_RV,\n\tTPS65219_INT_LDO1_RV,\n\tTPS65219_INT_LDO2_RV,\n\tTPS65219_INT_LDO3_RV,\n\tTPS65219_INT_LDO4_RV,\n\t \n\tTPS65219_INT_BUCK1_RV_SD,\n\tTPS65219_INT_BUCK2_RV_SD,\n\tTPS65219_INT_BUCK3_RV_SD,\n\tTPS65219_INT_LDO1_RV_SD,\n\tTPS65219_INT_LDO2_RV_SD,\n\tTPS65219_INT_LDO3_RV_SD,\n\tTPS65219_INT_LDO4_RV_SD,\n\tTPS65219_INT_TIMEOUT,\n\t \n\tTPS65219_INT_PB_FALLING_EDGE_DETECT,\n\tTPS65219_INT_PB_RISING_EDGE_DETECT,\n};\n\nenum tps65219_regulator_id {\n\t \n\tTPS65219_BUCK_1,\n\tTPS65219_BUCK_2,\n\tTPS65219_BUCK_3,\n\t \n\tTPS65219_LDO_1,\n\tTPS65219_LDO_2,\n\tTPS65219_LDO_3,\n\tTPS65219_LDO_4,\n};\n\n \n#define TPS65219_NUM_DCDC\t\t3\n \n#define TPS65219_NUM_LDO\t\t4\n \n#define TPS65219_NUM_REGULATOR\t\t(TPS65219_NUM_DCDC + TPS65219_NUM_LDO)\n\n \nenum tps65219_irqs {\n\t \n\tTPS65219_TO_RV_SD_SET_IRQ,\n\tTPS65219_RV_SET_IRQ,\n\tTPS65219_SYS_SET_IRQ,\n\tTPS65219_BUCK_1_2_SET_IRQ,\n\tTPS65219_BUCK_3_SET_IRQ,\n\tTPS65219_LDO_1_2_SET_IRQ,\n\tTPS65219_LDO_3_4_SET_IRQ,\n\tTPS65219_PB_SET_IRQ,\n};\n\n \nstruct tps65219 {\n\tstruct device *dev;\n\tstruct regmap *regmap;\n\n\tstruct regmap_irq_chip_data *irq_data;\n\tstruct notifier_block nb;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}