Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Fri Sep  5 11:10:58 2025
| Host              : xylo running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Feature_Extraction_Layer_timing_summary_routed.rpt -pb Feature_Extraction_Layer_timing_summary_routed.pb -rpx Feature_Extraction_Layer_timing_summary_routed.rpx -warn_on_violation
| Design            : Feature_Extraction_Layer
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                  Violations  
---------  --------  -----------------------------------------------------------  ----------  
NTCN-11    Warning   CLOCK_DEDICATED_ROUTE net not driven by global clock buffer  1           
TIMING-18  Warning   Missing input or output delay                                143         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (132)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (132)
---------------------------------
 There are 132 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.543        0.000                      0                17490        0.015        0.000                      0                17490        1.124        0.000                       0                  1577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
ref_clk  {0.000 1.666}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ref_clk             0.543        0.000                      0                17490        0.015        0.000                      0                17490        1.124        0.000                       0                  1577  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      ref_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ref_clk                     
(none)                      ref_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ref_clk
  To Clock:  ref_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe2/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.079ns (3.252%)  route 2.350ns (96.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 8.313 - 3.333 ) 
    Source Clock Delay      (SCD):    6.706ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 1.618ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.321ns (routing 1.468ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.540     6.706    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  Line_Buffer/data_packed_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.785 r  Line_Buffer/data_packed_reg[39]/Q
                         net (fo=16, routed)          2.350     9.135    core_calculator/pe2/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[7]
    DSP48E2_X8Y64        DSP_A_B_DATA                                 r  core_calculator/pe2/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.321     8.313    core_calculator/pe2/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X8Y64        DSP_A_B_DATA                                 r  core_calculator/pe2/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.657     9.970    
                         clock uncertainty           -0.035     9.935    
    DSP48E2_X8Y64        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.256     9.679    core_calculator/pe2/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.679    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe2/DSP4/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.079ns (3.313%)  route 2.305ns (96.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 8.310 - 3.333 ) 
    Source Clock Delay      (SCD):    6.711ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.545ns (routing 1.618ns, distribution 0.927ns)
  Clock Net Delay (Destination): 2.318ns (routing 1.468ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.545     6.711    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X49Y108        FDRE                                         r  Line_Buffer/data_packed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.790 r  Line_Buffer/data_packed_reg[1]/Q
                         net (fo=16, routed)          2.305     9.095    core_calculator/pe2/DSP4/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[1]
    DSP48E2_X8Y63        DSP_A_B_DATA                                 r  core_calculator/pe2/DSP4/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.318     8.310    core_calculator/pe2/DSP4/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X8Y63        DSP_A_B_DATA                                 r  core_calculator/pe2/DSP4/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.657     9.967    
                         clock uncertainty           -0.035     9.932    
    DSP48E2_X8Y63        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[1])
                                                     -0.268     9.664    core_calculator/pe2/DSP4/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.079ns (3.354%)  route 2.276ns (96.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.293 - 3.333 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.536ns (routing 1.618ns, distribution 0.918ns)
  Clock Net Delay (Destination): 2.301ns (routing 1.468ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.536     6.702    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X48Y107        FDRE                                         r  Line_Buffer/data_packed_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     6.781 r  Line_Buffer/data_packed_reg[34]/Q
                         net (fo=16, routed)          2.276     9.057    core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[2]
    DSP48E2_X11Y64       DSP_A_B_DATA                                 r  core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.301     8.293    core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X11Y64       DSP_A_B_DATA                                 r  core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.657     9.950    
                         clock uncertainty           -0.035     9.915    
    DSP48E2_X11Y64       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[2])
                                                     -0.270     9.645    core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.645    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe2/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.079ns (3.368%)  route 2.266ns (96.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 8.324 - 3.333 ) 
    Source Clock Delay      (SCD):    6.700ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 1.618ns, distribution 0.916ns)
  Clock Net Delay (Destination): 2.332ns (routing 1.468ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.534     6.700    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  Line_Buffer/data_packed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.779 r  Line_Buffer/data_packed_reg[21]/Q
                         net (fo=16, routed)          2.266     9.045    core_calculator/pe2/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[5]
    DSP48E2_X7Y64        DSP_A_B_DATA                                 r  core_calculator/pe2/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.332     8.324    core_calculator/pe2/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X7Y64        DSP_A_B_DATA                                 r  core_calculator/pe2/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.657     9.981    
                         clock uncertainty           -0.035     9.946    
    DSP48E2_X7Y64        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[5])
                                                     -0.267     9.679    core_calculator/pe2/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.679    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe8/DSP4/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 0.079ns (3.463%)  route 2.203ns (96.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 8.303 - 3.333 ) 
    Source Clock Delay      (SCD):    6.711ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.545ns (routing 1.618ns, distribution 0.927ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.468ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.545     6.711    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X49Y108        FDRE                                         r  Line_Buffer/data_packed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y108        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.790 r  Line_Buffer/data_packed_reg[1]/Q
                         net (fo=16, routed)          2.203     8.992    core_calculator/pe8/DSP4/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[1]
    DSP48E2_X8Y61        DSP_A_B_DATA                                 r  core_calculator/pe8/DSP4/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.311     8.303    core_calculator/pe8/DSP4/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X8Y61        DSP_A_B_DATA                                 r  core_calculator/pe8/DSP4/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.657     9.960    
                         clock uncertainty           -0.035     9.925    
    DSP48E2_X8Y61        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[1])
                                                     -0.268     9.657    core_calculator/pe8/DSP4/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.657    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe3/DSP1/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.076ns (3.284%)  route 2.238ns (96.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 8.252 - 3.333 ) 
    Source Clock Delay      (SCD):    6.700ns
    Clock Pessimism Removal (CPR):    1.749ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 1.618ns, distribution 0.916ns)
  Clock Net Delay (Destination): 2.260ns (routing 1.468ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.534     6.700    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  Line_Buffer/data_packed_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     6.776 r  Line_Buffer/data_packed_reg[31]/Q
                         net (fo=16, routed)          2.238     9.014    core_calculator/pe3/DSP1/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[7]
    DSP48E2_X9Y39        DSP_A_B_DATA                                 r  core_calculator/pe3/DSP1/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.260     8.252    core_calculator/pe3/DSP1/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X9Y39        DSP_A_B_DATA                                 r  core_calculator/pe3/DSP1/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.749    10.001    
                         clock uncertainty           -0.035     9.966    
    DSP48E2_X9Y39        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.256     9.710    core_calculator/pe3/DSP1/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe6/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.079ns (3.517%)  route 2.167ns (96.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 8.291 - 3.333 ) 
    Source Clock Delay      (SCD):    6.700ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 1.618ns, distribution 0.916ns)
  Clock Net Delay (Destination): 2.299ns (routing 1.468ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.534     6.700    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  Line_Buffer/data_packed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.779 r  Line_Buffer/data_packed_reg[21]/Q
                         net (fo=16, routed)          2.167     8.946    core_calculator/pe6/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[5]
    DSP48E2_X10Y64       DSP_A_B_DATA                                 r  core_calculator/pe6/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.299     8.291    core_calculator/pe6/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X10Y64       DSP_A_B_DATA                                 r  core_calculator/pe6/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.657     9.948    
                         clock uncertainty           -0.035     9.913    
    DSP48E2_X10Y64       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[5])
                                                     -0.267     9.646    core_calculator/pe6/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.646    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.079ns (3.604%)  route 2.113ns (96.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 8.293 - 3.333 ) 
    Source Clock Delay      (SCD):    6.706ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 1.618ns, distribution 0.922ns)
  Clock Net Delay (Destination): 2.301ns (routing 1.468ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.540     6.706    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X47Y109        FDRE                                         r  Line_Buffer/data_packed_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.785 r  Line_Buffer/data_packed_reg[39]/Q
                         net (fo=16, routed)          2.113     8.898    core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[7]
    DSP48E2_X11Y64       DSP_A_B_DATA                                 r  core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.301     8.293    core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X11Y64       DSP_A_B_DATA                                 r  core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.657     9.950    
                         clock uncertainty           -0.035     9.915    
    DSP48E2_X11Y64       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[7])
                                                     -0.256     9.659    core_calculator/pe6/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe8/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.079ns (3.669%)  route 2.074ns (96.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 8.295 - 3.333 ) 
    Source Clock Delay      (SCD):    6.700ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.534ns (routing 1.618ns, distribution 0.916ns)
  Clock Net Delay (Destination): 2.303ns (routing 1.468ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.534     6.700    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X48Y104        FDRE                                         r  Line_Buffer/data_packed_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.779 r  Line_Buffer/data_packed_reg[21]/Q
                         net (fo=16, routed)          2.074     8.853    core_calculator/pe8/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[5]
    DSP48E2_X9Y63        DSP_A_B_DATA                                 r  core_calculator/pe8/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.303     8.295    core_calculator/pe8/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X9Y63        DSP_A_B_DATA                                 r  core_calculator/pe8/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.657     9.952    
                         clock uncertainty           -0.035     9.917    
    DSP48E2_X9Y63        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[5])
                                                     -0.267     9.650    core_calculator/pe8/DSP2/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.650    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 Line_Buffer/data_packed_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe7/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (ref_clk rise@3.333ns - ref_clk rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.081ns (3.991%)  route 1.949ns (96.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.230 - 3.333 ) 
    Source Clock Delay      (SCD):    6.702ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.536ns (routing 1.618ns, distribution 0.918ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.468ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.536     6.702    Line_Buffer/axi_clk_IBUF_BUFG
    SLICE_X48Y107        FDRE                                         r  Line_Buffer/data_packed_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     6.783 r  Line_Buffer/data_packed_reg[32]/Q
                         net (fo=16, routed)          1.949     8.732    core_calculator/pe7/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/A[0]
    DSP48E2_X12Y60       DSP_A_B_DATA                                 r  core_calculator/pe7/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    3.333     3.333 r  
    AG5                                               0.000     3.333 r  axi_clk (IN)
                         net (fo=0)                   0.000     3.333    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     3.604 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.604    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.604 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     5.968    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     5.992 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.238     8.230    core_calculator/pe7/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X12Y60       DSP_A_B_DATA                                 r  core_calculator/pe7/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST/CLK
                         clock pessimism              1.657     9.887    
                         clock uncertainty           -0.035     9.852    
    DSP48E2_X12Y60       DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[0])
                                                     -0.297     9.555    core_calculator/pe7/DSP0/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.555    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  0.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 core_calculator/pe3/o_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.058ns (19.079%)  route 0.246ns (80.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.887ns
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Net Delay (Source):      2.254ns (routing 1.468ns, distribution 0.786ns)
  Clock Net Delay (Destination): 2.721ns (routing 1.618ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.254     4.912    core_calculator/pe3/CLK
    SLICE_X49Y102        FDRE                                         r  core_calculator/pe3/o_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.970 r  core_calculator/pe3/o_result_reg[2]/Q
                         net (fo=1, routed)           0.246     5.216    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[26]
    RAMB36_X6Y26         RAMB36E2                                     r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINPADINP[2]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.721     6.887    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X6Y26         RAMB36E2                                     r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -1.657     5.230    
    RAMB36_X6Y26         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINPADINP[2])
                                                     -0.028     5.202    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.202    
                         arrival time                           5.216    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 core_calculator/pe1/adder_stage2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe1/adderReg_pipe0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.109ns (40.221%)  route 0.162ns (59.779%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.756ns
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Net Delay (Source):      2.251ns (routing 1.468ns, distribution 0.783ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.618ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.251     4.910    core_calculator/pe1/CLK
    SLICE_X55Y116        FDRE                                         r  core_calculator/pe1/adder_stage2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.968 r  core_calculator/pe1/adder_stage2_reg[10]/Q
                         net (fo=1, routed)           0.133     5.101    core_calculator/pe1/adder_stage2_reg_n_0_[10]
    SLICE_X55Y121        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     5.123 r  core_calculator/pe1/adderReg_pipe0[15]_i_7/O
                         net (fo=1, routed)           0.019     5.142    core_calculator/pe1/adderReg_pipe0[15]_i_7_n_0
    SLICE_X55Y121        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.029     5.171 r  core_calculator/pe1/adderReg_pipe0_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.010     5.181    core_calculator/pe1/adderReg_pipe0_reg[15]_i_1_n_13
    SLICE_X55Y121        FDRE                                         r  core_calculator/pe1/adderReg_pipe0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.590     6.756    core_calculator/pe1/CLK
    SLICE_X55Y121        FDRE                                         r  core_calculator/pe1/adderReg_pipe0_reg[10]/C
                         clock pessimism             -1.657     5.099    
    SLICE_X55Y121        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     5.159    core_calculator/pe1/adderReg_pipe0_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.159    
                         arrival time                           5.181    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 core_calculator/pe8/o_result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.058ns (27.488%)  route 0.153ns (72.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.870ns
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    1.707ns
  Clock Net Delay (Source):      2.290ns (routing 1.468ns, distribution 0.822ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.618ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.290     4.949    core_calculator/pe8/CLK
    SLICE_X49Y153        FDRE                                         r  core_calculator/pe8/o_result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     5.007 r  core_calculator/pe8/o_result_reg[5]/Q
                         net (fo=1, routed)           0.153     5.160    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_axis_tdata[33]
    RAMB36_X6Y29         RAMB36E2                                     r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[30]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.704     6.870    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X6Y29         RAMB36E2                                     r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -1.707     5.163    
    RAMB36_X6Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[30])
                                                     -0.028     5.135    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.135    
                         arrival time                           5.160    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 core_calculator/pe11/o_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[20]
                            (rising edge-triggered cell RAMB36E2 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.058ns (18.831%)  route 0.250ns (81.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.878ns
    Source Clock Delay      (SCD):    4.912ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Net Delay (Source):      2.254ns (routing 1.468ns, distribution 0.786ns)
  Clock Net Delay (Destination): 2.712ns (routing 1.618ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.254     4.912    core_calculator/pe11/CLK
    SLICE_X51Y113        FDRE                                         r  core_calculator/pe11/o_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.970 r  core_calculator/pe11/o_result_reg[6]/Q
                         net (fo=1, routed)           0.250     5.220    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_axis_tdata[22]
    RAMB36_X6Y25         RAMB36E2                                     r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[20]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.712     6.878    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X6Y25         RAMB36E2                                     r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -1.657     5.221    
    RAMB36_X6Y25         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[20])
                                                     -0.028     5.193    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.193    
                         arrival time                           5.220    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 core_calculator/pe1/adder_stage2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe1/adderReg_pipe0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.109ns (40.221%)  route 0.162ns (59.779%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.744ns
    Source Clock Delay      (SCD):    4.905ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Net Delay (Source):      2.247ns (routing 1.468ns, distribution 0.779ns)
  Clock Net Delay (Destination): 2.578ns (routing 1.618ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.247     4.905    core_calculator/pe1/CLK
    SLICE_X55Y115        FDRE                                         r  core_calculator/pe1/adder_stage2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y115        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.963 r  core_calculator/pe1/adder_stage2_reg[2]/Q
                         net (fo=1, routed)           0.133     5.096    core_calculator/pe1/adder_stage2_reg_n_0_[2]
    SLICE_X55Y120        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     5.118 r  core_calculator/pe1/adderReg_pipe0[7]_i_7/O
                         net (fo=1, routed)           0.019     5.137    core_calculator/pe1/adderReg_pipe0[7]_i_7_n_0
    SLICE_X55Y120        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.029     5.166 r  core_calculator/pe1/adderReg_pipe0_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.010     5.176    core_calculator/pe1/adderReg_pipe0_reg[7]_i_1_n_13
    SLICE_X55Y120        FDRE                                         r  core_calculator/pe1/adderReg_pipe0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.578     6.744    core_calculator/pe1/CLK
    SLICE_X55Y120        FDRE                                         r  core_calculator/pe1/adderReg_pipe0_reg[2]/C
                         clock pessimism             -1.657     5.087    
    SLICE_X55Y120        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     5.147    core_calculator/pe1/adderReg_pipe0_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.147    
                         arrival time                           5.176    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 core_calculator/pe11/o_result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.060ns (18.987%)  route 0.256ns (81.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.878ns
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Net Delay (Source):      2.248ns (routing 1.468ns, distribution 0.780ns)
  Clock Net Delay (Destination): 2.712ns (routing 1.618ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.248     4.907    core_calculator/pe11/CLK
    SLICE_X51Y114        FDRE                                         r  core_calculator/pe11/o_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     4.967 r  core_calculator/pe11/o_result_reg[0]/Q
                         net (fo=1, routed)           0.256     5.223    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_axis_tdata[16]
    RAMB36_X6Y25         RAMB36E2                                     r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.712     6.878    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X6Y25         RAMB36E2                                     r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -1.657     5.221    
    RAMB36_X6Y25         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[15])
                                                     -0.028     5.193    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.193    
                         arrival time                           5.223    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 core_calculator/pe10/adder_stage2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe10/adderReg_pipe0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.106ns (56.383%)  route 0.082ns (43.617%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.772ns
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    1.704ns
  Clock Net Delay (Source):      2.313ns (routing 1.468ns, distribution 0.845ns)
  Clock Net Delay (Destination): 2.606ns (routing 1.618ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.313     4.971    core_calculator/pe10/CLK
    SLICE_X49Y131        FDRE                                         r  core_calculator/pe10/adder_stage2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     5.029 r  core_calculator/pe10/adder_stage2_reg[11]/Q
                         net (fo=1, routed)           0.063     5.092    core_calculator/pe10/adder_stage2_reg_n_0_[11]
    SLICE_X48Y131        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     5.114 r  core_calculator/pe10/adderReg_pipe0[15]_i_6/O
                         net (fo=1, routed)           0.009     5.123    core_calculator/pe10/adderReg_pipe0[15]_i_6_n_0
    SLICE_X48Y131        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     5.149 r  core_calculator/pe10/adderReg_pipe0_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.010     5.159    core_calculator/pe10/adderReg_pipe0_reg[15]_i_1_n_12
    SLICE_X48Y131        FDRE                                         r  core_calculator/pe10/adderReg_pipe0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.606     6.772    core_calculator/pe10/CLK
    SLICE_X48Y131        FDRE                                         r  core_calculator/pe10/adderReg_pipe0_reg[11]/C
                         clock pessimism             -1.704     5.068    
    SLICE_X48Y131        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.128    core_calculator/pe10/adderReg_pipe0_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.128    
                         arrival time                           5.159    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_calculator/pe10/adder_stage2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe10/adderReg_pipe0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.106ns (56.085%)  route 0.083ns (43.915%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.772ns
    Source Clock Delay      (SCD):    4.971ns
    Clock Pessimism Removal (CPR):    1.704ns
  Clock Net Delay (Source):      2.313ns (routing 1.468ns, distribution 0.845ns)
  Clock Net Delay (Destination): 2.606ns (routing 1.618ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.313     4.971    core_calculator/pe10/CLK
    SLICE_X49Y131        FDRE                                         r  core_calculator/pe10/adder_stage2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     5.029 r  core_calculator/pe10/adder_stage2_reg[10]/Q
                         net (fo=1, routed)           0.063     5.092    core_calculator/pe10/adder_stage2_reg_n_0_[10]
    SLICE_X48Y131        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     5.114 r  core_calculator/pe10/adderReg_pipe0[15]_i_7/O
                         net (fo=1, routed)           0.010     5.124    core_calculator/pe10/adderReg_pipe0[15]_i_7_n_0
    SLICE_X48Y131        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026     5.150 r  core_calculator/pe10/adderReg_pipe0_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.010     5.160    core_calculator/pe10/adderReg_pipe0_reg[15]_i_1_n_13
    SLICE_X48Y131        FDRE                                         r  core_calculator/pe10/adderReg_pipe0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.606     6.772    core_calculator/pe10/CLK
    SLICE_X48Y131        FDRE                                         r  core_calculator/pe10/adderReg_pipe0_reg[10]/C
                         clock pessimism             -1.704     5.068    
    SLICE_X48Y131        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     5.128    core_calculator/pe10/adderReg_pipe0_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.128    
                         arrival time                           5.160    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core_calculator/pe1/adder_stage2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe1/adderReg_pipe0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.109ns (39.636%)  route 0.166ns (60.364%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.744ns
    Source Clock Delay      (SCD):    4.905ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Net Delay (Source):      2.247ns (routing 1.468ns, distribution 0.779ns)
  Clock Net Delay (Destination): 2.578ns (routing 1.618ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.247     4.905    core_calculator/pe1/CLK
    SLICE_X55Y117        FDRE                                         r  core_calculator/pe1/adder_stage2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y117        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.963 r  core_calculator/pe1/adder_stage2_reg[18]/Q
                         net (fo=1, routed)           0.137     5.100    core_calculator/pe1/adder_stage2_reg_n_0_[18]
    SLICE_X55Y122        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     5.122 r  core_calculator/pe1/adderReg_pipe0[23]_i_7/O
                         net (fo=1, routed)           0.019     5.141    core_calculator/pe1/adderReg_pipe0[23]_i_7_n_0
    SLICE_X55Y122        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.029     5.170 r  core_calculator/pe1/adderReg_pipe0_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.010     5.180    core_calculator/pe1/adderReg_pipe0_reg[23]_i_1_n_13
    SLICE_X55Y122        FDRE                                         r  core_calculator/pe1/adderReg_pipe0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.578     6.744    core_calculator/pe1/CLK
    SLICE_X55Y122        FDRE                                         r  core_calculator/pe1/adderReg_pipe0_reg[18]/C
                         clock pessimism             -1.657     5.087    
    SLICE_X55Y122        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     5.147    core_calculator/pe1/adderReg_pipe0_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.147    
                         arrival time                           5.180    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core_calculator/pe12/adder_stage1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            core_calculator/pe12/adderReg_pipe0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             ref_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ref_clk rise@0.000ns - ref_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.123ns (45.616%)  route 0.147ns (54.384%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.755ns
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    1.657ns
  Clock Net Delay (Source):      2.265ns (routing 1.468ns, distribution 0.797ns)
  Clock Net Delay (Destination): 2.589ns (routing 1.618ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.265     4.924    core_calculator/pe12/CLK
    SLICE_X49Y118        FDRE                                         r  core_calculator/pe12/adder_stage1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.982 r  core_calculator/pe12/adder_stage1_reg[16]/Q
                         net (fo=2, routed)           0.126     5.108    core_calculator/pe12/adder_stage1_reg_n_0_[16]
    SLICE_X50Y122        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.036     5.144 r  core_calculator/pe12/adderReg_pipe0[23]_i_9/O
                         net (fo=1, routed)           0.012     5.156    core_calculator/pe12/adderReg_pipe0[23]_i_9_n_0
    SLICE_X50Y122        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.029     5.185 r  core_calculator/pe12/adderReg_pipe0_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.009     5.194    core_calculator/pe12/adderReg_pipe0_reg[23]_i_1_n_15
    SLICE_X50Y122        FDRE                                         r  core_calculator/pe12/adderReg_pipe0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.589     6.755    core_calculator/pe12/CLK
    SLICE_X50Y122        FDRE                                         r  core_calculator/pe12/adderReg_pipe0_reg[16]/C
                         clock pessimism             -1.657     5.098    
    SLICE_X50Y122        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     5.158    core_calculator/pe12/adderReg_pipe0_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.158    
                         arrival time                           5.194    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { axi_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB18_X6Y41  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB18_X6Y41  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB18_X6Y40  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB18_X6Y40  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB18_X6Y44  Line_Buffer/GEN_LBUF[2].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB18_X6Y44  Line_Buffer/GEN_LBUF[2].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB18_X6Y42  Line_Buffer/GEN_LBUF[3].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB18_X6Y42  Line_Buffer/GEN_LBUF[3].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.333       1.978      RAMB18_X6Y45  Line_Buffer/GEN_LBUF[4].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.333       1.978      RAMB18_X6Y45  Line_Buffer/GEN_LBUF[4].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y41  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y41  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB18_X6Y41  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y41  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y40  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y40  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.667       1.125      RAMB18_X6Y40  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y40  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB18_X6Y44  Line_Buffer/GEN_LBUF[2].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y44  Line_Buffer/GEN_LBUF[2].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y41  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y41  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y41  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y41  Line_Buffer/GEN_LBUF[0].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y40  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB18_X6Y40  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y40  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y40  Line_Buffer/GEN_LBUF[1].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.666       1.124      RAMB18_X6Y44  Line_Buffer/GEN_LBUF[2].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.667       1.125      RAMB18_X6Y44  Line_Buffer/GEN_LBUF[2].line_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ref_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.904ns  (logic 0.603ns (20.761%)  route 2.301ns (79.239%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.315ns (routing 1.468ns, distribution 0.847ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          2.076     2.579    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X50Y123        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     2.679 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.225     2.904    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X49Y123        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.315     4.973    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X49Y123        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.179ns (14.326%)  route 1.071ns (85.674%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        4.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.625ns (routing 1.001ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.138     0.138 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.138 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          0.976     1.114    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X50Y123        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.041     1.155 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.095     1.250    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X49Y123        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.625     4.371    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X49Y123        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ref_clk
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            EOL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.944ns  (logic 1.124ns (28.487%)  route 2.821ns (71.513%))
  Logic Levels:           3  (LUT1=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.577ns (routing 1.618ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.577     6.743    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X49Y134        FDSE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y134        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.819 f  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.212     7.031    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X49Y127        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.083 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=5, routed)           1.107     8.190    m_axis_tvalid_OBUF
    SLICE_X93Y117        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     8.287 r  EOL_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.502     9.789    EOL_OBUF
    AF6                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.899    10.687 r  EOL_OBUF_inst/O
                         net (fo=0)                   0.000    10.687    EOL
    AF6                                                               r  EOL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            s_axis_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.755ns  (logic 1.122ns (29.872%)  route 2.633ns (70.128%))
  Logic Levels:           3  (LUT1=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.594ns (routing 1.618ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.594     6.760    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X48Y138        FDSE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y138        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.841 f  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.139     6.980    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    SLICE_X48Y138        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.106     7.086 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axis_tready_INST_0/O
                         net (fo=7, routed)           0.408     7.494    Line_Buffer/s_axis_tready
    SLICE_X49Y114        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     7.545 r  Line_Buffer/s_axis_tready_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.086     9.631    s_axis_tready_OBUF
    AE8                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.884    10.514 r  s_axis_tready_OBUF_inst/O
                         net (fo=0)                   0.000    10.514    s_axis_tready
    AE8                                                               r  s_axis_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            EOF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.747ns  (logic 1.074ns (28.662%)  route 2.673ns (71.338%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.577ns (routing 1.618ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.577     6.743    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X49Y134        FDSE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y134        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.819 f  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.212     7.031    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X49Y127        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.083 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=5, routed)           1.154     8.237    m_axis_tvalid_OBUF
    SLICE_X93Y116        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     8.290 r  EOF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.307     9.597    EOF_OBUF
    AF7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.893    10.490 r  EOF_OBUF_inst/O
                         net (fo=0)                   0.000    10.490    EOF
    AF7                                                               r  EOF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.733ns  (logic 0.988ns (26.476%)  route 2.745ns (73.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.578ns (routing 1.618ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.578     6.744    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y134        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y134        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.825 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/Q
                         net (fo=1, routed)           2.745     9.570    m_axis_tdata_OBUF[1]
    K15                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.907    10.478 r  m_axis_tdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.478    m_axis_tdata[1]
    K15                                                               r  m_axis_tdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.632ns  (logic 0.972ns (26.753%)  route 2.660ns (73.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.597ns (routing 1.618ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.597     6.763    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y130        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.839 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[0]/Q
                         net (fo=1, routed)           2.660     9.499    m_axis_tdata_OBUF[0]
    L15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.896    10.394 r  m_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.394    m_axis_tdata[0]
    L15                                                               r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.627ns  (logic 0.971ns (26.777%)  route 2.656ns (73.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.598ns (routing 1.618ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.598     6.764    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y130        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     6.844 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/Q
                         net (fo=1, routed)           2.656     9.500    m_axis_tdata_OBUF[4]
    N13                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.891    10.391 r  m_axis_tdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.391    m_axis_tdata[4]
    N13                                                               r  m_axis_tdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.639ns  (logic 0.970ns (26.659%)  route 2.669ns (73.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.578ns (routing 1.618ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.578     6.744    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y134        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y134        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     6.823 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/Q
                         net (fo=1, routed)           2.669     9.492    m_axis_tdata_OBUF[3]
    K13                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.891    10.383 r  m_axis_tdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.383    m_axis_tdata[3]
    K13                                                               r  m_axis_tdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.628ns  (logic 0.999ns (27.539%)  route 2.629ns (72.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.585ns (routing 1.618ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.585     6.751    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X50Y131        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.829 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[13]/Q
                         net (fo=1, routed)           2.629     9.458    m_axis_tdata_OBUF[13]
    K12                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.921    10.379 r  m_axis_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.379    m_axis_tdata[13]
    K12                                                               r  m_axis_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.646ns  (logic 1.003ns (27.503%)  route 2.643ns (72.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.566ns (routing 1.618ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.566     6.732    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y135        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y135        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.813 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/Q
                         net (fo=1, routed)           2.643     9.456    m_axis_tdata_OBUF[12]
    L12                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.922    10.378 r  m_axis_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.378    m_axis_tdata[12]
    L12                                                               r  m_axis_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.631ns  (logic 1.025ns (28.239%)  route 2.606ns (71.761%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.577ns (routing 1.618ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.617     4.138    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     4.166 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.577     6.743    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X49Y134        FDSE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y134        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.819 f  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.212     7.031    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X49Y127        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.083 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=5, routed)           2.394     9.477    m_axis_tvalid_OBUF
    AG6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.897    10.374 r  m_axis_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000    10.374    m_axis_tvalid
    AG6                                                               r  m_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outXcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            EOF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.119ns  (logic 0.460ns (41.101%)  route 0.659ns (58.899%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.435ns (routing 0.890ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.435     3.359    axi_clk_IBUF_BUFG
    SLICE_X93Y117        FDRE                                         r  outXcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.397 f  outXcnt_reg[6]/Q
                         net (fo=6, routed)           0.028     3.425    outXcnt_reg_n_0_[6]
    SLICE_X93Y117        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     3.447 r  EOF_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.048     3.495    EOF_OBUF_inst_i_5_n_0
    SLICE_X93Y116        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     3.510 r  EOF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.583     4.093    EOF_OBUF
    AF7                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.385     4.478 r  EOF_OBUF_inst/O
                         net (fo=0)                   0.000     4.478    EOF
    AF7                                                               r  EOF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outXcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            EOL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.190ns  (logic 0.453ns (38.032%)  route 0.737ns (61.968%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.435ns (routing 0.890ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.435     3.359    axi_clk_IBUF_BUFG
    SLICE_X93Y117        FDRE                                         r  outXcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y117        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.397 f  outXcnt_reg[6]/Q
                         net (fo=6, routed)           0.073     3.471    outXcnt_reg_n_0_[6]
    SLICE_X93Y117        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.024     3.495 r  EOL_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.664     4.159    EOL_OBUF
    AF6                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.391     4.549 r  EOL_OBUF_inst/O
                         net (fo=0)                   0.000     4.549    EOL
    AF6                                                               r  EOL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[93]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.236ns  (logic 0.388ns (31.384%)  route 0.848ns (68.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.890ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.426     3.350    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y128        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     3.390 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[93]/Q
                         net (fo=1, routed)           0.848     4.238    m_axis_tdata_OBUF[93]
    AC9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.348     4.586 r  m_axis_tdata_OBUF[93]_inst/O
                         net (fo=0)                   0.000     4.586    m_axis_tdata[93]
    AC9                                                               r  m_axis_tdata[93] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[96]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.236ns  (logic 0.385ns (31.172%)  route 0.851ns (68.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.427ns (routing 0.890ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.427     3.351    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y125        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.390 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[96]/Q
                         net (fo=1, routed)           0.851     4.241    m_axis_tdata_OBUF[96]
    AB11                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.346     4.588 r  m_axis_tdata_OBUF[96]_inst/O
                         net (fo=0)                   0.000     4.588    m_axis_tdata[96]
    AB11                                                              r  m_axis_tdata[96] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[97]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.254ns  (logic 0.385ns (30.705%)  route 0.869ns (69.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.427ns (routing 0.890ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.427     3.351    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y125        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     3.391 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[97]/Q
                         net (fo=1, routed)           0.869     4.260    m_axis_tdata_OBUF[97]
    AB10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.345     4.605 r  m_axis_tdata_OBUF[97]_inst/O
                         net (fo=0)                   0.000     4.605    m_axis_tdata[97]
    AB10                                                              r  m_axis_tdata[97] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[84]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.261ns  (logic 0.383ns (30.370%)  route 0.878ns (69.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.425ns (routing 0.890ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.425     3.349    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y134        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y134        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     3.389 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[84]/Q
                         net (fo=1, routed)           0.878     4.267    m_axis_tdata_OBUF[84]
    AB8                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.343     4.610 r  m_axis_tdata_OBUF[84]_inst/O
                         net (fo=0)                   0.000     4.610    m_axis_tdata[84]
    AB8                                                               r  m_axis_tdata[84] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[103]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.261ns  (logic 0.384ns (30.467%)  route 0.877ns (69.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.427ns (routing 0.890ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.427     3.351    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y126        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.390 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[103]/Q
                         net (fo=1, routed)           0.877     4.267    m_axis_tdata_OBUF[103]
    W9                   OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.345     4.613 r  m_axis_tdata_OBUF[103]_inst/O
                         net (fo=0)                   0.000     4.613    m_axis_tdata[103]
    W9                                                                r  m_axis_tdata[103] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[94]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.264ns  (logic 0.413ns (32.655%)  route 0.851ns (67.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.427ns (routing 0.890ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.427     3.351    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y125        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     3.391 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[94]/Q
                         net (fo=1, routed)           0.851     4.242    m_axis_tdata_OBUF[94]
    AA11                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.373     4.615 r  m_axis_tdata_OBUF[94]_inst/O
                         net (fo=0)                   0.000     4.615    m_axis_tdata[94]
    AA11                                                              r  m_axis_tdata[94] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[95]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.268ns  (logic 0.398ns (31.372%)  route 0.870ns (68.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.426ns (routing 0.890ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.426     3.350    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y128        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.389 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[95]/Q
                         net (fo=1, routed)           0.870     4.259    m_axis_tdata_OBUF[95]
    AA10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.359     4.618 r  m_axis_tdata_OBUF[95]_inst/O
                         net (fo=0)                   0.000     4.618    m_axis_tdata[95]
    AA10                                                              r  m_axis_tdata[95] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            m_axis_tdata[99]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.284ns  (logic 0.403ns (31.380%)  route 0.881ns (68.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.427ns (routing 0.890ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.752     1.908    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     1.925 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.427     3.351    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y125        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.390 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[99]/Q
                         net (fo=1, routed)           0.881     4.271    m_axis_tdata_OBUF[99]
    AC11                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.364     4.635 r  m_axis_tdata_OBUF[99]_inst/O
                         net (fo=0)                   0.000     4.635    m_axis_tdata[99]
    AC11                                                              r  m_axis_tdata[99] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ref_clk

Max Delay           629 Endpoints
Min Delay           629 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 0.630ns (15.114%)  route 3.538ns (84.886%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.304ns (routing 1.468ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_tready_IBUF_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.561     3.090    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X49Y138        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.191 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         0.977     4.168    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y125        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.304     4.963    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y125        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[76]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.167ns  (logic 0.630ns (15.117%)  route 3.537ns (84.883%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.304ns (routing 1.468ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_tready_IBUF_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.561     3.090    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X49Y138        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.191 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         0.976     4.167    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y125        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.304     4.963    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y125        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[106]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[98]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.167ns  (logic 0.630ns (15.117%)  route 3.537ns (84.883%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.304ns (routing 1.468ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_tready_IBUF_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.561     3.090    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X49Y138        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.191 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         0.976     4.167    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y125        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[98]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.304     4.963    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y125        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[98]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[87]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 0.630ns (15.353%)  route 3.473ns (84.647%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.309ns (routing 1.468ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_tready_IBUF_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.561     3.090    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X49Y138        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.191 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         0.912     4.103    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X49Y127        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[87]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.309     4.968    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y127        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[87]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.018ns  (logic 0.688ns (17.120%)  route 3.330ns (82.880%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        4.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.301ns (routing 1.468ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_tready_IBUF_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.570     3.099    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X49Y138        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     3.258 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/greg.ram_rd_en_i_i_1/O
                         net (fo=23, routed)          0.760     4.018    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X48Y146        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.301     4.960    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X48Y146        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.016ns  (logic 0.688ns (17.128%)  route 3.328ns (82.872%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        4.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.301ns (routing 1.468ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_tready_IBUF_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.570     3.099    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X49Y138        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     3.258 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/greg.ram_rd_en_i_i_1/O
                         net (fo=23, routed)          0.758     4.016    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X48Y146        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.301     4.960    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X48Y146        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.016ns  (logic 0.688ns (17.128%)  route 3.328ns (82.872%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        4.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.301ns (routing 1.468ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_tready_IBUF_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.570     3.099    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X49Y138        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.159     3.258 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/greg.ram_rd_en_i_i_1/O
                         net (fo=23, routed)          0.758     4.016    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X48Y146        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.301     4.960    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X48Y146        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.012ns  (logic 0.582ns (14.504%)  route 3.430ns (85.496%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.342ns (routing 1.468ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_tready_IBUF_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.521     3.050    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X49Y137        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     3.103 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=4, routed)           0.909     4.012    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X6Y25         RAMB36E2                                     r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.342     5.001    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X6Y25         RAMB36E2                                     r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[107]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 0.630ns (15.789%)  route 3.359ns (84.211%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.299ns (routing 1.468ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_tready_IBUF_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.561     3.090    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X49Y138        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.191 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         0.799     3.989    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X51Y125        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[107]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.299     4.958    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y125        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[107]/C

Slack:                    inf
  Source:                 m_axis_tready
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.989ns  (logic 0.630ns (15.789%)  route 3.359ns (84.211%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        4.958ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.299ns (routing 1.468ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG10                                              0.000     0.000 r  m_axis_tready (IN)
                         net (fo=0)                   0.000     0.000    m_axis_tready_IBUF_inst/I
    AG10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_tready_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_tready_IBUF_inst/OUT
    AG10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_tready_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=12, routed)          2.561     3.090    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tready
    SLICE_X49Y138        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.191 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i[127]_i_1/O
                         net (fo=128, routed)         0.799     3.989    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[127]_0[0]
    SLICE_X51Y125        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271     0.271 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.271    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.271 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.364     2.635    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     2.659 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        2.299     4.958    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y125        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[78]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe1/o_result_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.132ns (58.828%)  route 0.092ns (41.172%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.611ns (routing 1.001ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_C_DATA                   0.000     0.000 r  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.092     0.224    core_calculator/pe1/requant_dsp_out[34]
    SLICE_X55Y124        FDRE                                         r  core_calculator/pe1/o_result_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.611     4.357    core_calculator/pe1/CLK
    SLICE_X55Y124        FDRE                                         r  core_calculator/pe1/o_result_reg[5]/C

Slack:                    inf
  Source:                 core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe1/o_result_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.132ns (58.828%)  route 0.092ns (41.172%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.611ns (routing 1.001ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_C_DATA                   0.000     0.000 r  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.092     0.224    core_calculator/pe1/requant_dsp_out[34]
    SLICE_X55Y124        FDRE                                         r  core_calculator/pe1/o_result_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.611     4.357    core_calculator/pe1/CLK
    SLICE_X55Y124        FDRE                                         r  core_calculator/pe1/o_result_reg[6]/C

Slack:                    inf
  Source:                 core_calculator/pe10/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            core_calculator/pe10/o_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.147ns (65.490%)  route 0.077ns (34.510%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.622ns (routing 1.001ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_C_DATA                   0.000     0.000 r  core_calculator/pe10/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe10/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<25>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.102     0.102 f  core_calculator/pe10/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe10/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<25>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.030     0.132 r  core_calculator/pe10/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[25]
                         net (fo=8, routed)           0.062     0.194    core_calculator/pe10/requant_dsp_out[25]
    SLICE_X48Y133        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.209 r  core_calculator/pe10/o_result[3]_i_1__9/O
                         net (fo=1, routed)           0.015     0.224    core_calculator/pe10/o_result[3]_i_1__9_n_0
    SLICE_X48Y133        FDRE                                         r  core_calculator/pe10/o_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.622     4.367    core_calculator/pe10/CLK
    SLICE_X48Y133        FDRE                                         r  core_calculator/pe10/o_result_reg[3]/C

Slack:                    inf
  Source:                 core_calculator/pe12/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[19]
                            (internal pin)
  Destination:            core_calculator/pe12/o_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.146ns (64.933%)  route 0.079ns (35.067%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.621ns (routing 1.001ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y50        DSP_C_DATA                   0.000     0.000 r  core_calculator/pe12/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[19]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe12/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<19>
    DSP48E2_X9Y50        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[19]_ALU_OUT[19])
                                                      0.102     0.102 f  core_calculator/pe12/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe12/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<19>
    DSP48E2_X9Y50        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.030     0.132 r  core_calculator/pe12/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.061     0.193    core_calculator/pe12/requant_dsp_out[19]
    SLICE_X49Y127        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.014     0.207 r  core_calculator/pe12/o_result[3]_i_1__11/O
                         net (fo=1, routed)           0.018     0.225    core_calculator/pe12/o_result[3]_i_1__11_n_0
    SLICE_X49Y127        FDRE                                         r  core_calculator/pe12/o_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.621     4.367    core_calculator/pe12/CLK
    SLICE_X49Y127        FDRE                                         r  core_calculator/pe12/o_result_reg[3]/C

Slack:                    inf
  Source:                 core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe1/o_result_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.132ns (58.567%)  route 0.093ns (41.433%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.612ns (routing 1.001ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_C_DATA                   0.000     0.000 r  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.093     0.225    core_calculator/pe1/requant_dsp_out[34]
    SLICE_X55Y124        FDRE                                         r  core_calculator/pe1/o_result_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.612     4.358    core_calculator/pe1/CLK
    SLICE_X55Y124        FDRE                                         r  core_calculator/pe1/o_result_reg[0]/C

Slack:                    inf
  Source:                 core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe1/o_result_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.132ns (58.567%)  route 0.093ns (41.433%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.612ns (routing 1.001ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_C_DATA                   0.000     0.000 r  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.093     0.225    core_calculator/pe1/requant_dsp_out[34]
    SLICE_X55Y124        FDRE                                         r  core_calculator/pe1/o_result_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.612     4.358    core_calculator/pe1/CLK
    SLICE_X55Y124        FDRE                                         r  core_calculator/pe1/o_result_reg[1]/C

Slack:                    inf
  Source:                 core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe1/o_result_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.132ns (58.567%)  route 0.093ns (41.433%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.612ns (routing 1.001ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_C_DATA                   0.000     0.000 r  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.093     0.225    core_calculator/pe1/requant_dsp_out[34]
    SLICE_X55Y124        FDRE                                         r  core_calculator/pe1/o_result_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.612     4.358    core_calculator/pe1/CLK
    SLICE_X55Y124        FDRE                                         r  core_calculator/pe1/o_result_reg[4]/C

Slack:                    inf
  Source:                 core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                            (internal pin)
  Destination:            core_calculator/pe1/o_result_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.132ns (58.567%)  route 0.093ns (41.433%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.612ns (routing 1.001ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y49       DSP_C_DATA                   0.000     0.000 r  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[34]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<34>
    DSP48E2_X11Y49       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[34]_ALU_OUT[34])
                                                      0.102     0.102 f  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[34]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<34>
    DSP48E2_X11Y49       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[34]_P[34])
                                                      0.030     0.132 r  core_calculator/pe1/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[34]
                         net (fo=9, routed)           0.093     0.225    core_calculator/pe1/requant_dsp_out[34]
    SLICE_X55Y124        FDRE                                         r  core_calculator/pe1/o_result_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.612     4.358    core_calculator/pe1/CLK
    SLICE_X55Y124        FDRE                                         r  core_calculator/pe1/o_result_reg[7]/C

Slack:                    inf
  Source:                 core_calculator/pe8/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[25]
                            (internal pin)
  Destination:            core_calculator/pe8/o_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.146ns (64.554%)  route 0.080ns (35.446%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.600ns (routing 1.001ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y61        DSP_C_DATA                   0.000     0.000 r  core_calculator/pe8/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[25]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe8/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<25>
    DSP48E2_X9Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[25]_ALU_OUT[25])
                                                      0.102     0.102 f  core_calculator/pe8/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[25]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe8/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<25>
    DSP48E2_X9Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[25]_P[25])
                                                      0.030     0.132 r  core_calculator/pe8/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[25]
                         net (fo=8, routed)           0.064     0.196    core_calculator/pe8/requant_dsp_out[25]
    SLICE_X48Y153        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.210 r  core_calculator/pe8/o_result[1]_i_1__7/O
                         net (fo=1, routed)           0.016     0.226    core_calculator/pe8/o_result[1]_i_1__7_n_0
    SLICE_X48Y153        FDRE                                         r  core_calculator/pe8/o_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.600     4.346    core_calculator/pe8/CLK
    SLICE_X48Y153        FDRE                                         r  core_calculator/pe8/o_result_reg[1]/C

Slack:                    inf
  Source:                 core_calculator/pe8/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[24]
                            (internal pin)
  Destination:            core_calculator/pe8/o_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.147ns (64.948%)  route 0.079ns (35.052%))
  Logic Levels:           3  (DSP_ALU=1 DSP_OUTPUT=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.600ns (routing 1.001ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y61        DSP_C_DATA                   0.000     0.000 r  core_calculator/pe8/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA_INST/C_DATA[24]
                         net (fo=2, routed)           0.000     0.000    core_calculator/pe8/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_C_DATA.C_DATA<24>
    DSP48E2_X9Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[24]_ALU_OUT[24])
                                                      0.102     0.102 f  core_calculator/pe8/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     0.102    core_calculator/pe8/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU.ALU_OUT<24>
    DSP48E2_X9Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.030     0.132 r  core_calculator/pe8/DSP_Requant/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[24]
                         net (fo=8, routed)           0.064     0.196    core_calculator/pe8/requant_dsp_out[24]
    SLICE_X48Y153        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.211 r  core_calculator/pe8/o_result[7]_i_1__7/O
                         net (fo=1, routed)           0.015     0.226    core_calculator/pe8/o_result[7]_i_1__7_n_0
    SLICE_X48Y153        FDRE                                         r  core_calculator/pe8/o_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk rise edge)    0.000     0.000 r  
    AG5                                               0.000     0.000 r  axi_clk (IN)
                         net (fo=0)                   0.000     0.000    axi_clk_IBUF_inst/I
    AG5                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  axi_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    axi_clk_IBUF_inst/OUT
    AG5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  axi_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.386     2.727    axi_clk_IBUF
    BUFGCE_HDIO_X0Y8     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     2.746 r  axi_clk_IBUF_BUFG_inst/O
    X2Y1 (CLOCK_ROOT)    net (fo=2152, routed)        1.600     4.346    core_calculator/pe8/CLK
    SLICE_X48Y153        FDRE                                         r  core_calculator/pe8/o_result_reg[7]/C





