
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.549464                       # Number of seconds simulated
sim_ticks                                549463898500                       # Number of ticks simulated
final_tick                               549463898500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 688749                       # Simulator instruction rate (inst/s)
host_op_rate                                  1134040                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             8487224449                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659616                       # Number of bytes of host memory used
host_seconds                                    64.74                       # Real time elapsed on the host
sim_insts                                    44589703                       # Number of instructions simulated
sim_ops                                      73417842                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1273216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1295936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     82543744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        82543744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            19894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1289746                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1289746                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              41349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2317197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2358546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         41349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            41349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       150225964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            150225964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       150225964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             41349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2317197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            152584511                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877742                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816533                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916890                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    549463898500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1098927797                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589703                       # Number of instructions committed
system.cpu.committedOps                      73417842                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895918                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1951                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232452                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895918                       # number of integer instructions
system.cpu.num_fp_insts                          1951                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691559                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686401                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3771                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636615                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933069                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694269                       # number of memory refs
system.cpu.num_load_insts                    20877737                       # Number of load instructions
system.cpu.num_store_insts                    5816532                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1098927797                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574736                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543769     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                419      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417842                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.699985                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694275                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45342                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            588.731750                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            766500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.699985                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997461                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         106822442                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        106822442                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839040                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839040                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       804059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         804059                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      21643099                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21643099                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     21643099                       # number of overall hits
system.cpu.dcache.overall_hits::total        21643099                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38702                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38702                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      5012474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5012474                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      5051176                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5051176                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5051176                       # number of overall misses
system.cpu.dcache.overall_misses::total       5051176                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   9223065000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9223065000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 458573543000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 458573543000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 467796608000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 467796608000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 467796608000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 467796608000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877742                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877742                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694275                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694275                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694275                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694275                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001854                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001854                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.861763                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.861763                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.189223                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189223                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.189223                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189223                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 238309.777272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 238309.777272                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 91486.468159                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91486.468159                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 92611.425141                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92611.425141                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 92611.425141                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92611.425141                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11206                       # number of writebacks
system.cpu.dcache.writebacks::total             11206                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38702                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38702                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      5012474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5012474                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5051176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5051176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5051176                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5051176                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9184363000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9184363000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 453561069000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 453561069000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 462745432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 462745432000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 462745432000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 462745432000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.861763                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.861763                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.189223                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.189223                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.189223                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.189223                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 237309.777272                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 237309.777272                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 90486.468159                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90486.468159                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 91611.425141                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91611.425141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 91611.425141                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91611.425141                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44830                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           308.435521                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916890                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          168779.971831                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   308.435521                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.602413                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.602413                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         239667915                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        239667915                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916535                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916535                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916535                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916535                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916535                       # number of overall hits
system.cpu.icache.overall_hits::total        59916535                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    107662000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    107662000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    107662000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    107662000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    107662000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    107662000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916890                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916890                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916890                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916890                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 303273.239437                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 303273.239437                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 303273.239437                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 303273.239437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 303273.239437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 303273.239437                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    107307000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    107307000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    107307000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    107307000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    107307000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    107307000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 302273.239437                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 302273.239437                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 302273.239437                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 302273.239437                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 302273.239437                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 302273.239437                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2020.055931                       # Cycle average of tags in use
system.l2.tags.total_refs                    10123683                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23697                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    427.213698                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    435000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.424032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          9.416414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2010.215484                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.004598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.981551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986355                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1906                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  40518461                       # Number of tag accesses
system.l2.tags.data_accesses                 40518461                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        11206                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11206                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           13                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               13                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks         5027317                       # number of WriteClean hits
system.l2.WriteClean_hits::total              5027317                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data           2504508                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              2504508                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                 99                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    99                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21812                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21911                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21911                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21911                       # number of overall hits
system.l2.overall_hits::total                   21911                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data         2501326                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            2501326                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6541                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        16890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16890                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23431                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23786                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data              23431                       # number of overall misses
system.l2.overall_misses::total                 23786                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 417080633500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 417080633500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   2520136500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2520136500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    106765000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106765000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   8897284000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8897284000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     106765000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   11417420500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11524185500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    106765000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  11417420500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11524185500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11206                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11206                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           13                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           13                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks      5027317                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total          5027317                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data       5005834                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5005834                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38702                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38702                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45342                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45697                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45342                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45697                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499682                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499682                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.985090                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985090                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.436412                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.436412                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.516762                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.520516                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.516762                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.520516                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 166743.812482                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 166743.812482                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 385283.060694                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 385283.060694                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 300746.478873                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 300746.478873                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 526778.211960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 526778.211960                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 300746.478873                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 487278.413213                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 484494.471538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 300746.478873                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 487278.413213                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 484494.471538                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21319                       # number of writebacks
system.l2.writebacks::total                     21319                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data      2501326                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       2501326                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6541                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        16890                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16890                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23786                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23786                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 392067476500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 392067476500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2454726500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2454726500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    103215000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    103215000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   8728384000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8728384000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    103215000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  11183110500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11286325500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    103215000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  11183110500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11286325500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499682                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499682                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.985090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985090                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.436412                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.436412                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.516762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.520516                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.516762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.520516                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 156743.853660                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 156743.853660                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 375283.060694                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 375283.060694                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 290746.478873                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 290746.478873                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 516778.211960                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 516778.211960                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 290746.478873                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 477278.413213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 474494.471538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 290746.478873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 477278.413213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 474494.471538                       # average overall mshr miss latency
system.l2.replacements                          21649                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  2020.055994                       # Cycle average of tags in use
system.l3.tags.total_refs                     5061970                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     45202                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    111.985532                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks     1339.475005                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          9.673904                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        670.907085                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.654041                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.004724                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.327591                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.986355                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          143                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         1775                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  20300006                       # Number of tag accesses
system.l3.tags.data_accesses                 20300006                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21319                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21319                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks         2517243                       # number of WriteClean hits
system.l3.WriteClean_hits::total              2517243                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data           1254452                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              1254452                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                  5                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           3427                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              3427                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  3432                       # number of demand (read+write) hits
system.l3.demand_hits::total                     3432                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 3432                       # number of overall hits
system.l3.overall_hits::total                    3432                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data         1246970                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total            1246970                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data             6440                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6440                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        13463                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           13818                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               19903                       # number of demand (read+write) misses
system.l3.demand_misses::total                  20258                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data              19903                       # number of overall misses
system.l3.overall_misses::total                 20258                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 341269395500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 341269395500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   2376132000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2376132000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     99132500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   8474176500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   8573309000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      99132500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   10850308500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      10949441000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     99132500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  10850308500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     10949441000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21319                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21319                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks      2517243                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total          2517243                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data       2501422                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          2501422                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6445                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6445                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        16890                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17245                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23335                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                23690                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23335                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               23690                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.498504                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.498504                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999224                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999224                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.797099                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.801276                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.852925                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.855129                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.852925                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.855129                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 273678.914088                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 273678.914088                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 368964.596273                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 368964.596273                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 279246.478873                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 629441.914878                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 620444.999276                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 279246.478873                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 545159.448324                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 540499.605094                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 279246.478873                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 545159.448324                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 540499.605094                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                33193                       # number of writebacks
system.l3.writebacks::total                     33193                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           23                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            23                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data      1246970                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total       1246970                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6440                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6440                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        13463                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        13818                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          19903                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             20258                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         19903                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            20258                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 321401083000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 321401083000                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   2273092000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2273092000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     93452500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   8258768500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   8352221000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     93452500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  10531860500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  10625313000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     93452500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  10531860500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  10625313000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.498504                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.498504                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999224                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999224                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.797099                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.801276                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.852925                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.855129                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.852925                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.855129                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 257745.641836                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 257745.641836                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 352964.596273                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 352964.596273                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 263246.478873                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 613441.914878                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 604444.999276                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 263246.478873                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 529159.448324                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 524499.605094                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 263246.478873                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 529159.448324                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 524499.605094                       # average overall mshr miss latency
system.l3.replacements                          43154                       # number of replacements
system.membus.snoop_filter.tot_requests       1304817                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1284568                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13818                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33192                       # Transaction distribution
system.membus.trans_dist::WriteClean          1256554                       # Transaction distribution
system.membus.trans_dist::CleanEvict               23                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          1246979                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6431                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6431                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13818                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2577246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2577246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2577246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     83839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     83839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83839680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1267228                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1267228    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1267228                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9792678000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          106774000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5096374                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5050677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3774533                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      3774533                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39057                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47985                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           13                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean         8801114                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           43915                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5005834                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5005834                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6640                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6640                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38702                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15174499                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15175222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    325367360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              325390912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3820867                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243876864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8872398                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.425424                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494407                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5097865     57.46%     57.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3774533     42.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8872398                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10100381500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2570930000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      2546458                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      2522768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops        1281975                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops      1281975                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 549463898500                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17245                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        54512                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean         3773797                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            9988                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         2501422                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        2501422                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6445                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6445                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17245                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      7588813                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    163984128                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1299708                       # Total snoops (count)
system.tol3bus.snoopTraffic                  82543808                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3824820                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.335173                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.472051                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2542845     66.48%     66.48% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1281975     33.52%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3824820                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5070412500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1286246000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
