$comment
	File created using the following command:
		vcd file encoder-checker-crc8.msim.vcd -direction
$end
$date
	Wed Dec 09 03:30:20 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module flipflopt_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " nQ $end
$var wire 1 # nRst $end
$var wire 1 $ Q $end
$var wire 1 % T $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_clk $end
$var wire 1 0 ww_T $end
$var wire 1 1 ww_nRst $end
$var wire 1 2 ww_Q $end
$var wire 1 3 ww_nQ $end
$var wire 1 4 \nRst~input_o\ $end
$var wire 1 5 \Q~output_o\ $end
$var wire 1 6 \nQ~output_o\ $end
$var wire 1 7 \clk~input_o\ $end
$var wire 1 8 \T~input_o\ $end
$var wire 1 9 \norr1|y~combout\ $end
$var wire 1 : \norr|y~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
x"
0#
x$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
x2
x3
04
x5
x6
07
08
x9
x:
$end
#30000
1!
1/
17
#60000
0!
0/
07
#90000
1!
1/
17
#120000
0!
0/
07
#140000
1%
10
18
#150000
1!
1/
17
#180000
0!
0/
07
#210000
1!
1/
17
#240000
0!
0/
07
#270000
1!
1/
17
#300000
0!
0/
07
#330000
1!
1/
17
#360000
0!
0/
07
#390000
1!
1/
17
#420000
0!
0/
07
#440000
0%
00
08
#450000
1!
1/
17
#480000
0!
0/
07
#510000
1!
1/
17
#540000
0!
0/
07
#570000
1!
1/
17
#600000
0!
1%
0/
10
18
07
#630000
1!
1/
17
#660000
0!
0/
07
#690000
1!
1/
17
#720000
0!
0/
07
#750000
1!
1/
17
#780000
0!
0/
07
#810000
1!
1/
17
#840000
0!
0/
07
#870000
1!
1/
17
#900000
0!
0/
07
#920000
0%
00
08
#930000
1!
1/
17
#960000
0!
0/
07
#990000
1!
1/
17
#1000000
