<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>adiuvo.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_lepton_if_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">4000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>lepton_if</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 12 09:57:17 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b2ca51ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b2ca51ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_lepton_if_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 12 09:57:17 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b2ca51ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>lepton_if</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 12 09:57:17 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:32994e8b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_lepton_if_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 12 09:57:17 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:32994e8b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Jun 12 09:58:34 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b2ca51ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>miso</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ss</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>line_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>line_val</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rstb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>enb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>web</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dinb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>lines</spirit:name>
        <spirit:displayName>Lines</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.lines">60</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>pixels</spirit:name>
        <spirit:displayName>Pixels</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.pixels">80</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/40c7/sources_1/imports/lepton3/lepton.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_lepton_if_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/40c7/sources_1/imports/lepton3/lepton.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_lepton_if_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_lepton_if_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_lepton_if_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_lepton_if_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_lepton_if_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_lepton_if_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>lepton_if_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>lines</spirit:name>
      <spirit:displayName>Lines</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.lines">60</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>pixels</spirit:name>
      <spirit:displayName>Pixels</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.pixels">80</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_lepton_if_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>lepton_if_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220d522_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c99dee_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5645fdfe_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4525ba42_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cddd396_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c93fd63_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7367978_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf74771_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b243d0_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41cd2117_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b0ccb9_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453dd702_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd7c43d_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7660e7f9_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73524cfb_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f1721b_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f46a8d_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab41e07_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@929a104_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247a1bec_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa602a2_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8debf_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed78659_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5faf09_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7fd0ab_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec497be_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c6d011_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6ff12e_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ce2802_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7229af07_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75bc6055_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5088bea5_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef1c1ca_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5495e747_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7acf7a81_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@648aa4ae_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68108c22_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b5333ea_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@463f2646_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b682000_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f28d73_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3f0ff1_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d13b4c_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b4ce2ee_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b5ad81_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b0896a_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278e6589_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da7f554_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd8c64e_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a7b15e_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6452aedd_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f3efd7_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481e7bc5_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f5d87e_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489252f5_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ae6d97_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c52185_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42e92c64_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492c9aae_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5eda97_ARCHIVE_LOCATION">c:/hdl_projects/lepton_rtl/lepton_rtl.srcs</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="50102c5c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c7f7a125"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a2fd5c7d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="997badbe"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="e92aa963"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
