var veridocModuleInformation= {"moduleName":"sparc_exu_aluaddsub",
"moduleFile":"Unknown",
"moduleLine":"221",
"moduleBrief":"None",
"children":[
"dff_s","sparc_exu_aluadder64","sparc_exu_aluspr"]
,
"ports":[
{"name":"clk",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"se",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_alu_rs1_data_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"byp_alu_rs2_data_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_alu_cin_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_invert_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"adder_out",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"spr_out",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_cout64_e_l",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_cout32_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_adderin2_63_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"alu_ecl_adderin2_31_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
