*** This is NuSMV 2.6.0 (compiled on Wed Oct 14 15:36:56 2015)
*** Enabled addons are: compass
*** For more information on NuSMV see <http://nusmv.fbk.eu>
*** or email to <nusmv-users@list.fbk.eu>.
*** Please report bugs to <Please report bugs to <nusmv-users@fbk.eu>>

*** Copyright (c) 2010-2014, Fondazione Bruno Kessler

*** This version of NuSMV is linked to the CUDD library version 2.4.1
*** Copyright (c) 1995-2004, Regents of the University of Colorado

*** This version of NuSMV is linked to the MiniSat SAT solver. 
*** See http://minisat.se/MiniSat.html
*** Copyright (c) 2003-2006, Niklas Een, Niklas Sorensson
*** Copyright (c) 2007-2010, Niklas Sorensson

-- specification !(!FALSE U !(!(output = oV & (TRUE U input = iC)) | ((input = iE & (!( X (!(input = iC) U input = iB)) |  X (!(input = iC) U (input = iB & (TRUE U output = oS))))) U input = iC)))  is true
-- specification (!(!FALSE U !(!(output = oV))) | (!(output = oV) U (output = oV & (!(TRUE U output = oU) | (!(output = oU) U ((input = iE & !(output = oU)) &  X (!(output = oU) U output = oT)))))))  is true
-- specification !(!FALSE U !(!((output = oY & !(input = iC)) & (TRUE U input = iC)) | (!(output = oU) U (input = iB | input = iC))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 1.1 <-
    state = s0
    input = iD
    output = null
  -> State: 1.2 <-
    state = s1
    input = null
    output = oY
  -> State: 1.3 <-
    input = iC
    output = null
  -> State: 1.4 <-
    state = s2
    input = null
    output = oU
  -> State: 1.5 <-
    input = iE
    output = null
  -> State: 1.6 <-
    state = s4
    input = null
    output = oW
  -> State: 1.7 <-
    input = iB
    output = null
  -> State: 1.8 <-
    state = s8
    input = null
    output = oY
  -> State: 1.9 <-
    input = iD
    output = null
  -> State: 1.10 <-
    state = s14
    input = null
    output = oU
  -> State: 1.11 <-
    input = iD
    output = null
  -> State: 1.12 <-
    state = s15
    input = null
    output = oX
  -> State: 1.13 <-
    input = iC
    output = null
  -- Loop starts here
  -> State: 1.14 <-
    state = s5
    input = null
    output = oS
  -> State: 1.15 <-
    input = iD
    output = null
  -> State: 1.16 <-
    input = null
    output = oS
-- specification !(!FALSE U !(!(input = iC) | !(!FALSE U !(!(input = iE) | ((output = oS & !(output = oY)) &  X (!(output = oY) U output = oX))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 2.1 <-
    state = s0
    input = iD
    output = null
  -> State: 2.2 <-
    state = s1
    input = null
    output = oY
  -> State: 2.3 <-
    input = iC
    output = null
  -> State: 2.4 <-
    state = s2
    input = null
    output = oU
  -> State: 2.5 <-
    input = iE
    output = null
  -> State: 2.6 <-
    state = s4
    input = null
    output = oW
  -> State: 2.7 <-
    input = iB
    output = null
  -> State: 2.8 <-
    state = s8
    input = null
    output = oY
  -> State: 2.9 <-
    input = iC
    output = null
  -> State: 2.10 <-
    state = s9
    input = null
    output = oU
  -> State: 2.11 <-
    input = iB
    output = null
  -> State: 2.12 <-
    state = s12
    input = null
    output = oZ
  -- Loop starts here
  -> State: 2.13 <-
    input = iD
    output = null
  -> State: 2.14 <-
    state = s3
    input = null
    output = oU
  -> State: 2.15 <-
    input = iD
    output = null
  -> State: 2.16 <-
    state = s12
    input = null
    output = oU
  -> State: 2.17 <-
    input = iD
    output = null
-- specification !(!FALSE U !(!((output = oU & !(output = oS)) & (TRUE U output = oS)) | (!(output = oZ) U (input = iC | output = oS))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 3.1 <-
    state = s0
    input = iD
    output = null
  -> State: 3.2 <-
    state = s1
    input = null
    output = oY
  -> State: 3.3 <-
    input = iC
    output = null
  -> State: 3.4 <-
    state = s2
    input = null
    output = oU
  -> State: 3.5 <-
    input = iD
    output = null
  -> State: 3.6 <-
    state = s11
    input = null
    output = oW
  -> State: 3.7 <-
    input = iD
    output = null
  -> State: 3.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 3.9 <-
    input = iB
    output = null
  -> State: 3.10 <-
    state = s15
    input = null
    output = oW
  -> State: 3.11 <-
    input = iC
    output = null
  -> State: 3.12 <-
    state = s5
    input = null
    output = oS
  -- Loop starts here
  -> State: 3.13 <-
    input = iB
    output = null
  -> State: 3.14 <-
    state = s7
    input = null
    output = oW
  -> State: 3.15 <-
    input = iE
    output = null
  -> State: 3.16 <-
    state = s2
    input = null
    output = oU
  -> State: 3.17 <-
    input = iD
    output = null
  -> State: 3.18 <-
    state = s11
    input = null
    output = oW
  -> State: 3.19 <-
    input = iD
    output = null
  -> State: 3.20 <-
    state = s16
    input = null
    output = oZ
  -> State: 3.21 <-
    input = iB
    output = null
  -> State: 3.22 <-
    state = s15
    input = null
    output = oW
  -> State: 3.23 <-
    input = iE
    output = null
  -> State: 3.24 <-
    state = s10
    input = null
    output = oX
  -> State: 3.25 <-
    input = iC
    output = null
  -> State: 3.26 <-
    state = s9
    input = null
    output = oU
  -> State: 3.27 <-
    input = iB
    output = null
  -> State: 3.28 <-
    state = s12
    input = null
    output = oZ
  -> State: 3.29 <-
    input = iD
    output = null
  -> State: 3.30 <-
    state = s3
    input = null
    output = oU
  -> State: 3.31 <-
    input = iE
    output = null
  -> State: 3.32 <-
    state = s5
    input = null
    output = oX
  -> State: 3.33 <-
    input = iB
    output = null
-- specification !(!FALSE U !(output = oY & (!(!(output = oW)) | !(!(output = oX | output = oW) U !(!(output = oU) | (output = oX | output = oW))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 4.1 <-
    state = s0
    input = iD
    output = null
  -> State: 4.2 <-
    state = s1
    input = null
    output = oY
  -> State: 4.3 <-
    input = iC
    output = null
  -> State: 4.4 <-
    state = s2
    input = null
    output = oU
  -- Loop starts here
  -> State: 4.5 <-
    input = iD
    output = null
  -> State: 4.6 <-
    state = s11
    input = null
    output = oW
  -> State: 4.7 <-
    input = iD
    output = null
  -> State: 4.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 4.9 <-
    input = iE
    output = null
  -> State: 4.10 <-
    state = s1
    input = null
    output = oX
  -> State: 4.11 <-
    input = iC
    output = null
  -> State: 4.12 <-
    state = s2
    input = null
    output = oU
  -> State: 4.13 <-
    input = iD
    output = null
-- specification (!(TRUE U output = oU) | (!(output = oW) U (output = oU | ((input = iB & !(output = oW)) &  X (!(output = oW) U output = oV)))))  is true
-- specification (!(TRUE U output = oW) | (!(output = oZ) U (output = oX | output = oW)))  is true
-- specification (!(TRUE U (output = oT &  X (TRUE U output = oU))) | (!(output = oT) U input = iD))  is true
-- specification !(!FALSE U !(!(input = iA) | (!(TRUE U output = oY) | (!(output = oY) U (input = iE | ((output = oT & !(output = oY)) &  X (!(output = oY) U output = oZ)))))))  is true
-- specification (!(TRUE U output = oW) | (!((output = oV & !(output = oW)) &  X (!(output = oW) U (output = oT & !(output = oW)))) U (output = oW | input = iC)))  is true
-- specification !(!FALSE U !(!(input = iA) | (TRUE U (output = oT &  X (TRUE U output = oW)))))  is true
-- specification !(!FALSE U !(!(input = iC) | ((input = iE & (!( X (!(output = oT) U input = iA)) |  X (!(output = oT) U (input = iA & (TRUE U output = oU))))) U (output = oT | !(!FALSE U !(input = iE & (!( X (!(output = oT) U input = iA)) |  X (!(output = oT) U (input = iA & (TRUE U output = oU))))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 5.1 <-
    state = s0
    input = iD
    output = null
  -> State: 5.2 <-
    state = s1
    input = null
    output = oY
  -> State: 5.3 <-
    input = iC
    output = null
  -> State: 5.4 <-
    state = s2
    input = null
    output = oU
  -> State: 5.5 <-
    input = iB
    output = null
  -> State: 5.6 <-
    state = s3
    input = null
    output = oS
  -> State: 5.7 <-
    input = iE
    output = null
  -> State: 5.8 <-
    state = s5
    input = null
    output = oX
  -- Loop starts here
  -> State: 5.9 <-
    input = iD
    output = null
  -> State: 5.10 <-
    input = null
    output = oS
  -> State: 5.11 <-
    input = iD
    output = null
-- specification !(!(output = oY) U !(!(output = oU) | output = oY))  is true
-- specification (!(TRUE U output = oV) | (!(output = oX) U (input = iE | output = oV)))  is true
-- specification !(!FALSE U !(!(input = iD) | !(!FALSE U !(!(input = iB) | (output = oW &  X (TRUE U output = oU))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 6.1 <-
    state = s0
    input = iD
    output = null
  -> State: 6.2 <-
    state = s1
    input = null
    output = oY
  -> State: 6.3 <-
    input = iC
    output = null
  -> State: 6.4 <-
    state = s2
    input = null
    output = oU
  -> State: 6.5 <-
    input = iB
    output = null
  -> State: 6.6 <-
    state = s3
    input = null
    output = oS
  -> State: 6.7 <-
    input = iE
    output = null
  -> State: 6.8 <-
    state = s5
    input = null
    output = oX
  -> State: 6.9 <-
    input = iB
    output = null
  -- Loop starts here
  -> State: 6.10 <-
    state = s7
    input = null
    output = oW
  -> State: 6.11 <-
    input = iC
    output = null
  -> State: 6.12 <-
    state = s12
    input = null
    output = oX
  -> State: 6.13 <-
    input = iD
    output = null
  -> State: 6.14 <-
    state = s3
    input = null
    output = oU
  -> State: 6.15 <-
    input = iE
    output = null
  -> State: 6.16 <-
    state = s5
    input = null
    output = oX
  -> State: 6.17 <-
    input = iE
    output = null
  -> State: 6.18 <-
    state = s6
    input = null
    output = oZ
  -> State: 6.19 <-
    input = iD
    output = null
  -> State: 6.20 <-
    state = s7
    input = null
    output = oW
-- specification !(!FALSE U !(!(input = iB & (TRUE U output = oY)) | (!((output = oV & !(output = oY)) &  X (!(output = oY) U (output = oT & !(output = oY)))) U (output = oY | output = oX))))  is true
-- specification !(!FALSE U !(!(input = iE) | !(!FALSE U !(!(input = iB) | (output = oU &  X (TRUE U output = oY))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 7.1 <-
    state = s0
    input = iD
    output = null
  -> State: 7.2 <-
    state = s1
    input = null
    output = oY
  -> State: 7.3 <-
    input = iC
    output = null
  -> State: 7.4 <-
    state = s2
    input = null
    output = oU
  -> State: 7.5 <-
    input = iE
    output = null
  -> State: 7.6 <-
    state = s4
    input = null
    output = oW
  -> State: 7.7 <-
    input = iB
    output = null
  -> State: 7.8 <-
    state = s8
    input = null
    output = oY
  -> State: 7.9 <-
    input = iC
    output = null
  -- Loop starts here
  -> State: 7.10 <-
    state = s9
    input = null
    output = oU
  -> State: 7.11 <-
    input = iE
    output = null
  -> State: 7.12 <-
    state = s10
    input = null
    output = oZ
  -> State: 7.13 <-
    input = iC
    output = null
  -> State: 7.14 <-
    state = s9
    input = null
    output = oU
-- specification !(!FALSE U !(!(input = iE) | !(!FALSE U !(!(input = iD) | (TRUE U output = oW)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 8.1 <-
    state = s0
    input = iD
    output = null
  -> State: 8.2 <-
    state = s1
    input = null
    output = oY
  -> State: 8.3 <-
    input = iC
    output = null
  -> State: 8.4 <-
    state = s2
    input = null
    output = oU
  -> State: 8.5 <-
    input = iB
    output = null
  -> State: 8.6 <-
    state = s3
    input = null
    output = oS
  -> State: 8.7 <-
    input = iE
    output = null
  -> State: 8.8 <-
    state = s5
    input = null
    output = oX
  -> State: 8.9 <-
    input = iD
    output = null
  -> State: 8.10 <-
    input = null
    output = oS
  -- Loop starts here
  -> State: 8.11 <-
    input = iE
    output = null
  -> State: 8.12 <-
    state = s6
    input = null
    output = oZ
  -> State: 8.13 <-
    input = iE
    output = null
  -> State: 8.14 <-
    state = s1
    input = null
    output = oX
  -> State: 8.15 <-
    input = iC
    output = null
  -> State: 8.16 <-
    state = s2
    input = null
    output = oU
  -> State: 8.17 <-
    input = iB
    output = null
  -> State: 8.18 <-
    state = s3
    input = null
    output = oS
  -> State: 8.19 <-
    input = iE
    output = null
  -> State: 8.20 <-
    state = s5
    input = null
    output = oX
  -> State: 8.21 <-
    input = iE
    output = null
-- specification !(!FALSE U !(!(input = iE) | (!(TRUE U output = oY) | (!(output = oY) U (output = oX | ((output = oZ & !(output = oY)) &  X (!(output = oY) U input = iD)))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 9.1 <-
    state = s0
    input = iD
    output = null
  -> State: 9.2 <-
    state = s1
    input = null
    output = oY
  -> State: 9.3 <-
    input = iC
    output = null
  -> State: 9.4 <-
    state = s2
    input = null
    output = oU
  -> State: 9.5 <-
    input = iE
    output = null
  -> State: 9.6 <-
    state = s4
    input = null
    output = oW
  -> State: 9.7 <-
    input = iB
    output = null
  -> State: 9.8 <-
    state = s8
    input = null
    output = oY
  -- Loop starts here
  -> State: 9.9 <-
    input = iC
    output = null
  -> State: 9.10 <-
    state = s9
    input = null
    output = oU
  -> State: 9.11 <-
    input = iE
    output = null
  -> State: 9.12 <-
    state = s10
    input = null
    output = oZ
  -> State: 9.13 <-
    input = iD
    output = null
  -> State: 9.14 <-
    state = s4
    input = null
    output = oW
  -> State: 9.15 <-
    input = iB
    output = null
  -> State: 9.16 <-
    state = s8
    input = null
    output = oY
  -> State: 9.17 <-
    input = iC
    output = null
-- specification !(!FALSE U !(!(output = oS & (TRUE U input = iB)) | ((input = iA & (!( X (!(input = iB) U input = iD)) |  X (!(input = iB) U (input = iD & (TRUE U output = oT))))) U input = iB)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 10.1 <-
    state = s0
    input = iD
    output = null
  -> State: 10.2 <-
    state = s1
    input = null
    output = oY
  -> State: 10.3 <-
    input = iC
    output = null
  -> State: 10.4 <-
    state = s2
    input = null
    output = oU
  -> State: 10.5 <-
    input = iD
    output = null
  -> State: 10.6 <-
    state = s11
    input = null
    output = oW
  -> State: 10.7 <-
    input = iD
    output = null
  -> State: 10.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 10.9 <-
    input = iB
    output = null
  -> State: 10.10 <-
    state = s15
    input = null
    output = oW
  -> State: 10.11 <-
    input = iC
    output = null
  -> State: 10.12 <-
    state = s5
    input = null
    output = oS
  -> State: 10.13 <-
    input = iB
    output = null
  -- Loop starts here
  -> State: 10.14 <-
    state = s7
    input = null
    output = oW
  -> State: 10.15 <-
    input = iE
    output = null
  -> State: 10.16 <-
    state = s2
    input = null
    output = oU
  -> State: 10.17 <-
    input = iD
    output = null
  -> State: 10.18 <-
    state = s11
    input = null
    output = oW
  -> State: 10.19 <-
    input = iD
    output = null
  -> State: 10.20 <-
    state = s16
    input = null
    output = oZ
  -> State: 10.21 <-
    input = iB
    output = null
  -> State: 10.22 <-
    state = s15
    input = null
    output = oW
  -> State: 10.23 <-
    input = iE
    output = null
  -> State: 10.24 <-
    state = s10
    input = null
    output = oX
  -> State: 10.25 <-
    input = iD
    output = null
  -> State: 10.26 <-
    state = s4
    input = null
    output = oW
  -> State: 10.27 <-
    input = iB
    output = null
  -> State: 10.28 <-
    state = s8
    input = null
    output = oY
  -> State: 10.29 <-
    input = iC
    output = null
  -> State: 10.30 <-
    state = s9
    input = null
    output = oU
  -> State: 10.31 <-
    input = iB
    output = null
  -> State: 10.32 <-
    state = s12
    input = null
    output = oZ
  -> State: 10.33 <-
    input = iD
    output = null
  -> State: 10.34 <-
    state = s3
    input = null
    output = oU
  -> State: 10.35 <-
    input = iE
    output = null
  -> State: 10.36 <-
    state = s5
    input = null
    output = oX
  -> State: 10.37 <-
    input = iB
    output = null
  -> State: 10.38 <-
    state = s7
    input = null
    output = oW
-- specification !(!FALSE U !(!((output = oT & !(input = iD)) & (TRUE U input = iD)) | (!(output = oU) U (input = iE | input = iD))))  is true
-- specification !(!FALSE U !(!(input = iB & (TRUE U input = iD)) | (!((output = oT & !(input = iD)) &  X (!(input = iD) U (output = oS & !(input = iD)))) U (input = iD | input = iE))))  is true
-- specification !(!FALSE U !(!(input = iD) | (TRUE U ((output = oU & !(output = oV)) &  X (!(output = oV) U output = oY)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 11.1 <-
    state = s0
    input = iD
    output = null
  -> State: 11.2 <-
    state = s1
    input = null
    output = oY
  -> State: 11.3 <-
    input = iC
    output = null
  -> State: 11.4 <-
    state = s2
    input = null
    output = oU
  -> State: 11.5 <-
    input = iD
    output = null
  -> State: 11.6 <-
    state = s11
    input = null
    output = oW
  -> State: 11.7 <-
    input = iD
    output = null
  -> State: 11.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 11.9 <-
    input = iB
    output = null
  -> State: 11.10 <-
    state = s15
    input = null
    output = oW
  -> State: 11.11 <-
    input = iC
    output = null
  -> State: 11.12 <-
    state = s5
    input = null
    output = oS
  -- Loop starts here
  -> State: 11.13 <-
    input = iB
    output = null
  -> State: 11.14 <-
    state = s7
    input = null
    output = oW
  -> State: 11.15 <-
    input = iE
    output = null
  -> State: 11.16 <-
    state = s2
    input = null
    output = oU
  -> State: 11.17 <-
    input = iB
    output = null
  -> State: 11.18 <-
    state = s3
    input = null
    output = oS
  -> State: 11.19 <-
    input = iE
    output = null
  -> State: 11.20 <-
    state = s5
    input = null
    output = oX
  -> State: 11.21 <-
    input = iB
    output = null
-- specification (!(TRUE U input = iA) | (!((output = oS & !(input = iA)) &  X (!(input = iA) U (output = oY & !(input = iA)))) U (input = iA | input = iD)))  is true
-- specification !(!FALSE U !(input = iA & (!(!(input = iE)) | !(!(output = oS | input = iE) U !(!(output = oW) | (output = oS | input = iE))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 12.1 <-
    state = s0
    input = iD
    output = null
  -- Loop starts here
  -> State: 12.2 <-
    state = s1
    input = null
    output = oY
  -> State: 12.3 <-
    input = iC
    output = null
  -> State: 12.4 <-
    state = s2
    input = null
    output = oU
  -> State: 12.5 <-
    input = iB
    output = null
  -> State: 12.6 <-
    state = s3
    input = null
    output = oS
  -> State: 12.7 <-
    input = iD
    output = null
  -> State: 12.8 <-
    state = s12
    input = null
    output = oU
  -> State: 12.9 <-
    input = iE
    output = null
  -> State: 12.10 <-
    state = s1
    input = null
    output = oY
-- specification !(!FALSE U !(input = iB & (!(!(output = oW)) | !(!(output = oW) U !((!(input = iA) | (!(output = oW) U (output = oS & !(output = oW)))) | output = oW)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 13.1 <-
    state = s0
    input = iD
    output = null
  -- Loop starts here
  -> State: 13.2 <-
    state = s1
    input = null
    output = oY
  -> State: 13.3 <-
    input = iC
    output = null
  -> State: 13.4 <-
    state = s2
    input = null
    output = oU
  -> State: 13.5 <-
    input = iE
    output = null
  -> State: 13.6 <-
    state = s4
    input = null
    output = oW
  -> State: 13.7 <-
    input = iB
    output = null
  -> State: 13.8 <-
    state = s8
    input = null
    output = oY
  -> State: 13.9 <-
    input = iC
    output = null
  -> State: 13.10 <-
    state = s9
    input = null
    output = oU
  -> State: 13.11 <-
    input = iB
    output = null
  -> State: 13.12 <-
    state = s12
    input = null
    output = oZ
  -> State: 13.13 <-
    input = iE
    output = null
  -> State: 13.14 <-
    state = s1
    input = null
    output = oY
-- specification !(!FALSE U !(!(input = iE & (TRUE U output = oU)) | ((!(input = iC) | (!(output = oU) U ((output = oX & !(output = oU)) &  X (!(output = oU) U output = oS)))) U output = oU)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 14.1 <-
    state = s0
    input = iD
    output = null
  -> State: 14.2 <-
    state = s1
    input = null
    output = oY
  -> State: 14.3 <-
    input = iC
    output = null
  -> State: 14.4 <-
    state = s2
    input = null
    output = oU
  -> State: 14.5 <-
    input = iE
    output = null
  -> State: 14.6 <-
    state = s4
    input = null
    output = oW
  -> State: 14.7 <-
    input = iB
    output = null
  -> State: 14.8 <-
    state = s8
    input = null
    output = oY
  -> State: 14.9 <-
    input = iC
    output = null
  -> State: 14.10 <-
    state = s9
    input = null
    output = oU
  -> State: 14.11 <-
    input = iB
    output = null
  -> State: 14.12 <-
    state = s12
    input = null
    output = oZ
  -> State: 14.13 <-
    input = iD
    output = null
  -> State: 14.14 <-
    state = s3
    input = null
    output = oU
  -- Loop starts here
  -> State: 14.15 <-
    input = iE
    output = null
  -> State: 14.16 <-
    state = s5
    input = null
    output = oX
  -> State: 14.17 <-
    input = iD
    output = null
  -> State: 14.18 <-
    input = null
    output = oS
  -> State: 14.19 <-
    input = iB
    output = null
  -> State: 14.20 <-
    state = s7
    input = null
    output = oW
  -> State: 14.21 <-
    input = iE
    output = null
  -> State: 14.22 <-
    state = s2
    input = null
    output = oU
  -> State: 14.23 <-
    input = iB
    output = null
  -> State: 14.24 <-
    state = s3
    input = null
    output = oS
  -> State: 14.25 <-
    input = iE
    output = null
-- specification !(!FALSE U !(!(output = oW & (TRUE U input = iA)) | ((!(input = iB) | (!(input = iA) U (((output = oY & !(input = iA)) & !(output = oV)) &  X ((!(input = iA) & !(output = oV)) U output = oX)))) U input = iA)))  is true
-- specification !(!FALSE U !(output = oW & (!(!(input = iE)) | !(!(output = oV | input = iE) U !(!(output = oS) | (output = oV | input = iE))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 15.1 <-
    state = s0
    input = iD
    output = null
  -- Loop starts here
  -> State: 15.2 <-
    state = s1
    input = null
    output = oY
  -> State: 15.3 <-
    input = iC
    output = null
  -> State: 15.4 <-
    state = s2
    input = null
    output = oU
  -> State: 15.5 <-
    input = iE
    output = null
  -> State: 15.6 <-
    state = s4
    input = null
    output = oW
  -> State: 15.7 <-
    input = iB
    output = null
  -> State: 15.8 <-
    state = s8
    input = null
    output = oY
  -> State: 15.9 <-
    input = iC
    output = null
  -> State: 15.10 <-
    state = s9
    input = null
    output = oU
  -> State: 15.11 <-
    input = iB
    output = null
  -> State: 15.12 <-
    state = s12
    input = null
    output = oZ
  -> State: 15.13 <-
    input = iE
    output = null
  -> State: 15.14 <-
    state = s1
    input = null
    output = oY
-- specification !(!FALSE U !(!((input = iA & !(output = oX)) & (TRUE U output = oX)) | (!(output = oW) U (output = oT | output = oX))))  is true
-- specification (!(TRUE U output = oX) | ((!(input = iE) | (!(output = oX) U (output = oU & !(output = oX)))) U output = oX))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 16.1 <-
    state = s0
    input = iD
    output = null
  -> State: 16.2 <-
    state = s1
    input = null
    output = oY
  -> State: 16.3 <-
    input = iC
    output = null
  -> State: 16.4 <-
    state = s2
    input = null
    output = oU
  -> State: 16.5 <-
    input = iB
    output = null
  -> State: 16.6 <-
    state = s3
    input = null
    output = oS
  -> State: 16.7 <-
    input = iE
    output = null
  -> State: 16.8 <-
    state = s5
    input = null
    output = oX
  -> State: 16.9 <-
    input = iE
    output = null
  -> State: 16.10 <-
    state = s6
    input = null
    output = oZ
  -- Loop starts here
  -> State: 16.11 <-
    input = iC
    output = null
  -> State: 16.12 <-
    input = null
    output = oY
  -> State: 16.13 <-
    input = iC
    output = null
-- specification (!(TRUE U output = oZ) | ((!(input = iE) | (!(output = oZ) U (output = oY & !(output = oZ)))) U output = oZ))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 17.1 <-
    state = s0
    input = iD
    output = null
  -> State: 17.2 <-
    state = s1
    input = null
    output = oY
  -> State: 17.3 <-
    input = iC
    output = null
  -> State: 17.4 <-
    state = s2
    input = null
    output = oU
  -> State: 17.5 <-
    input = iB
    output = null
  -> State: 17.6 <-
    state = s3
    input = null
    output = oS
  -> State: 17.7 <-
    input = iE
    output = null
  -> State: 17.8 <-
    state = s5
    input = null
    output = oX
  -> State: 17.9 <-
    input = iE
    output = null
  -> State: 17.10 <-
    state = s6
    input = null
    output = oZ
  -- Loop starts here
  -> State: 17.11 <-
    input = iD
    output = null
  -> State: 17.12 <-
    state = s7
    input = null
    output = oW
  -> State: 17.13 <-
    input = iE
    output = null
  -> State: 17.14 <-
    state = s2
    input = null
    output = oU
  -> State: 17.15 <-
    input = iE
    output = null
  -> State: 17.16 <-
    state = s4
    input = null
    output = oW
  -> State: 17.17 <-
    input = iB
    output = null
  -> State: 17.18 <-
    state = s8
    input = null
    output = oY
  -> State: 17.19 <-
    input = iC
    output = null
  -> State: 17.20 <-
    state = s9
    input = null
    output = oU
  -> State: 17.21 <-
    input = iB
    output = null
  -> State: 17.22 <-
    state = s12
    input = null
    output = oZ
  -> State: 17.23 <-
    input = iE
    output = null
  -> State: 17.24 <-
    state = s1
    input = null
    output = oY
  -> State: 17.25 <-
    input = iC
    output = null
  -> State: 17.26 <-
    state = s2
    input = null
    output = oU
  -> State: 17.27 <-
    input = iD
    output = null
  -> State: 17.28 <-
    state = s11
    input = null
    output = oW
  -> State: 17.29 <-
    input = iD
    output = null
  -> State: 17.30 <-
    state = s16
    input = null
    output = oZ
  -> State: 17.31 <-
    input = iB
    output = null
  -> State: 17.32 <-
    state = s15
    input = null
    output = oW
  -> State: 17.33 <-
    input = iC
    output = null
  -> State: 17.34 <-
    state = s5
    input = null
    output = oS
  -> State: 17.35 <-
    input = iE
    output = null
  -> State: 17.36 <-
    state = s6
    input = null
    output = oZ
  -> State: 17.37 <-
    input = iD
    output = null
-- specification (!(TRUE U output = oZ) | ((!(input = iE) | (!(output = oZ) U ((output = oS & !(output = oZ)) &  X (!(output = oZ) U output = oU)))) U output = oZ))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 18.1 <-
    state = s0
    input = iD
    output = null
  -> State: 18.2 <-
    state = s1
    input = null
    output = oY
  -> State: 18.3 <-
    input = iC
    output = null
  -> State: 18.4 <-
    state = s2
    input = null
    output = oU
  -> State: 18.5 <-
    input = iB
    output = null
  -> State: 18.6 <-
    state = s3
    input = null
    output = oS
  -> State: 18.7 <-
    input = iE
    output = null
  -> State: 18.8 <-
    state = s5
    input = null
    output = oX
  -> State: 18.9 <-
    input = iE
    output = null
  -> State: 18.10 <-
    state = s6
    input = null
    output = oZ
  -- Loop starts here
  -> State: 18.11 <-
    input = iE
    output = null
  -> State: 18.12 <-
    state = s1
    input = null
    output = oX
  -> State: 18.13 <-
    input = iC
    output = null
  -> State: 18.14 <-
    state = s2
    input = null
    output = oU
  -> State: 18.15 <-
    input = iD
    output = null
  -> State: 18.16 <-
    state = s11
    input = null
    output = oW
  -> State: 18.17 <-
    input = iD
    output = null
  -> State: 18.18 <-
    state = s16
    input = null
    output = oZ
  -> State: 18.19 <-
    input = iE
    output = null
  -> State: 18.20 <-
    state = s1
    input = null
    output = oX
  -> State: 18.21 <-
    input = iC
    output = null
  -> State: 18.22 <-
    state = s2
    input = null
    output = oU
  -> State: 18.23 <-
    input = iB
    output = null
  -> State: 18.24 <-
    state = s3
    input = null
    output = oS
  -> State: 18.25 <-
    input = iD
    output = null
  -> State: 18.26 <-
    state = s12
    input = null
    output = oU
  -> State: 18.27 <-
    input = iD
    output = null
  -> State: 18.28 <-
    state = s3
    input = null
    output = oU
  -> State: 18.29 <-
    input = iE
    output = null
  -> State: 18.30 <-
    state = s5
    input = null
    output = oX
  -> State: 18.31 <-
    input = iE
    output = null
  -> State: 18.32 <-
    state = s6
    input = null
    output = oZ
  -> State: 18.33 <-
    input = iE
    output = null
-- specification (!(TRUE U output = oX) | (!(output = oX) U ((input = iA & !(output = oX)) &  X (!(output = oX) U output = oU))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 19.1 <-
    state = s0
    input = iD
    output = null
  -> State: 19.2 <-
    state = s1
    input = null
    output = oY
  -> State: 19.3 <-
    input = iC
    output = null
  -> State: 19.4 <-
    state = s2
    input = null
    output = oU
  -> State: 19.5 <-
    input = iB
    output = null
  -> State: 19.6 <-
    state = s3
    input = null
    output = oS
  -> State: 19.7 <-
    input = iE
    output = null
  -> State: 19.8 <-
    state = s5
    input = null
    output = oX
  -- Loop starts here
  -> State: 19.9 <-
    input = iD
    output = null
  -> State: 19.10 <-
    input = null
    output = oS
  -> State: 19.11 <-
    input = iE
    output = null
  -> State: 19.12 <-
    state = s6
    input = null
    output = oZ
  -> State: 19.13 <-
    input = iE
    output = null
  -> State: 19.14 <-
    state = s1
    input = null
    output = oX
  -> State: 19.15 <-
    input = iC
    output = null
  -> State: 19.16 <-
    state = s2
    input = null
    output = oU
  -> State: 19.17 <-
    input = iB
    output = null
  -> State: 19.18 <-
    state = s3
    input = null
    output = oS
  -> State: 19.19 <-
    input = iE
    output = null
  -> State: 19.20 <-
    state = s5
    input = null
    output = oX
  -> State: 19.21 <-
    input = iD
    output = null
-- specification !(!FALSE U !(!(output = oY) | !(!FALSE U !(!(input = iA) | ((output = oX & !(output = oW)) &  X (!(output = oW) U output = oU))))))  is true
-- specification (!(TRUE U output = oV) | ((input = iB & (!( X (!(output = oV) U input = iD)) |  X (!(output = oV) U (input = iD & (TRUE U output = oZ))))) U output = oV))  is true
-- specification !(!FALSE U !(!(output = oZ & (TRUE U output = oU)) | ((!(input = iD) | (!(output = oU) U (((output = oT & !(output = oU)) & !(output = oW)) &  X ((!(output = oU) & !(output = oW)) U output = oX)))) U output = oU)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 20.1 <-
    state = s0
    input = iD
    output = null
  -> State: 20.2 <-
    state = s1
    input = null
    output = oY
  -> State: 20.3 <-
    input = iC
    output = null
  -> State: 20.4 <-
    state = s2
    input = null
    output = oU
  -> State: 20.5 <-
    input = iD
    output = null
  -> State: 20.6 <-
    state = s11
    input = null
    output = oW
  -> State: 20.7 <-
    input = iD
    output = null
  -> State: 20.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 20.9 <-
    input = iB
    output = null
  -> State: 20.10 <-
    state = s15
    input = null
    output = oW
  -> State: 20.11 <-
    input = iC
    output = null
  -> State: 20.12 <-
    state = s5
    input = null
    output = oS
  -> State: 20.13 <-
    input = iD
    output = null
  -> State: 20.14 <-
    input = null
    output = oS
  -> State: 20.15 <-
    input = iB
    output = null
  -> State: 20.16 <-
    state = s7
    input = null
    output = oW
  -> State: 20.17 <-
    input = iE
    output = null
  -> State: 20.18 <-
    state = s2
    input = null
    output = oU
  -- Loop starts here
  -> State: 20.19 <-
    input = iB
    output = null
  -> State: 20.20 <-
    state = s3
    input = null
    output = oS
  -> State: 20.21 <-
    input = iE
    output = null
  -> State: 20.22 <-
    state = s5
    input = null
    output = oX
  -> State: 20.23 <-
    input = iB
    output = null
  -> State: 20.24 <-
    state = s7
    input = null
    output = oW
  -> State: 20.25 <-
    input = iE
    output = null
  -> State: 20.26 <-
    state = s2
    input = null
    output = oU
  -> State: 20.27 <-
    input = iD
    output = null
  -> State: 20.28 <-
    state = s11
    input = null
    output = oW
  -> State: 20.29 <-
    input = iD
    output = null
  -> State: 20.30 <-
    state = s16
    input = null
    output = oZ
  -> State: 20.31 <-
    input = iE
    output = null
  -> State: 20.32 <-
    state = s1
    input = null
    output = oX
  -> State: 20.33 <-
    input = iC
    output = null
  -> State: 20.34 <-
    state = s2
    input = null
    output = oU
  -> State: 20.35 <-
    input = iB
    output = null
-- specification !(!FALSE U !(input = iD & (!(!(output = oW)) | !(!(output = oW) U !((!(input = iC) | (!(output = oW) U (output = oZ & !(output = oW)))) | output = oW)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 21.1 <-
    state = s0
    input = iD
    output = null
  -> State: 21.2 <-
    state = s1
    input = null
    output = oY
  -> State: 21.3 <-
    input = iC
    output = null
  -- Loop starts here
  -> State: 21.4 <-
    state = s2
    input = null
    output = oU
  -> State: 21.5 <-
    input = iD
    output = null
  -> State: 21.6 <-
    state = s11
    input = null
    output = oW
  -> State: 21.7 <-
    input = iD
    output = null
  -> State: 21.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 21.9 <-
    input = iE
    output = null
  -> State: 21.10 <-
    state = s1
    input = null
    output = oX
  -> State: 21.11 <-
    input = iC
    output = null
  -> State: 21.12 <-
    state = s2
    input = null
    output = oU
-- specification !(!FALSE U !(!(output = oW) | ((!(input = iB) | (!(input = iC) U ((output = oV & !(input = iC)) &  X (!(input = iC) U output = oY)))) U (input = iC | !(!FALSE U !(!(input = iB) | (output = oV &  X (TRUE U output = oY))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 22.1 <-
    state = s0
    input = iD
    output = null
  -> State: 22.2 <-
    state = s1
    input = null
    output = oY
  -> State: 22.3 <-
    input = iC
    output = null
  -> State: 22.4 <-
    state = s2
    input = null
    output = oU
  -> State: 22.5 <-
    input = iD
    output = null
  -> State: 22.6 <-
    state = s11
    input = null
    output = oW
  -> State: 22.7 <-
    input = iD
    output = null
  -> State: 22.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 22.9 <-
    input = iB
    output = null
  -> State: 22.10 <-
    state = s15
    input = null
    output = oW
  -> State: 22.11 <-
    input = iE
    output = null
  -> State: 22.12 <-
    state = s10
    input = null
    output = oX
  -> State: 22.13 <-
    input = iB
    output = null
  -> State: 22.14 <-
    state = s2
    input = null
    output = oU
  -> State: 22.15 <-
    input = iB
    output = null
  -> State: 22.16 <-
    state = s3
    input = null
    output = oS
  -- Loop starts here
  -> State: 22.17 <-
    input = iD
    output = null
  -> State: 22.18 <-
    state = s12
    input = null
    output = oU
  -> State: 22.19 <-
    input = iD
    output = null
  -> State: 22.20 <-
    state = s3
    input = null
    output = oU
  -> State: 22.21 <-
    input = iD
    output = null
-- specification !(!FALSE U !(!(output = oU) | ((!((output = oV & !(input = iA)) &  X (!(input = iA) U (output = oY & !(input = iA)))) U (input = iA | output = oX)) | !(!FALSE U !(!(output = oV &  X (TRUE U output = oY)))))))  is true
-- specification !(!FALSE U !(!((output = oT & !(input = iC)) & (TRUE U input = iC)) | ((!(input = iA) | (!(input = iC) U (output = oU & !(input = iC)))) U input = iC)))  is true
-- specification !(!FALSE U !(!(input = iE & (TRUE U input = iB)) | ((!(input = iD) | (!(input = iB) U (((output = oS & !(input = iB)) & !(output = oT)) &  X ((!(input = iB) & !(output = oT)) U output = oZ)))) U input = iB)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 23.1 <-
    state = s0
    input = iD
    output = null
  -> State: 23.2 <-
    state = s1
    input = null
    output = oY
  -> State: 23.3 <-
    input = iC
    output = null
  -> State: 23.4 <-
    state = s2
    input = null
    output = oU
  -> State: 23.5 <-
    input = iB
    output = null
  -> State: 23.6 <-
    state = s3
    input = null
    output = oS
  -> State: 23.7 <-
    input = iE
    output = null
  -> State: 23.8 <-
    state = s5
    input = null
    output = oX
  -> State: 23.9 <-
    input = iD
    output = null
  -> State: 23.10 <-
    input = null
    output = oS
  -> State: 23.11 <-
    input = iE
    output = null
  -> State: 23.12 <-
    state = s6
    input = null
    output = oZ
  -> State: 23.13 <-
    input = iD
    output = null
  -> State: 23.14 <-
    state = s7
    input = null
    output = oW
  -> State: 23.15 <-
    input = iE
    output = null
  -> State: 23.16 <-
    state = s2
    input = null
    output = oU
  -> State: 23.17 <-
    input = iB
    output = null
  -- Loop starts here
  -> State: 23.18 <-
    state = s3
    input = null
    output = oS
  -> State: 23.19 <-
    input = iE
    output = null
  -> State: 23.20 <-
    state = s5
    input = null
    output = oX
  -> State: 23.21 <-
    input = iE
    output = null
  -> State: 23.22 <-
    state = s6
    input = null
    output = oZ
  -> State: 23.23 <-
    input = iD
    output = null
  -> State: 23.24 <-
    state = s7
    input = null
    output = oW
  -> State: 23.25 <-
    input = iE
    output = null
  -> State: 23.26 <-
    state = s2
    input = null
    output = oU
  -> State: 23.27 <-
    input = iB
    output = null
  -> State: 23.28 <-
    state = s3
    input = null
    output = oS
-- specification !(!FALSE U !(!(output = oS & (TRUE U output = oT)) | ((!(input = iB) | (!(output = oT) U ((output = oY & !(output = oT)) &  X (!(output = oT) U output = oV)))) U output = oT)))  is true
-- specification !(!FALSE U !(!(input = iB) | (TRUE U (output = oW &  X (TRUE U output = oY)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 24.1 <-
    state = s0
    input = iD
    output = null
  -> State: 24.2 <-
    state = s1
    input = null
    output = oY
  -> State: 24.3 <-
    input = iC
    output = null
  -> State: 24.4 <-
    state = s2
    input = null
    output = oU
  -> State: 24.5 <-
    input = iB
    output = null
  -> State: 24.6 <-
    state = s3
    input = null
    output = oS
  -- Loop starts here
  -> State: 24.7 <-
    input = iD
    output = null
  -> State: 24.8 <-
    state = s12
    input = null
    output = oU
  -> State: 24.9 <-
    input = iD
    output = null
  -> State: 24.10 <-
    state = s3
    input = null
    output = oU
  -> State: 24.11 <-
    input = iD
    output = null
-- specification !(!FALSE U !(!((input = iC & !(output = oU)) & (TRUE U output = oU)) | (!(output = oY) U (output = oW | output = oU))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 25.1 <-
    state = s0
    input = iD
    output = null
  -> State: 25.2 <-
    state = s1
    input = null
    output = oY
  -> State: 25.3 <-
    input = iC
    output = null
  -> State: 25.4 <-
    state = s2
    input = null
    output = oU
  -> State: 25.5 <-
    input = iD
    output = null
  -> State: 25.6 <-
    state = s11
    input = null
    output = oW
  -> State: 25.7 <-
    input = iD
    output = null
  -> State: 25.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 25.9 <-
    input = iB
    output = null
  -> State: 25.10 <-
    state = s15
    input = null
    output = oW
  -> State: 25.11 <-
    input = iC
    output = null
  -> State: 25.12 <-
    state = s5
    input = null
    output = oS
  -> State: 25.13 <-
    input = iE
    output = null
  -> State: 25.14 <-
    state = s6
    input = null
    output = oZ
  -> State: 25.15 <-
    input = iC
    output = null
  -> State: 25.16 <-
    input = null
    output = oY
  -> State: 25.17 <-
    input = iE
    output = null
  -> State: 25.18 <-
    state = s1
    input = null
    output = oX
  -> State: 25.19 <-
    input = iC
    output = null
  -> State: 25.20 <-
    state = s2
    input = null
    output = oU
  -> State: 25.21 <-
    input = iB
    output = null
  -> State: 25.22 <-
    state = s3
    input = null
    output = oS
  -> State: 25.23 <-
    input = iE
    output = null
  -> State: 25.24 <-
    state = s5
    input = null
    output = oX
  -> State: 25.25 <-
    input = iE
    output = null
  -> State: 25.26 <-
    state = s6
    input = null
    output = oZ
  -> State: 25.27 <-
    input = iC
    output = null
  -> State: 25.28 <-
    input = null
    output = oY
  -> State: 25.29 <-
    input = iE
    output = null
  -> State: 25.30 <-
    state = s1
    input = null
    output = oX
  -> State: 25.31 <-
    input = iC
    output = null
  -> State: 25.32 <-
    state = s2
    input = null
    output = oU
  -- Loop starts here
  -> State: 25.33 <-
    input = iD
    output = null
  -> State: 25.34 <-
    state = s11
    input = null
    output = oW
  -> State: 25.35 <-
    input = iD
    output = null
  -> State: 25.36 <-
    state = s16
    input = null
    output = oZ
  -> State: 25.37 <-
    input = iE
    output = null
  -> State: 25.38 <-
    state = s1
    input = null
    output = oX
  -> State: 25.39 <-
    input = iC
    output = null
  -> State: 25.40 <-
    state = s2
    input = null
    output = oU
  -> State: 25.41 <-
    input = iD
    output = null
-- specification (!(!FALSE U !(!(input = iD))) | (TRUE U (input = iD & !(!(input = iC) U !(!(output = oW) | input = iC)))))  is true
-- specification !(!FALSE U !(!(output = oS) | !(!FALSE U !(!(input = iB) | ((output = oX & !(output = oZ)) &  X (!(output = oZ) U output = oV))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 26.1 <-
    state = s0
    input = iD
    output = null
  -> State: 26.2 <-
    state = s1
    input = null
    output = oY
  -> State: 26.3 <-
    input = iC
    output = null
  -> State: 26.4 <-
    state = s2
    input = null
    output = oU
  -> State: 26.5 <-
    input = iB
    output = null
  -> State: 26.6 <-
    state = s3
    input = null
    output = oS
  -> State: 26.7 <-
    input = iE
    output = null
  -> State: 26.8 <-
    state = s5
    input = null
    output = oX
  -> State: 26.9 <-
    input = iB
    output = null
  -- Loop starts here
  -> State: 26.10 <-
    state = s7
    input = null
    output = oW
  -> State: 26.11 <-
    input = iC
    output = null
  -> State: 26.12 <-
    state = s12
    input = null
    output = oX
  -> State: 26.13 <-
    input = iD
    output = null
  -> State: 26.14 <-
    state = s3
    input = null
    output = oU
  -> State: 26.15 <-
    input = iE
    output = null
  -> State: 26.16 <-
    state = s5
    input = null
    output = oX
  -> State: 26.17 <-
    input = iE
    output = null
  -> State: 26.18 <-
    state = s6
    input = null
    output = oZ
  -> State: 26.19 <-
    input = iD
    output = null
  -> State: 26.20 <-
    state = s7
    input = null
    output = oW
-- specification !(!FALSE U !(!((input = iE & !(output = oY)) & (TRUE U output = oY)) | (!(output = oZ) U (output = oW | output = oY))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 27.1 <-
    state = s0
    input = iD
    output = null
  -> State: 27.2 <-
    state = s1
    input = null
    output = oY
  -> State: 27.3 <-
    input = iC
    output = null
  -> State: 27.4 <-
    state = s2
    input = null
    output = oU
  -> State: 27.5 <-
    input = iB
    output = null
  -> State: 27.6 <-
    state = s3
    input = null
    output = oS
  -> State: 27.7 <-
    input = iE
    output = null
  -> State: 27.8 <-
    state = s5
    input = null
    output = oX
  -> State: 27.9 <-
    input = iE
    output = null
  -> State: 27.10 <-
    state = s6
    input = null
    output = oZ
  -> State: 27.11 <-
    input = iC
    output = null
  -> State: 27.12 <-
    input = null
    output = oY
  -- Loop starts here
  -> State: 27.13 <-
    input = iE
    output = null
  -> State: 27.14 <-
    state = s1
    input = null
    output = oX
  -> State: 27.15 <-
    input = iC
    output = null
  -> State: 27.16 <-
    state = s2
    input = null
    output = oU
  -> State: 27.17 <-
    input = iB
    output = null
  -> State: 27.18 <-
    state = s3
    input = null
    output = oS
  -> State: 27.19 <-
    input = iE
    output = null
  -> State: 27.20 <-
    state = s5
    input = null
    output = oX
  -> State: 27.21 <-
    input = iE
    output = null
  -> State: 27.22 <-
    state = s6
    input = null
    output = oZ
  -> State: 27.23 <-
    input = iC
    output = null
  -> State: 27.24 <-
    input = null
    output = oY
  -> State: 27.25 <-
    input = iE
    output = null
-- specification !(!(input = iE) U !(!(output = oZ) | input = iE))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 28.1 <-
    state = s0
    input = iD
    output = null
  -> State: 28.2 <-
    state = s1
    input = null
    output = oY
  -> State: 28.3 <-
    input = iC
    output = null
  -> State: 28.4 <-
    state = s2
    input = null
    output = oU
  -> State: 28.5 <-
    input = iD
    output = null
  -> State: 28.6 <-
    state = s11
    input = null
    output = oW
  -> State: 28.7 <-
    input = iD
    output = null
  -> State: 28.8 <-
    state = s16
    input = null
    output = oZ
  -- Loop starts here
  -> State: 28.9 <-
    input = iE
    output = null
  -> State: 28.10 <-
    state = s1
    input = null
    output = oX
  -> State: 28.11 <-
    input = iC
    output = null
  -> State: 28.12 <-
    state = s2
    input = null
    output = oU
  -> State: 28.13 <-
    input = iD
    output = null
  -> State: 28.14 <-
    state = s11
    input = null
    output = oW
  -> State: 28.15 <-
    input = iD
    output = null
  -> State: 28.16 <-
    state = s16
    input = null
    output = oZ
  -> State: 28.17 <-
    input = iE
    output = null
-- specification !(!FALSE U !(output = oS & (!(!(output = oZ)) | !(!(output = oZ) U !((!(input = iD) | (!(output = oZ) U (output = oU & !(output = oZ)))) | output = oZ)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 29.1 <-
    state = s0
    input = iD
    output = null
  -- Loop starts here
  -> State: 29.2 <-
    state = s1
    input = null
    output = oY
  -> State: 29.3 <-
    input = iC
    output = null
  -> State: 29.4 <-
    state = s2
    input = null
    output = oU
  -> State: 29.5 <-
    input = iB
    output = null
  -> State: 29.6 <-
    state = s3
    input = null
    output = oS
  -> State: 29.7 <-
    input = iD
    output = null
  -> State: 29.8 <-
    state = s12
    input = null
    output = oU
  -> State: 29.9 <-
    input = iE
    output = null
  -> State: 29.10 <-
    state = s1
    input = null
    output = oY
-- specification (!(TRUE U (output = oU &  X (TRUE U output = oX))) | (!(output = oU) U input = iD))  is true
-- specification (!(TRUE U output = oY) | (!(output = oS) U (output = oX | output = oY)))  is true
-- specification !(!FALSE U !(input = iC & (!(!(output = oU)) | !(!(output = oY | output = oU) U !(!(output = oS) | (output = oY | output = oU))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 30.1 <-
    state = s0
    input = iD
    output = null
  -- Loop starts here
  -> State: 30.2 <-
    state = s1
    input = null
    output = oY
  -> State: 30.3 <-
    input = iC
    output = null
  -> State: 30.4 <-
    state = s2
    input = null
    output = oU
  -> State: 30.5 <-
    input = iB
    output = null
  -> State: 30.6 <-
    state = s3
    input = null
    output = oS
  -> State: 30.7 <-
    input = iD
    output = null
  -> State: 30.8 <-
    state = s12
    input = null
    output = oU
  -> State: 30.9 <-
    input = iE
    output = null
  -> State: 30.10 <-
    state = s1
    input = null
    output = oY
-- specification (!(TRUE U output = oS) | (!(output = oS) U ((output = oT & !(output = oS)) &  X (!(output = oS) U output = oZ))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 31.1 <-
    state = s0
    input = iD
    output = null
  -> State: 31.2 <-
    state = s1
    input = null
    output = oY
  -> State: 31.3 <-
    input = iC
    output = null
  -> State: 31.4 <-
    state = s2
    input = null
    output = oU
  -> State: 31.5 <-
    input = iB
    output = null
  -> State: 31.6 <-
    state = s3
    input = null
    output = oS
  -- Loop starts here
  -> State: 31.7 <-
    input = iD
    output = null
  -> State: 31.8 <-
    state = s12
    input = null
    output = oU
  -> State: 31.9 <-
    input = iE
    output = null
  -> State: 31.10 <-
    state = s1
    input = null
    output = oY
  -> State: 31.11 <-
    input = iC
    output = null
  -> State: 31.12 <-
    state = s2
    input = null
    output = oU
  -> State: 31.13 <-
    input = iB
    output = null
  -> State: 31.14 <-
    state = s3
    input = null
    output = oS
  -> State: 31.15 <-
    input = iE
    output = null
  -> State: 31.16 <-
    state = s5
    input = null
    output = oX
  -> State: 31.17 <-
    input = iE
    output = null
  -> State: 31.18 <-
    state = s6
    input = null
    output = oZ
  -> State: 31.19 <-
    input = iD
    output = null
  -> State: 31.20 <-
    state = s7
    input = null
    output = oW
  -> State: 31.21 <-
    input = iC
    output = null
  -> State: 31.22 <-
    state = s12
    input = null
    output = oX
  -> State: 31.23 <-
    input = iD
    output = null
  -> State: 31.24 <-
    state = s3
    input = null
    output = oU
  -> State: 31.25 <-
    input = iD
    output = null
-- specification (!(TRUE U output = oU) | (!(output = oZ) U (output = oS | output = oU)))  is true
-- specification (!(TRUE U (output = oZ &  X (TRUE U output = oS))) | (!(output = oZ) U output = oX))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 32.1 <-
    state = s0
    input = iD
    output = null
  -> State: 32.2 <-
    state = s1
    input = null
    output = oY
  -> State: 32.3 <-
    input = iC
    output = null
  -> State: 32.4 <-
    state = s2
    input = null
    output = oU
  -> State: 32.5 <-
    input = iD
    output = null
  -> State: 32.6 <-
    state = s11
    input = null
    output = oW
  -> State: 32.7 <-
    input = iD
    output = null
  -> State: 32.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 32.9 <-
    input = iB
    output = null
  -> State: 32.10 <-
    state = s15
    input = null
    output = oW
  -> State: 32.11 <-
    input = iC
    output = null
  -> State: 32.12 <-
    state = s5
    input = null
    output = oS
  -- Loop starts here
  -> State: 32.13 <-
    input = iB
    output = null
  -> State: 32.14 <-
    state = s7
    input = null
    output = oW
  -> State: 32.15 <-
    input = iE
    output = null
  -> State: 32.16 <-
    state = s2
    input = null
    output = oU
  -> State: 32.17 <-
    input = iE
    output = null
  -> State: 32.18 <-
    state = s4
    input = null
    output = oW
  -> State: 32.19 <-
    input = iB
    output = null
  -> State: 32.20 <-
    state = s8
    input = null
    output = oY
  -> State: 32.21 <-
    input = iC
    output = null
  -> State: 32.22 <-
    state = s9
    input = null
    output = oU
  -> State: 32.23 <-
    input = iB
    output = null
  -> State: 32.24 <-
    state = s12
    input = null
    output = oZ
  -> State: 32.25 <-
    input = iD
    output = null
  -> State: 32.26 <-
    state = s3
    input = null
    output = oU
  -> State: 32.27 <-
    input = iE
    output = null
  -> State: 32.28 <-
    state = s5
    input = null
    output = oX
  -> State: 32.29 <-
    input = iB
    output = null
-- specification !(!FALSE U !(!(input = iD) | ((input = iB & (!( X (!(output = oT) U input = iC)) |  X (!(output = oT) U (input = iC & (TRUE U output = oX))))) U (output = oT | !(!FALSE U !(input = iB & (!( X (!(output = oT) U input = iC)) |  X (!(output = oT) U (input = iC & (TRUE U output = oX))))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 33.1 <-
    state = s0
    input = iD
    output = null
  -> State: 33.2 <-
    state = s1
    input = null
    output = oY
  -> State: 33.3 <-
    input = iC
    output = null
  -- Loop starts here
  -> State: 33.4 <-
    state = s2
    input = null
    output = oU
  -> State: 33.5 <-
    input = iE
    output = null
  -> State: 33.6 <-
    state = s4
    input = null
    output = oW
  -> State: 33.7 <-
    input = iB
    output = null
  -> State: 33.8 <-
    state = s8
    input = null
    output = oY
  -> State: 33.9 <-
    input = iC
    output = null
  -> State: 33.10 <-
    state = s9
    input = null
    output = oU
  -> State: 33.11 <-
    input = iE
    output = null
  -> State: 33.12 <-
    state = s10
    input = null
    output = oZ
  -> State: 33.13 <-
    input = iB
    output = null
  -> State: 33.14 <-
    state = s2
    input = null
    output = oU
-- specification (!(TRUE U output = oS) | ((!(input = iD) | (!(output = oS) U (((output = oY & !(output = oS)) & !(output = oZ)) &  X ((!(output = oS) & !(output = oZ)) U output = oT)))) U output = oS))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 34.1 <-
    state = s0
    input = iD
    output = null
  -> State: 34.2 <-
    state = s1
    input = null
    output = oY
  -> State: 34.3 <-
    input = iC
    output = null
  -> State: 34.4 <-
    state = s2
    input = null
    output = oU
  -> State: 34.5 <-
    input = iD
    output = null
  -> State: 34.6 <-
    state = s11
    input = null
    output = oW
  -> State: 34.7 <-
    input = iD
    output = null
  -> State: 34.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 34.9 <-
    input = iB
    output = null
  -> State: 34.10 <-
    state = s15
    input = null
    output = oW
  -> State: 34.11 <-
    input = iC
    output = null
  -> State: 34.12 <-
    state = s5
    input = null
    output = oS
  -- Loop starts here
  -> State: 34.13 <-
    input = iD
    output = null
  -> State: 34.14 <-
    input = null
    output = oS
  -> State: 34.15 <-
    input = iD
    output = null
-- specification !(!FALSE U !(!(input = iC) | (TRUE U output = oV)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 35.1 <-
    state = s0
    input = iD
    output = null
  -> State: 35.2 <-
    state = s1
    input = null
    output = oY
  -> State: 35.3 <-
    input = iC
    output = null
  -- Loop starts here
  -> State: 35.4 <-
    state = s2
    input = null
    output = oU
  -> State: 35.5 <-
    input = iB
    output = null
  -> State: 35.6 <-
    state = s3
    input = null
    output = oS
  -> State: 35.7 <-
    input = iE
    output = null
  -> State: 35.8 <-
    state = s5
    input = null
    output = oX
  -> State: 35.9 <-
    input = iB
    output = null
  -> State: 35.10 <-
    state = s7
    input = null
    output = oW
  -> State: 35.11 <-
    input = iE
    output = null
  -> State: 35.12 <-
    state = s2
    input = null
    output = oU
-- specification !(!FALSE U !(!(output = oW) | ((!((output = oU & !(input = iE)) &  X (!(input = iE) U (output = oV & !(input = iE)))) U (input = iE | output = oY)) | !(!FALSE U !(!(output = oU &  X (TRUE U output = oV)))))))  is true
-- specification (!(!FALSE U !(!(input = iB))) | (TRUE U (input = iB & !(!(input = iA) U !(!(output = oS) | input = iA)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 36.1 <-
    state = s0
    input = iD
    output = null
  -> State: 36.2 <-
    state = s1
    input = null
    output = oY
  -> State: 36.3 <-
    input = iC
    output = null
  -> State: 36.4 <-
    state = s2
    input = null
    output = oU
  -> State: 36.5 <-
    input = iB
    output = null
  -> State: 36.6 <-
    state = s3
    input = null
    output = oS
  -> State: 36.7 <-
    input = iE
    output = null
  -> State: 36.8 <-
    state = s5
    input = null
    output = oX
  -> State: 36.9 <-
    input = iB
    output = null
  -> State: 36.10 <-
    state = s7
    input = null
    output = oW
  -> State: 36.11 <-
    input = iC
    output = null
  -> State: 36.12 <-
    state = s12
    input = null
    output = oX
  -> State: 36.13 <-
    input = iD
    output = null
  -> State: 36.14 <-
    state = s3
    input = null
    output = oU
  -> State: 36.15 <-
    input = iC
    output = null
  -> State: 36.16 <-
    state = s13
    input = null
    output = oW
  -- Loop starts here
  -> State: 36.17 <-
    input = iD
    output = null
  -> State: 36.18 <-
    input = null
    output = oS
  -- Loop starts here
  -> State: 36.19 <-
    input = iD
    output = null
  -> State: 36.20 <-
    input = null
    output = oS
  -> State: 36.21 <-
    input = iD
    output = null
-- specification !(!FALSE U !(!(input = iC) | (TRUE U (output = oS &  X (TRUE U output = oU)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 37.1 <-
    state = s0
    input = iD
    output = null
  -> State: 37.2 <-
    state = s1
    input = null
    output = oY
  -> State: 37.3 <-
    input = iC
    output = null
  -> State: 37.4 <-
    state = s2
    input = null
    output = oU
  -> State: 37.5 <-
    input = iB
    output = null
  -> State: 37.6 <-
    state = s3
    input = null
    output = oS
  -> State: 37.7 <-
    input = iE
    output = null
  -> State: 37.8 <-
    state = s5
    input = null
    output = oX
  -- Loop starts here
  -> State: 37.9 <-
    input = iD
    output = null
  -> State: 37.10 <-
    input = null
    output = oS
  -> State: 37.11 <-
    input = iD
    output = null
-- specification (!(TRUE U input = iC) | ((input = iE & (!( X (!(input = iC) U input = iD)) |  X (!(input = iC) U (input = iD & (TRUE U output = oS))))) U input = iC))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 38.1 <-
    state = s0
    input = iD
    output = null
  -> State: 38.2 <-
    state = s1
    input = null
    output = oY
  -> State: 38.3 <-
    input = iC
    output = null
  -- Loop starts here
  -> State: 38.4 <-
    state = s2
    input = null
    output = oU
  -> State: 38.5 <-
    input = iE
    output = null
  -> State: 38.6 <-
    state = s4
    input = null
    output = oW
  -> State: 38.7 <-
    input = iB
    output = null
  -> State: 38.8 <-
    state = s8
    input = null
    output = oY
  -> State: 38.9 <-
    input = iC
    output = null
  -> State: 38.10 <-
    state = s9
    input = null
    output = oU
  -> State: 38.11 <-
    input = iE
    output = null
  -> State: 38.12 <-
    state = s10
    input = null
    output = oZ
  -> State: 38.13 <-
    input = iB
    output = null
  -> State: 38.14 <-
    state = s2
    input = null
    output = oU
-- specification (!(!FALSE U !(!(output = oX))) | (TRUE U (output = oX & !(!(output = oV) U !(!(output = oZ) | output = oV)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 39.1 <-
    state = s0
    input = iD
    output = null
  -> State: 39.2 <-
    state = s1
    input = null
    output = oY
  -> State: 39.3 <-
    input = iC
    output = null
  -> State: 39.4 <-
    state = s2
    input = null
    output = oU
  -> State: 39.5 <-
    input = iD
    output = null
  -> State: 39.6 <-
    state = s11
    input = null
    output = oW
  -> State: 39.7 <-
    input = iD
    output = null
  -> State: 39.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 39.9 <-
    input = iE
    output = null
  -> State: 39.10 <-
    state = s1
    input = null
    output = oX
  -> State: 39.11 <-
    input = iC
    output = null
  -> State: 39.12 <-
    state = s2
    input = null
    output = oU
  -> State: 39.13 <-
    input = iD
    output = null
  -> State: 39.14 <-
    state = s11
    input = null
    output = oW
  -> State: 39.15 <-
    input = iD
    output = null
  -> State: 39.16 <-
    state = s16
    input = null
    output = oZ
  -> State: 39.17 <-
    input = iB
    output = null
  -> State: 39.18 <-
    state = s15
    input = null
    output = oW
  -> State: 39.19 <-
    input = iC
    output = null
  -- Loop starts here
  -> State: 39.20 <-
    state = s5
    input = null
    output = oS
  -> State: 39.21 <-
    input = iD
    output = null
  -> State: 39.22 <-
    input = null
    output = oS
-- specification !(!FALSE U !(!(output = oS & (TRUE U input = iC)) | ((input = iD & (!( X (!(input = iC) U input = iB)) |  X (!(input = iC) U (input = iB & (TRUE U output = oZ))))) U input = iC)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 40.1 <-
    state = s0
    input = iD
    output = null
  -> State: 40.2 <-
    state = s1
    input = null
    output = oY
  -> State: 40.3 <-
    input = iC
    output = null
  -- Loop starts here
  -> State: 40.4 <-
    state = s2
    input = null
    output = oU
  -> State: 40.5 <-
    input = iB
    output = null
  -> State: 40.6 <-
    state = s3
    input = null
    output = oS
  -> State: 40.7 <-
    input = iD
    output = null
  -> State: 40.8 <-
    state = s12
    input = null
    output = oU
  -> State: 40.9 <-
    input = iE
    output = null
  -> State: 40.10 <-
    state = s1
    input = null
    output = oY
  -> State: 40.11 <-
    input = iC
    output = null
  -- Loop starts here
  -> State: 40.12 <-
    state = s2
    input = null
    output = oU
  -> State: 40.13 <-
    input = iB
    output = null
  -> State: 40.14 <-
    state = s3
    input = null
    output = oS
  -> State: 40.15 <-
    input = iD
    output = null
  -> State: 40.16 <-
    state = s12
    input = null
    output = oU
  -> State: 40.17 <-
    input = iE
    output = null
  -> State: 40.18 <-
    state = s1
    input = null
    output = oY
  -> State: 40.19 <-
    input = iC
    output = null
  -> State: 40.20 <-
    state = s2
    input = null
    output = oU
-- specification !(!(output = oX) U !(!(output = oZ) | output = oX))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 41.1 <-
    state = s0
    input = iD
    output = null
  -> State: 41.2 <-
    state = s1
    input = null
    output = oY
  -> State: 41.3 <-
    input = iC
    output = null
  -> State: 41.4 <-
    state = s2
    input = null
    output = oU
  -> State: 41.5 <-
    input = iD
    output = null
  -> State: 41.6 <-
    state = s11
    input = null
    output = oW
  -> State: 41.7 <-
    input = iD
    output = null
  -> State: 41.8 <-
    state = s16
    input = null
    output = oZ
  -- Loop starts here
  -> State: 41.9 <-
    input = iB
    output = null
  -> State: 41.10 <-
    state = s15
    input = null
    output = oW
  -> State: 41.11 <-
    input = iE
    output = null
  -> State: 41.12 <-
    state = s10
    input = null
    output = oX
  -> State: 41.13 <-
    input = iB
    output = null
  -> State: 41.14 <-
    state = s2
    input = null
    output = oU
  -> State: 41.15 <-
    input = iD
    output = null
  -> State: 41.16 <-
    state = s11
    input = null
    output = oW
  -> State: 41.17 <-
    input = iD
    output = null
  -> State: 41.18 <-
    state = s16
    input = null
    output = oZ
  -> State: 41.19 <-
    input = iB
    output = null
-- specification (!(TRUE U input = iA) | (!(output = oU) U (input = iA | ((input = iE & !(output = oU)) &  X (!(output = oU) U output = oV)))))  is true
-- specification (!(!FALSE U !(!(output = oV))) | (!(output = oV) U (output = oV & (!(TRUE U output = oY) | (!(output = oY) U ((output = oT & !(output = oY)) &  X (!(output = oY) U input = iE)))))))  is true
-- specification !(!FALSE U !(!(input = iE & (TRUE U output = oV)) | (!((output = oX & !(output = oV)) &  X (!(output = oV) U (output = oU & !(output = oV)))) U (output = oV | input = iA))))  is true
-- specification !(!FALSE U !(!((output = oT & !(input = iC)) & (TRUE U input = iC)) | (!(output = oX) U (input = iE | input = iC))))  is true
-- specification !(!FALSE U !(!(output = oW) | !(!FALSE U !(!(input = iA) | (output = oX &  X (TRUE U output = oY))))))  is true
-- specification !(!FALSE U !(!(input = iA) | (TRUE U output = oS)))  is true
-- specification !(!(output = oW) U !(!(output = oU) | output = oW))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 42.1 <-
    state = s0
    input = iD
    output = null
  -> State: 42.2 <-
    state = s1
    input = null
    output = oY
  -> State: 42.3 <-
    input = iC
    output = null
  -> State: 42.4 <-
    state = s2
    input = null
    output = oU
  -- Loop starts here
  -> State: 42.5 <-
    input = iD
    output = null
  -> State: 42.6 <-
    state = s11
    input = null
    output = oW
  -> State: 42.7 <-
    input = iD
    output = null
  -> State: 42.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 42.9 <-
    input = iE
    output = null
  -> State: 42.10 <-
    state = s1
    input = null
    output = oX
  -> State: 42.11 <-
    input = iC
    output = null
  -> State: 42.12 <-
    state = s2
    input = null
    output = oU
  -> State: 42.13 <-
    input = iD
    output = null
-- specification !(!FALSE U !(!(output = oS & (TRUE U output = oV)) | ((input = iE & (!( X (!(output = oV) U input = iA)) |  X (!(output = oV) U (input = iA & (TRUE U output = oY))))) U output = oV)))  is true
-- specification !(!FALSE U !(!(input = iE) | ((input = iA & (!( X (!(input = iB) U input = iD)) |  X (!(input = iB) U (input = iD & (TRUE U output = oZ))))) U (input = iB | !(!FALSE U !(input = iA & (!( X (!(input = iB) U input = iD)) |  X (!(input = iB) U (input = iD & (TRUE U output = oZ))))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 43.1 <-
    state = s0
    input = iD
    output = null
  -> State: 43.2 <-
    state = s1
    input = null
    output = oY
  -> State: 43.3 <-
    input = iC
    output = null
  -> State: 43.4 <-
    state = s2
    input = null
    output = oU
  -> State: 43.5 <-
    input = iD
    output = null
  -> State: 43.6 <-
    state = s11
    input = null
    output = oW
  -> State: 43.7 <-
    input = iD
    output = null
  -> State: 43.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 43.9 <-
    input = iE
    output = null
  -> State: 43.10 <-
    state = s1
    input = null
    output = oX
  -> State: 43.11 <-
    input = iC
    output = null
  -> State: 43.12 <-
    state = s2
    input = null
    output = oU
  -> State: 43.13 <-
    input = iD
    output = null
  -> State: 43.14 <-
    state = s11
    input = null
    output = oW
  -> State: 43.15 <-
    input = iD
    output = null
  -> State: 43.16 <-
    state = s16
    input = null
    output = oZ
  -> State: 43.17 <-
    input = iB
    output = null
  -> State: 43.18 <-
    state = s15
    input = null
    output = oW
  -> State: 43.19 <-
    input = iC
    output = null
  -> State: 43.20 <-
    state = s5
    input = null
    output = oS
  -> State: 43.21 <-
    input = iD
    output = null
  -> State: 43.22 <-
    input = null
    output = oS
  -> State: 43.23 <-
    input = iB
    output = null
  -> State: 43.24 <-
    state = s7
    input = null
    output = oW
  -> State: 43.25 <-
    input = iC
    output = null
  -> State: 43.26 <-
    state = s12
    input = null
    output = oX
  -> State: 43.27 <-
    input = iD
    output = null
  -- Loop starts here
  -> State: 43.28 <-
    state = s3
    input = null
    output = oU
  -> State: 43.29 <-
    input = iD
    output = null
  -> State: 43.30 <-
    state = s12
    input = null
    output = oU
  -> State: 43.31 <-
    input = iD
    output = null
  -> State: 43.32 <-
    state = s3
    input = null
    output = oU
-- specification (!(!FALSE U !(!(output = oU))) | (!(output = oU) U (output = oU & (!(TRUE U (output = oT &  X (TRUE U output = oW))) | (!(output = oT) U input = iD)))))  is true
-- specification (!(TRUE U output = oU) | (!(output = oV) U (output = oZ | output = oU)))  is true
-- specification (!(TRUE U input = iA) | (!((output = oU & !(input = iA)) &  X (!(input = iA) U (output = oW & !(input = iA)))) U (input = iA | output = oT)))  is true
-- specification !(!FALSE U !(!(output = oV & (TRUE U output = oU)) | (!(output = oS) U (output = oU | ((input = iE & !(output = oS)) &  X (!(output = oS) U input = iD))))))  is true
-- specification !(!FALSE U !(!(output = oV) | ((!((output = oU & !(input = iE)) &  X (!(input = iE) U (output = oZ & !(input = iE)))) U (input = iE | input = iA)) | !(!FALSE U !(!(output = oU &  X (TRUE U output = oZ)))))))  is true
-- specification !(!FALSE U !(!(output = oZ) | !(!FALSE U !(!(input = iE) | (TRUE U output = oV)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 44.1 <-
    state = s0
    input = iD
    output = null
  -> State: 44.2 <-
    state = s1
    input = null
    output = oY
  -> State: 44.3 <-
    input = iC
    output = null
  -> State: 44.4 <-
    state = s2
    input = null
    output = oU
  -> State: 44.5 <-
    input = iD
    output = null
  -> State: 44.6 <-
    state = s11
    input = null
    output = oW
  -> State: 44.7 <-
    input = iD
    output = null
  -> State: 44.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 44.9 <-
    input = iE
    output = null
  -> State: 44.10 <-
    state = s1
    input = null
    output = oX
  -> State: 44.11 <-
    input = iC
    output = null
  -> State: 44.12 <-
    state = s2
    input = null
    output = oU
  -> State: 44.13 <-
    input = iD
    output = null
  -> State: 44.14 <-
    state = s11
    input = null
    output = oW
  -> State: 44.15 <-
    input = iD
    output = null
  -> State: 44.16 <-
    state = s16
    input = null
    output = oZ
  -> State: 44.17 <-
    input = iB
    output = null
  -> State: 44.18 <-
    state = s15
    input = null
    output = oW
  -> State: 44.19 <-
    input = iC
    output = null
  -- Loop starts here
  -> State: 44.20 <-
    state = s5
    input = null
    output = oS
  -> State: 44.21 <-
    input = iD
    output = null
  -> State: 44.22 <-
    input = null
    output = oS
-- specification !(!FALSE U !(!(output = oY) | (!(TRUE U output = oV) | (!(output = oV) U (output = oZ | ((output = oX & !(output = oV)) &  X (!(output = oV) U output = oT)))))))  is true
-- specification (!(TRUE U output = oT) | ((!(input = iA) | (!(output = oT) U (output = oX & !(output = oT)))) U output = oT))  is true
-- specification !(!FALSE U !(!((output = oY & !(input = iB)) & (TRUE U input = iB)) | (!(output = oZ) U (output = oV | input = iB))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 45.1 <-
    state = s0
    input = iD
    output = null
  -> State: 45.2 <-
    state = s1
    input = null
    output = oY
  -> State: 45.3 <-
    input = iC
    output = null
  -> State: 45.4 <-
    state = s2
    input = null
    output = oU
  -> State: 45.5 <-
    input = iD
    output = null
  -> State: 45.6 <-
    state = s11
    input = null
    output = oW
  -> State: 45.7 <-
    input = iD
    output = null
  -> State: 45.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 45.9 <-
    input = iB
    output = null
  -> State: 45.10 <-
    state = s15
    input = null
    output = oW
  -> State: 45.11 <-
    input = iC
    output = null
  -- Loop starts here
  -> State: 45.12 <-
    state = s5
    input = null
    output = oS
  -> State: 45.13 <-
    input = iD
    output = null
  -> State: 45.14 <-
    input = null
    output = oS
-- specification !(!FALSE U !(!(output = oT) | ((!(input = iA) | (!(output = oU) U ((output = oX & !(output = oU)) &  X (!(output = oU) U output = oV)))) U (output = oU | !(!FALSE U !(!(input = iA) | (output = oX &  X (TRUE U output = oV))))))))  is true
-- specification (!(TRUE U (output = oW &  X (TRUE U output = oS))) | (!(output = oW) U output = oU))  is true
-- specification !(!FALSE U !(!(output = oY) | ((!(input = iD) | (!(output = oX) U ((output = oS & !(output = oX)) &  X (!(output = oX) U output = oU)))) U (output = oX | !(!FALSE U !(!(input = iD) | (output = oS &  X (TRUE U output = oU))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 46.1 <-
    state = s0
    input = iD
    output = null
  -> State: 46.2 <-
    state = s1
    input = null
    output = oY
  -> State: 46.3 <-
    input = iC
    output = null
  -> State: 46.4 <-
    state = s2
    input = null
    output = oU
  -> State: 46.5 <-
    input = iD
    output = null
  -> State: 46.6 <-
    state = s11
    input = null
    output = oW
  -> State: 46.7 <-
    input = iD
    output = null
  -> State: 46.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 46.9 <-
    input = iB
    output = null
  -> State: 46.10 <-
    state = s15
    input = null
    output = oW
  -> State: 46.11 <-
    input = iC
    output = null
  -> State: 46.12 <-
    state = s5
    input = null
    output = oS
  -> State: 46.13 <-
    input = iE
    output = null
  -> State: 46.14 <-
    state = s6
    input = null
    output = oZ
  -- Loop starts here
  -> State: 46.15 <-
    input = iC
    output = null
  -> State: 46.16 <-
    input = null
    output = oY
  -> State: 46.17 <-
    input = iC
    output = null
-- specification !(!FALSE U !(!(output = oX) | !(!FALSE U !(input = iB & (!( X (TRUE U input = iA)) |  X (!(input = iA) U (input = iA & (TRUE U output = oS))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 47.1 <-
    state = s0
    input = iD
    output = null
  -> State: 47.2 <-
    state = s1
    input = null
    output = oY
  -> State: 47.3 <-
    input = iC
    output = null
  -> State: 47.4 <-
    state = s2
    input = null
    output = oU
  -> State: 47.5 <-
    input = iD
    output = null
  -> State: 47.6 <-
    state = s11
    input = null
    output = oW
  -> State: 47.7 <-
    input = iD
    output = null
  -> State: 47.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 47.9 <-
    input = iE
    output = null
  -> State: 47.10 <-
    state = s1
    input = null
    output = oX
  -- Loop starts here
  -> State: 47.11 <-
    input = iC
    output = null
  -> State: 47.12 <-
    state = s2
    input = null
    output = oU
  -> State: 47.13 <-
    input = iE
    output = null
  -> State: 47.14 <-
    state = s4
    input = null
    output = oW
  -> State: 47.15 <-
    input = iB
    output = null
  -> State: 47.16 <-
    state = s8
    input = null
    output = oY
  -> State: 47.17 <-
    input = iC
    output = null
  -> State: 47.18 <-
    state = s9
    input = null
    output = oU
  -> State: 47.19 <-
    input = iB
    output = null
  -> State: 47.20 <-
    state = s12
    input = null
    output = oZ
  -> State: 47.21 <-
    input = iE
    output = null
  -> State: 47.22 <-
    state = s1
    input = null
    output = oY
  -> State: 47.23 <-
    input = iC
    output = null
-- specification (!(TRUE U output = oX) | ((!(input = iB) | (!(output = oX) U (((output = oU & !(output = oX)) & !(output = oT)) &  X ((!(output = oX) & !(output = oT)) U output = oZ)))) U output = oX))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 48.1 <-
    state = s0
    input = iD
    output = null
  -> State: 48.2 <-
    state = s1
    input = null
    output = oY
  -> State: 48.3 <-
    input = iC
    output = null
  -> State: 48.4 <-
    state = s2
    input = null
    output = oU
  -> State: 48.5 <-
    input = iD
    output = null
  -> State: 48.6 <-
    state = s11
    input = null
    output = oW
  -> State: 48.7 <-
    input = iD
    output = null
  -> State: 48.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 48.9 <-
    input = iB
    output = null
  -> State: 48.10 <-
    state = s15
    input = null
    output = oW
  -> State: 48.11 <-
    input = iE
    output = null
  -> State: 48.12 <-
    state = s10
    input = null
    output = oX
  -- Loop starts here
  -> State: 48.13 <-
    input = iD
    output = null
  -> State: 48.14 <-
    state = s4
    input = null
    output = oW
  -> State: 48.15 <-
    input = iB
    output = null
  -> State: 48.16 <-
    state = s8
    input = null
    output = oY
  -> State: 48.17 <-
    input = iC
    output = null
  -> State: 48.18 <-
    state = s9
    input = null
    output = oU
  -> State: 48.19 <-
    input = iE
    output = null
  -> State: 48.20 <-
    state = s10
    input = null
    output = oZ
  -> State: 48.21 <-
    input = iB
    output = null
  -> State: 48.22 <-
    state = s2
    input = null
    output = oU
  -> State: 48.23 <-
    input = iD
    output = null
  -> State: 48.24 <-
    state = s11
    input = null
    output = oW
  -> State: 48.25 <-
    input = iD
    output = null
  -> State: 48.26 <-
    state = s16
    input = null
    output = oZ
  -> State: 48.27 <-
    input = iE
    output = null
  -> State: 48.28 <-
    state = s1
    input = null
    output = oX
  -> State: 48.29 <-
    input = iC
    output = null
  -> State: 48.30 <-
    state = s2
    input = null
    output = oU
  -> State: 48.31 <-
    input = iE
    output = null
  -> State: 48.32 <-
    state = s4
    input = null
    output = oW
  -> State: 48.33 <-
    input = iB
    output = null
  -> State: 48.34 <-
    state = s8
    input = null
    output = oY
  -> State: 48.35 <-
    input = iC
    output = null
  -> State: 48.36 <-
    state = s9
    input = null
    output = oU
  -> State: 48.37 <-
    input = iE
    output = null
  -> State: 48.38 <-
    state = s10
    input = null
    output = oZ
  -> State: 48.39 <-
    input = iD
    output = null
-- specification !(!FALSE U !(!(output = oY) | ((input = iC & (!( X (!(output = oX) U input = iA)) |  X (!(output = oX) U (input = iA & (TRUE U output = oV))))) U (output = oX | !(!FALSE U !(input = iC & (!( X (!(output = oX) U input = iA)) |  X (!(output = oX) U (input = iA & (TRUE U output = oV))))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 49.1 <-
    state = s0
    input = iD
    output = null
  -> State: 49.2 <-
    state = s1
    input = null
    output = oY
  -- Loop starts here
  -> State: 49.3 <-
    input = iC
    output = null
  -> State: 49.4 <-
    state = s2
    input = null
    output = oU
  -> State: 49.5 <-
    input = iD
    output = null
  -> State: 49.6 <-
    state = s11
    input = null
    output = oW
  -> State: 49.7 <-
    input = iD
    output = null
  -> State: 49.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 49.9 <-
    input = iE
    output = null
  -> State: 49.10 <-
    state = s1
    input = null
    output = oX
  -> State: 49.11 <-
    input = iC
    output = null
-- specification !(!FALSE U !(!(input = iD) | (TRUE U (output = oU &  X (TRUE U output = oV)))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 50.1 <-
    state = s0
    input = iD
    output = null
  -> State: 50.2 <-
    state = s1
    input = null
    output = oY
  -> State: 50.3 <-
    input = iC
    output = null
  -> State: 50.4 <-
    state = s2
    input = null
    output = oU
  -> State: 50.5 <-
    input = iD
    output = null
  -> State: 50.6 <-
    state = s11
    input = null
    output = oW
  -> State: 50.7 <-
    input = iD
    output = null
  -> State: 50.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 50.9 <-
    input = iB
    output = null
  -> State: 50.10 <-
    state = s15
    input = null
    output = oW
  -> State: 50.11 <-
    input = iC
    output = null
  -> State: 50.12 <-
    state = s5
    input = null
    output = oS
  -> State: 50.13 <-
    input = iE
    output = null
  -> State: 50.14 <-
    state = s6
    input = null
    output = oZ
  -- Loop starts here
  -> State: 50.15 <-
    input = iC
    output = null
  -> State: 50.16 <-
    input = null
    output = oY
  -> State: 50.17 <-
    input = iC
    output = null
-- specification (!(TRUE U (output = oX &  X (TRUE U output = oW))) | (!(output = oX) U input = iC))  is true
-- specification (!(TRUE U output = oU) | ((!(input = iC) | (!(output = oU) U ((output = oT & !(output = oU)) &  X (!(output = oU) U output = oW)))) U output = oU))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 51.1 <-
    state = s0
    input = iD
    output = null
  -> State: 51.2 <-
    state = s1
    input = null
    output = oY
  -> State: 51.3 <-
    input = iC
    output = null
  -> State: 51.4 <-
    state = s2
    input = null
    output = oU
  -- Loop starts here
  -> State: 51.5 <-
    input = iB
    output = null
  -> State: 51.6 <-
    state = s3
    input = null
    output = oS
  -> State: 51.7 <-
    input = iE
    output = null
  -> State: 51.8 <-
    state = s5
    input = null
    output = oX
  -> State: 51.9 <-
    input = iE
    output = null
  -> State: 51.10 <-
    state = s6
    input = null
    output = oZ
  -> State: 51.11 <-
    input = iE
    output = null
  -> State: 51.12 <-
    state = s1
    input = null
    output = oX
  -> State: 51.13 <-
    input = iC
    output = null
  -> State: 51.14 <-
    state = s2
    input = null
    output = oU
  -> State: 51.15 <-
    input = iB
    output = null
-- specification !(!FALSE U !(!(output = oS & (TRUE U output = oW)) | ((!(input = iE) | (!(output = oW) U ((output = oZ & !(output = oW)) &  X (!(output = oW) U output = oX)))) U output = oW)))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 52.1 <-
    state = s0
    input = iD
    output = null
  -> State: 52.2 <-
    state = s1
    input = null
    output = oY
  -> State: 52.3 <-
    input = iC
    output = null
  -> State: 52.4 <-
    state = s2
    input = null
    output = oU
  -> State: 52.5 <-
    input = iD
    output = null
  -> State: 52.6 <-
    state = s11
    input = null
    output = oW
  -> State: 52.7 <-
    input = iD
    output = null
  -> State: 52.8 <-
    state = s16
    input = null
    output = oZ
  -> State: 52.9 <-
    input = iB
    output = null
  -> State: 52.10 <-
    state = s15
    input = null
    output = oW
  -> State: 52.11 <-
    input = iC
    output = null
  -> State: 52.12 <-
    state = s5
    input = null
    output = oS
  -> State: 52.13 <-
    input = iE
    output = null
  -> State: 52.14 <-
    state = s6
    input = null
    output = oZ
  -> State: 52.15 <-
    input = iE
    output = null
  -> State: 52.16 <-
    state = s1
    input = null
    output = oX
  -> State: 52.17 <-
    input = iC
    output = null
  -> State: 52.18 <-
    state = s2
    input = null
    output = oU
  -> State: 52.19 <-
    input = iE
    output = null
  -> State: 52.20 <-
    state = s4
    input = null
    output = oW
  -> State: 52.21 <-
    input = iB
    output = null
  -> State: 52.22 <-
    state = s8
    input = null
    output = oY
  -> State: 52.23 <-
    input = iD
    output = null
  -> State: 52.24 <-
    state = s14
    input = null
    output = oU
  -> State: 52.25 <-
    input = iD
    output = null
  -> State: 52.26 <-
    state = s15
    input = null
    output = oX
  -> State: 52.27 <-
    input = iC
    output = null
  -> State: 52.28 <-
    state = s5
    input = null
    output = oS
  -> State: 52.29 <-
    input = iB
    output = null
  -> State: 52.30 <-
    state = s7
    input = null
    output = oW
  -> State: 52.31 <-
    input = iC
    output = null
  -> State: 52.32 <-
    state = s12
    input = null
    output = oX
  -> State: 52.33 <-
    input = iD
    output = null
  -> State: 52.34 <-
    state = s3
    input = null
    output = oU
  -> State: 52.35 <-
    input = iC
    output = null
  -> State: 52.36 <-
    state = s13
    input = null
    output = oW
  -- Loop starts here
  -> State: 52.37 <-
    input = iD
    output = null
  -> State: 52.38 <-
    input = null
    output = oS
  -> State: 52.39 <-
    input = iD
    output = null
-- specification !(!FALSE U !(!(output = oV & (TRUE U output = oU)) | (!(output = oW) U (output = oU | ((output = oY & !(output = oW)) &  X (!(output = oW) U input = iA))))))  is true
-- specification (!(TRUE U input = iC) | (!(output = oS) U (input = iC | ((output = oW & !(output = oS)) &  X (!(output = oS) U input = iB)))))  is true
-- specification !(!(input = iA) U !(!(output = oV) | input = iA))  is true
-- specification !(!FALSE U !(!(input = iC) | ((!(input = iD) | (!(output = oX) U ((output = oZ & !(output = oX)) &  X (!(output = oX) U output = oT)))) U (output = oX | !(!FALSE U !(!(input = iD) | (output = oZ &  X (TRUE U output = oT))))))))  is false
-- as demonstrated by the following execution sequence
Trace Description: LTL Counterexample 
Trace Type: Counterexample 
  -> State: 53.1 <-
    state = s0
    input = iD
    output = null
  -> State: 53.2 <-
    state = s1
    input = null
    output = oY
  -> State: 53.3 <-
    input = iC
    output = null
  -> State: 53.4 <-
    state = s2
    input = null
    output = oU
  -> State: 53.5 <-
    input = iB
    output = null
  -> State: 53.6 <-
    state = s3
    input = null
    output = oS
  -> State: 53.7 <-
    input = iE
    output = null
  -> State: 53.8 <-
    state = s5
    input = null
    output = oX
  -> State: 53.9 <-
    input = iE
    output = null
  -> State: 53.10 <-
    state = s6
    input = null
    output = oZ
  -> State: 53.11 <-
    input = iC
    output = null
  -> State: 53.12 <-
    input = null
    output = oY
  -> State: 53.13 <-
    input = iD
    output = null
  -- Loop starts here
  -> State: 53.14 <-
    state = s7
    input = null
    output = oW
  -> State: 53.15 <-
    input = iE
    output = null
  -> State: 53.16 <-
    state = s2
    input = null
    output = oU
  -> State: 53.17 <-
    input = iB
    output = null
  -> State: 53.18 <-
    state = s3
    input = null
    output = oS
  -> State: 53.19 <-
    input = iE
    output = null
  -> State: 53.20 <-
    state = s5
    input = null
    output = oX
  -> State: 53.21 <-
    input = iB
    output = null
  -> State: 53.22 <-
    state = s7
    input = null
    output = oW
-- specification !(!FALSE U !(!((output = oY & !(output = oV)) & (TRUE U output = oV)) | (!(output = oX) U (input = iA | output = oV))))  is true
