Analysis & Synthesis report for main
Wed Dec 05 05:42:48 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated
 18. Source assignments for agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated
 19. Source assignments for agent:myagent|forecast:m1|mem_1bit:memory_inst3|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated
 20. Source assignments for agent:myagent|forecast:m1|mem_1bit:memory_inst4|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated
 21. Source assignments for agent:myagent|forecast:m1|mem:memory_inst5|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated
 22. Source assignments for agent:myagent|forecast:m1|mem:memory_inst6|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated
 23. Source assignments for agent:myagent|forecast:m1|mem_32bit:memory_inst7|altsyncram:altsyncram_component|altsyncram_5qi2:auto_generated
 24. Source assignments for agent:myagent|forecast:m1|mem_32bit:memory_inst8|altsyncram:altsyncram_component|altsyncram_5qi2:auto_generated
 25. Source assignments for agent:myagent|forecast:m1|mem:memory_inst9|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated
 26. Source assignments for agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated
 27. Source assignments for agent:myagent|forecast:m1|mem_32bit:memory_inst11|altsyncram:altsyncram_component|altsyncram_5qi2:auto_generated
 28. Source assignments for altsyncram:queue_rtl_0|altsyncram_ffi1:auto_generated
 29. Parameter Settings for User Entity Instance: async_transmitter:snd
 30. Parameter Settings for User Entity Instance: async_transmitter:snd|BaudTickGen:tickgen
 31. Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem_1bit:memory_inst3|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem_1bit:memory_inst4|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem:memory_inst5|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem:memory_inst6|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem_32bit:memory_inst7|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem_32bit:memory_inst8|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem:memory_inst9|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem_32bit:memory_inst11|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|timer:i_Timer
 43. Parameter Settings for User Entity Instance: async_receiver:m1
 44. Parameter Settings for User Entity Instance: async_receiver:m1|BaudTickGen:tickgen
 45. Parameter Settings for Inferred Entity Instance: altsyncram:queue_rtl_0
 46. Parameter Settings for Inferred Entity Instance: agent:myagent|forecast:m1|lpm_mult:Mult0
 47. Parameter Settings for Inferred Entity Instance: agent:myagent|forecast:m1|lpm_mult:Mult2
 48. Parameter Settings for Inferred Entity Instance: agent:myagent|forecast:m1|lpm_mult:Mult1
 49. altsyncram Parameter Settings by Entity Instance
 50. lpm_mult Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "async_receiver:m1|BaudTickGen:tickgen"
 52. Port Connectivity Checks: "async_receiver:m1"
 53. Port Connectivity Checks: "agent:myagent|forecast:m1|mem_32bit:memory_inst11"
 54. Port Connectivity Checks: "agent:myagent|forecast:m1|mem:memory_inst10"
 55. Port Connectivity Checks: "agent:myagent|forecast:m1|mem:memory_inst9"
 56. Port Connectivity Checks: "agent:myagent|forecast:m1|mem_32bit:memory_inst8"
 57. Port Connectivity Checks: "agent:myagent|forecast:m1|mem_32bit:memory_inst7"
 58. Port Connectivity Checks: "agent:myagent|forecast:m1|mem:memory_inst6"
 59. Port Connectivity Checks: "agent:myagent|forecast:m1|mem:memory_inst5"
 60. Port Connectivity Checks: "agent:myagent|forecast:m1|mem_1bit:memory_inst4"
 61. Port Connectivity Checks: "agent:myagent|forecast:m1|mem_1bit:memory_inst3"
 62. Port Connectivity Checks: "agent:myagent|forecast:m1|mem_1bit:memory_inst2"
 63. Post-Synthesis Netlist Statistics for Top Partition
 64. Elapsed Time Per Partition
 65. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 05 05:42:47 2018           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; main                                            ;
; Top-level Entity Name              ; main                                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 14,020                                          ;
;     Total combinational functions  ; 9,926                                           ;
;     Dedicated logic registers      ; 7,708                                           ;
; Total registers                    ; 7708                                            ;
; Total pins                         ; 27                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,872,536                                       ;
; Embedded Multiplier 9-bit elements ; 3                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; main               ; main               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; src/mem.vhd                      ; yes             ; User Wizard-Generated File   ; D:/backup/debug/src/mem.vhd                                             ;         ;
; src/memory2/mem_32bit.vhd        ; yes             ; User Wizard-Generated File   ; D:/backup/debug/src/memory2/mem_32bit.vhd                               ;         ;
; src/memory/mem_1bit.vhd          ; yes             ; User Wizard-Generated File   ; D:/backup/debug/src/memory/mem_1bit.vhd                                 ;         ;
; src/timer.vhd                    ; yes             ; User VHDL File               ; D:/backup/debug/src/timer.vhd                                           ;         ;
; src/tickgen.v                    ; yes             ; User Verilog HDL File        ; D:/backup/debug/src/tickgen.v                                           ;         ;
; src/main.vhd                     ; yes             ; User VHDL File               ; D:/backup/debug/src/main.vhd                                            ;         ;
; src/forecast_test.vhd            ; yes             ; User VHDL File               ; D:/backup/debug/src/forecast_test.vhd                                   ;         ;
; src/async-trasmitter.v           ; yes             ; User Verilog HDL File        ; D:/backup/debug/src/async-trasmitter.v                                  ;         ;
; src/async-reciever.v             ; yes             ; User Verilog HDL File        ; D:/backup/debug/src/async-reciever.v                                    ;         ;
; src/agent.vhd                    ; yes             ; User VHDL File               ; D:/backup/debug/src/agent.vhd                                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_91j2.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/backup/debug/db/altsyncram_91j2.tdf                                  ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/backup/debug/db/decode_rsa.tdf                                       ;         ;
; db/mux_bnb.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/backup/debug/db/mux_bnb.tdf                                          ;         ;
; db/altsyncram_r0j2.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/backup/debug/db/altsyncram_r0j2.tdf                                  ;         ;
; db/mux_4nb.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/backup/debug/db/mux_4nb.tdf                                          ;         ;
; db/altsyncram_5qi2.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/backup/debug/db/altsyncram_5qi2.tdf                                  ;         ;
; db/altsyncram_ffi1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/backup/debug/db/altsyncram_ffi1.tdf                                  ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_b3t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/backup/debug/db/mult_b3t.tdf                                         ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 14,020    ;
;                                             ;           ;
; Total combinational functions               ; 9926      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 6832      ;
;     -- 3 input functions                    ; 2180      ;
;     -- <=2 input functions                  ; 914       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 9019      ;
;     -- arithmetic mode                      ; 907       ;
;                                             ;           ;
; Total registers                             ; 7708      ;
;     -- Dedicated logic registers            ; 7708      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 27        ;
; Total memory bits                           ; 2872536   ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 3         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 8156      ;
; Total fan-out                               ; 66595     ;
; Average fan-out                             ; 3.67      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Entity Name       ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |main                                           ; 9926 (185)          ; 7708 (135)                ; 2872536     ; 3            ; 3       ; 0         ; 27   ; 0            ; |main                                                                                                                                   ; main              ; work         ;
;    |agent:myagent|                              ; 9666 (49)           ; 7509 (25)                 ; 2867200     ; 3            ; 3       ; 0         ; 0    ; 0            ; |main|agent:myagent                                                                                                                     ; agent             ; work         ;
;       |forecast:m1|                             ; 9617 (9216)         ; 7484 (7405)               ; 2867200     ; 3            ; 3       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1                                                                                                         ; forecast          ; work         ;
;          |lpm_mult:Mult0|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|lpm_mult:Mult0                                                                                          ; lpm_mult          ; work         ;
;             |mult_b3t:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|lpm_mult:Mult0|mult_b3t:auto_generated                                                                  ; mult_b3t          ; work         ;
;          |lpm_mult:Mult1|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|lpm_mult:Mult1                                                                                          ; lpm_mult          ; work         ;
;             |mult_b3t:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|lpm_mult:Mult1|mult_b3t:auto_generated                                                                  ; mult_b3t          ; work         ;
;          |lpm_mult:Mult2|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|lpm_mult:Mult2                                                                                          ; lpm_mult          ; work         ;
;             |mult_b3t:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|lpm_mult:Mult2|mult_b3t:auto_generated                                                                  ; mult_b3t          ; work         ;
;          |mem:memory_inst10|                    ; 40 (0)              ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst10                                                                                       ; mem               ; work         ;
;             |altsyncram:altsyncram_component|   ; 40 (0)              ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component                                                       ; altsyncram        ; work         ;
;                |altsyncram_91j2:auto_generated| ; 40 (0)              ; 3 (3)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated                        ; altsyncram_91j2   ; work         ;
;                   |mux_bnb:mux4|                ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|mux_bnb:mux4           ; mux_bnb           ; work         ;
;          |mem:memory_inst1|                     ; 96 (0)              ; 6 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst1                                                                                        ; mem               ; work         ;
;             |altsyncram:altsyncram_component|   ; 96 (0)              ; 6 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component                                                        ; altsyncram        ; work         ;
;                |altsyncram_91j2:auto_generated| ; 96 (0)              ; 6 (6)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated                         ; altsyncram_91j2   ; work         ;
;                   |decode_rsa:decode2|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|decode_rsa:decode2      ; decode_rsa        ; work         ;
;                   |decode_rsa:decode3|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|decode_rsa:decode3      ; decode_rsa        ; work         ;
;                   |mux_bnb:mux4|                ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|mux_bnb:mux4            ; mux_bnb           ; work         ;
;                   |mux_bnb:mux5|                ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|mux_bnb:mux5            ; mux_bnb           ; work         ;
;          |mem:memory_inst5|                     ; 48 (0)              ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst5                                                                                        ; mem               ; work         ;
;             |altsyncram:altsyncram_component|   ; 48 (0)              ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst5|altsyncram:altsyncram_component                                                        ; altsyncram        ; work         ;
;                |altsyncram_91j2:auto_generated| ; 48 (0)              ; 3 (3)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst5|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated                         ; altsyncram_91j2   ; work         ;
;                   |decode_rsa:decode2|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst5|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|decode_rsa:decode2      ; decode_rsa        ; work         ;
;                   |mux_bnb:mux4|                ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst5|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|mux_bnb:mux4            ; mux_bnb           ; work         ;
;          |mem:memory_inst6|                     ; 48 (0)              ; 0 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst6                                                                                        ; mem               ; work         ;
;             |altsyncram:altsyncram_component|   ; 48 (0)              ; 0 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst6|altsyncram:altsyncram_component                                                        ; altsyncram        ; work         ;
;                |altsyncram_91j2:auto_generated| ; 48 (0)              ; 0 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst6|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated                         ; altsyncram_91j2   ; work         ;
;                   |decode_rsa:decode2|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst6|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|decode_rsa:decode2      ; decode_rsa        ; work         ;
;                   |mux_bnb:mux4|                ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst6|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|mux_bnb:mux4            ; mux_bnb           ; work         ;
;          |mem:memory_inst9|                     ; 40 (0)              ; 0 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst9                                                                                        ; mem               ; work         ;
;             |altsyncram:altsyncram_component|   ; 40 (0)              ; 0 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst9|altsyncram:altsyncram_component                                                        ; altsyncram        ; work         ;
;                |altsyncram_91j2:auto_generated| ; 40 (0)              ; 0 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst9|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated                         ; altsyncram_91j2   ; work         ;
;                   |mux_bnb:mux4|                ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem:memory_inst9|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|mux_bnb:mux4            ; mux_bnb           ; work         ;
;          |mem_1bit:memory_inst2|                ; 5 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst2                                                                                   ; mem_1bit          ; work         ;
;             |altsyncram:altsyncram_component|   ; 5 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component                                                   ; altsyncram        ; work         ;
;                |altsyncram_r0j2:auto_generated| ; 5 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated                    ; altsyncram_r0j2   ; work         ;
;                   |mux_4nb:mux4|                ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated|mux_4nb:mux4       ; mux_4nb           ; work         ;
;          |mem_1bit:memory_inst3|                ; 5 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst3                                                                                   ; mem_1bit          ; work         ;
;             |altsyncram:altsyncram_component|   ; 5 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst3|altsyncram:altsyncram_component                                                   ; altsyncram        ; work         ;
;                |altsyncram_r0j2:auto_generated| ; 5 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst3|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated                    ; altsyncram_r0j2   ; work         ;
;                   |mux_4nb:mux4|                ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst3|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated|mux_4nb:mux4       ; mux_4nb           ; work         ;
;          |mem_1bit:memory_inst4|                ; 12 (0)              ; 3 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst4                                                                                   ; mem_1bit          ; work         ;
;             |altsyncram:altsyncram_component|   ; 12 (0)              ; 3 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst4|altsyncram:altsyncram_component                                                   ; altsyncram        ; work         ;
;                |altsyncram_r0j2:auto_generated| ; 12 (0)              ; 3 (3)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst4|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated                    ; altsyncram_r0j2   ; work         ;
;                   |decode_rsa:decode2|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst4|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated|decode_rsa:decode2 ; decode_rsa        ; work         ;
;                   |mux_4nb:mux4|                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst4|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated|mux_4nb:mux4       ; mux_4nb           ; work         ;
;          |mem_32bit:memory_inst11|              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_32bit:memory_inst11                                                                                 ; mem_32bit         ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_32bit:memory_inst11|altsyncram:altsyncram_component                                                 ; altsyncram        ; work         ;
;                |altsyncram_5qi2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_32bit:memory_inst11|altsyncram:altsyncram_component|altsyncram_5qi2:auto_generated                  ; altsyncram_5qi2   ; work         ;
;          |mem_32bit:memory_inst7|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_32bit:memory_inst7                                                                                  ; mem_32bit         ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_32bit:memory_inst7|altsyncram:altsyncram_component                                                  ; altsyncram        ; work         ;
;                |altsyncram_5qi2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_32bit:memory_inst7|altsyncram:altsyncram_component|altsyncram_5qi2:auto_generated                   ; altsyncram_5qi2   ; work         ;
;          |mem_32bit:memory_inst8|               ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_32bit:memory_inst8                                                                                  ; mem_32bit         ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_32bit:memory_inst8|altsyncram:altsyncram_component                                                  ; altsyncram        ; work         ;
;                |altsyncram_5qi2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|mem_32bit:memory_inst8|altsyncram:altsyncram_component|altsyncram_5qi2:auto_generated                   ; altsyncram_5qi2   ; work         ;
;          |timer:i_Timer|                        ; 107 (107)           ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|agent:myagent|forecast:m1|timer:i_Timer                                                                                           ; timer             ; work         ;
;    |altsyncram:queue_rtl_0|                     ; 0 (0)               ; 0 (0)                     ; 5336        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|altsyncram:queue_rtl_0                                                                                                            ; altsyncram        ; work         ;
;       |altsyncram_ffi1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 5336        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|altsyncram:queue_rtl_0|altsyncram_ffi1:auto_generated                                                                             ; altsyncram_ffi1   ; work         ;
;    |async_receiver:m1|                          ; 35 (20)             ; 35 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|async_receiver:m1                                                                                                                 ; async_receiver    ; work         ;
;       |BaudTickGen:tickgen|                     ; 15 (15)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|async_receiver:m1|BaudTickGen:tickgen                                                                                             ; BaudTickGen       ; work         ;
;    |async_transmitter:snd|                      ; 40 (23)             ; 29 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|async_transmitter:snd                                                                                                             ; async_transmitter ; work         ;
;       |BaudTickGen:tickgen|                     ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|async_transmitter:snd|BaudTickGen:tickgen                                                                                         ; BaudTickGen       ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|ALTSYNCRAM       ; M9K  ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None ;
; agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|ALTSYNCRAM        ; M9K  ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None ;
; agent:myagent|forecast:m1|mem:memory_inst5|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|ALTSYNCRAM        ; M9K  ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None ;
; agent:myagent|forecast:m1|mem:memory_inst6|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|ALTSYNCRAM        ; M9K  ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None ;
; agent:myagent|forecast:m1|mem:memory_inst9|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|ALTSYNCRAM        ; M9K  ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None ;
; agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated|ALTSYNCRAM   ; M9K  ; True Dual Port   ; 65536        ; 1            ; 65536        ; 1            ; 65536  ; None ;
; agent:myagent|forecast:m1|mem_1bit:memory_inst3|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated|ALTSYNCRAM   ; M9K  ; True Dual Port   ; 65536        ; 1            ; 65536        ; 1            ; 65536  ; None ;
; agent:myagent|forecast:m1|mem_1bit:memory_inst4|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated|ALTSYNCRAM   ; M9K  ; True Dual Port   ; 65536        ; 1            ; 65536        ; 1            ; 65536  ; None ;
; agent:myagent|forecast:m1|mem_32bit:memory_inst11|altsyncram:altsyncram_component|altsyncram_5qi2:auto_generated|ALTSYNCRAM ; M9K  ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384  ; None ;
; agent:myagent|forecast:m1|mem_32bit:memory_inst7|altsyncram:altsyncram_component|altsyncram_5qi2:auto_generated|ALTSYNCRAM  ; M9K  ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384  ; None ;
; agent:myagent|forecast:m1|mem_32bit:memory_inst8|altsyncram:altsyncram_component|altsyncram_5qi2:auto_generated|ALTSYNCRAM  ; M9K  ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384  ; None ;
; altsyncram:queue_rtl_0|altsyncram_ffi1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 667          ; 8            ; 667          ; 8            ; 5336   ; None ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 3           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 3           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                         ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+---------------------------+
; Altera ; RAM: 2-PORT  ; 11.1    ; N/A          ; N/A          ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst2   ; src/memory/mem_1bit.vhd   ;
; Altera ; RAM: 2-PORT  ; 11.1    ; N/A          ; N/A          ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst3   ; src/memory/mem_1bit.vhd   ;
; Altera ; RAM: 2-PORT  ; 11.1    ; N/A          ; N/A          ; |main|agent:myagent|forecast:m1|mem_1bit:memory_inst4   ; src/memory/mem_1bit.vhd   ;
; Altera ; RAM: 2-PORT  ; 11.1    ; N/A          ; N/A          ; |main|agent:myagent|forecast:m1|mem_32bit:memory_inst7  ; src/memory2/mem_32bit.vhd ;
; Altera ; RAM: 2-PORT  ; 11.1    ; N/A          ; N/A          ; |main|agent:myagent|forecast:m1|mem_32bit:memory_inst8  ; src/memory2/mem_32bit.vhd ;
; Altera ; RAM: 2-PORT  ; 11.1    ; N/A          ; N/A          ; |main|agent:myagent|forecast:m1|mem_32bit:memory_inst11 ; src/memory2/mem_32bit.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                   ; Reason for Removal                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; agent:myagent|forecast:m1|\receiver2:tempValue_var[0..31]                                                                       ; Lost fanout                                                                                                                             ;
; agent:myagent|forecast:m1|rv_wren_b                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                  ;
; agent:myagent|forecast:m1|state_out[17..19]                                                                                     ; Merged with agent:myagent|forecast:m1|state_out[20]                                                                                     ;
; agent:myagent|forecast:m1|mem:memory_inst6|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[2]      ; Merged with agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[2] ;
; agent:myagent|forecast:m1|mem:memory_inst9|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[2]      ; Merged with agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[2] ;
; agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated|address_reg_a[2] ; Merged with agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[2] ;
; agent:myagent|forecast:m1|mem_1bit:memory_inst3|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated|address_reg_a[2] ; Merged with agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[2] ;
; agent:myagent|forecast:m1|mem:memory_inst6|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[0]      ; Merged with agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[0] ;
; agent:myagent|forecast:m1|mem:memory_inst9|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[0]      ; Merged with agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[0] ;
; agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated|address_reg_a[0] ; Merged with agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[0] ;
; agent:myagent|forecast:m1|mem_1bit:memory_inst3|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated|address_reg_a[0] ; Merged with agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[0] ;
; agent:myagent|forecast:m1|mem:memory_inst6|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[1]      ; Merged with agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[1] ;
; agent:myagent|forecast:m1|mem:memory_inst9|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[1]      ; Merged with agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[1] ;
; agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated|address_reg_a[1] ; Merged with agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[1] ;
; agent:myagent|forecast:m1|mem_1bit:memory_inst3|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated|address_reg_a[1] ; Merged with agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|address_reg_a[1] ;
; agent:myagent|forecast:m1|return_state[3,4,7]                                                                                   ; Merged with agent:myagent|forecast:m1|return_state[10]                                                                                  ;
; agent:myagent|forecast:m1|fm_address_a[15]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[15]                                                                                  ;
; agent:myagent|forecast:m1|ia_address_a[15]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[15]                                                                                  ;
; agent:myagent|forecast:m1|ja_address_a[15]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[15]                                                                                  ;
; agent:myagent|forecast:m1|mp_address_a[15]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[15]                                                                                  ;
; agent:myagent|forecast:m1|da_rden_a                                                                                             ; Merged with agent:myagent|forecast:m1|an_rden_a                                                                                         ;
; agent:myagent|forecast:m1|fm_rden_a                                                                                             ; Merged with agent:myagent|forecast:m1|an_rden_a                                                                                         ;
; agent:myagent|forecast:m1|ia_rden_a                                                                                             ; Merged with agent:myagent|forecast:m1|an_rden_a                                                                                         ;
; agent:myagent|forecast:m1|ja_rden_a                                                                                             ; Merged with agent:myagent|forecast:m1|an_rden_a                                                                                         ;
; agent:myagent|forecast:m1|max_rden_a                                                                                            ; Merged with agent:myagent|forecast:m1|an_rden_a                                                                                         ;
; agent:myagent|forecast:m1|min_rden_a                                                                                            ; Merged with agent:myagent|forecast:m1|an_rden_a                                                                                         ;
; agent:myagent|forecast:m1|mp_rden_a                                                                                             ; Merged with agent:myagent|forecast:m1|an_rden_a                                                                                         ;
; agent:myagent|forecast:m1|ni_rden_a                                                                                             ; Merged with agent:myagent|forecast:m1|an_rden_a                                                                                         ;
; agent:myagent|forecast:m1|rv_rden_a                                                                                             ; Merged with agent:myagent|forecast:m1|an_rden_a                                                                                         ;
; agent:myagent|forecast:m1|rv_rden_b                                                                                             ; Merged with agent:myagent|forecast:m1|an_rden_a                                                                                         ;
; agent:myagent|forecast:m1|fm_address_a[14]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[14]                                                                                  ;
; agent:myagent|forecast:m1|ia_address_a[14]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[14]                                                                                  ;
; agent:myagent|forecast:m1|ja_address_a[14]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[14]                                                                                  ;
; agent:myagent|forecast:m1|mp_address_a[14]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[14]                                                                                  ;
; agent:myagent|forecast:m1|fm_wren_a                                                                                             ; Merged with agent:myagent|forecast:m1|da_wren_a                                                                                         ;
; agent:myagent|forecast:m1|ia_wren_a                                                                                             ; Merged with agent:myagent|forecast:m1|da_wren_a                                                                                         ;
; agent:myagent|forecast:m1|ja_wren_a                                                                                             ; Merged with agent:myagent|forecast:m1|da_wren_a                                                                                         ;
; agent:myagent|forecast:m1|mp_wren_a                                                                                             ; Merged with agent:myagent|forecast:m1|da_wren_a                                                                                         ;
; agent:myagent|forecast:m1|fm_address_a[13]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[13]                                                                                  ;
; agent:myagent|forecast:m1|ia_address_a[13]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[13]                                                                                  ;
; agent:myagent|forecast:m1|ja_address_a[13]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[13]                                                                                  ;
; agent:myagent|forecast:m1|mp_address_a[13]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[13]                                                                                  ;
; agent:myagent|forecast:m1|fm_address_a[0]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[0]                                                                                   ;
; agent:myagent|forecast:m1|ia_address_a[0]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[0]                                                                                   ;
; agent:myagent|forecast:m1|ja_address_a[0]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[0]                                                                                   ;
; agent:myagent|forecast:m1|mp_address_a[0]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[0]                                                                                   ;
; agent:myagent|forecast:m1|fm_address_a[1]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[1]                                                                                   ;
; agent:myagent|forecast:m1|ia_address_a[1]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[1]                                                                                   ;
; agent:myagent|forecast:m1|ja_address_a[1]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[1]                                                                                   ;
; agent:myagent|forecast:m1|mp_address_a[1]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[1]                                                                                   ;
; agent:myagent|forecast:m1|fm_address_a[2]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[2]                                                                                   ;
; agent:myagent|forecast:m1|ia_address_a[2]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[2]                                                                                   ;
; agent:myagent|forecast:m1|ja_address_a[2]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[2]                                                                                   ;
; agent:myagent|forecast:m1|mp_address_a[2]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[2]                                                                                   ;
; agent:myagent|forecast:m1|fm_address_a[3]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[3]                                                                                   ;
; agent:myagent|forecast:m1|ia_address_a[3]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[3]                                                                                   ;
; agent:myagent|forecast:m1|ja_address_a[3]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[3]                                                                                   ;
; agent:myagent|forecast:m1|mp_address_a[3]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[3]                                                                                   ;
; agent:myagent|forecast:m1|fm_address_a[4]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[4]                                                                                   ;
; agent:myagent|forecast:m1|ia_address_a[4]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[4]                                                                                   ;
; agent:myagent|forecast:m1|ja_address_a[4]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[4]                                                                                   ;
; agent:myagent|forecast:m1|mp_address_a[4]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[4]                                                                                   ;
; agent:myagent|forecast:m1|fm_address_a[5]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[5]                                                                                   ;
; agent:myagent|forecast:m1|ia_address_a[5]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[5]                                                                                   ;
; agent:myagent|forecast:m1|ja_address_a[5]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[5]                                                                                   ;
; agent:myagent|forecast:m1|mp_address_a[5]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[5]                                                                                   ;
; agent:myagent|forecast:m1|fm_address_a[6]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[6]                                                                                   ;
; agent:myagent|forecast:m1|ia_address_a[6]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[6]                                                                                   ;
; agent:myagent|forecast:m1|ja_address_a[6]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[6]                                                                                   ;
; agent:myagent|forecast:m1|mp_address_a[6]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[6]                                                                                   ;
; agent:myagent|forecast:m1|fm_address_a[7]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[7]                                                                                   ;
; agent:myagent|forecast:m1|ia_address_a[7]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[7]                                                                                   ;
; agent:myagent|forecast:m1|ja_address_a[7]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[7]                                                                                   ;
; agent:myagent|forecast:m1|mp_address_a[7]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[7]                                                                                   ;
; agent:myagent|forecast:m1|fm_address_a[8]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[8]                                                                                   ;
; agent:myagent|forecast:m1|ia_address_a[8]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[8]                                                                                   ;
; agent:myagent|forecast:m1|ja_address_a[8]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[8]                                                                                   ;
; agent:myagent|forecast:m1|mp_address_a[8]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[8]                                                                                   ;
; agent:myagent|forecast:m1|fm_address_a[9]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[9]                                                                                   ;
; agent:myagent|forecast:m1|ia_address_a[9]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[9]                                                                                   ;
; agent:myagent|forecast:m1|ja_address_a[9]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[9]                                                                                   ;
; agent:myagent|forecast:m1|mp_address_a[9]                                                                                       ; Merged with agent:myagent|forecast:m1|da_address_a[9]                                                                                   ;
; agent:myagent|forecast:m1|fm_address_a[10]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[10]                                                                                  ;
; agent:myagent|forecast:m1|ia_address_a[10]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[10]                                                                                  ;
; agent:myagent|forecast:m1|ja_address_a[10]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[10]                                                                                  ;
; agent:myagent|forecast:m1|mp_address_a[10]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[10]                                                                                  ;
; agent:myagent|forecast:m1|fm_address_a[11]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[11]                                                                                  ;
; agent:myagent|forecast:m1|ia_address_a[11]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[11]                                                                                  ;
; agent:myagent|forecast:m1|ja_address_a[11]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[11]                                                                                  ;
; agent:myagent|forecast:m1|mp_address_a[11]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[11]                                                                                  ;
; agent:myagent|forecast:m1|fm_address_a[12]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[12]                                                                                  ;
; agent:myagent|forecast:m1|ia_address_a[12]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[12]                                                                                  ;
; agent:myagent|forecast:m1|ja_address_a[12]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[12]                                                                                  ;
; agent:myagent|forecast:m1|mp_address_a[12]                                                                                      ; Merged with agent:myagent|forecast:m1|da_address_a[12]                                                                                  ;
; agent:myagent|forecast:m1|edge[5]                                                                                               ; Merged with agent:myagent|forecast:m1|edge[4]                                                                                           ;
; agent:myagent|forecast:m1|ni_data_a[5..7]                                                                                       ; Merged with agent:myagent|forecast:m1|ni_data_a[4]                                                                                      ;
; agent:myagent|forecast:m1|temp_int[4..9,11..30]                                                                                 ; Merged with agent:myagent|forecast:m1|temp_int[10]                                                                                      ;
; agent:myagent|forecast:m1|neighbor_i[9,11..30]                                                                                  ; Merged with agent:myagent|forecast:m1|neighbor_i[10]                                                                                    ;
; agent:myagent|forecast:m1|neighbor_j[9,11..30]                                                                                  ; Merged with agent:myagent|forecast:m1|neighbor_j[10]                                                                                    ;
; agent:myagent|forecast:m1|state_out[20]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                  ;
; agent:myagent|forecast:m1|edge[7]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                  ;
; queue_rtl_0_bypass[28]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                  ;
; agent:myagent|forecast:m1|return_state[10]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                  ;
; agent:myagent|forecast:m1|temp_int[10]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                  ;
; agent:myagent|forecast:m1|ni_data_a[4]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                  ;
; agent:myagent|forecast:m1|sequencePointer[9..31]                                                                                ; Lost fanout                                                                                                                             ;
; Total Number of Removed Registers = 230                                                                                         ;                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                ;
+-----------------------------------------------+---------------------------+------------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register         ;
+-----------------------------------------------+---------------------------+------------------------------------------------+
; agent:myagent|forecast:m1|sequencePointer[31] ; Lost Fanouts              ; agent:myagent|forecast:m1|sequencePointer[30], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[29], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[28], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[27], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[26], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[25], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[24], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[23], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[22], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[21], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[20], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[19], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[18], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[17], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[16], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[15], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[14], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[13], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[12], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[11], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[10], ;
;                                               ;                           ; agent:myagent|forecast:m1|sequencePointer[9]   ;
; agent:myagent|forecast:m1|edge[7]             ; Stuck at GND              ; queue_rtl_0_bypass[28]                         ;
;                                               ; due to stuck port data_in ;                                                ;
+-----------------------------------------------+---------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7708  ;
; Number of registers using Synchronous Clear  ; 210   ;
; Number of registers using Synchronous Load   ; 86    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6147  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Inverted Register Statistics                                ;
+---------------------------------------------------+---------+
; Inverted Register                                 ; Fan out ;
+---------------------------------------------------+---------+
; agent:myagent|forecast:m1|cur[0]                  ; 5       ;
; agent:myagent|forecast:m1|initial_depth[0]        ; 9       ;
; agent:myagent|forecast:m1|curx[0]                 ; 10      ;
; agent:myagent|forecast:m1|curx[31]                ; 5       ;
; agent:myagent|forecast:m1|cury[31]                ; 6       ;
; agent:myagent|forecast:m1|cury[0]                 ; 10      ;
; agent:myagent|cur[0]                              ; 8       ;
; agent:myagent|forecast:m1|return_state[0]         ; 3       ;
; agent:myagent|forecast:m1|temp_int[31]            ; 11      ;
; agent:myagent|forecast:m1|head[0]                 ; 182     ;
; agent:myagent|forecast:m1|tail[0]                 ; 336     ;
; agent:myagent|forecast:m1|head[31]                ; 2       ;
; agent:myagent|forecast:m1|tail[31]                ; 2       ;
; async_receiver:m1|RxD_bit                         ; 4       ;
; agent:myagent|forecast:m1|temp_int[0]             ; 362     ;
; agent:myagent|forecast:m1|timer:i_Timer|Ticks[0]  ; 2       ;
; agent:myagent|forecast:m1|timer:i_Timer|Ticks[31] ; 2       ;
; agent:myagent|forecast:m1|sequencePointer[0]      ; 132     ;
; async_receiver:m1|Filter_cnt[0]                   ; 3       ;
; async_receiver:m1|Filter_cnt[1]                   ; 3       ;
; agent:myagent|forecast:m1|neighbor_i[0]           ; 2       ;
; agent:myagent|forecast:m1|neighbor_j[0]           ; 2       ;
; agent:myagent|forecast:m1|neighbor_i[31]          ; 1       ;
; agent:myagent|forecast:m1|neighbor_j[31]          ; 1       ;
; async_receiver:m1|RxD_sync[1]                     ; 2       ;
; async_receiver:m1|RxD_sync[0]                     ; 1       ;
; Total number of inverted registers = 26           ;         ;
+---------------------------------------------------+---------+


+--------------------------------------------+
; Registers Added for RAM Pass-Through Logic ;
+------------------------+-------------------+
; Register Name          ; RAM Name          ;
+------------------------+-------------------+
; queue_rtl_0_bypass[0]  ; queue_rtl_0       ;
; queue_rtl_0_bypass[1]  ; queue_rtl_0       ;
; queue_rtl_0_bypass[2]  ; queue_rtl_0       ;
; queue_rtl_0_bypass[3]  ; queue_rtl_0       ;
; queue_rtl_0_bypass[4]  ; queue_rtl_0       ;
; queue_rtl_0_bypass[5]  ; queue_rtl_0       ;
; queue_rtl_0_bypass[6]  ; queue_rtl_0       ;
; queue_rtl_0_bypass[7]  ; queue_rtl_0       ;
; queue_rtl_0_bypass[8]  ; queue_rtl_0       ;
; queue_rtl_0_bypass[9]  ; queue_rtl_0       ;
; queue_rtl_0_bypass[10] ; queue_rtl_0       ;
; queue_rtl_0_bypass[11] ; queue_rtl_0       ;
; queue_rtl_0_bypass[12] ; queue_rtl_0       ;
; queue_rtl_0_bypass[13] ; queue_rtl_0       ;
; queue_rtl_0_bypass[14] ; queue_rtl_0       ;
; queue_rtl_0_bypass[15] ; queue_rtl_0       ;
; queue_rtl_0_bypass[16] ; queue_rtl_0       ;
; queue_rtl_0_bypass[17] ; queue_rtl_0       ;
; queue_rtl_0_bypass[18] ; queue_rtl_0       ;
; queue_rtl_0_bypass[19] ; queue_rtl_0       ;
; queue_rtl_0_bypass[20] ; queue_rtl_0       ;
; queue_rtl_0_bypass[21] ; queue_rtl_0       ;
; queue_rtl_0_bypass[22] ; queue_rtl_0       ;
; queue_rtl_0_bypass[23] ; queue_rtl_0       ;
; queue_rtl_0_bypass[24] ; queue_rtl_0       ;
; queue_rtl_0_bypass[25] ; queue_rtl_0       ;
; queue_rtl_0_bypass[26] ; queue_rtl_0       ;
; queue_rtl_0_bypass[27] ; queue_rtl_0       ;
; queue_rtl_0_bypass[28] ; queue_rtl_0       ;
+------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |main|async_transmitter:snd|TxD_shift[5]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|state_out[16]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |main|agent:myagent|x[4]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |main|agent:myagent|y[0]                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|timer:i_Timer|Ticks[4]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|timer:i_Timer|Seconds[14]~reg0  ;
; 3:1                ; 1336 bits ; 2672 LEs      ; 0 LEs                ; 2672 LEs               ; Yes        ; |main|agent:myagent|forecast:m1|best_moveSequence_final[231][1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[333][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[332][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[331][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[330][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[329][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[328][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[327][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[326][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[325][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[324][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[323][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[322][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[321][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[320][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[319][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[318][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[317][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[316][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[315][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[314][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[313][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[312][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[311][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[310][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[309][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[308][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[307][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[306][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[305][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[304][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[303][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[302][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[301][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[300][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[299][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[298][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[297][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[296][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[295][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[294][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[293][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[292][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[291][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[290][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[289][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[288][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[287][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[286][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[285][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[284][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[283][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[282][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[281][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[280][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[279][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[278][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[277][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[276][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[275][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[274][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[273][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[272][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[271][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[270][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[269][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[268][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[267][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[266][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[265][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[264][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[263][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[262][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[261][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[260][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[259][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[258][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[257][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[256][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[255][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[254][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[253][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[252][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[251][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[250][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[249][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[248][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[247][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[246][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[245][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[244][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[243][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[242][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[241][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[240][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[239][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[238][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[237][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[236][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[235][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[234][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[233][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[232][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[231][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[230][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[229][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[228][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[227][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[226][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[225][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[224][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[223][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[222][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[221][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[220][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[219][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[218][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[217][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[216][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[215][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[214][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[213][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[212][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[211][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[210][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[209][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[208][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[207][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[206][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[205][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[204][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[203][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[202][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[201][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[200][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[199][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[198][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[197][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[196][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[195][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[194][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[193][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[192][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[191][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[190][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[189][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[188][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[187][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[186][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[185][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[184][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[183][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[182][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[181][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[180][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[179][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[178][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[177][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[176][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[175][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[174][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[173][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[172][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[171][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[170][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[169][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[168][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[167][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[166][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[165][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[164][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[163][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[162][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[161][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[160][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[159][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[158][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[157][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[156][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[155][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[154][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[153][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[152][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[151][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[150][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[149][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[148][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[147][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[146][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[145][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[144][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[143][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[142][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[141][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[140][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[139][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[138][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[137][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[136][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[135][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[134][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[133][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[132][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[131][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[130][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[129][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[128][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[127][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[126][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[125][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[124][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[123][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[122][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[121][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[120][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[119][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[118][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[117][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[116][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[115][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[114][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[113][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[112][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[111][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[110][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[109][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[108][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[107][3]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[106][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[105][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[104][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[103][2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[102][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[101][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[100][1]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[99][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[98][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[97][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[96][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[95][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[94][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[93][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[92][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[91][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[90][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[89][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[88][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[87][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[86][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[85][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[84][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[83][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[82][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[81][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[80][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[79][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[78][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[77][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[76][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[75][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[74][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[73][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[72][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[71][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[70][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[69][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[68][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[67][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[66][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[65][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[64][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[63][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[62][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[61][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[60][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[59][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[58][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[57][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[56][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[55][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[54][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[53][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[52][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[51][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[50][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[49][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[48][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[47][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[46][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[45][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[44][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[43][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[42][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[41][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[40][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[39][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[38][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[37][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[36][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[35][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[34][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[33][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[32][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[31][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[30][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[29][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[28][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[27][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[26][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[25][0]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[24][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[23][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[22][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[21][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[20][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[19][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[18][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[17][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[16][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[15][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[14][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[13][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[12][2]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[11][1]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[10][3]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[9][1]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[8][0]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[7][3]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[6][0]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[5][0]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[4][2]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[3][3]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[2][0]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[1][0]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|temp_moveSequence[0][0]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|ia_data_a[6]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|best_score_ever[15]             ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|max_data_a[4]                   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|min_data_a[24]                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|da_data_a[4]                    ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|sequencePointer[25]             ;
; 5:1                ; 30 bits   ; 90 LEs        ; 30 LEs               ; 60 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|head[15]                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|temp_message[6]                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|edge[7]                         ;
; 6:1                ; 31 bits   ; 124 LEs       ; 31 LEs               ; 93 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|best_score_ever_final[11]       ;
; 6:1                ; 22 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|i[14]                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|edge[2]                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|i[31]                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|i[4]                            ;
; 7:1                ; 30 bits   ; 120 LEs       ; 30 LEs               ; 90 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|tail[26]                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|edge[6]                         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|da_address_a[1]                 ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|max_address_a[6]                ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|min_address_a[4]                ;
; 7:1                ; 22 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|j[25]                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|j[31]                           ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|j[2]                            ;
; 64:1               ; 4 bits    ; 168 LEs       ; 4 LEs                ; 164 LEs                ; Yes        ; |main|agent:myagent|cur[4]                                      ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|pg_address_a[14]                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|ni_address_a[12]                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|an_address_a[10]                ;
; 10:1               ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |main|agent:myagent|forecast:m1|stackPointer2[23]               ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|rv_address_a[3]                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|rv_data_a[20]                   ;
; 11:1               ; 31 bits   ; 217 LEs       ; 62 LEs               ; 155 LEs                ; Yes        ; |main|agent:myagent|forecast:m1|stackPointer1[25]               ;
; 11:1               ; 10 bits   ; 70 LEs        ; 40 LEs               ; 30 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|rv_data_a[28]                   ;
; 14:1               ; 18 bits   ; 162 LEs       ; 108 LEs              ; 54 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|rv_data_a[9]                    ;
; 18:1               ; 4 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|return_state[10]                ;
; 29:1               ; 6 bits    ; 114 LEs       ; 12 LEs               ; 102 LEs                ; Yes        ; |main|agent:myagent|forecast:m1|cury[6]                         ;
; 29:1               ; 6 bits    ; 114 LEs       ; 12 LEs               ; 102 LEs                ; Yes        ; |main|agent:myagent|forecast:m1|curx[4]                         ;
; 21:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |main|agent:myagent|forecast:m1|cur[10]                         ;
; 268:1              ; 23 bits   ; 4094 LEs      ; 46 LEs               ; 4048 LEs               ; Yes        ; |main|agent:myagent|forecast:m1|cury[14]                        ;
; 268:1              ; 23 bits   ; 4094 LEs      ; 46 LEs               ; 4048 LEs               ; Yes        ; |main|agent:myagent|forecast:m1|curx[26]                        ;
; 382:1              ; 8 bits    ; 2032 LEs      ; 48 LEs               ; 1984 LEs               ; Yes        ; |main|agent:myagent|forecast:m1|pg_address_b[2]                 ;
; 382:1              ; 8 bits    ; 2032 LEs      ; 48 LEs               ; 1984 LEs               ; Yes        ; |main|agent:myagent|forecast:m1|pg_address_b[8]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|timer:i_Timer|Ticks[31]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|sequencePointer[0]              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|head[0]                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |main|agent:myagent|forecast:m1|tail[31]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|agent:myagent|forecast:m1|ni_wren_a                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |main|agent:myagent|forecast:m1|receiver2                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |main|agent:myagent|forecast:m1|Mux96                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |main|agent:myagent|forecast:m1|receiver2                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |main|agent:myagent|forecast:m1|Mux59                           ;
; 334:1              ; 4 bits    ; 888 LEs       ; 888 LEs              ; 0 LEs                  ; No         ; |main|agent:myagent|forecast:m1|Mux125                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for agent:myagent|forecast:m1|mem_1bit:memory_inst3|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for agent:myagent|forecast:m1|mem_1bit:memory_inst4|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for agent:myagent|forecast:m1|mem:memory_inst5|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for agent:myagent|forecast:m1|mem:memory_inst6|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for agent:myagent|forecast:m1|mem_32bit:memory_inst7|altsyncram:altsyncram_component|altsyncram_5qi2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for agent:myagent|forecast:m1|mem_32bit:memory_inst8|altsyncram:altsyncram_component|altsyncram_5qi2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for agent:myagent|forecast:m1|mem:memory_inst9|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for agent:myagent|forecast:m1|mem_32bit:memory_inst11|altsyncram:altsyncram_component|altsyncram_5qi2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for altsyncram:queue_rtl_0|altsyncram_ffi1:auto_generated ;
+---------------------------------+--------------------+------+----------------+
; Assignment                      ; Value              ; From ; To             ;
+---------------------------------+--------------------+------+----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -              ;
+---------------------------------+--------------------+------+----------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_transmitter:snd ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                         ;
; Baud           ; 115200   ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_transmitter:snd|BaudTickGen:tickgen ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                             ;
; Baud           ; 115200   ; Signed Integer                                             ;
; Oversampling   ; 1        ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                             ;
+------------------------------------+-----------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                          ;
; WIDTH_A                            ; 8               ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 16              ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 65536           ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; CLEAR0          ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                          ;
; WIDTH_B                            ; 8               ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 16              ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 65536           ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; CLEAR0          ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                                   ;
; RAM_BLOCK_TYPE                     ; M9K             ; Untyped                                                          ;
; BYTE_SIZE                          ; 8               ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_91j2 ; Untyped                                                          ;
+------------------------------------+-----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                  ;
+------------------------------------+-----------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                               ;
; WIDTH_A                            ; 1               ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 16              ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 65536           ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; CLEAR0          ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                               ;
; WIDTH_B                            ; 1               ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 16              ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 65536           ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; CLEAR0          ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M9K             ; Untyped                                                               ;
; BYTE_SIZE                          ; 8               ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_r0j2 ; Untyped                                                               ;
+------------------------------------+-----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem_1bit:memory_inst3|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                  ;
+------------------------------------+-----------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                               ;
; WIDTH_A                            ; 1               ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 16              ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 65536           ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; CLEAR0          ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                               ;
; WIDTH_B                            ; 1               ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 16              ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 65536           ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; CLEAR0          ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M9K             ; Untyped                                                               ;
; BYTE_SIZE                          ; 8               ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_r0j2 ; Untyped                                                               ;
+------------------------------------+-----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem_1bit:memory_inst4|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                  ;
+------------------------------------+-----------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                               ;
; WIDTH_A                            ; 1               ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 16              ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 65536           ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; CLEAR0          ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                               ;
; WIDTH_B                            ; 1               ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 16              ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 65536           ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; CLEAR0          ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; M9K             ; Untyped                                                               ;
; BYTE_SIZE                          ; 8               ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_r0j2 ; Untyped                                                               ;
+------------------------------------+-----------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem:memory_inst5|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                             ;
+------------------------------------+-----------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                          ;
; WIDTH_A                            ; 8               ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 16              ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 65536           ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; CLEAR0          ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                          ;
; WIDTH_B                            ; 8               ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 16              ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 65536           ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; CLEAR0          ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                                   ;
; RAM_BLOCK_TYPE                     ; M9K             ; Untyped                                                          ;
; BYTE_SIZE                          ; 8               ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_91j2 ; Untyped                                                          ;
+------------------------------------+-----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem:memory_inst6|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                             ;
+------------------------------------+-----------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                          ;
; WIDTH_A                            ; 8               ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 16              ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 65536           ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; CLEAR0          ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                          ;
; WIDTH_B                            ; 8               ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 16              ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 65536           ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; CLEAR0          ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                                   ;
; RAM_BLOCK_TYPE                     ; M9K             ; Untyped                                                          ;
; BYTE_SIZE                          ; 8               ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_91j2 ; Untyped                                                          ;
+------------------------------------+-----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem_32bit:memory_inst7|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                   ;
+------------------------------------+-----------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                                ;
; WIDTH_A                            ; 32              ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 9               ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 512             ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; CLEAR0          ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                ;
; WIDTH_B                            ; 32              ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 9               ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 512             ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; CLEAR0          ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; M9K             ; Untyped                                                                ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_5qi2 ; Untyped                                                                ;
+------------------------------------+-----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem_32bit:memory_inst8|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                   ;
+------------------------------------+-----------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                                ;
; WIDTH_A                            ; 32              ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 9               ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 512             ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; CLEAR0          ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                ;
; WIDTH_B                            ; 32              ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 9               ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 512             ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; CLEAR0          ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; M9K             ; Untyped                                                                ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_5qi2 ; Untyped                                                                ;
+------------------------------------+-----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem:memory_inst9|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                             ;
+------------------------------------+-----------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                          ;
; WIDTH_A                            ; 8               ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 16              ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 65536           ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; CLEAR0          ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                          ;
; WIDTH_B                            ; 8               ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 16              ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 65536           ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; CLEAR0          ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                                   ;
; RAM_BLOCK_TYPE                     ; M9K             ; Untyped                                                          ;
; BYTE_SIZE                          ; 8               ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_91j2 ; Untyped                                                          ;
+------------------------------------+-----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                              ;
+------------------------------------+-----------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                           ;
; WIDTH_A                            ; 8               ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 16              ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 65536           ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; CLEAR0          ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                           ;
; WIDTH_B                            ; 8               ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 16              ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 65536           ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; CLEAR0          ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; M9K             ; Untyped                                                           ;
; BYTE_SIZE                          ; 8               ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_91j2 ; Untyped                                                           ;
+------------------------------------+-----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|mem_32bit:memory_inst11|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                    ;
+------------------------------------+-----------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                                 ;
; WIDTH_A                            ; 32              ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 9               ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 512             ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED    ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; CLEAR0          ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                 ;
; WIDTH_B                            ; 32              ; Signed Integer                                                          ;
; WIDTHAD_B                          ; 9               ; Signed Integer                                                          ;
; NUMWORDS_B                         ; 512             ; Signed Integer                                                          ;
; INDATA_REG_B                       ; CLOCK0          ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0          ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0          ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED    ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; CLEAR0          ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                                          ;
; RAM_BLOCK_TYPE                     ; M9K             ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA        ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED          ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_5qi2 ; Untyped                                                                 ;
+------------------------------------+-----------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: agent:myagent|forecast:m1|timer:i_Timer ;
+------------------+----------+--------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                   ;
+------------------+----------+--------------------------------------------------------+
; clockfrequencyhz ; 50000000 ; Signed Integer                                         ;
+------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_receiver:m1 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                     ;
; Baud           ; 115200   ; Signed Integer                     ;
; Oversampling   ; 8        ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_receiver:m1|BaudTickGen:tickgen ;
+----------------+----------+--------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                   ;
+----------------+----------+--------------------------------------------------------+
; ClkFrequency   ; 50000000 ; Signed Integer                                         ;
; Baud           ; 115200   ; Signed Integer                                         ;
; Oversampling   ; 8        ; Signed Integer                                         ;
+----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:queue_rtl_0    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 10                   ; Untyped        ;
; NUMWORDS_A                         ; 667                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 10                   ; Untyped        ;
; NUMWORDS_B                         ; 667                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ffi1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: agent:myagent|forecast:m1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 9            ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 18           ; Untyped                   ;
; LPM_WIDTHR                                     ; 18           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_b3t     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: agent:myagent|forecast:m1|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 9            ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 18           ; Untyped                   ;
; LPM_WIDTHR                                     ; 18           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_b3t     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: agent:myagent|forecast:m1|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------+
; Parameter Name                                 ; Value        ; Type                      ;
+------------------------------------------------+--------------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 9            ; Untyped                   ;
; LPM_WIDTHB                                     ; 9            ; Untyped                   ;
; LPM_WIDTHP                                     ; 18           ; Untyped                   ;
; LPM_WIDTHR                                     ; 18           ; Untyped                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                   ;
; LATENCY                                        ; 0            ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                   ;
; USE_EAB                                        ; OFF          ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                   ;
; CBXI_PARAMETER                                 ; mult_b3t     ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                   ;
+------------------------------------------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                ;
; Entity Instance                           ; agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
; Entity Instance                           ; agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 1                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
; Entity Instance                           ; agent:myagent|forecast:m1|mem_1bit:memory_inst3|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 1                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
; Entity Instance                           ; agent:myagent|forecast:m1|mem_1bit:memory_inst4|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 1                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
; Entity Instance                           ; agent:myagent|forecast:m1|mem:memory_inst5|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
; Entity Instance                           ; agent:myagent|forecast:m1|mem:memory_inst6|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
; Entity Instance                           ; agent:myagent|forecast:m1|mem_32bit:memory_inst7|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                ;
;     -- NUMWORDS_A                         ; 512                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                ;
;     -- NUMWORDS_B                         ; 512                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
; Entity Instance                           ; agent:myagent|forecast:m1|mem_32bit:memory_inst8|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                ;
;     -- NUMWORDS_A                         ; 512                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                ;
;     -- NUMWORDS_B                         ; 512                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
; Entity Instance                           ; agent:myagent|forecast:m1|mem:memory_inst9|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
; Entity Instance                           ; agent:myagent|forecast:m1|mem:memory_inst10|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
; Entity Instance                           ; agent:myagent|forecast:m1|mem_32bit:memory_inst11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                ;
;     -- NUMWORDS_A                         ; 512                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                ;
;     -- NUMWORDS_B                         ; 512                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
; Entity Instance                           ; altsyncram:queue_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 667                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                 ;
;     -- NUMWORDS_B                         ; 667                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                   ;
+---------------------------------------+------------------------------------------+
; Name                                  ; Value                                    ;
+---------------------------------------+------------------------------------------+
; Number of entity instances            ; 3                                        ;
; Entity Instance                       ; agent:myagent|forecast:m1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                        ;
;     -- LPM_WIDTHB                     ; 9                                        ;
;     -- LPM_WIDTHP                     ; 18                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; agent:myagent|forecast:m1|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 9                                        ;
;     -- LPM_WIDTHB                     ; 9                                        ;
;     -- LPM_WIDTHP                     ; 18                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
; Entity Instance                       ; agent:myagent|forecast:m1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9                                        ;
;     -- LPM_WIDTHB                     ; 9                                        ;
;     -- LPM_WIDTHP                     ; 18                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
+---------------------------------------+------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "async_receiver:m1|BaudTickGen:tickgen" ;
+--------+-------+----------+---------------------------------------+
; Port   ; Type  ; Severity ; Details                               ;
+--------+-------+----------+---------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                          ;
+--------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "async_receiver:m1"                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; RxD_idle        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RxD_endofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "agent:myagent|forecast:m1|mem_32bit:memory_inst11"                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_a  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "agent:myagent|forecast:m1|mem:memory_inst10"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "agent:myagent|forecast:m1|mem:memory_inst9"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "agent:myagent|forecast:m1|mem_32bit:memory_inst8"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "agent:myagent|forecast:m1|mem_32bit:memory_inst7"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "agent:myagent|forecast:m1|mem:memory_inst6"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "agent:myagent|forecast:m1|mem:memory_inst5"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "agent:myagent|forecast:m1|mem_1bit:memory_inst4"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "agent:myagent|forecast:m1|mem_1bit:memory_inst3"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "agent:myagent|forecast:m1|mem_1bit:memory_inst2"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 27                          ;
; cycloneiii_ff         ; 7708                        ;
;     ENA               ; 5998                        ;
;     ENA SCLR          ; 80                          ;
;     ENA SCLR SLD      ; 44                          ;
;     ENA SLD           ; 25                          ;
;     SCLR              ; 86                          ;
;     SLD               ; 17                          ;
;     plain             ; 1458                        ;
; cycloneiii_lcell_comb ; 9926                        ;
;     arith             ; 907                         ;
;         2 data inputs ; 694                         ;
;         3 data inputs ; 213                         ;
;     normal            ; 9019                        ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 175                         ;
;         3 data inputs ; 1967                        ;
;         4 data inputs ; 6832                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 448                         ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 7.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:43     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Dec 05 05:41:44 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off debug -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file src/prescalor.vhd
    Info (12022): Found design unit 1: ClockPrescaler-Behavioral File: D:/backup/debug/src/prescalor.vhd Line: 12
    Info (12023): Found entity 1: ClockPrescaler File: D:/backup/debug/src/prescalor.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file src/mem.vhd
    Info (12022): Found design unit 1: mem-SYN File: D:/backup/debug/src/mem.vhd Line: 61
    Info (12023): Found entity 1: mem File: D:/backup/debug/src/mem.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/memory2/mem_32bit.vhd
    Info (12022): Found design unit 1: mem_32bit-SYN File: D:/backup/debug/src/memory2/mem_32bit.vhd Line: 61
    Info (12023): Found entity 1: mem_32bit File: D:/backup/debug/src/memory2/mem_32bit.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/memory/mem_1bit.vhd
    Info (12022): Found design unit 1: mem_1bit-SYN File: D:/backup/debug/src/memory/mem_1bit.vhd Line: 61
    Info (12023): Found entity 1: mem_1bit File: D:/backup/debug/src/memory/mem_1bit.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file src/timer.vhd
    Info (12022): Found design unit 1: timer-rtl File: D:/backup/debug/src/timer.vhd Line: 13
    Info (12023): Found entity 1: timer File: D:/backup/debug/src/timer.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/tickgen.v
    Info (12023): Found entity 1: BaudTickGen File: D:/backup/debug/src/tickgen.v Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/main.vhd
    Info (12022): Found design unit 1: main-RTL File: D:/backup/debug/src/main.vhd Line: 13
    Info (12023): Found entity 1: main File: D:/backup/debug/src/main.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file src/forecast_test.vhd
    Info (12022): Found design unit 1: forecast-Behavioral File: D:/backup/debug/src/forecast_test.vhd Line: 50
    Info (12023): Found entity 1: forecast File: D:/backup/debug/src/forecast_test.vhd Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file src/async-trasmitter.v
    Info (12023): Found entity 1: async_transmitter File: D:/backup/debug/src/async-trasmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/async-reciever.v
    Info (12023): Found entity 1: async_receiver File: D:/backup/debug/src/async-reciever.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file src/agent.vhd
    Info (12022): Found design unit 1: agent-Behavioral File: D:/backup/debug/src/agent.vhd Line: 46
    Info (12023): Found entity 1: agent File: D:/backup/debug/src/agent.vhd Line: 34
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.vhd(60): object "IDLE" assigned a value but never read File: D:/backup/debug/src/main.vhd Line: 60
Warning (10036): Verilog HDL or VHDL warning at main.vhd(60): object "ENDOFP" assigned a value but never read File: D:/backup/debug/src/main.vhd Line: 60
Info (12128): Elaborating entity "async_transmitter" for hierarchy "async_transmitter:snd" File: D:/backup/debug/src/main.vhd Line: 104
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "async_transmitter:snd|BaudTickGen:tickgen" File: D:/backup/debug/src/async-trasmitter.v Line: 28
Info (12128): Elaborating entity "agent" for hierarchy "agent:myagent" File: D:/backup/debug/src/main.vhd Line: 105
Warning (10036): Verilog HDL or VHDL warning at agent.vhd(58): object "color" assigned a value but never read File: D:/backup/debug/src/agent.vhd Line: 58
Info (12128): Elaborating entity "forecast" for hierarchy "agent:myagent|forecast:m1" File: D:/backup/debug/src/agent.vhd Line: 148
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(130): object "write_phase_test" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 130
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(163): used implicit default value for signal "pg_aclr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 163
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(165): used implicit default value for signal "mp_address_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 165
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(166): used implicit default value for signal "mp_data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 166
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(166): object "mp_q_b" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 166
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(167): used implicit default value for signal "mp_rden_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 167
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(167): used implicit default value for signal "mp_wren_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 167
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(167): used implicit default value for signal "mp_aclr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 167
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(169): used implicit default value for signal "fm_address_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 169
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(170): used implicit default value for signal "fm_data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 170
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(170): object "fm_q_b" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 170
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(171): used implicit default value for signal "fm_rden_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 171
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(171): used implicit default value for signal "fm_wren_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 171
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(171): used implicit default value for signal "fm_aclr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 171
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(173): used implicit default value for signal "an_address_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 173
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(174): used implicit default value for signal "an_data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 174
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(174): object "an_q_b" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 174
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(175): used implicit default value for signal "an_rden_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 175
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(175): used implicit default value for signal "an_wren_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 175
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(175): used implicit default value for signal "an_aclr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 175
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(177): used implicit default value for signal "ni_address_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 177
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(178): used implicit default value for signal "ni_data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 178
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(178): object "ni_q_b" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 178
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(179): used implicit default value for signal "ni_rden_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 179
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(179): used implicit default value for signal "ni_wren_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 179
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(179): used implicit default value for signal "ni_aclr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 179
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(181): used implicit default value for signal "da_address_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 181
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(182): used implicit default value for signal "da_data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 182
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(182): object "da_q_b" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 182
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(183): used implicit default value for signal "da_rden_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 183
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(183): used implicit default value for signal "da_wren_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 183
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(183): used implicit default value for signal "da_aclr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 183
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(185): used implicit default value for signal "max_address_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 185
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(186): used implicit default value for signal "max_data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 186
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(186): object "max_q_b" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 186
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(187): used implicit default value for signal "max_rden_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 187
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(187): used implicit default value for signal "max_wren_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 187
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(187): used implicit default value for signal "max_aclr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 187
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(189): used implicit default value for signal "min_address_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 189
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(190): used implicit default value for signal "min_data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 190
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(190): object "min_q_b" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 190
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(191): used implicit default value for signal "min_rden_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 191
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(191): used implicit default value for signal "min_wren_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 191
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(191): used implicit default value for signal "min_aclr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 191
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(193): used implicit default value for signal "ia_address_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 193
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(194): used implicit default value for signal "ia_data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 194
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(194): object "ia_q_b" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 194
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(195): used implicit default value for signal "ia_rden_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 195
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(195): used implicit default value for signal "ia_wren_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 195
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(195): used implicit default value for signal "ia_aclr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 195
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(197): used implicit default value for signal "ja_address_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 197
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(198): used implicit default value for signal "ja_data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 198
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(198): object "ja_q_b" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 198
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(199): used implicit default value for signal "ja_rden_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 199
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(199): used implicit default value for signal "ja_wren_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 199
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(199): used implicit default value for signal "ja_aclr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 199
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(202): used implicit default value for signal "rv_data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 202
Warning (10541): VHDL Signal Declaration warning at forecast_test.vhd(203): used implicit default value for signal "rv_aclr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/backup/debug/src/forecast_test.vhd Line: 203
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(207): object "index" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 207
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(208): object "t1" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 208
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(208): object "t2" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 208
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(208): object "t3" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 208
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(210): object "deepening_phase" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 210
Warning (10036): Verilog HDL or VHDL warning at forecast_test.vhd(249): object "test_var1" assigned a value but never read File: D:/backup/debug/src/forecast_test.vhd Line: 249
Info (12128): Elaborating entity "mem" for hierarchy "agent:myagent|forecast:m1|mem:memory_inst1" File: D:/backup/debug/src/forecast_test.vhd Line: 215
Info (12128): Elaborating entity "altsyncram" for hierarchy "agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component" File: D:/backup/debug/src/mem.vhd Line: 118
Info (12130): Elaborated megafunction instantiation "agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component" File: D:/backup/debug/src/mem.vhd Line: 118
Info (12133): Instantiated megafunction "agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component" with the following parameter: File: D:/backup/debug/src/mem.vhd Line: 118
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_91j2.tdf
    Info (12023): Found entity 1: altsyncram_91j2 File: D:/backup/debug/db/altsyncram_91j2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_91j2" for hierarchy "agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: D:/backup/debug/db/decode_rsa.tdf Line: 22
Info (12128): Elaborating entity "decode_rsa" for hierarchy "agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|decode_rsa:decode2" File: D:/backup/debug/db/altsyncram_91j2.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: D:/backup/debug/db/mux_bnb.tdf Line: 22
Info (12128): Elaborating entity "mux_bnb" for hierarchy "agent:myagent|forecast:m1|mem:memory_inst1|altsyncram:altsyncram_component|altsyncram_91j2:auto_generated|mux_bnb:mux4" File: D:/backup/debug/db/altsyncram_91j2.tdf Line: 51
Info (12128): Elaborating entity "mem_1bit" for hierarchy "agent:myagent|forecast:m1|mem_1bit:memory_inst2" File: D:/backup/debug/src/forecast_test.vhd Line: 217
Info (12128): Elaborating entity "altsyncram" for hierarchy "agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component" File: D:/backup/debug/src/memory/mem_1bit.vhd Line: 118
Info (12130): Elaborated megafunction instantiation "agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component" File: D:/backup/debug/src/memory/mem_1bit.vhd Line: 118
Info (12133): Instantiated megafunction "agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component" with the following parameter: File: D:/backup/debug/src/memory/mem_1bit.vhd Line: 118
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r0j2.tdf
    Info (12023): Found entity 1: altsyncram_r0j2 File: D:/backup/debug/db/altsyncram_r0j2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_r0j2" for hierarchy "agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf
    Info (12023): Found entity 1: mux_4nb File: D:/backup/debug/db/mux_4nb.tdf Line: 22
Info (12128): Elaborating entity "mux_4nb" for hierarchy "agent:myagent|forecast:m1|mem_1bit:memory_inst2|altsyncram:altsyncram_component|altsyncram_r0j2:auto_generated|mux_4nb:mux4" File: D:/backup/debug/db/altsyncram_r0j2.tdf Line: 51
Info (12128): Elaborating entity "mem_32bit" for hierarchy "agent:myagent|forecast:m1|mem_32bit:memory_inst7" File: D:/backup/debug/src/forecast_test.vhd Line: 227
Info (12128): Elaborating entity "altsyncram" for hierarchy "agent:myagent|forecast:m1|mem_32bit:memory_inst7|altsyncram:altsyncram_component" File: D:/backup/debug/src/memory2/mem_32bit.vhd Line: 118
Info (12130): Elaborated megafunction instantiation "agent:myagent|forecast:m1|mem_32bit:memory_inst7|altsyncram:altsyncram_component" File: D:/backup/debug/src/memory2/mem_32bit.vhd Line: 118
Info (12133): Instantiated megafunction "agent:myagent|forecast:m1|mem_32bit:memory_inst7|altsyncram:altsyncram_component" with the following parameter: File: D:/backup/debug/src/memory2/mem_32bit.vhd Line: 118
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5qi2.tdf
    Info (12023): Found entity 1: altsyncram_5qi2 File: D:/backup/debug/db/altsyncram_5qi2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5qi2" for hierarchy "agent:myagent|forecast:m1|mem_32bit:memory_inst7|altsyncram:altsyncram_component|altsyncram_5qi2:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "timer" for hierarchy "agent:myagent|forecast:m1|timer:i_Timer" File: D:/backup/debug/src/forecast_test.vhd Line: 238
Info (12128): Elaborating entity "async_receiver" for hierarchy "async_receiver:m1" File: D:/backup/debug/src/main.vhd Line: 107
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "async_receiver:m1|BaudTickGen:tickgen" File: D:/backup/debug/src/async-reciever.v Line: 35
Warning (276020): Inferred RAM node "queue_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "agent:myagent|forecast:m1|queue" is uninferred due to asynchronous read logic File: D:/backup/debug/src/forecast_test.vhd Line: 206
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "queue_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 667
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 667
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "agent:myagent|forecast:m1|Mult0" File: D:/backup/debug/src/forecast_test.vhd Line: 841
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "agent:myagent|forecast:m1|Mult2" File: D:/backup/debug/src/forecast_test.vhd Line: 845
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "agent:myagent|forecast:m1|Mult1" File: D:/backup/debug/src/forecast_test.vhd Line: 844
Info (12130): Elaborated megafunction instantiation "altsyncram:queue_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:queue_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "667"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "667"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffi1.tdf
    Info (12023): Found entity 1: altsyncram_ffi1 File: D:/backup/debug/db/altsyncram_ffi1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "agent:myagent|forecast:m1|lpm_mult:Mult0" File: D:/backup/debug/src/forecast_test.vhd Line: 841
Info (12133): Instantiated megafunction "agent:myagent|forecast:m1|lpm_mult:Mult0" with the following parameter: File: D:/backup/debug/src/forecast_test.vhd Line: 841
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_b3t.tdf
    Info (12023): Found entity 1: mult_b3t File: D:/backup/debug/db/mult_b3t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "agent:myagent|forecast:m1|lpm_mult:Mult2" File: D:/backup/debug/src/forecast_test.vhd Line: 845
Info (12133): Instantiated megafunction "agent:myagent|forecast:m1|lpm_mult:Mult2" with the following parameter: File: D:/backup/debug/src/forecast_test.vhd Line: 845
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "state_out[17]" is stuck at GND File: D:/backup/debug/src/main.vhd Line: 9
    Warning (13410): Pin "state_out[18]" is stuck at GND File: D:/backup/debug/src/main.vhd Line: 9
    Warning (13410): Pin "state_out[19]" is stuck at GND File: D:/backup/debug/src/main.vhd Line: 9
    Warning (13410): Pin "state_out[20]" is stuck at GND File: D:/backup/debug/src/main.vhd Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 55 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 14541 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 14063 logic cells
    Info (21064): Implemented 448 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 818 megabytes
    Info: Processing ended: Wed Dec 05 05:42:48 2018
    Info: Elapsed time: 00:01:04
    Info: Total CPU time (on all processors): 00:01:22


