// Seed: 2682081502
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  input id_2;
  output id_1;
  assign id_4 = id_3;
  type_4(
      1'b0, 1
  );
endmodule
`timescale 1 ps / 1ps
