Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Dec  3 15:50:27 2019
| Host         : fitz-Computer running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file ../vivado_build/reports/lowrisc_ibex_kc705.timing.rpt
| Design       : top_fpga
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             29.582ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.662ns (19.376%)  route 2.755ns (80.624%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 36.803 - 33.000 ) 
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.458     4.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y130       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y130       FDRE (Prop_fdre_C_Q)         0.204     4.582 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.172     5.754    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X136Y131       LUT4 (Prop_lut4_I2_O)        0.126     5.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_10/O
                         net (fo=3, routed)           0.552     6.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[22]
    SLICE_X134Y132       LUT6 (Prop_lut6_I4_O)        0.043     6.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.475    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X134Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.721 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.031     7.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X129Y130       LUT6 (Prop_lut6_I4_O)        0.043     7.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X129Y130       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.326    36.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y130       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.575    37.378    
                         clock uncertainty           -0.035    37.343    
    SLICE_X129Y130       FDRE (Setup_fdre_C_D)        0.034    37.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.377    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                 29.582    

Slack (MET) :             31.062ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.352ns (20.435%)  route 1.371ns (79.565%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 36.798 - 33.000 ) 
    Source Clock Delay      (SCD):    4.377ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.457     4.377    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X129Y129       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y129       FDRE (Prop_fdre_C_Q)         0.223     4.600 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.438     5.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X129Y129       LUT6 (Prop_lut6_I3_O)        0.043     5.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.357     5.438    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X129Y128       LUT4 (Prop_lut4_I0_O)        0.043     5.481 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.106     5.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X129Y128       LUT1 (Prop_lut1_I0_O)        0.043     5.630 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.470     6.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X130Y126       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.321    36.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X130Y126       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.553    37.351    
                         clock uncertainty           -0.035    37.316    
    SLICE_X130Y126       FDCE (Recov_fdce_C_CLR)     -0.154    37.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.162    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 31.062    

Slack (MET) :             34.202ns  (required time - arrival time)
  Source:                 u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ram/mem_reg_0_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_mmcm rise@50.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        15.035ns  (logic 1.291ns (8.586%)  route 13.744ns (91.414%))
  Logic Levels:           18  (LUT2=2 LUT3=2 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 48.567 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  IO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clkgen/u_mmcm/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen/u_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen/u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen/u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen/u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen/u_mmcm/inst/clkout1_buf/O
                         net (fo=1537, routed)        0.132    -3.444    u_core/core_clock_gate_i/clk_i
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.351 r  u_core/core_clock_gate_i/u_clock_gating/O
                         net (fo=1913, routed)        1.573    -1.778    u_core/if_stage_i/clk_i
    SLICE_X86Y90         FDCE                                         r  u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.259    -1.519 r  u_core/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=270, routed)         2.301     0.782    u_core/id_stage_i/registers_i/raddr_b_i[1]
    SLICE_X114Y79        LUT6 (Prop_lut6_I2_O)        0.043     0.825 f  u_core/id_stage_i/registers_i/rdata_b_o[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     0.825    u_core/id_stage_i/registers_i/rdata_b_o[2]_INST_0_i_10_n_0
    SLICE_X114Y79        MUXF7 (Prop_muxf7_I1_O)      0.117     0.942 f  u_core/id_stage_i/registers_i/rdata_b_o[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.612     1.554    u_core/id_stage_i/registers_i/rdata_b_o[2]_INST_0_i_3_n_0
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.122     1.676 f  u_core/id_stage_i/registers_i/rdata_b_o[2]_INST_0/O
                         net (fo=8, routed)           1.275     2.951    u_core/id_stage_i/multdiv_operand_b_ex_o[2]
    SLICE_X97Y92         LUT5 (Prop_lut5_I0_O)        0.043     2.994 f  u_core/id_stage_i/alu_operand_b_ex_o[2]_INST_0/O
                         net (fo=44, routed)          0.974     3.969    u_core/alu_operand_b_ex[2]
    SLICE_X97Y105        LUT2 (Prop_lut2_I1_O)        0.054     4.023 f  u_core/cs_registers_i_i_10/O
                         net (fo=126, routed)         1.412     5.434    u_core/cs_registers_i/csr_addr_i[2]
    SLICE_X80Y111        LUT5 (Prop_lut5_I2_O)        0.137     5.571 r  u_core/cs_registers_i/illegal_csr_insn_o_INST_0_i_7/O
                         net (fo=1, routed)           0.359     5.930    u_core/cs_registers_i/illegal_csr_insn_o_INST_0_i_7_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I5_O)        0.043     5.973 f  u_core/cs_registers_i/illegal_csr_insn_o_INST_0_i_3/O
                         net (fo=2, routed)           0.533     6.506    u_core/cs_registers_i/illegal_csr_insn_o_INST_0_i_3_n_0
    SLICE_X79Y106        LUT6 (Prop_lut6_I4_O)        0.043     6.549 f  u_core/cs_registers_i/illegal_csr_insn_o_INST_0/O
                         net (fo=2, routed)           0.453     7.002    u_core/id_stage_i/illegal_csr_insn_i
    SLICE_X81Y97         LUT3 (Prop_lut3_I2_O)        0.043     7.045 f  u_core/id_stage_i/controller_i_i_1/O
                         net (fo=5, routed)           0.377     7.422    u_core/id_stage_i/controller_i/illegal_insn_i
    SLICE_X81Y97         LUT6 (Prop_lut6_I0_O)        0.043     7.465 r  u_core/id_stage_i/controller_i/pc_set_o_INST_0_i_2/O
                         net (fo=2, routed)           0.250     7.715    u_core/id_stage_i/controller_i/pc_set_o_INST_0_i_2_n_0
    SLICE_X81Y99         LUT6 (Prop_lut6_I5_O)        0.043     7.758 r  u_core/id_stage_i/controller_i/pc_mux_o[0]_INST_0/O
                         net (fo=36, routed)          1.067     8.825    u_core/if_stage_i/pc_mux_i[0]
    SLICE_X94Y110        LUT6 (Prop_lut6_I4_O)        0.043     8.868 f  u_core/if_stage_i/prefetch_buffer_i_i_47/O
                         net (fo=1, routed)           0.535     9.403    u_core/if_stage_i/prefetch_buffer_i_i_47_n_0
    SLICE_X94Y109        LUT3 (Prop_lut3_I2_O)        0.043     9.446 f  u_core/if_stage_i/prefetch_buffer_i_i_15/O
                         net (fo=3, routed)           0.418     9.864    u_core/if_stage_i/prefetch_buffer_i/addr_i[18]
    SLICE_X93Y103        LUT5 (Prop_lut5_I2_O)        0.043     9.907 f  u_core/if_stage_i/prefetch_buffer_i/instr_addr_o[18]_INST_0/O
                         net (fo=2, routed)           0.431    10.338    instr_addr[18]
    SLICE_X95Y103        LUT6 (Prop_lut6_I0_O)        0.043    10.381 r  instr_gnt_i_2/O
                         net (fo=1, routed)           0.232    10.613    instr_gnt_i_2_n_0
    SLICE_X95Y104        LUT6 (Prop_lut6_I0_O)        0.043    10.656 r  instr_gnt_i_1/O
                         net (fo=3, routed)           0.407    11.063    instr_gnt0
    SLICE_X96Y97         LUT5 (Prop_lut5_I4_O)        0.043    11.106 r  u_ram_i_1/O
                         net (fo=18, routed)          0.209    11.315    u_ram/req_i
    SLICE_X96Y98         LUT2 (Prop_lut2_I1_O)        0.043    11.358 r  u_ram/mem_reg_3_3_i_1/O
                         net (fo=16, routed)          1.899    13.257    u_ram/mem_reg_3_3_i_1_n_0
    RAMB36_X2Y15         RAMB36E1                                     r  u_ram/mem_reg_0_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  IO_CLK_P (IN)
                         net (fo=0)                   0.000    50.000    clkgen/u_mmcm/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  clkgen/u_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    clkgen/u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  clkgen/u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    clkgen/u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    47.118 r  clkgen/u_mmcm/inst/clkout1_buf/O
                         net (fo=1537, routed)        1.449    48.567    u_ram/clk_i
    RAMB36_X2Y15         RAMB36E1                                     r  u_ram/mem_reg_0_3/CLKARDCLK
                         clock pessimism             -0.695    47.872    
                         clock uncertainty           -0.085    47.787    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    47.459    u_ram/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         47.459    
                         arrival time                         -13.257    
  -------------------------------------------------------------------
                         slack                                 34.202    

Slack (MET) :             34.202ns  (required time - arrival time)
  Source:                 u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_ram/mem_reg_0_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_mmcm_1 rise@50.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        15.035ns  (logic 1.291ns (8.586%)  route 13.744ns (91.414%))
  Logic Levels:           18  (LUT2=2 LUT3=2 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 48.567 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.778ns
    Clock Pessimism Removal (CPR):    -0.695ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  IO_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    clkgen/u_mmcm/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clkgen/u_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    clkgen/u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  clkgen/u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    clkgen/u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  clkgen/u_mmcm/inst/clkout1_buf/O
                         net (fo=1537, routed)        0.132    -3.444    u_core/core_clock_gate_i/clk_i
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -3.351 r  u_core/core_clock_gate_i/u_clock_gating/O
                         net (fo=1913, routed)        1.573    -1.778    u_core/if_stage_i/clk_i
    SLICE_X86Y90         FDCE                                         r  u_core/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDCE (Prop_fdce_C_Q)         0.259    -1.519 r  u_core/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=270, routed)         2.301     0.782    u_core/id_stage_i/registers_i/raddr_b_i[1]
    SLICE_X114Y79        LUT6 (Prop_lut6_I2_O)        0.043     0.825 f  u_core/id_stage_i/registers_i/rdata_b_o[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     0.825    u_core/id_stage_i/registers_i/rdata_b_o[2]_INST_0_i_10_n_0
    SLICE_X114Y79        MUXF7 (Prop_muxf7_I1_O)      0.117     0.942 f  u_core/id_stage_i/registers_i/rdata_b_o[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.612     1.554    u_core/id_stage_i/registers_i/rdata_b_o[2]_INST_0_i_3_n_0
    SLICE_X113Y82        LUT6 (Prop_lut6_I3_O)        0.122     1.676 f  u_core/id_stage_i/registers_i/rdata_b_o[2]_INST_0/O
                         net (fo=8, routed)           1.275     2.951    u_core/id_stage_i/multdiv_operand_b_ex_o[2]
    SLICE_X97Y92         LUT5 (Prop_lut5_I0_O)        0.043     2.994 f  u_core/id_stage_i/alu_operand_b_ex_o[2]_INST_0/O
                         net (fo=44, routed)          0.974     3.969    u_core/alu_operand_b_ex[2]
    SLICE_X97Y105        LUT2 (Prop_lut2_I1_O)        0.054     4.023 f  u_core/cs_registers_i_i_10/O
                         net (fo=126, routed)         1.412     5.434    u_core/cs_registers_i/csr_addr_i[2]
    SLICE_X80Y111        LUT5 (Prop_lut5_I2_O)        0.137     5.571 r  u_core/cs_registers_i/illegal_csr_insn_o_INST_0_i_7/O
                         net (fo=1, routed)           0.359     5.930    u_core/cs_registers_i/illegal_csr_insn_o_INST_0_i_7_n_0
    SLICE_X80Y111        LUT6 (Prop_lut6_I5_O)        0.043     5.973 f  u_core/cs_registers_i/illegal_csr_insn_o_INST_0_i_3/O
                         net (fo=2, routed)           0.533     6.506    u_core/cs_registers_i/illegal_csr_insn_o_INST_0_i_3_n_0
    SLICE_X79Y106        LUT6 (Prop_lut6_I4_O)        0.043     6.549 f  u_core/cs_registers_i/illegal_csr_insn_o_INST_0/O
                         net (fo=2, routed)           0.453     7.002    u_core/id_stage_i/illegal_csr_insn_i
    SLICE_X81Y97         LUT3 (Prop_lut3_I2_O)        0.043     7.045 f  u_core/id_stage_i/controller_i_i_1/O
                         net (fo=5, routed)           0.377     7.422    u_core/id_stage_i/controller_i/illegal_insn_i
    SLICE_X81Y97         LUT6 (Prop_lut6_I0_O)        0.043     7.465 r  u_core/id_stage_i/controller_i/pc_set_o_INST_0_i_2/O
                         net (fo=2, routed)           0.250     7.715    u_core/id_stage_i/controller_i/pc_set_o_INST_0_i_2_n_0
    SLICE_X81Y99         LUT6 (Prop_lut6_I5_O)        0.043     7.758 r  u_core/id_stage_i/controller_i/pc_mux_o[0]_INST_0/O
                         net (fo=36, routed)          1.067     8.825    u_core/if_stage_i/pc_mux_i[0]
    SLICE_X94Y110        LUT6 (Prop_lut6_I4_O)        0.043     8.868 f  u_core/if_stage_i/prefetch_buffer_i_i_47/O
                         net (fo=1, routed)           0.535     9.403    u_core/if_stage_i/prefetch_buffer_i_i_47_n_0
    SLICE_X94Y109        LUT3 (Prop_lut3_I2_O)        0.043     9.446 f  u_core/if_stage_i/prefetch_buffer_i_i_15/O
                         net (fo=3, routed)           0.418     9.864    u_core/if_stage_i/prefetch_buffer_i/addr_i[18]
    SLICE_X93Y103        LUT5 (Prop_lut5_I2_O)        0.043     9.907 f  u_core/if_stage_i/prefetch_buffer_i/instr_addr_o[18]_INST_0/O
                         net (fo=2, routed)           0.431    10.338    instr_addr[18]
    SLICE_X95Y103        LUT6 (Prop_lut6_I0_O)        0.043    10.381 r  instr_gnt_i_2/O
                         net (fo=1, routed)           0.232    10.613    instr_gnt_i_2_n_0
    SLICE_X95Y104        LUT6 (Prop_lut6_I0_O)        0.043    10.656 r  instr_gnt_i_1/O
                         net (fo=3, routed)           0.407    11.063    instr_gnt0
    SLICE_X96Y97         LUT5 (Prop_lut5_I4_O)        0.043    11.106 r  u_ram_i_1/O
                         net (fo=18, routed)          0.209    11.315    u_ram/req_i
    SLICE_X96Y98         LUT2 (Prop_lut2_I1_O)        0.043    11.358 r  u_ram/mem_reg_3_3_i_1/O
                         net (fo=16, routed)          1.899    13.257    u_ram/mem_reg_3_3_i_1_n_0
    RAMB36_X2Y15         RAMB36E1                                     r  u_ram/mem_reg_0_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm_1 rise edge)
                                                     50.000    50.000 r  
    AD12                                              0.000    50.000 r  IO_CLK_P (IN)
                         net (fo=0)                   0.000    50.000    clkgen/u_mmcm/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    50.803 r  clkgen/u_mmcm/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    51.789    clkgen/u_mmcm/inst/clk_in1_mmcm
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759    45.030 r  clkgen/u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005    47.035    clkgen/u_mmcm/inst/clk_out1_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    47.118 r  clkgen/u_mmcm/inst/clkout1_buf/O
                         net (fo=1537, routed)        1.449    48.567    u_ram/clk_i
    RAMB36_X2Y15         RAMB36E1                                     r  u_ram/mem_reg_0_3/CLKARDCLK
                         clock pessimism             -0.695    47.872    
                         clock uncertainty           -0.085    47.787    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    47.459    u_ram/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         47.459    
                         arrival time                         -13.257    
  -------------------------------------------------------------------
                         slack                                 34.202    




