{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port cmos_rst -pg 1 -y 1210 -defaultsOSRD
preplace port cmos_vsync -pg 1 -y 1230 -defaultsOSRD
preplace port SWCLK -pg 1 -y 730 -defaultsOSRD
preplace port vga_pHSync_0 -pg 1 -y 1290 -defaultsOSRD
preplace port cmos_href -pg 1 -y 1290 -defaultsOSRD
preplace port nSRST -pg 1 -y 570 -defaultsOSRD
preplace port sys_clock -pg 1 -y 590 -defaultsOSRD
preplace port cmos_pwdn -pg 1 -y 1230 -defaultsOSRD
preplace port usb_uart -pg 1 -y 450 -defaultsOSRD
preplace port cmos_pclk -pg 1 -y 1270 -defaultsOSRD
preplace port vga_pVSync_0 -pg 1 -y 1330 -defaultsOSRD
preplace port led_4bits -pg 1 -y 990 -defaultsOSRD
preplace port cmos_iic -pg 1 -y 1190 -defaultsOSRD
preplace port cmos_xclk_o_0 -pg 1 -y 1370 -defaultsOSRD
preplace port spi_rtl -pg 1 -y 830 -defaultsOSRD
preplace port reset -pg 1 -y 630 -defaultsOSRD
preplace port DDR2_0 -pg 1 -y 1170 -defaultsOSRD
preplace port dip_switches_4bits -pg 1 -y 1010 -defaultsOSRD
preplace portBus vga_pGreen_0 -pg 1 -y 1270 -defaultsOSRD
preplace portBus vga_pBlue_0 -pg 1 -y 1250 -defaultsOSRD
preplace portBus GPIO_lcd -pg 1 -y 230 -defaultsOSRD
preplace portBus vga_pRed_0 -pg 1 -y 1310 -defaultsOSRD
preplace portBus cmos_data -pg 1 -y 1250 -defaultsOSRD
preplace portBus SDWIO -pg 1 -y 510 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -y 950 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 5 -y 340 -defaultsOSRD
preplace inst ov_cmos -pg 1 -lvl 5 -y 1300 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 5 -y 660 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -y 920 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -y 1010 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 5 -y 220 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -y 80 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 2 -y 1160 -defaultsOSRD
preplace inst Clocks_and_Resets -pg 1 -lvl 2 -y 600 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 4 -y 820 -defaultsOSRD
preplace inst Cortex_M3_0 -pg 1 -lvl 3 -y 750 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 460 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -y 500 -defaultsOSRD
preplace inst tri_io_buf_0 -pg 1 -lvl 6 -y 520 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 80 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 5 -y 840 -defaultsOSRD
preplace netloc axi_quad_spi_0_SPI_0 1 5 2 NJ 830 NJ
preplace netloc Clocks_and_Resets_clk_qspi 1 2 3 590J 570 1150J 720 1530
preplace netloc Clocks_and_Resets_dbgresetn 1 2 1 600
preplace netloc xlconstant_1_dout 1 1 1 180
preplace netloc axi_protocol_convert_0_M_AXI 1 4 1 1520
preplace netloc Cortex_M3_0_CM3_CODE_AXI3 1 3 1 1090
preplace netloc ov_cmos_interrupt1 1 1 5 190 1500 NJ 1500 NJ 1500 NJ 1500 1970
preplace netloc tri_io_buf_0_dout 1 2 5 630 250 NJ 250 1630J 550 1990J 440 2260
preplace netloc ov_cmos_cmos_xclk_o_0 1 5 2 NJ 1370 NJ
preplace netloc ov_cmos_vga_pHSync_0 1 5 2 NJ 1290 NJ
preplace netloc cmos_pclk_1 1 0 5 10J 1260 NJ 1260 NJ 1260 NJ 1260 1500J
preplace netloc cmos_vsync_1 1 0 5 20J 1270 NJ 1270 NJ 1270 NJ 1270 1480J
preplace netloc ov_cmos_cmos_pwdn 1 5 2 NJ 1230 NJ
preplace netloc ov_cmos_interrupt2 1 1 5 200 1510 NJ 1510 NJ 1510 NJ 1510 1960
preplace netloc axi_uartlite_0_interrupt 1 1 5 220 1090 580J 1110 NJ 1110 NJ 1110 1970
preplace netloc aux_reset_in_0_1 1 0 2 NJ 570 NJ
preplace netloc ov_cmos_iic2intc_irpt 1 1 5 240 1490 NJ 1490 NJ 1490 NJ 1490 2000
preplace netloc ov_cmos_vga_pGreen_0 1 5 2 NJ 1270 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 N
preplace netloc ov_cmos_vga_pVSync_0 1 5 2 NJ 1330 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 5 1 N
preplace netloc axi_interconnect_0_M02_AXI 1 4 1 1580
preplace netloc Cortex_M3_0_SWDOEN 1 5 1 1980J
preplace netloc SWCLKTCK_0_1 1 0 3 NJ 730 NJ 730 570J
preplace netloc cmos_href_1 1 0 5 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ
preplace netloc xlconcat_1_dout 1 2 1 610
preplace netloc Clocks_and_Resets_sysresetn 1 2 1 610
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 2 3 NJ 530 1170 270 1510J
preplace netloc ov_cmos_DDR2_0 1 5 2 NJ 1170 NJ
preplace netloc Cortex_M3_0_CM3_SYS_AXI3 1 3 1 1120
preplace netloc ov_cmos_interrupt 1 1 5 210 1480 NJ 1480 NJ 1480 NJ 1480 1950
preplace netloc Cortex_M3_0_SWDO 1 3 3 1130 260 1620J 540 2000J
preplace netloc sys_clock_1 1 0 2 NJ 590 NJ
preplace netloc axi_gpio_1_gpio_io_o 1 5 2 NJ 230 NJ
preplace netloc sys_clock_2 1 2 3 570J 580 1100J 740 1470
preplace netloc ov_cmos_vga_pRed_0 1 5 2 NJ 1310 NJ
preplace netloc cmos_data_1 1 0 5 NJ 1250 NJ 1250 NJ 1250 NJ 1250 NJ
preplace netloc axi_interconnect_0_M04_AXI 1 4 1 1560
preplace netloc ov_cmos_vga_pBlue_0 1 5 2 NJ 1250 NJ
preplace netloc xlconcat_0_dout 1 2 1 580
preplace netloc axi_gpio_0_GPIO2 1 5 2 NJ 1010 NJ
preplace netloc clk_wiz_0_clk_out1 1 2 3 580 540 1140 240 1590
preplace netloc axi_interconnect_0_M05_AXI 1 4 1 1550
preplace netloc ov_cmos_cmos_rst 1 5 2 NJ 1210 NJ
preplace netloc axi_uartlite_0_UART 1 5 2 NJ 450 NJ
preplace netloc axi_gpio_0_GPIO 1 5 2 NJ 990 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1580
preplace netloc Cortex_M3_0_SWDOEN1 1 3 2 1080 280 1610J
preplace netloc axi_gpio_0_ip2intc_irpt 1 1 5 230 1230 620J 1090 NJ 1090 NJ 1090 1950
preplace netloc ov_cmos_cmos_iic 1 5 2 NJ 1190 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 1570
preplace netloc Net 1 6 1 NJ
preplace netloc Cortex_M3_0_SYSRESETREQ 1 1 3 260 460 NJ 460 1070
preplace netloc proc_sys_reset_1_interconnect_aresetn 1 2 3 NJ 550 1110 230 1600
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 1 5 260 1280 NJ 1280 NJ 1280 1580J 930 1950
preplace netloc reset_1 1 0 5 NJ 630 180 470 NJ 470 1160J 730 1490J
preplace netloc axi_interconnect_0_M03_AXI 1 4 1 1540
preplace netloc axi_timer_0_interrupt 1 1 5 250 1240 630J 1100 NJ 1100 NJ 1100 1960
levelinfo -pg 1 -10 100 420 870 1320 1790 2130 2280 -top 0 -bot 1520
",
}
{
   da_axi4_cnt: "27",
   da_board_cnt: "22",
   da_bram_cntlr_cnt: "3",
   da_clkrst_cnt: "30",
   da_mb_cnt: "1",
}
