# Makefile

# defaults
SIM ?= icarus
TOPLEVEL_LANG ?= verilog


VERILOG_SOURCES += $(PWD)/hdl/scenario16/tb.sv
VERILOG_SOURCES += $(PWD)/hdl/scenario16/rtl.sv
VERILOG_SOURCES += $(PWD)/hdl/scenario16/credbasedfc_44.sv
VERILOG_SOURCES += $(PWD)/hdl/scenario16/ff_fifo_credret_pow2_depth.sv
VERILOG_SOURCES += $(PWD)/hdl/scenario16/custom_param.sv
VERILOG_SOURCES += $(PWD)/hdl/scenario16/model.sv
VERILOG_SOURCES += $(PWD)/hdl/scenario16/check.sv
# use VHDL_SOURCES for VHDL files

# TOPLEVEL is the name of the toplevel module in your Verilog or VHDL file
TOPLEVEL = tb

# MODULE is the basename of the Python test file
MODULE = init_scenario16

# include cocotb's make rules to take care of the simulator setup
include $(shell cocotb-config --makefiles)/Makefile.sim

