;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV 0, 332
	CMP #48, -33
	CMP 0, 332
	ADD @1, 0
	SLT -1, <0
	SUB <0, @2
	SUB @127, 106
	SLT 12, @10
	CMP 210, 32
	MOV -7, <-20
	CMP @1, 0
	MOV -7, <-20
	ADD @0, @2
	ADD @0, @2
	JMN 0, -33
	DJN 0, <2
	SLT @1, 0
	CMP @127, 106
	SUB #48, -33
	SUB #48, -33
	SLT 210, 32
	DAT #-1, #0
	SUB 10, 0
	ADD <0, @2
	ADD 210, 32
	ADD 270, 63
	SUB @127, 506
	ADD <-30, 9
	JMN <127, 106
	DJN -7, @-20
	ADD <308, @90
	ADD <308, @90
	ADD <308, @90
	SLT <0, @2
	JMP -90, 9
	DAT #21, #101
	DAT <-90, #9
	SUB #48, -33
	MOV -1, <-20
	ADD 270, 63
	JMN 48, -33
	CMP @127, 106
	SPL 0, <332
	SPL -1, @0
