STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Fri Jan 28 02:48:18 2022";
   Source "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   History {
      Ann {*  Incoming_Date "Fri Jan 28 02:47:56 2022"  *}
      Ann {*  Incoming_Src "Minimal STIL for design `async_fifo'"  *}
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "ABC Tool"  *}
      Ann {*      Collapsed Stuck Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       4424 *}
      Ann {*   detected_by_simulation         DS      (2812) *}
      Ann {*   detected_by_implication        DI      (1612) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD         17 *}
      Ann {*   undetectable-tied              UT         (9) *}
      Ann {*   undetectable-blocked           UB         (4) *}
      Ann {*   undetectable-redundant         UR         (4) *}
      Ann {* ATPG untestable                  AU        768 *}
      Ann {*   atpg_untestable-not_detected   AN       (768) *}
      Ann {* Not detected                     ND          0 *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              5209 *}
      Ann {* test coverage                            85.21% *}
      Ann {* fault coverage                           84.93% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          23 *}
      Ann {*     #basic_scan patterns                    20 *}
      Ann {*     #full_sequential patterns                3 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       22  nonscan cell disturb *}
      Ann {* S22   warning        1  multiply clocked scan chain *}
      Ann {* S29   warning        1  invalid dependent slave operation  (mask) *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* wrst_n             1   master reset  *}
      Ann {* rrst_n             1   master set reset  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           0 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          1 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In; "test_si_2" In; "test_si_3" In; "rdata[7]" Out;
   "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out; "rdata[2]" Out;
   "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out; "near_empty" Out;
   "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; } "test_so_1" Out;
   "test_so_2" Out; "test_so_3" Out; "occ_wclk/fast_clk_clkgt/U2/A2" Pseudo; "occ_wclk/U2/Z" Pseudo;
   "occ_rclk/U2/Z" Pseudo; "occ_rclk/fast_clk_clkgt/U2/A2" Pseudo;
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so"' { ScanOut; } // #signals=1
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si"' { ScanIn; } // #signals=1
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "ate_rclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '1ns' X; } }
         "all_outputs" { H { '0ns' X; '1ns' H; } }
         "all_outputs" { T { '0ns' X; '1ns' T; } }
         "all_outputs" { L { '0ns' X; '1ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '2ns' U; '4ns' D; } }
         "ate_rclk" { P { '0ns' D; '4ns' U; '6ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 193;
      ScanIn "test_si";
      ScanOut "test_so";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" "async_fifo.LOCKUP.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" "async_fifo.sync_r2w.temp_reg_0_.SD" 
      "async_fifo.sync_r2w.sync_out_reg_0_.D" "async_fifo.sync_r2w.temp_reg_1_.SD" 
      "async_fifo.sync_r2w.sync_out_reg_1_.D" "async_fifo.sync_r2w.temp_reg_2_.SD" 
      "async_fifo.sync_r2w.sync_out_reg_2_.D" "async_fifo.R_0.SD" "async_fifo.R_1.SD" 
      "async_fifo.R_2.SD" "async_fifo.fifo_mem.mem_reg_0__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__1_.SD" "async_fifo.fifo_mem.mem_reg_0__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__3_.SD" "async_fifo.fifo_mem.mem_reg_0__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__5_.SD" "async_fifo.fifo_mem.mem_reg_0__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__7_.SD" "async_fifo.fifo_mem.mem_reg_1__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__1_.SD" "async_fifo.fifo_mem.mem_reg_1__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__3_.SD" "async_fifo.fifo_mem.mem_reg_1__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__5_.SD" "async_fifo.fifo_mem.mem_reg_1__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__7_.SD" "async_fifo.fifo_mem.mem_reg_2__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__1_.SD" "async_fifo.fifo_mem.mem_reg_2__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__3_.SD" "async_fifo.fifo_mem.mem_reg_2__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__5_.SD" "async_fifo.fifo_mem.mem_reg_2__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__7_.SD" "async_fifo.fifo_mem.mem_reg_3__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__1_.SD" "async_fifo.fifo_mem.mem_reg_3__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__3_.SD" "async_fifo.fifo_mem.mem_reg_3__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__5_.SD" "async_fifo.fifo_mem.mem_reg_3__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__7_.SD" "async_fifo.fifo_mem.mem_reg_4__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__1_.SD" "async_fifo.fifo_mem.mem_reg_4__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__3_.SD" "async_fifo.fifo_mem.mem_reg_4__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__5_.SD" "async_fifo.fifo_mem.mem_reg_4__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__7_.SD" "async_fifo.fifo_mem.mem_reg_5__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__1_.SD" "async_fifo.fifo_mem.mem_reg_5__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__3_.SD" "async_fifo.fifo_mem.mem_reg_5__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__5_.SD" "async_fifo.fifo_mem.mem_reg_5__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__7_.SD" "async_fifo.fifo_mem.mem_reg_6__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__1_.SD" "async_fifo.fifo_mem.mem_reg_6__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__3_.SD" "async_fifo.fifo_mem.mem_reg_6__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__5_.SD" "async_fifo.fifo_mem.mem_reg_6__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__7_.SD" "async_fifo.fifo_mem.mem_reg_7__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__1_.SD" "async_fifo.fifo_mem.mem_reg_7__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__3_.SD" "async_fifo.fifo_mem.mem_reg_7__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__5_.SD" "async_fifo.fifo_mem.mem_reg_7__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__7_.SD" "async_fifo.fifo_mem.mem_reg_8__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__1_.SD" "async_fifo.fifo_mem.mem_reg_8__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__3_.SD" "async_fifo.fifo_mem.mem_reg_8__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__5_.SD" "async_fifo.fifo_mem.mem_reg_8__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__7_.SD" "async_fifo.fifo_mem.mem_reg_9__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__1_.SD" "async_fifo.fifo_mem.mem_reg_9__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__3_.SD" "async_fifo.fifo_mem.mem_reg_9__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__5_.SD" "async_fifo.fifo_mem.mem_reg_9__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__7_.SD" "async_fifo.fifo_mem.mem_reg_10__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__1_.SD" "async_fifo.fifo_mem.mem_reg_10__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__3_.SD" "async_fifo.fifo_mem.mem_reg_10__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__5_.SD" "async_fifo.fifo_mem.mem_reg_10__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__7_.SD" "async_fifo.fifo_mem.mem_reg_11__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__1_.SD" "async_fifo.fifo_mem.mem_reg_11__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__3_.SD" "async_fifo.fifo_mem.mem_reg_11__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__5_.SD" "async_fifo.fifo_mem.mem_reg_11__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__7_.SD" "async_fifo.fifo_mem.mem_reg_12__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__1_.SD" "async_fifo.fifo_mem.mem_reg_12__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__3_.SD" "async_fifo.fifo_mem.mem_reg_12__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__5_.SD" "async_fifo.fifo_mem.mem_reg_12__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__7_.SD" "async_fifo.fifo_mem.mem_reg_13__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__1_.SD" "async_fifo.fifo_mem.mem_reg_13__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__3_.SD" "async_fifo.fifo_mem.mem_reg_13__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__5_.SD" "async_fifo.fifo_mem.mem_reg_13__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__7_.SD" "async_fifo.fifo_mem.mem_reg_14__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__1_.SD" "async_fifo.fifo_mem.mem_reg_14__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__3_.SD" "async_fifo.fifo_mem.mem_reg_14__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__5_.SD" "async_fifo.fifo_mem.mem_reg_14__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__7_.SD" "async_fifo.fifo_mem.mem_reg_15__0_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__1_.SD" "async_fifo.fifo_mem.mem_reg_15__2_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__3_.SD" "async_fifo.fifo_mem.mem_reg_15__4_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__5_.SD" "async_fifo.fifo_mem.mem_reg_15__6_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__7_.SD" "async_fifo.sync_r2w.temp_reg_3_.SD" 
      "async_fifo.sync_r2w.temp_reg_4_.SD" "async_fifo.sync_rst_w.dff1_reg.SD" 
      "async_fifo.sync_rst_w.dff2_reg.SD" "async_fifo.wptr_full_full_reg.SD" 
      "async_fifo.wptr_full_near_full_reg.SD" "async_fifo.wptr_full_over_flow_reg.SD" 
      "async_fifo.wptr_full_wbin_reg_0_.SD" "async_fifo.wptr_full_wbin_reg_1_.SD" 
      "async_fifo.wptr_full_wbin_reg_2_.SD" "async_fifo.wptr_full_wbin_reg_3_.SD" 
      "async_fifo.wptr_full_wbin_reg_4_.SD" "async_fifo.wptr_full_wptr_reg_0_.SD" 
      "async_fifo.wptr_full_wptr_reg_1_.SD" "async_fifo.wptr_full_wptr_reg_2_.SD" 
      "async_fifo.wptr_full_wptr_reg_3_.SD" "async_fifo.sync_w2r.temp_reg_0_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_0_.D" "async_fifo.sync_w2r.temp_reg_1_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_1_.D" "async_fifo.sync_w2r.temp_reg_2_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_2_.D" "async_fifo.sync_w2r.temp_reg_3_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_3_.D" "async_fifo.sync_w2r.temp_reg_4_.SD" 
      "async_fifo.sync_w2r.sync_out_reg_4_.D" "async_fifo.rptr_empty_empty_reg.SD" 
      "async_fifo.rptr_empty_near_empty_reg.SD" "async_fifo.rptr_empty_rbin_reg_0_.SD" 
      "async_fifo.rptr_empty_rbin_reg_1_.SD" "async_fifo.rptr_empty_rbin_reg_2_.SD" 
      "async_fifo.rptr_empty_rbin_reg_3_.SD" "async_fifo.rptr_empty_rbin_reg_4_.SD" 
      "async_fifo.rptr_empty_rptr_reg_0_.SD" "async_fifo.rptr_empty_rptr_reg_1_.SD" 
      "async_fifo.rptr_empty_rptr_reg_2_.SD" "async_fifo.rptr_empty_rptr_reg_3_.SD" 
      "async_fifo.rptr_empty_under_flow_reg.SD" "async_fifo.sync_rst_r.dff1_reg.SD" 
      "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_wclk" "ate_rclk" ;
   }
}
PatternBurst "TM3_occ_bypass" {
   MacroDefs "TM3_occ_bypass";
   Procedures "TM3_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM3_occ_bypass" {
   PatternBurst "TM3_occ_bypass";
}
Procedures "TM3_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=0; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=1; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM3_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=#; "_so"=#; }
      }
   }
}
MacroDefs "TM3_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=0; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=1; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si"=0011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110; }
   Call "multiclock_capture" { 
      "_pi"=110100000100101010001111001011000111111; "_po"=LHLHLHHLLHHLLLHLLL; }
   "pattern 1": Call "load_unload" { 
      "test_so"=LLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHXLHHLLHHL; 
      "test_si"=0111100111111010010111101111100101111101011111011111111111111111011111110111111111111111111111110111111111111111111111111111111111111111111111111111111111111111011111110000101110101011110101101; }
   Call "multiclock_capture" { 
      "_pi"=101000001000011000P1111001110P0P0111011; "_po"=LHHHHHLHHHHHLLHLLL; }
   "pattern 2": Call "load_unload" { 
      "test_so"=HHLLLLLLLLLLLLLXHXHXHXLXLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHLHLHHXHLHLHHLH; 
      "test_si"=1100000010010011110011101101001111000011101101010101010101110101011010101001001010101010010010101101010101011111110101010101010101010101001001010100101010010110101001001111010101101010111001001; }
   Call "multiclock_capture" { 
      "_pi"=10010001011P001000000000010111P00111110; "_po"=LLLLHLHLHLLHLHLLLL; }
   "pattern 3": Call "load_unload" { 
      "test_so"=HHLLLLLLHLLHLLHHHHLLHHHLLLLLLLLLLLLLLHLLHLHHLHLHLHLHLHLHLHHHLHLHLHHLHLHLHLLHLLHLHLHLHLHLLHLLHLHLHHLHLHLHLHLLLLLLHHLHLHLHLHLHLHLHLHLHLHLHLLHLLHLHLHLLHLHLHLLHLHHLHLHLLHLLHHLLLLLLLHHLHLHLXHHLLHLLH; 
      "test_si"=0111111111011011100010100000010111101000001101110111111001010101101100010101011110001100100010111100110111100110010111111111100111101111000011111110110001000101001010000101011011110000110101001; }
   Call "multiclock_capture" { 
      "_pi"=11110010100P00P000001000111101P00111000; "_po"=LLHHHHLHLHLHLLHLLL; }
   "pattern 4": Call "load_unload" { 
      "test_so"=LLLLLLLLLLLLLHLLLLLLLLLLHLHLLHHLLLHLLHXXLLHHLHHHLHHHHHHLLHLHLHLHHLHHLLLHHHHLLLHLHLLLHHLLHLLLHLHHHHLLHHLHHHHLLHHLLHLHHHHHHHHHHLLHHHHLHHHHLLLLHHHHHHHLHHLLLHLLLHLHLLHLHLLLLLLLXHXHXHHHLLLLXHLHLHLLH; 
      "test_si"=0110010110101000101110110011101010011101011101111000000100000101001100000111110100011100101010100100011110011110100100000100100101000110001010111011000111101010001011100011101100010100111101111; }
   Call "multiclock_capture" { 
      "_pi"=101101010100101001P1111011111P0P0111111; "_po"=LHHLLLLHHHLLLLHLLL; }
   "pattern 5": Call "load_unload" { 
      "test_so"=HHLLHHLHHLHHHLLXLXHXLXHXLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHLHLLXHHHLHHHH; 
      "test_si"=1110101000111011101011100001010101001000111110110100000000000010110110000011111000001110010101011010001100001111110010001010010001100011010101010001100000110101110101110110111010101010111011011; }
   Call "multiclock_capture" { 
      "_pi"=111010101000101000P111011110110P0111011; "_po"=LLHLHHLHLHLHLHHLLL; }
   "pattern 6": Call "load_unload" { 
      "test_so"=HHLLHHLLLHLLLLHLLLLLHLLHLLLHLHLHLHLLHLLLHHHHHLHHLHLLLLLLLLLLLLHLHHLHHLLLLLHHHHHLLLLLHHHLLHLHLHLHHLHLLLHHLLLLHHHHHHLLHLLLHLHLLHLLLHHLLLHHLHLHLHLHLLLHHLLLLLHHLHLHHHLHLHHHLHHLHHHLHLHLHLHLXHHLHHLHH; 
      "test_si"=0101111101100001000111101101010010101111011000010101111011101100010001001100100000011101000100011011000011101010010100111010011101000000100001101000101110110010100100100001100101000000010001100; }
   Call "multiclock_capture" { 
      "_pi"=10000101011P011001011100010101P00111010; "_po"=LLLHLHHLLHLHLLLLLL; }
   "pattern 7": Call "load_unload" { 
      "test_so"=LHLHHHHHLHHLLLLHLLLHHHHLHHHHLHLHLLLLHHHHLHHLLLLHLHLHHHHLHHHLHHLLLHLLLHLLHHLLHLLLLLLHHHLHLHLLLHHHHLHHLLLLHHHLHLHLLHLHLLHHHLHLLHHHLHLLLLLLHLLLLHHLHLLLHLHHHLHHLLHLHLLHLLHLHHLHHLHLHHLLLLLLXHLLLHHLL; 
      "test_si"=1101001001011001011001101010110100001010101010000010111100110111011000101110010011001110000000000001100011110101111011010011001110100000010000111000010111001001100010000110111000000011000011000; }
   Call "multiclock_capture" { 
      "_pi"=100010101110101000001001100111PP0111001; "_po"=LLHLLHHLLHHLLHLLLL; }
   "pattern 8": Call "load_unload" { 
      "test_so"=HHLLHLHLLHHLLHHXHXLXHXLXLLLLLLLLLLLLLHXXHLHLHLLLLLHLHHHHLLHHLHHHLHHLLLHLHHHLLHLLLLHHLLHLLLLLLLLLLLLHHLLLHHHHLHLHHHHLHHLHLLHHLLHHHLHLLLLLLHLLLLHHHLLLLHLHHHLLHLLHHLLLHLLLLHHHXHXLXLLLLLHHXLLLHHLLL; 
      "test_si"=1100100100100001000000100110101101101100001110000010100101110100010110011110010011111101111010110010110100010111100010011010110011100001110011011000010111101100111111100101100000110011000001111; }
   Call "multiclock_capture" { 
      "_pi"=11000101100P111011011100011101P00111111; "_po"=LLLHHHLHLLLLHHLLLL; }
   "pattern 9": Call "load_unload" { 
      "test_so"=HHLLHLLHLLHLLLLHLLLLLLHLHHLHLHHLHHLHHLLLLHHHLLLLLHLHLLHLHHHLHLLLHLHHLLHHHHLLHLLHHHHHHLHHHHLHLHHLLHLHHLHLLLHLHHHHLLLHLLHHLHLHHLLHHHLLLLHHHLLHHLHHLLLLHLHHHHLHHLLHHHHHHHLLHLHHLLLLLHHLLHHLXLLLLHHHH; 
      "test_si"=1101001000100101010011001100011000011010110111001001010011111010101011001111001011111110111101011101011011001011000001001101011011110000011001101000001000110110101111111100001001100111110011101; }
   Call "multiclock_capture" { 
      "_pi"=10001011001P11P001P1100011001P000111001; "_po"=HHLLLLHLLLLLHHLLLL; }
   "pattern 10": Call "load_unload" { 
      "test_so"=LLLLLLLLLLLLLHLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHHLLHHHXHLLHHHLH; 
      "test_si"=1100010011011000011100011001111010000111001011100000101010111101100101101011100111111111101110101110101110100101100000100010101110111000001100110000000111011011100111111000000011001101110111100; }
   Call "multiclock_capture" { 
      "_pi"=10010110011P11P000010001111101P00111000; "_po"=LLHLLHLHHHHLHHLLLL; }
   "pattern 11": Call "load_unload" { 
      "test_so"=LLLLLLLLLLLLLHLLLLLLLLLLLLLHHHHHLLHLHHXXLLHLHHHLLLLLHLHLHHHHLLLHHLLHLHHLHLHHHLLHHHHHHHHHHLHHHLHLHHHLHLHHHLHLLHLHHLLLLLHLLLHLHLHHHLHHHLLLLLHHLLHHLLLLLLLHHHLHHLHHHLLHHHHHHHLLXLXHXHLLHHLHXHLHHHHLL; 
      "test_si"=1000011111100101011101110001100101000000111110110011101101110001001000110000101001100101001101100001010001111111001111101010000011101101011101010000011100100101111101010100001111101111101000011; }
   Call "multiclock_capture" { 
      "_pi"=11111100101P01P011001100011101P00111111; "_po"=HLLLHHHLHHHLLHLLLL; }
   "pattern 12": Call "load_unload" { 
      "test_so"=LLLLLLLLLLLLLHLLLLLLLLLLLLHHLLHLHLLLLLXXHHHHLHHLLHHHLHHLHHHLLLHLLHLLLHHLLLLHLHLLHHLLHLHLLHHLHHLLLLHLHLLLHHHHHHHLLHHHHHLHLHLLLLLHHHLHHLHLHHHLHLHLLLLLHHHLLHLLHLHHHHHLHLHLHLLLXHXHXHLHHHHHXLHLLLLHH; 
      "test_si"=0010001101001001001010000001001011011001000100010010001100010111111110011001001111101000111100000010101101010010111000001110010101000111110101101000010010011010010000000000111101101000010111000; }
   Call "multiclock_capture" { 
      "_pi"=101010010010101011P101111111010P0111111; "_po"=LHHLHHHHLLLHLLHLLL; }
   "pattern 13": Call "load_unload" { 
      "test_so"=LHLLLHHLHLLHLLHLLHLHLLLLLLLHLLHLHHLHHLLHLLLHLLLHLLHLLLHHLLLHLHHHHHHHHLLHHLLHLLHHHHHLHLLLHHHHLLLLLLHLHLHHLHLHLLHLHHHLLLLLHHHLLHLHLHLLLHHHHHLHLHHLHLLLLHLLHLLHHLHLLHLLLLLLLLLLHHHHLHHLHLLLXLHHHLLLH; 
      "test_si"=0110010101110000111000001110110101010000110010000101000101001011011111000000100110110100111110001001010100101001011100001111001010100011101010111000001000001101101000000001111010010011001110100; }
   Call "multiclock_capture" { 
      "_pi"=110100100100101000P011111100110P0111011; "_po"=LHLLHHLLHLHLLLHLLL; }
   "pattern 14": Call "load_unload" { 
      "test_so"=HHLLHLLHHLLLLLLHHHLHLHLLHHHLHHLHLHLHLLLLHHLLHLLLLHLHLLLHLHLLHLHHLHHHHHLLLLLLHLLHHLHHLHLLHHHHHLLLHLLHLHLHLLHLHLLHLHHHLLLLHHHHLLHLHLHLLLHHHLHLHLHHHLLLLLHLLLLLHHLHHLHLLLLLLLLHHHHLHLLHLLHHXLHHHLHLL; 
      "test_si"=1010010010111000110010010110101110001111100010000001011001001010000101101101001001000000100101110010101111111001010001110100110001100000101110010000011011001110011010101101100101010001001010101; }
   Call "multiclock_capture" { 
      "_pi"=111101001110101001010000100101PP0111010; "_po"=LLHLLLHLLHLHHHHLLL; }
   "pattern 15": Call "load_unload" { 
      "test_so"=LHLHLHLLHHLLLHLXHXLXLXHXLHLLHHLLLLLLHHXXHLLLHLLLLLLHLHHLLHLLHLHLLLLHLHHLHHLHLLHLLHLLLLLLHLLHLHHHLLHLHLHHLLHLLLLHLHLLLHHHLHLLHHLLLHHLLLLLHLHHHLLHLLLLLHHLHHLLHHHLLHHLHLHLHHLHXLXLXHLHLLLHXLHLHLHLH; 
      "test_si"=0110101011110001100110101100011101001111000001001000101100100101000010110010100111100000010010111101010101111100101000110010011001110000000111001000001100100111011101011100111001100010010101110; }
   Call "multiclock_capture" { 
      "_pi"=111010011110101001010001001111PP0111001; "_po"=LLLLHLLHLLLLLLHLLL; }
   "pattern 16": Call "load_unload" { 
      "test_so"=HHLHLLLHLLLLLLHXLXHXLXLXLLLLLLLLLLLLHHXXLLLLLHLLHLLHLLLHLLHLLHLHLLLLHLHHLLHLHLLHHHHLLLLLLHLLHLHHHHLHLHLHLHHHHHLLHLHLLLHHLLHLLHHLLHHHLLLLLLLHHHLLHLLLLLHHLLHLLHHHLHHHLHLHHHLHXHXLXHHLLLHLXHLHLHHHL; 
      "test_si"=1111100111110011100111111010101000010010101011101011101110111101101011010100001000101010100011101100101110010011011011101010011010001001111000101000011010011011010000000011010000110000001100010; }
   Call "multiclock_capture" { 
      "_pi"=100000111010101001P0110101010P0P0111011; "_po"=LHLLLLHHHLHLHHHLLL; }
   "pattern 17": Call "load_unload" { 
      "test_so"=HHLLLLLLLLLLLLHXLXHXHXHXLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLHHLLLLXLHHLLLHL; 
      "test_si"=1011111100010110100111000110010000101100101110110010001100110001011111100111011101001111001011000000010011100100110010000110011000110101000111010000010001000101000110101000101010010110001111100; }
   Call "multiclock_capture" { 
      "_pi"=110101110010111010010101101101PP0111100; "_po"=HLLHLHLHLLLHLHHLLL; }
   "pattern 18": Call "load_unload" { 
      "test_so"=LHHHHHHLLLHLHHLXLXHXHXLXHHLLHLLLLHLHHLXXLHHHLHHLLHLLLHHLLHHLLLHLHHHHHHLLHHHLHHHLHLLHHHHLLHLHHLLLLLLLHLLHHHLLHLLHHLLHLLLLHHLLHHLLLHHLHLHLLLHHHLHLLLLLHLLLHLLLHLHLLLHHLHLHLLLHXHXHXLHLHHLLXHHHHHLLL; 
      "test_si"=1111101110001000100000111000000010011001111011101010100001001100111111110111110100010011000010110000000100011001010100100011100110101101000001111010000101010001011001100100010110011001101110011; }
   Call "multiclock_capture" { 
      "_pi"=11011100111P011011010110101101P00111011; "_po"=LHHLLHLLLLLLLHHLLL; }
   "pattern 19": Call "load_unload" { 
      "test_so"=HHHHHLHHHLLLHLLLHLLLLLHHLLLLLLLHLLHHLLHHHHLHHHLHLHLHLLLLHLLHHLLHHHHHHHHLHHHHHLHLLLHLLHHLLLLHLHHLLLLLLLHLLLHHLLHLHLHLLHLLLHHHLLHHLHLHHLHLLLLLHHHHLHLLLLHLHLHLLLHLHHLLHHLLHLLLHLHHLLHHLLHHXLHHHLLHH; 
      "test_si"=0001110111011000000100110111011011010100011000010011101100010110001101110110100111101000011110101111000101001110011001010110001011000100001111000101001100100010010101101001001001110110110110100; }
   Call "multiclock_capture" { 
      "_pi"=10110111111P001011011010010011P00111000; "_po"=LHHLHLHHLHLLLLLLLL; }
   Ann {* full_sequential *}
   "pattern 20": Call "load_unload" { 
      "test_so"=LLLHHHLHHHLHHLLLLLLHLLHHHHHLHHLHHLHLHLLLHHLLLLHLLHHHLHHLLLHLHHLLLHHLHHHLHHLHLLHHHHLHLLLLHHHHLHLHHHHLLLHLHLLHHHLLHHLLHLHLHHLLLHLHHLLLHLLLLHHHHLLLHLHLLHHLLHLLLHLLHLHLHHLHLLHLLHLLHHHLHHLHXHLHHLHLL; 
      "test_si"=1100010010011001100001101010101011101010011011000000111110111100010010100010101010111010001101111010101001010100101110110110001010010000010101111110000011101110111110101010100111111001010100001; }
   Call "multiclock_capture" { 
      "_pi"=111100101100111011000000000011P00111001; "_po"=LLHHHHHHLHHLLHLLLL; }
   Call "multiclock_capture" { 
      "_pi"=110100011100001011000101001011P00111111; "_po"=LHHLHHHHHLHHLHLLLL; }
   Ann {* full_sequential *}
   "pattern 21": Call "load_unload" { 
      "test_so"=HHLLLHLLHLLHHLLHHLLLLHHLHLHLHLHHHLHLHLLHHLHHLLLLLLHHHHHLHHHHLLLHLLHLHLLLHLHLHLHLHHHLHLLLHHLHHHHLHLHLHLLHLHLHLLHLHHHLHHLHHLLLHLHLLHLLLLLHLHLHHHHHHLLLLLHHHLHHHLHHHHHLHLHLHLHLLHHHHHHLLHLLXHLHLLLLH; 
      "test_si"=1001100010011110000011001000101111110100000010001001111111000010011110010100000101010000001110100000100110101110000001001011100110010101101111100111000110101000110001110100011000011101010101011; }
   Call "multiclock_capture" { 
      "_pi"=1111011111000010000010100110010P0111111; "_po"=HHHHHLHLHHHLLHLLLL; }
   Call "multiclock_capture" { 
      "_pi"=100111010100001000000000111111P00111000; "_po"=LHHHHLHLHHHLLLLLLL; }
   Call "multiclock_capture" { 
      "_pi"=100111000010101011001000110101P00111001; "_po"=LLHLLLHLHHHLLLLLLL; }
   Ann {* full_sequential *}
   "pattern 22": Call "load_unload" { 
      "test_so"=LHLHHLHLHLLHHLLHLHLLHLLLLLLLLLLLLLLHHLHLLLLHLLLHLLHHHHHHHLLLLHLLHHHHLLHLHLLLLLHLHLHLLLLLLHHHLHLLLLLHLLHHLHLHHHLLLLLLHLLHLHHHLLHHLLHLHLHHLHHHHHLLHHHLLLHHLHLHLLLHHLLLHHHLLLLHHLLHLLHHHLHLXHLHLHLHH; 
      "test_si"=1100010000110011100100101001110110100111011001000011010010010010011010000011010110000110010101011100110001100010001111011101001011110010100011111110011011111000101010010010000010001111000000011; }
   Call "multiclock_capture" { 
      "_pi"=101100001100111011000000111011P00111111; "_po"=LLLHLHHHHLLLHHLLLL; }
   Call "multiclock_capture" { 
      "_pi"=111111000100011010010011001101P00111100; "_po"=LLLLHHHHHHLLLHLLLL; }
   Ann {* full_sequential *}
   "end 22 unload": Call "load_unload" { 
      "test_so"=HHLLLHLLLLHHLLHHHLLHLLHLLHHHLHHLHLLHHHLHHLLHLLLLHHLHLLHLLHLLHLLHHLHLLLLLHHLHLHHLLLLHHLLHLHLHLHHHLLHHLLLHHLLLHLLLHHHHLHHHLHLLHLHHHHLLHLHLLLHHHHHHHLLHHLHHHHHLLLHLHLHLLHLLHLLLLLHLLLHHHHLLXLLLLLLHH; }
}

// Patterns reference 77 V statements, generating 4685 test cycles
