{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572370927536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572370927542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 02:42:07 2019 " "Processing started: Wed Oct 30 02:42:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572370927542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370927542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_binary -c uart_binary " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_binary -c uart_binary" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370927542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572370928166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572370928166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936935 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_dp.v(16) " "Verilog HDL warning at tx_dp.v(16): extended using \"x\" or \"z\"" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_dp.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936936 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_dp.v(18) " "Verilog HDL warning at tx_dp.v(18): extended using \"x\" or \"z\"" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_dp.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_dp " "Found entity 1: tx_dp" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(18) " "Verilog HDL warning at tx_cp.v(18): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936940 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(20) " "Verilog HDL warning at tx_cp.v(20): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936940 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tx_cp.v(22) " "Verilog HDL warning at tx_cp.v(22): extended using \"x\" or \"z\"" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_cp " "Found entity 1: tx_cp" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936941 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(25) " "Verilog HDL warning at rx_dp.v(25): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936942 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(27) " "Verilog HDL warning at rx_dp.v(27): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936942 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_dp.v(29) " "Verilog HDL warning at rx_dp.v(29): extended using \"x\" or \"z\"" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936942 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rx_dp.v(23) " "Verilog HDL information at rx_dp.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572370936942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_dp " "Found entity 1: rx_dp" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936943 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(17) " "Verilog HDL warning at rx_cp.v(17): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936944 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(19) " "Verilog HDL warning at rx_cp.v(19): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936944 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rx_cp.v(21) " "Verilog HDL warning at rx_cp.v(21): extended using \"x\" or \"z\"" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_cp " "Found entity 1: rx_cp" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/common/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/common/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936947 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936947 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936947 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936947 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936947 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../../../common/REGISTER.v" "" { Text "D:/Verilog/common/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_binary " "Found entity 1: uart_binary" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936948 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_cp.v(19) " "Verilog HDL warning at uart_b_cp.v(19): extended using \"x\" or \"z\"" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_cp.v(21) " "Verilog HDL warning at uart_b_cp.v(21): extended using \"x\" or \"z\"" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_b_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_b_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_b_cp " "Found entity 1: uart_b_cp" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(58) " "Verilog HDL warning at uart_b_dp.v(58): extended using \"x\" or \"z\"" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(61) " "Verilog HDL warning at uart_b_dp.v(61): extended using \"x\" or \"z\"" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_b_dp.v(63) " "Verilog HDL warning at uart_b_dp.v(63): extended using \"x\" or \"z\"" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_b_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_b_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_b_dp " "Found entity 1: uart_b_dp" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(134) " "Verilog HDL warning at binary_tb.v(134): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(135) " "Verilog HDL warning at binary_tb.v(135): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 135 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(139) " "Verilog HDL warning at binary_tb.v(139): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(140) " "Verilog HDL warning at binary_tb.v(140): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(173) " "Verilog HDL warning at binary_tb.v(173): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(174) " "Verilog HDL warning at binary_tb.v(174): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 174 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(178) " "Verilog HDL warning at binary_tb.v(178): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 178 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(179) " "Verilog HDL warning at binary_tb.v(179): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(192) " "Verilog HDL warning at binary_tb.v(192): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(204) " "Verilog HDL warning at binary_tb.v(204): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 204 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(212) " "Verilog HDL warning at binary_tb.v(212): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 212 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(213) " "Verilog HDL warning at binary_tb.v(213): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 213 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(217) " "Verilog HDL warning at binary_tb.v(217): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 217 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(218) " "Verilog HDL warning at binary_tb.v(218): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 218 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936956 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(251) " "Verilog HDL warning at binary_tb.v(251): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 251 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(252) " "Verilog HDL warning at binary_tb.v(252): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 252 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(256) " "Verilog HDL warning at binary_tb.v(256): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 256 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(257) " "Verilog HDL warning at binary_tb.v(257): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 257 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(290) " "Verilog HDL warning at binary_tb.v(290): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 290 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(291) " "Verilog HDL warning at binary_tb.v(291): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 291 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(295) " "Verilog HDL warning at binary_tb.v(295): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 295 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(296) " "Verilog HDL warning at binary_tb.v(296): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 296 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(304) " "Verilog HDL warning at binary_tb.v(304): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 304 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(316) " "Verilog HDL warning at binary_tb.v(316): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 316 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(330) " "Verilog HDL warning at binary_tb.v(330): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 330 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(331) " "Verilog HDL warning at binary_tb.v(331): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 331 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(335) " "Verilog HDL warning at binary_tb.v(335): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 335 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "binary_tb.v(336) " "Verilog HDL warning at binary_tb.v(336): extended using \"x\" or \"z\"" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 336 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_tb " "Found entity 1: binary_tb" {  } { { "binary_tb.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/binary_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572370936957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_binary " "Elaborating entity \"uart_binary\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572370936985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_b_cp uart_b_cp:uart_cp " "Elaborating entity \"uart_b_cp\" for hierarchy \"uart_b_cp:uart_cp\"" {  } { { "uart_binary.v" "uart_cp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370936986 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_b_cp.v(17) " "Verilog HDL Case Statement warning at uart_b_cp.v(17): incomplete case statement has no default case item" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572370936987 "|uart_binary|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_tr uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_tr\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370936987 "|uart_binary|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_ctrl uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370936987 "|uart_binary|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_baud uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"sel_baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370936987 "|uart_binary|uart_b_cp:uart_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready uart_b_cp.v(17) " "Verilog HDL Always Construct warning at uart_b_cp.v(17): inferring latch(es) for variable \"ready\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370936988 "|uart_binary|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready uart_b_cp.v(17) " "Inferred latch for \"ready\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936988 "|uart_binary|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_baud uart_b_cp.v(17) " "Inferred latch for \"sel_baud\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936988 "|uart_binary|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ctrl uart_b_cp.v(17) " "Inferred latch for \"sel_ctrl\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936988 "|uart_binary|uart_b_cp:uart_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_tr uart_b_cp.v(17) " "Inferred latch for \"sel_tr\" at uart_b_cp.v(17)" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936988 "|uart_binary|uart_b_cp:uart_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_b_dp uart_b_dp:uart_dp " "Elaborating entity \"uart_b_dp\" for hierarchy \"uart_b_dp:uart_dp\"" {  } { { "uart_binary.v" "uart_dp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370936993 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_t uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"sel_t\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_r uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"sel_r\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "din uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"din\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tr_ctrl uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"tr_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "baud uart_b_dp.v(55) " "Verilog HDL Always Construct warning at uart_b_dp.v(55): inferring latch(es) for variable \"baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[0\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[0\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[1\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[1\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[2\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[2\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[3\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[3\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[4\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[4\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[5\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[5\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tr_ctrl\[6\] uart_b_dp.v(70) " "Inferred latch for \"tr_ctrl\[6\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_r uart_b_dp.v(70) " "Inferred latch for \"sel_r\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_t uart_b_dp.v(70) " "Inferred latch for \"sel_t\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[0\] uart_b_dp.v(70) " "Inferred latch for \"baud\[0\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[1\] uart_b_dp.v(70) " "Inferred latch for \"baud\[1\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[2\] uart_b_dp.v(70) " "Inferred latch for \"baud\[2\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[3\] uart_b_dp.v(70) " "Inferred latch for \"baud\[3\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[4\] uart_b_dp.v(70) " "Inferred latch for \"baud\[4\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[5\] uart_b_dp.v(70) " "Inferred latch for \"baud\[5\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[6\] uart_b_dp.v(70) " "Inferred latch for \"baud\[6\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[7\] uart_b_dp.v(70) " "Inferred latch for \"baud\[7\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[8\] uart_b_dp.v(70) " "Inferred latch for \"baud\[8\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[9\] uart_b_dp.v(70) " "Inferred latch for \"baud\[9\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[10\] uart_b_dp.v(70) " "Inferred latch for \"baud\[10\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[11\] uart_b_dp.v(70) " "Inferred latch for \"baud\[11\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[12\] uart_b_dp.v(70) " "Inferred latch for \"baud\[12\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[13\] uart_b_dp.v(70) " "Inferred latch for \"baud\[13\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[14\] uart_b_dp.v(70) " "Inferred latch for \"baud\[14\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[15\] uart_b_dp.v(70) " "Inferred latch for \"baud\[15\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[16\] uart_b_dp.v(70) " "Inferred latch for \"baud\[16\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[17\] uart_b_dp.v(70) " "Inferred latch for \"baud\[17\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[18\] uart_b_dp.v(70) " "Inferred latch for \"baud\[18\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936995 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[19\] uart_b_dp.v(70) " "Inferred latch for \"baud\[19\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[0\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[1\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[2\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[3\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[4\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[5\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[6\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[7\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[8\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[8\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[9\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[9\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[10\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[10\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[11\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[11\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[12\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[12\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[13\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[13\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[14\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[14\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[15\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[15\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[16\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[16\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[17\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[17\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[18\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[18\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[19\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[19\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[20\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[20\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[21\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[21\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[22\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[22\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[23\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[23\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[24\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[24\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[25\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[25\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[26\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[26\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[27\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[27\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[28\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[28\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[29\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[29\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[30\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[30\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[31\] uart_b_dp.v(70) " "Inferred latch for \"data_in\[31\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[0\] uart_b_dp.v(70) " "Inferred latch for \"din\[0\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[1\] uart_b_dp.v(70) " "Inferred latch for \"din\[1\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[2\] uart_b_dp.v(70) " "Inferred latch for \"din\[2\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[3\] uart_b_dp.v(70) " "Inferred latch for \"din\[3\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[4\] uart_b_dp.v(70) " "Inferred latch for \"din\[4\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[5\] uart_b_dp.v(70) " "Inferred latch for \"din\[5\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[6\] uart_b_dp.v(70) " "Inferred latch for \"din\[6\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[7\] uart_b_dp.v(70) " "Inferred latch for \"din\[7\]\" at uart_b_dp.v(70)" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936996 "|uart_binary|uart_b_dp:uart_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_b_dp:uart_dp\|uart_tx:uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\"" {  } { { "uart_b_dp.v" "uart_tx" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370936997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cp uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp " "Elaborating entity \"tx_cp\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\"" {  } { { "uart_tx.v" "tx_cp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_tx.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370936998 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_cp.v(16) " "Verilog HDL Case Statement warning at tx_cp.v(16): incomplete case statement has no default case item" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572370936999 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_en tx_cp.v(16) " "Verilog HDL Always Construct warning at tx_cp.v(16): inferring latch(es) for variable \"tx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370936999 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn tx_cp.v(16) " "Verilog HDL Always Construct warning at tx_cp.v(16): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370936999 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] tx_cp.v(16) " "Inferred latch for \"bit_cntn\[0\]\" at tx_cp.v(16)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936999 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] tx_cp.v(16) " "Inferred latch for \"bit_cntn\[1\]\" at tx_cp.v(16)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936999 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] tx_cp.v(16) " "Inferred latch for \"bit_cntn\[2\]\" at tx_cp.v(16)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936999 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] tx_cp.v(16) " "Inferred latch for \"bit_cntn\[3\]\" at tx_cp.v(16)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936999 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] tx_cp.v(16) " "Inferred latch for \"bit_cntn\[4\]\" at tx_cp.v(16)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936999 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] tx_cp.v(16) " "Inferred latch for \"bit_cntn\[5\]\" at tx_cp.v(16)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936999 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] tx_cp.v(16) " "Inferred latch for \"bit_cntn\[6\]\" at tx_cp.v(16)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936999 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] tx_cp.v(16) " "Inferred latch for \"bit_cntn\[7\]\" at tx_cp.v(16)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936999 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] tx_cp.v(16) " "Inferred latch for \"bit_cntn\[8\]\" at tx_cp.v(16)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936999 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] tx_cp.v(16) " "Inferred latch for \"bit_cntn\[9\]\" at tx_cp.v(16)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936999 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_en tx_cp.v(16) " "Inferred latch for \"tx_en\" at tx_cp.v(16)" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370936999 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_cp:tx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_dp uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp " "Elaborating entity \"tx_dp\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp\"" {  } { { "uart_tx.v" "tx_dp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_tx.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370937000 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tx_dp.v(14) " "Verilog HDL Case Statement warning at tx_dp.v(14): incomplete case statement has no default case item" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_dp.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572370937001 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_out tx_dp.v(14) " "Verilog HDL Always Construct warning at tx_dp.v(14): inferring latch(es) for variable \"tx_out\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_dp.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370937001 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_out tx_dp.v(14) " "Inferred latch for \"tx_out\" at tx_dp.v(14)" {  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_dp.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937001 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|tx_dp:tx_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter uart_b_dp:uart_dp\|uart_tx:uart_tx\|baud_counter:baud_counter " "Elaborating entity \"baud_counter\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|baud_counter:baud_counter\"" {  } { { "uart_tx.v" "baud_counter" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_tx.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370937001 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_baud baud_counter.v(14) " "Verilog HDL or VHDL warning at baud_counter.v(14): object \"valid_baud\" assigned a value but never read" {  } { { "baud_counter.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/baud_counter.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1572370937002 "|uart_binary|uart_b_dp:uart_dp|uart_tx:uart_tx|baud_counter:baud_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:bit_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:bit_cnt\"" {  } { { "uart_tx.v" "bit_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_tx.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370937002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:baud_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"uart_b_dp:uart_dp\|uart_tx:uart_tx\|PipeReg:baud_cnt\"" {  } { { "uart_tx.v" "baud_cnt" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_tx.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370937004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_b_dp:uart_dp\|uart_rx:uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_b_dp:uart_dp\|uart_rx:uart_rx\"" {  } { { "uart_b_dp.v" "uart_rx" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370937006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cp uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp " "Elaborating entity \"rx_cp\" for hierarchy \"uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\"" {  } { { "uart_rx.v" "rx_cp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_rx.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370937007 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_cp.v(15) " "Verilog HDL Case Statement warning at rx_cp.v(15): incomplete case statement has no default case item" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572370937008 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_cntn rx_cp.v(15) " "Verilog HDL Always Construct warning at rx_cp.v(15): inferring latch(es) for variable \"bit_cntn\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370937008 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[0\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[0\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937008 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[1\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[1\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937008 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[2\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[2\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937008 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[3\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[3\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937008 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[4\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[4\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937008 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[5\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[5\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937008 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[6\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[6\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937008 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[7\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[7\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937008 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[8\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[8\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937008 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cntn\[9\] rx_cp.v(15) " "Inferred latch for \"bit_cntn\[9\]\" at rx_cp.v(15)" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937008 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_cp:rx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_dp uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_dp:rx_dp " "Elaborating entity \"rx_dp\" for hierarchy \"uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_dp:rx_dp\"" {  } { { "uart_rx.v" "rx_dp" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_rx.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370937009 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "rx_dp.v(25) " "Verilog HDL Case Statement warning at rx_dp.v(25): case item expression never matches the case expression" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "rx_dp.v(23) " "Verilog HDL Case Statement warning at rx_dp.v(23): incomplete case statement has no default case item" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d0 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d0\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d1 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d1\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d2 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d2\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d3 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d3\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d4 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d4\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d5 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d5\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d6 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d6\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d7 rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"d7\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_data rx_dp.v(23) " "Verilog HDL Always Construct warning at rx_dp.v(23): inferring latch(es) for variable \"rx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] rx_dp.v(23) " "Inferred latch for \"rx_data\[0\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] rx_dp.v(23) " "Inferred latch for \"rx_data\[1\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] rx_dp.v(23) " "Inferred latch for \"rx_data\[2\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] rx_dp.v(23) " "Inferred latch for \"rx_data\[3\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] rx_dp.v(23) " "Inferred latch for \"rx_data\[4\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] rx_dp.v(23) " "Inferred latch for \"rx_data\[5\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] rx_dp.v(23) " "Inferred latch for \"rx_data\[6\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] rx_dp.v(23) " "Inferred latch for \"rx_data\[7\]\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d7 rx_dp.v(23) " "Inferred latch for \"d7\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d6 rx_dp.v(23) " "Inferred latch for \"d6\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937010 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d5 rx_dp.v(23) " "Inferred latch for \"d5\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937011 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d4 rx_dp.v(23) " "Inferred latch for \"d4\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937011 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3 rx_dp.v(23) " "Inferred latch for \"d3\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937011 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d2 rx_dp.v(23) " "Inferred latch for \"d2\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937011 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d1 rx_dp.v(23) " "Inferred latch for \"d1\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937011 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d0 rx_dp.v(23) " "Inferred latch for \"d0\" at rx_dp.v(23)" {  } { { "rx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_dp.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370937011 "|uart_binary|uart_b_dp:uart_dp|uart_rx:uart_rx|rx_dp:rx_dp"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|ready " "Latch uart_b_cp:uart_cp\|ready has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_cp:uart_cp\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal uart_b_cp:uart_cp\|WideNor0" {  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937562 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp\|tx_out " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_dp:tx_dp\|tx_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937562 ""}  } { { "tx_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_dp.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|tx_en " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|tx_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937563 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|sel_tr " "Latch uart_b_cp:uart_cp\|sel_tr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937563 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|sel_t " "Latch uart_b_dp:uart_dp\|sel_t has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|tr_ctrl\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|tr_ctrl\[0\]" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937563 ""}  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[0\] " "Latch uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|sel_r " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|sel_r" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937563 ""}  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[1\] " "Latch uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|WideNor2" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937563 ""}  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[2\] " "Latch uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|sel_r " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|sel_r" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937563 ""}  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[3\] " "Latch uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|bit_cntn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|uart_rx:uart_rx\|rx_cp:rx_cp\|WideNor2" {  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937563 ""}  } { { "rx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/rx_cp.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|sel_ctrl " "Latch uart_b_cp:uart_cp\|sel_ctrl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937563 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[0\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937563 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[2\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable " "Ports D and ENA on the latch are fed by the same signal enable" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937563 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[3\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor2" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937563 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[1\] " "Latch uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|bit_cntn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor2 " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|uart_tx:uart_tx\|tx_cp:tx_cp\|WideNor2" {  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937563 ""}  } { { "tx_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/tx_cp.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937563 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_dp:uart_dp\|sel_r " "Latch uart_b_dp:uart_dp\|sel_r has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_b_dp:uart_dp\|tr_ctrl\[0\] " "Ports D and ENA on the latch are fed by the same signal uart_b_dp:uart_dp\|tr_ctrl\[0\]" {  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937564 ""}  } { { "uart_b_dp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_dp.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_b_cp:uart_cp\|sel_baud " "Latch uart_b_cp:uart_cp\|sel_baud has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572370937564 ""}  } { { "uart_b_cp.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_b_cp.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572370937564 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[8\] GND " "Pin \"data_in\[8\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[9\] GND " "Pin \"data_in\[9\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[10\] GND " "Pin \"data_in\[10\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[11\] GND " "Pin \"data_in\[11\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[12\] GND " "Pin \"data_in\[12\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[13\] GND " "Pin \"data_in\[13\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[14\] GND " "Pin \"data_in\[14\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[15\] GND " "Pin \"data_in\[15\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[16\] GND " "Pin \"data_in\[16\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[17\] GND " "Pin \"data_in\[17\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[18\] GND " "Pin \"data_in\[18\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[19\] GND " "Pin \"data_in\[19\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[20\] GND " "Pin \"data_in\[20\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[21\] GND " "Pin \"data_in\[21\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[22\] GND " "Pin \"data_in\[22\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[23\] GND " "Pin \"data_in\[23\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[24\] GND " "Pin \"data_in\[24\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[25\] GND " "Pin \"data_in\[25\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[26\] GND " "Pin \"data_in\[26\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[27\] GND " "Pin \"data_in\[27\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[28\] GND " "Pin \"data_in\[28\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[29\] GND " "Pin \"data_in\[29\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[30\] GND " "Pin \"data_in\[30\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_in\[31\] GND " "Pin \"data_in\[31\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|data_in[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[4\] GND " "Pin \"bit_cnt\[4\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|bit_cnt[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[5\] GND " "Pin \"bit_cnt\[5\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|bit_cnt[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[6\] GND " "Pin \"bit_cnt\[6\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|bit_cnt[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[7\] GND " "Pin \"bit_cnt\[7\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|bit_cnt[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[8\] GND " "Pin \"bit_cnt\[8\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|bit_cnt[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "bit_cnt\[9\] GND " "Pin \"bit_cnt\[9\]\" is stuck at GND" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572370937634 "|uart_binary|bit_cnt[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572370937634 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572370937729 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/EECE490_Midterm/UART/uart_binary/output_files/uart_binary.map.smsg " "Generated suppressed messages file D:/Verilog/EECE490_Midterm/UART/uart_binary/output_files/uart_binary.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370938025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572370938101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572370938101 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[20\] " "No output dependent on input pin \"data_out\[20\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572370938164 "|uart_binary|data_out[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[21\] " "No output dependent on input pin \"data_out\[21\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572370938164 "|uart_binary|data_out[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[22\] " "No output dependent on input pin \"data_out\[22\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572370938164 "|uart_binary|data_out[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[23\] " "No output dependent on input pin \"data_out\[23\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572370938164 "|uart_binary|data_out[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[24\] " "No output dependent on input pin \"data_out\[24\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572370938164 "|uart_binary|data_out[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[25\] " "No output dependent on input pin \"data_out\[25\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572370938164 "|uart_binary|data_out[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[26\] " "No output dependent on input pin \"data_out\[26\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572370938164 "|uart_binary|data_out[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[27\] " "No output dependent on input pin \"data_out\[27\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572370938164 "|uart_binary|data_out[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[28\] " "No output dependent on input pin \"data_out\[28\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572370938164 "|uart_binary|data_out[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[29\] " "No output dependent on input pin \"data_out\[29\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572370938164 "|uart_binary|data_out[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[30\] " "No output dependent on input pin \"data_out\[30\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572370938164 "|uart_binary|data_out[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[31\] " "No output dependent on input pin \"data_out\[31\]\"" {  } { { "uart_binary.v" "" { Text "D:/Verilog/EECE490_Midterm/UART/uart_binary/uart_binary.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572370938164 "|uart_binary|data_out[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572370938164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572370938165 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572370938165 ""} { "Info" "ICUT_CUT_TM_LCELLS" "261 " "Implemented 261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572370938165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572370938165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572370938181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 30 02:42:18 2019 " "Processing ended: Wed Oct 30 02:42:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572370938181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572370938181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572370938181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572370938181 ""}
