<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a35t-cpg236-1</Part>
        <TopModelName>v_mix</TopModelName>
        <TargetClockPeriod>20.00</TargetClockPeriod>
        <ClockUncertainty>5.40</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.469</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_2581_1>
                <TripCount>2</TripCount>
                <Latency>2</Latency>
                <AbsoluteTimeLatency>40</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>1</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_2581_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>3</DSP>
            <FF>7225</FF>
            <LUT>8912</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>90</DSP>
            <FF>41600</FF>
            <LUT>20800</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_AWVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_AWADDR</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>12</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WDATA</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_WSTRB</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_ARADDR</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>12</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RDATA</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_RRESP</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BVALID</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BREADY</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_BRESP</name>
            <Object>CTRL</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>uint</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>v_mix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>v_mix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>v_mix</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TDATA</name>
            <Object>s_axis_video_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TVALID</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TREADY</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TDEST</name>
            <Object>s_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TKEEP</name>
            <Object>s_axis_video_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TSTRB</name>
            <Object>s_axis_video_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TUSER</name>
            <Object>s_axis_video_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TLAST</name>
            <Object>s_axis_video_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video_TID</name>
            <Object>s_axis_video_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TDATA</name>
            <Object>s_axis_video1_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TVALID</name>
            <Object>s_axis_video1_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TREADY</name>
            <Object>s_axis_video1_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TDEST</name>
            <Object>s_axis_video1_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TKEEP</name>
            <Object>s_axis_video1_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TSTRB</name>
            <Object>s_axis_video1_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TUSER</name>
            <Object>s_axis_video1_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TLAST</name>
            <Object>s_axis_video1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>s_axis_video1_TID</name>
            <Object>s_axis_video1_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerAlpha_0</name>
            <Object>layerAlpha_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerStartX_0</name>
            <Object>layerStartX_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerStartY_0</name>
            <Object>layerStartY_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerWidth_0</name>
            <Object>layerWidth_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerHeight_0</name>
            <Object>layerHeight_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerScaleFactor_0</name>
            <Object>layerScaleFactor_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_address0</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_ce0</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_we0</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_d0</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_q0</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_address1</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_ce1</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_we1</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_d1</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerVideoFormat_q1</name>
            <Object>layerVideoFormat</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layerStride_0</name>
            <Object>layerStride_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K11</name>
            <Object>K11</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K12</name>
            <Object>K12</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K13</name>
            <Object>K13</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K21</name>
            <Object>K21</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K22</name>
            <Object>K22</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K23</name>
            <Object>K23</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K31</name>
            <Object>K31</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K32</name>
            <Object>K32</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K33</name>
            <Object>K33</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ROffset</name>
            <Object>ROffset</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>GOffset</name>
            <Object>GOffset</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>BOffset</name>
            <Object>BOffset</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K11_2</name>
            <Object>K11_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K12_2</name>
            <Object>K12_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K13_2</name>
            <Object>K13_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K21_2</name>
            <Object>K21_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K22_2</name>
            <Object>K22_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K23_2</name>
            <Object>K23_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K31_2</name>
            <Object>K31_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K32_2</name>
            <Object>K32_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>K33_2</name>
            <Object>K33_2</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>YOffset</name>
            <Object>YOffset</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>UOffset</name>
            <Object>UOffset</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>VOffset</name>
            <Object>VOffset</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TDATA</name>
            <Object>m_axis_video_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TVALID</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TREADY</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TDEST</name>
            <Object>m_axis_video_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TKEEP</name>
            <Object>m_axis_video_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TSTRB</name>
            <Object>m_axis_video_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TUSER</name>
            <Object>m_axis_video_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TLAST</name>
            <Object>m_axis_video_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axis_video_TID</name>
            <Object>m_axis_video_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>v_mix</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_VMixHlsDataFlowFunction_fu_398</InstName>
                    <ModuleName>VMixHlsDataFlowFunction</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>398</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>entry_proc_U0</InstName>
                            <ModuleName>entry_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>564</ID>
                        </Instance>
                        <Instance>
                            <InstName>AXIvideo2MultiPixStream_U0</InstName>
                            <ModuleName>AXIvideo2MultiPixStream</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>598</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_2_fu_258</InstName>
                                    <ModuleName>reg_unsigned_short_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>258</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_2_fu_264</InstName>
                                    <ModuleName>reg_unsigned_short_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>264</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_185</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>185</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_width</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>205</ID>
                                    <BindInstances>j_6_fu_207_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232</InstName>
                                    <ModuleName>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>232</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i_7_fu_300_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>AXIvideoAlpha2MultiPixStream_U0</InstName>
                            <ModuleName>AXIvideoAlpha2MultiPixStream</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>624</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_s_fu_318</InstName>
                                    <ModuleName>reg_unsigned_short_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>318</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_s_fu_324</InstName>
                                    <ModuleName>reg_unsigned_short_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>324</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start_fu_235</InstName>
                                    <ModuleName>AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>235</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255</InstName>
                                    <ModuleName>AXIvideoAlpha2MultiPixStream_Pipeline_loop_width</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>255</ID>
                                    <BindInstances>j_4_fu_222_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284</InstName>
                                    <ModuleName>AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>284</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i_5_fu_360_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_420_to_422_false_U0</InstName>
                            <ModuleName>v_mix_420_to_422_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>656</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92</InstName>
                                    <ModuleName>v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>92</ID>
                                    <BindInstances>x_22_fu_82_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_24_fu_114_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_420_to_422_false_1_U0</InstName>
                            <ModuleName>v_mix_420_to_422_false_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>666</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108</InstName>
                                    <ModuleName>v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>108</ID>
                                    <BindInstances>x_24_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_22_fu_140_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_upsample_alpha_false_U0</InstName>
                            <ModuleName>v_mix_upsample_alpha_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>678</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76</InstName>
                                    <ModuleName>v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>76</ID>
                                    <BindInstances>x_6_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_6_fu_106_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_422_to_444_false_U0</InstName>
                            <ModuleName>v_mix_422_to_444_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>687</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92</InstName>
                                    <ModuleName>v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>92</ID>
                                    <BindInstances>x_16_fu_82_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_18_fu_114_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_422_to_444_false_2_U0</InstName>
                            <ModuleName>v_mix_422_to_444_false_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>697</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110</InstName>
                                    <ModuleName>v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>110</ID>
                                    <BindInstances>x_18_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_16_fu_132_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_yuv2rgb_false_U0</InstName>
                            <ModuleName>v_mix_yuv2rgb_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>709</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80</InstName>
                                    <ModuleName>v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>80</ID>
                                    <BindInstances>x_2_fu_82_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_4_fu_102_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_yuv2rgb_false_3_U0</InstName>
                            <ModuleName>v_mix_yuv2rgb_false_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>718</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110</InstName>
                                    <ModuleName>v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>110</ID>
                                    <BindInstances>x_4_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_2_fu_132_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_upsample_false_U0</InstName>
                            <ModuleName>v_mix_upsample_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>730</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98</InstName>
                                    <ModuleName>v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>98</ID>
                                    <BindInstances>x_8_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_8_fu_120_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_core_alpha_true_true_U0</InstName>
                            <ModuleName>v_mix_core_alpha_true_true_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>741</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_s_fu_215</InstName>
                                    <ModuleName>reg_unsigned_short_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>215</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190</InstName>
                                    <ModuleName>v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>190</ID>
                                    <BindInstances>x_12_fu_256_p2 mul_9ns_9ns_17_1_1_U201 ret_V_6_fu_422_p2 mac_muladd_9ns_9s_16ns_16_4_1_U202 mac_muladd_9ns_9s_16ns_16_4_1_U202 ret_V_7_fu_454_p2 mac_muladd_9ns_9s_16ns_16_4_1_U203 mac_muladd_9ns_9s_16ns_16_4_1_U203 ret_V_8_fu_472_p2 mac_muladd_9ns_9s_16ns_16_4_1_U204 mac_muladd_9ns_9s_16ns_16_4_1_U204</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add64_fu_278_p2 add75_fu_291_p2 y_12_fu_318_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_rgb2yuv_false_U0</InstName>
                            <ModuleName>v_mix_rgb2yuv_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>763</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88</InstName>
                                    <ModuleName>v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>88</ID>
                                    <BindInstances>x_10_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_10_fu_110_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_444_to_422_false_U0</InstName>
                            <ModuleName>v_mix_444_to_422_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>773</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88</InstName>
                                    <ModuleName>v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>88</ID>
                                    <BindInstances>x_14_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_14_fu_110_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>v_mix_422_to_420_false_U0</InstName>
                            <ModuleName>v_mix_422_to_420_false_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>783</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88</InstName>
                                    <ModuleName>v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>88</ID>
                                    <BindInstances>x_20_fu_78_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>y_20_fu_110_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>MultiPixStream2AXIvideo_U0</InstName>
                            <ModuleName>MultiPixStream2AXIvideo</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>793</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_s_fu_117</InstName>
                                    <ModuleName>reg_unsigned_short_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>117</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_reg_unsigned_short_s_fu_123</InstName>
                                    <ModuleName>reg_unsigned_short_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>123</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94</InstName>
                                    <ModuleName>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>j_2_fu_169_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>sub_i_fu_143_p2 i_3_fu_163_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>HwReg_layerScaleFactor_1_c_U HwReg_layerHeight_1_c62_U HwReg_layerHeight_1_c61_U HwReg_layerHeight_1_c60_U HwReg_layerHeight_1_c59_U HwReg_layerHeight_1_c58_U HwReg_layerHeight_1_c_U HwReg_layerWidth_1_c57_U HwReg_layerWidth_1_c56_U HwReg_layerWidth_1_c55_U HwReg_layerWidth_1_c54_U HwReg_layerWidth_1_c53_U HwReg_layerWidth_1_c_U HwReg_layerStartY_1_c_U HwReg_layerStartX_1_c_U HwReg_layerAlpha_1_c_U p_read1_c52_U p_read1_c51_U p_read1_c50_U p_read1_c49_U p_read1_c_U p_read_c48_U p_read_c47_U p_read_c_U HwReg_layerEnable_c_U HwReg_background_V_B_c_U HwReg_background_U_G_c_U HwReg_background_Y_R_c_U HwReg_height_c46_U HwReg_height_c45_U HwReg_height_c44_U HwReg_height_c43_U HwReg_height_c_U HwReg_width_c42_U HwReg_width_c41_U HwReg_width_c40_U HwReg_width_c39_U HwReg_width_c_U srcLayer0_U srcLayer0Yuv422_U srcLayer0Yuv_U outLayer0_U outYuv_U out422_U out420_U srcLayer1_U srcLayer1x_U srcLayer1Alpha_U srcLayer1Alphax_U outLayer1_U srcLayer1Yuv_U srcLayer1Yuv422_U srcLayer1Rgb_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln2581_fu_523_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>3.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>110</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>reg_unsigned_short_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>0</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start</Name>
            <Loops>
                <loop_wait_for_start/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>1.610</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_start>
                        <Name>loop_wait_for_start</Name>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_start>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_width</Name>
            <Loops>
                <loop_width/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>5.176</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_width>
                        <Name>loop_width</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 800</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_width>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>40</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="j_6_fu_207_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3060" URAM="0" VARIABLE="j_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol</Name>
            <Loops>
                <loop_wait_for_eol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>3.220</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_eol>
                        <Name>loop_wait_for_eol</Name>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_eol>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideo2MultiPixStream</Name>
            <Loops>
                <loop_height/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>5.899</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>648006</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.960 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 648006</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height>
                        <Name>loop_height</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 648000</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.960 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>7</min>
                                <max>810</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>7 ~ 810</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205</Instance>
                            <Instance>grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232</Instance>
                        </InstanceList>
                    </loop_height>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>156</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>426</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_300_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3056" URAM="0" VARIABLE="i_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2</Name>
            <Loops>
                <VITIS_LOOP_31_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_2>
                        <Name>VITIS_LOOP_31_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 800</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_2" OPTYPE="add" PRAGMA="" RTLNAME="x_22_fu_82_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:31" URAM="0" VARIABLE="x_22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_420_to_422_false_s</Name>
            <Loops>
                <VITIS_LOOP_29_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>643201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.864 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 643201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1>
                        <Name>VITIS_LOOP_29_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 643200</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.864 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>804</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 804</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92</Instance>
                        </InstanceList>
                    </VITIS_LOOP_29_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>198</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="y_24_fu_114_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:29" URAM="0" VARIABLE="y_24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2</Name>
            <Loops>
                <VITIS_LOOP_60_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_2>
                        <Name>VITIS_LOOP_60_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 800</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="x_16_fu_82_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:60" URAM="0" VARIABLE="x_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_422_to_444_false_s</Name>
            <Loops>
                <VITIS_LOOP_58_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>643201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.864 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 643201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_1>
                        <Name>VITIS_LOOP_58_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 643200</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.864 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>804</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 804</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92</Instance>
                        </InstanceList>
                    </VITIS_LOOP_58_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>198</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1" OPTYPE="add" PRAGMA="" RTLNAME="y_18_fu_114_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:58" URAM="0" VARIABLE="y_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2</Name>
            <Loops>
                <VITIS_LOOP_856_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_856_2>
                        <Name>VITIS_LOOP_856_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 800</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_856_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_856_2" OPTYPE="add" PRAGMA="" RTLNAME="x_2_fu_82_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:856" URAM="0" VARIABLE="x_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_yuv2rgb_false_s</Name>
            <Loops>
                <VITIS_LOOP_854_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>643201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.864 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 643201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_854_1>
                        <Name>VITIS_LOOP_854_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 643200</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.864 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>804</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 804</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80</Instance>
                        </InstanceList>
                    </VITIS_LOOP_854_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>180</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_854_1" OPTYPE="add" PRAGMA="" RTLNAME="y_4_fu_102_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:854" URAM="0" VARIABLE="y_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>reg_unsigned_short_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <LUT>0</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_start</Name>
            <Loops>
                <loop_wait_for_start/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>1.610</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_start>
                        <Name>loop_wait_for_start</Name>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_start>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideoAlpha2MultiPixStream_Pipeline_loop_width</Name>
            <Loops>
                <loop_width/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>5.176</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_width>
                        <Name>loop_width</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 800</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_width>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>48</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>158</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_width" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_222_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2960" URAM="0" VARIABLE="j_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol</Name>
            <Loops>
                <loop_wait_for_eol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>3.220</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_wait_for_eol>
                        <Name>loop_wait_for_eol</Name>
                        <TripCount>0</TripCount>
                        <Latency>0</Latency>
                        <AbsoluteTimeLatency>0 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_wait_for_eol>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AXIvideoAlpha2MultiPixStream</Name>
            <Loops>
                <loop_height/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>5.899</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>648006</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.960 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 648006</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_height>
                        <Name>loop_height</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 648000</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.960 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>7</min>
                                <max>810</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>7 ~ 810</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255</Instance>
                            <Instance>grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284</Instance>
                        </InstanceList>
                    </loop_height>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>200</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>489</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_height" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_360_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2956" URAM="0" VARIABLE="i_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2</Name>
            <Loops>
                <VITIS_LOOP_31_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_2>
                        <Name>VITIS_LOOP_31_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 800</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_2" OPTYPE="add" PRAGMA="" RTLNAME="x_24_fu_78_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:31" URAM="0" VARIABLE="x_24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_420_to_422_false_1</Name>
            <Loops>
                <VITIS_LOOP_29_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>643201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.864 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 643201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_29_1>
                        <Name>VITIS_LOOP_29_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 643200</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.864 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>804</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 804</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108</Instance>
                        </InstanceList>
                    </VITIS_LOOP_29_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>50</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>234</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="y_22_fu_140_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:29" URAM="0" VARIABLE="y_22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2</Name>
            <Loops>
                <VITIS_LOOP_60_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_2>
                        <Name>VITIS_LOOP_60_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 800</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_60_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="x_18_fu_78_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:60" URAM="0" VARIABLE="x_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_422_to_444_false_2</Name>
            <Loops>
                <VITIS_LOOP_58_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>643201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.864 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 643201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_1>
                        <Name>VITIS_LOOP_58_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 643200</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.864 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>804</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 804</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110</Instance>
                        </InstanceList>
                    </VITIS_LOOP_58_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>50</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>234</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_1" OPTYPE="add" PRAGMA="" RTLNAME="y_16_fu_132_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:58" URAM="0" VARIABLE="y_16"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2</Name>
            <Loops>
                <VITIS_LOOP_856_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_856_2>
                        <Name>VITIS_LOOP_856_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 800</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_856_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_856_2" OPTYPE="add" PRAGMA="" RTLNAME="x_4_fu_78_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:856" URAM="0" VARIABLE="x_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_yuv2rgb_false_3</Name>
            <Loops>
                <VITIS_LOOP_854_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>643201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.864 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 643201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_854_1>
                        <Name>VITIS_LOOP_854_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 643200</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.864 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>804</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 804</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110</Instance>
                        </InstanceList>
                    </VITIS_LOOP_854_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>50</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>234</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_854_1" OPTYPE="add" PRAGMA="" RTLNAME="y_2_fu_132_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:854" URAM="0" VARIABLE="y_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2</Name>
            <Loops>
                <VITIS_LOOP_62_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_62_2>
                        <Name>VITIS_LOOP_62_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 800</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_62_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_62_2" OPTYPE="add" PRAGMA="" RTLNAME="x_8_fu_78_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:62" URAM="0" VARIABLE="x_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_upsample_false_s</Name>
            <Loops>
                <VITIS_LOOP_60_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>643201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.864 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 643201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_1>
                        <Name>VITIS_LOOP_60_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 643200</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.864 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>804</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 804</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98</Instance>
                        </InstanceList>
                    </VITIS_LOOP_60_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>216</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1" OPTYPE="add" PRAGMA="" RTLNAME="y_8_fu_120_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:60" URAM="0" VARIABLE="y_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2</Name>
            <Loops>
                <VITIS_LOOP_158_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.350</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_158_2>
                        <Name>VITIS_LOOP_158_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 800</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_158_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_2" OPTYPE="add" PRAGMA="" RTLNAME="x_6_fu_78_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:158" URAM="0" VARIABLE="x_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_upsample_alpha_false_s</Name>
            <Loops>
                <VITIS_LOOP_156_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.350</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>643201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.864 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 643201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_156_1>
                        <Name>VITIS_LOOP_156_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 643200</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.864 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>804</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 804</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76</Instance>
                        </InstanceList>
                    </VITIS_LOOP_156_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>198</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_156_1" OPTYPE="add" PRAGMA="" RTLNAME="y_6_fu_106_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:156" URAM="0" VARIABLE="y_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3</Name>
            <Loops>
                <VITIS_LOOP_271_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.469</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_271_3>
                        <Name>VITIS_LOOP_271_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_271_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>144</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>369</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_3" OPTYPE="add" PRAGMA="" RTLNAME="x_12_fu_256_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:271" URAM="0" VARIABLE="x_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_271_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_9ns_17_1_1_U201" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:301" URAM="0" VARIABLE="mul_ln301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_3" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_6_fu_422_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_271_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9s_16ns_16_4_1_U202" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="mul_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_271_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9s_16ns_16_4_1_U202" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_3" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_7_fu_454_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_271_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9s_16ns_16_4_1_U203" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="mul_ln232_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_271_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9s_16ns_16_4_1_U203" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_271_3" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_8_fu_472_p2" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1542" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_271_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_9s_16ns_16_4_1_U204" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232" URAM="0" VARIABLE="mul_ln232_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_271_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_9s_16ns_16_4_1_U204" SOURCE="/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1541" URAM="0" VARIABLE="ret_V_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_core_alpha_true_true_s</Name>
            <Loops>
                <VITIS_LOOP_269_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.469</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_269_2>
                        <Name>VITIS_LOOP_269_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190</Instance>
                        </InstanceList>
                    </VITIS_LOOP_269_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>346</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>889</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add64_fu_278_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:251" URAM="0" VARIABLE="add64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add75_fu_291_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:252" URAM="0" VARIABLE="add75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_269_2" OPTYPE="add" PRAGMA="" RTLNAME="y_12_fu_318_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:269" URAM="0" VARIABLE="y_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2</Name>
            <Loops>
                <VITIS_LOOP_1001_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1001_2>
                        <Name>VITIS_LOOP_1001_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 800</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1001_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1001_2" OPTYPE="add" PRAGMA="" RTLNAME="x_10_fu_78_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:1001" URAM="0" VARIABLE="x_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_rgb2yuv_false_s</Name>
            <Loops>
                <VITIS_LOOP_999_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>643201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.864 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 643201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_999_1>
                        <Name>VITIS_LOOP_999_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 643200</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.864 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>804</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 804</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88</Instance>
                        </InstanceList>
                    </VITIS_LOOP_999_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>216</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_999_1" OPTYPE="add" PRAGMA="" RTLNAME="y_10_fu_110_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:999" URAM="0" VARIABLE="y_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2</Name>
            <Loops>
                <VITIS_LOOP_673_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_673_2>
                        <Name>VITIS_LOOP_673_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 800</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_673_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_673_2" OPTYPE="add" PRAGMA="" RTLNAME="x_14_fu_78_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:673" URAM="0" VARIABLE="x_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_444_to_422_false_s</Name>
            <Loops>
                <VITIS_LOOP_671_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>643201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.864 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 643201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_671_1>
                        <Name>VITIS_LOOP_671_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 643200</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.864 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>804</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 804</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88</Instance>
                        </InstanceList>
                    </VITIS_LOOP_671_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>216</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_671_1" OPTYPE="add" PRAGMA="" RTLNAME="y_14_fu_110_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:671" URAM="0" VARIABLE="y_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2</Name>
            <Loops>
                <VITIS_LOOP_463_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>802</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 802</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_463_2>
                        <Name>VITIS_LOOP_463_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 800</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 16.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_463_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>88</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_463_2" OPTYPE="add" PRAGMA="" RTLNAME="x_20_fu_78_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:463" URAM="0" VARIABLE="x_20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix_422_to_420_false_s</Name>
            <Loops>
                <VITIS_LOOP_461_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>7.816</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>643201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.864 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 643201</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_461_1>
                        <Name>VITIS_LOOP_461_1</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 643200</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.864 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>804</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 804</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88</Instance>
                        </InstanceList>
                    </VITIS_LOOP_461_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>216</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_461_1" OPTYPE="add" PRAGMA="" RTLNAME="y_20_fu_110_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:461" URAM="0" VARIABLE="y_20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3</Name>
            <Loops>
                <VITIS_LOOP_3188_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>3.908</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_3188_3>
                        <Name>VITIS_LOOP_3188_3</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 801</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ 16.020 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_3188_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>114</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3188_3" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_169_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3188" URAM="0" VARIABLE="j_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MultiPixStream2AXIvideo</Name>
            <Loops>
                <VITIS_LOOP_3186_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>5.013</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>644002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.880 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 644002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_3186_2>
                        <Name>VITIS_LOOP_3186_2</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>800</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 644000</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 12.880 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>805</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 805</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94</Instance>
                        </InstanceList>
                    </VITIS_LOOP_3186_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>96</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>243</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_143_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3138" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3186_2" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_163_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:3186" URAM="0" VARIABLE="i_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>VMixHlsDataFlowFunction</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.469</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>6535</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>8138</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>39</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerScaleFactor_1_c_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerScaleFactor_1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_1_c62_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerHeight_1_c62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_1_c61_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerHeight_1_c61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_1_c60_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerHeight_1_c60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_1_c59_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerHeight_1_c59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_1_c58_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerHeight_1_c58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerHeight_1_c_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerHeight_1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_1_c57_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerWidth_1_c57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_1_c56_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerWidth_1_c56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_1_c55_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerWidth_1_c55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_1_c54_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerWidth_1_c54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_1_c53_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerWidth_1_c53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerWidth_1_c_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerWidth_1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerStartY_1_c_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerStartY_1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerStartX_1_c_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerStartX_1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerAlpha_1_c_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerAlpha_1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_read1_c52_U" SOURCE="" URAM="0" VARIABLE="p_read1_c52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_read1_c51_U" SOURCE="" URAM="0" VARIABLE="p_read1_c51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_read1_c50_U" SOURCE="" URAM="0" VARIABLE="p_read1_c50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_read1_c49_U" SOURCE="" URAM="0" VARIABLE="p_read1_c49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_read1_c_U" SOURCE="" URAM="0" VARIABLE="p_read1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_read_c48_U" SOURCE="" URAM="0" VARIABLE="p_read_c48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_read_c47_U" SOURCE="" URAM="0" VARIABLE="p_read_c47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_read_c_U" SOURCE="" URAM="0" VARIABLE="p_read_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_layerEnable_c_U" SOURCE="" URAM="0" VARIABLE="HwReg_layerEnable_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_background_V_B_c_U" SOURCE="" URAM="0" VARIABLE="HwReg_background_V_B_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_background_U_G_c_U" SOURCE="" URAM="0" VARIABLE="HwReg_background_U_G_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_background_Y_R_c_U" SOURCE="" URAM="0" VARIABLE="HwReg_background_Y_R_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c46_U" SOURCE="" URAM="0" VARIABLE="HwReg_height_c46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c45_U" SOURCE="" URAM="0" VARIABLE="HwReg_height_c45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c44_U" SOURCE="" URAM="0" VARIABLE="HwReg_height_c44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c43_U" SOURCE="" URAM="0" VARIABLE="HwReg_height_c43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_height_c_U" SOURCE="" URAM="0" VARIABLE="HwReg_height_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c42_U" SOURCE="" URAM="0" VARIABLE="HwReg_width_c42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c41_U" SOURCE="" URAM="0" VARIABLE="HwReg_width_c41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c40_U" SOURCE="" URAM="0" VARIABLE="HwReg_width_c40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c39_U" SOURCE="" URAM="0" VARIABLE="HwReg_width_c39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="HwReg_width_c_U" SOURCE="" URAM="0" VARIABLE="HwReg_width_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer0_U" SOURCE="" URAM="0" VARIABLE="srcLayer0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer0Yuv422_U" SOURCE="" URAM="0" VARIABLE="srcLayer0Yuv422"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer0Yuv_U" SOURCE="" URAM="0" VARIABLE="srcLayer0Yuv"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="outLayer0_U" SOURCE="" URAM="0" VARIABLE="outLayer0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="outYuv_U" SOURCE="" URAM="0" VARIABLE="outYuv"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out422_U" SOURCE="" URAM="0" VARIABLE="out422"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out420_U" SOURCE="" URAM="0" VARIABLE="out420"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer1_U" SOURCE="" URAM="0" VARIABLE="srcLayer1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer1x_U" SOURCE="" URAM="0" VARIABLE="srcLayer1x"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer1Alpha_U" SOURCE="" URAM="0" VARIABLE="srcLayer1Alpha"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer1Alphax_U" SOURCE="" URAM="0" VARIABLE="srcLayer1Alphax"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="outLayer1_U" SOURCE="" URAM="0" VARIABLE="outLayer1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer1Yuv_U" SOURCE="" URAM="0" VARIABLE="srcLayer1Yuv"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer1Yuv422_U" SOURCE="" URAM="0" VARIABLE="srcLayer1Yuv422"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="srcLayer1Rgb_U" SOURCE="" URAM="0" VARIABLE="srcLayer1Rgb"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>v_mix</Name>
            <Loops>
                <VITIS_LOOP_2581_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>8.469</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_2581_1>
                        <Name>VITIS_LOOP_2581_1</Name>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_2581_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>7225</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>17</UTIL_FF>
                    <LUT>8912</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>42</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_2581_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln2581_fu_523_p2" SOURCE="/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:2581" URAM="0" VARIABLE="add_ln2581"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>srcLayer0_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer0Yuv422_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer0Yuv_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>outLayer0_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer1_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer1Alpha_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer1Yuv422_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer1Yuv_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer1Rgb_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer1x_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>srcLayer1Alphax_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>outLayer1_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>outYuv_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>out422_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>out420_U</Name>
            <ParentInst>grp_VMixHlsDataFlowFunction_fu_398</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_export library="ip" vendor="xilinx.com" version="5.2"/>
        <config_interface m_axi_addr64="0" m_axi_flush_mode="1"/>
        <config_rtl module_prefix="design_1_v_mix_0_0_"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="s_axis_video" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_video" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="s_axis_video1" index="1" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="s_axis_video1" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="width" index="2" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="width" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="height" index="3" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="height" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="video_format" index="4" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="video_format" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="background_Y_R" index="5" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="background_Y_R" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="background_U_G" index="6" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="background_U_G" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="background_V_B" index="7" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="background_V_B" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerEnable" index="8" direction="in" srcType="unsigned int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="layerEnable" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerAlpha" index="9" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="port" interface="layerAlpha_0" name="layerAlpha_0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerStartX" index="10" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="port" interface="layerStartX_0" name="layerStartX_0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerStartY" index="11" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="port" interface="layerStartY_0" name="layerStartY_0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerWidth" index="12" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="port" interface="layerWidth_0" name="layerWidth_0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerHeight" index="13" direction="in" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="port" interface="layerHeight_0" name="layerHeight_0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerScaleFactor" index="14" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="in"/>
                <hwRef type="port" interface="layerScaleFactor_0" name="layerScaleFactor_0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerVideoFormat" index="15" direction="unused" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="layerVideoFormat_address0" name="layerVideoFormat_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_ce0" name="layerVideoFormat_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_we0" name="layerVideoFormat_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_d0" name="layerVideoFormat_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_q0" name="layerVideoFormat_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="layerVideoFormat_address1" name="layerVideoFormat_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_ce1" name="layerVideoFormat_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_we1" name="layerVideoFormat_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_d1" name="layerVideoFormat_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="layerVideoFormat_q1" name="layerVideoFormat_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layerStride" index="16" direction="unused" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_CTRL" name="" usage="data" direction="unused"/>
                <hwRef type="port" interface="layerStride_0" name="layerStride_0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="reserve" index="17" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_CTRL" name="reserve" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K11" index="18" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K11" name="K11" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K12" index="19" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K12" name="K12" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K13" index="20" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K13" name="K13" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K21" index="21" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K21" name="K21" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K22" index="22" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K22" name="K22" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K23" index="23" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K23" name="K23" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K31" index="24" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K31" name="K31" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K32" index="25" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K32" name="K32" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K33" index="26" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K33" name="K33" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ROffset" index="27" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="ROffset" name="ROffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="GOffset" index="28" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="GOffset" name="GOffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="BOffset" index="29" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="BOffset" name="BOffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K11_2" index="30" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K11_2" name="K11_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K12_2" index="31" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K12_2" name="K12_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K13_2" index="32" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K13_2" name="K13_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K21_2" index="33" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K21_2" name="K21_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K22_2" index="34" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K22_2" name="K22_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K23_2" index="35" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K23_2" name="K23_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K31_2" index="36" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K31_2" name="K31_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K32_2" index="37" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K32_2" name="K32_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="K33_2" index="38" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="K33_2" name="K33_2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="YOffset" index="39" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="YOffset" name="YOffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="UOffset" index="40" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="UOffset" name="UOffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="VOffset" index="41" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="VOffset" name="VOffset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m_axis_video" index="42" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="m_axis_video" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="12" portPrefix="s_axi_CTRL_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_CTRL_ARADDR</port>
                <port>s_axi_CTRL_ARREADY</port>
                <port>s_axi_CTRL_ARVALID</port>
                <port>s_axi_CTRL_AWADDR</port>
                <port>s_axi_CTRL_AWREADY</port>
                <port>s_axi_CTRL_AWVALID</port>
                <port>s_axi_CTRL_BREADY</port>
                <port>s_axi_CTRL_BRESP</port>
                <port>s_axi_CTRL_BVALID</port>
                <port>s_axi_CTRL_RDATA</port>
                <port>s_axi_CTRL_RREADY</port>
                <port>s_axi_CTRL_RRESP</port>
                <port>s_axi_CTRL_RVALID</port>
                <port>s_axi_CTRL_WDATA</port>
                <port>s_axi_CTRL_WREADY</port>
                <port>s_axi_CTRL_WSTRB</port>
                <port>s_axi_CTRL_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="width" access="W" description="Data signal of width" range="32">
                    <fields>
                        <field offset="0" width="16" name="width" access="W" description="Bit 15 to 0 of width"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x18" name="height" access="W" description="Data signal of height" range="32">
                    <fields>
                        <field offset="0" width="16" name="height" access="W" description="Bit 15 to 0 of height"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="video_format" access="W" description="Data signal of video_format" range="32">
                    <fields>
                        <field offset="0" width="16" name="video_format" access="W" description="Bit 15 to 0 of video_format"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x28" name="background_Y_R" access="W" description="Data signal of background_Y_R" range="32">
                    <fields>
                        <field offset="0" width="16" name="background_Y_R" access="W" description="Bit 15 to 0 of background_Y_R"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x30" name="background_U_G" access="W" description="Data signal of background_U_G" range="32">
                    <fields>
                        <field offset="0" width="16" name="background_U_G" access="W" description="Bit 15 to 0 of background_U_G"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x38" name="background_V_B" access="W" description="Data signal of background_V_B" range="32">
                    <fields>
                        <field offset="0" width="16" name="background_V_B" access="W" description="Bit 15 to 0 of background_V_B"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x40" name="layerEnable" access="W" description="Data signal of layerEnable" range="32">
                    <fields>
                        <field offset="0" width="32" name="layerEnable" access="W" description="Bit 31 to 0 of layerEnable"/>
                    </fields>
                </register>
                <register offset="0x200" name="layerAlpha_1" access="W" description="Data signal of layerAlpha_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerAlpha_1" access="W" description="Bit 15 to 0 of layerAlpha_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x208" name="layerStartX_1" access="W" description="Data signal of layerStartX_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerStartX_1" access="W" description="Bit 15 to 0 of layerStartX_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x210" name="layerStartY_1" access="W" description="Data signal of layerStartY_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerStartY_1" access="W" description="Bit 15 to 0 of layerStartY_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x218" name="layerWidth_1" access="W" description="Data signal of layerWidth_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerWidth_1" access="W" description="Bit 15 to 0 of layerWidth_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x220" name="layerStride_1" access="W" description="Data signal of layerStride_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerStride_1" access="W" description="Bit 15 to 0 of layerStride_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x228" name="layerHeight_1" access="W" description="Data signal of layerHeight_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="layerHeight_1" access="W" description="Bit 15 to 0 of layerHeight_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x230" name="layerScaleFactor_1" access="W" description="Data signal of layerScaleFactor_1" range="32">
                    <fields>
                        <field offset="0" width="8" name="layerScaleFactor_1" access="W" description="Bit 7 to 0 of layerScaleFactor_1"/>
                        <field offset="8" width="24" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xff0" name="reserve" access="W" description="Data signal of reserve" range="32">
                    <fields>
                        <field offset="0" width="16" name="reserve" access="W" description="Bit 15 to 0 of reserve"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="width"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="height"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="video_format"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="background_Y_R"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="background_U_G"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="background_V_B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="layerEnable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="512" argName="layerAlpha"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="520" argName="layerStartX"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="528" argName="layerStartY"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="536" argName="layerWidth"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="552" argName="layerHeight"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="560" argName="layerScaleFactor"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="544" argName="layerStride"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="4080" argName="reserve"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL:s_axis_video:s_axis_video1:m_axis_video</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="s_axis_video" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="24" portPrefix="s_axis_video_">
            <ports>
                <port>s_axis_video_TDATA</port>
                <port>s_axis_video_TDEST</port>
                <port>s_axis_video_TID</port>
                <port>s_axis_video_TKEEP</port>
                <port>s_axis_video_TLAST</port>
                <port>s_axis_video_TREADY</port>
                <port>s_axis_video_TSTRB</port>
                <port>s_axis_video_TUSER</port>
                <port>s_axis_video_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="s_axis_video"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axis_video1" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="32" portPrefix="s_axis_video1_">
            <ports>
                <port>s_axis_video1_TDATA</port>
                <port>s_axis_video1_TDEST</port>
                <port>s_axis_video1_TID</port>
                <port>s_axis_video1_TKEEP</port>
                <port>s_axis_video1_TLAST</port>
                <port>s_axis_video1_TREADY</port>
                <port>s_axis_video1_TSTRB</port>
                <port>s_axis_video1_TUSER</port>
                <port>s_axis_video1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="s_axis_video1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerAlpha_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="layerAlpha_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerAlpha_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layerAlpha"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerStartX_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="layerStartX_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerStartX_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layerStartX"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerStartY_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="layerStartY_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerStartY_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layerStartY"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerWidth_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="layerWidth_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerWidth_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layerWidth"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerHeight_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="layerHeight_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerHeight_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layerHeight"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerScaleFactor_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="layerScaleFactor_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerScaleFactor_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layerScaleFactor"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerVideoFormat_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="layerVideoFormat_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerVideoFormat_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="layerVideoFormat"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerVideoFormat_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layerVideoFormat_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerVideoFormat_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="layerVideoFormat"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerVideoFormat_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="layerVideoFormat_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerVideoFormat_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="layerVideoFormat"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerVideoFormat_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="layerVideoFormat_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerVideoFormat_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="layerVideoFormat"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerVideoFormat_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="layerVideoFormat_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerVideoFormat_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="layerVideoFormat"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerVideoFormat_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="layerVideoFormat_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerVideoFormat_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="layerVideoFormat"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layerStride_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="layerStride_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>layerStride_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layerStride"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K11" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K11">DATA</portMap>
            </portMaps>
            <ports>
                <port>K11</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K11"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K12" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K12">DATA</portMap>
            </portMaps>
            <ports>
                <port>K12</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K12"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K13" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K13">DATA</portMap>
            </portMaps>
            <ports>
                <port>K13</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K13"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K21" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K21">DATA</portMap>
            </portMaps>
            <ports>
                <port>K21</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K21"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K22" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K22">DATA</portMap>
            </portMaps>
            <ports>
                <port>K22</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K22"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K23" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K23">DATA</portMap>
            </portMaps>
            <ports>
                <port>K23</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K23"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K31" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K31">DATA</portMap>
            </portMaps>
            <ports>
                <port>K31</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K31"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K32" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K32">DATA</portMap>
            </portMaps>
            <ports>
                <port>K32</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K32"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K33" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K33">DATA</portMap>
            </portMaps>
            <ports>
                <port>K33</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K33"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ROffset" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="ROffset">DATA</portMap>
            </portMaps>
            <ports>
                <port>ROffset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ROffset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="GOffset" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="GOffset">DATA</portMap>
            </portMaps>
            <ports>
                <port>GOffset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="GOffset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="BOffset" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="BOffset">DATA</portMap>
            </portMaps>
            <ports>
                <port>BOffset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="BOffset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K11_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K11_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K11_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K11_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K12_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K12_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K12_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K12_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K13_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K13_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K13_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K13_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K21_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K21_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K21_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K21_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K22_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K22_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K22_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K22_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K23_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K23_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K23_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K23_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K31_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K31_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K31_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K31_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K32_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K32_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K32_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K32_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="K33_2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="K33_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>K33_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="K33_2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="YOffset" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="YOffset">DATA</portMap>
            </portMaps>
            <ports>
                <port>YOffset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="YOffset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="UOffset" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="UOffset">DATA</portMap>
            </portMaps>
            <ports>
                <port>UOffset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="UOffset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="VOffset" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="VOffset">DATA</portMap>
            </portMaps>
            <ports>
                <port>VOffset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="VOffset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axis_video" type="axi4stream" busTypeName="axis" mode="master" dataWidth="24" portPrefix="m_axis_video_">
            <ports>
                <port>m_axis_video_TDATA</port>
                <port>m_axis_video_TDEST</port>
                <port>m_axis_video_TID</port>
                <port>m_axis_video_TKEEP</port>
                <port>m_axis_video_TLAST</port>
                <port>m_axis_video_TREADY</port>
                <port>m_axis_video_TSTRB</port>
                <port>m_axis_video_TUSER</port>
                <port>m_axis_video_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="m_axis_video"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL">32, 12, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL">width, 0x10, 32, W, Data signal of width, </column>
                    <column name="s_axi_CTRL">height, 0x18, 32, W, Data signal of height, </column>
                    <column name="s_axi_CTRL">video_format, 0x20, 32, W, Data signal of video_format, </column>
                    <column name="s_axi_CTRL">background_Y_R, 0x28, 32, W, Data signal of background_Y_R, </column>
                    <column name="s_axi_CTRL">background_U_G, 0x30, 32, W, Data signal of background_U_G, </column>
                    <column name="s_axi_CTRL">background_V_B, 0x38, 32, W, Data signal of background_V_B, </column>
                    <column name="s_axi_CTRL">layerEnable, 0x40, 32, W, Data signal of layerEnable, </column>
                    <column name="s_axi_CTRL">layerAlpha_1, 0x200, 32, W, Data signal of layerAlpha_1, </column>
                    <column name="s_axi_CTRL">layerStartX_1, 0x208, 32, W, Data signal of layerStartX_1, </column>
                    <column name="s_axi_CTRL">layerStartY_1, 0x210, 32, W, Data signal of layerStartY_1, </column>
                    <column name="s_axi_CTRL">layerWidth_1, 0x218, 32, W, Data signal of layerWidth_1, </column>
                    <column name="s_axi_CTRL">layerStride_1, 0x220, 32, W, Data signal of layerStride_1, </column>
                    <column name="s_axi_CTRL">layerHeight_1, 0x228, 32, W, Data signal of layerHeight_1, </column>
                    <column name="s_axi_CTRL">layerScaleFactor_1, 0x230, 32, W, Data signal of layerScaleFactor_1, </column>
                    <column name="s_axi_CTRL">reserve, 0xff0, 32, W, Data signal of reserve, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="11">Interface, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="m_axis_video">both, 24, 1, 1, 3, 1, 1, 3, 1, 1, </column>
                    <column name="s_axis_video">both, 24, 1, 1, 3, 1, 1, 3, 1, 1, </column>
                    <column name="s_axis_video1">both, 32, 1, 1, 4, 1, 1, 4, 1, 1, </column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="layerVideoFormat_address0">1, , </column>
                    <column name="layerVideoFormat_address1">1, , </column>
                    <column name="layerVideoFormat_d0">8, , </column>
                    <column name="layerVideoFormat_d1">8, , </column>
                    <column name="layerVideoFormat_q0">8, , </column>
                    <column name="layerVideoFormat_q1">8, , </column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="BOffset">ap_none, 32, , </column>
                    <column name="GOffset">ap_none, 32, , </column>
                    <column name="K11">ap_none, 32, , </column>
                    <column name="K11_2">ap_none, 32, , </column>
                    <column name="K12">ap_none, 32, , </column>
                    <column name="K12_2">ap_none, 32, , </column>
                    <column name="K13">ap_none, 32, , </column>
                    <column name="K13_2">ap_none, 32, , </column>
                    <column name="K21">ap_none, 32, , </column>
                    <column name="K21_2">ap_none, 32, , </column>
                    <column name="K22">ap_none, 32, , </column>
                    <column name="K22_2">ap_none, 32, , </column>
                    <column name="K23">ap_none, 32, , </column>
                    <column name="K23_2">ap_none, 32, , </column>
                    <column name="K31">ap_none, 32, , </column>
                    <column name="K31_2">ap_none, 32, , </column>
                    <column name="K32">ap_none, 32, , </column>
                    <column name="K32_2">ap_none, 32, , </column>
                    <column name="K33">ap_none, 32, , </column>
                    <column name="K33_2">ap_none, 32, , </column>
                    <column name="ROffset">ap_none, 32, , </column>
                    <column name="UOffset">ap_none, 32, , </column>
                    <column name="VOffset">ap_none, 32, , </column>
                    <column name="YOffset">ap_none, 32, , </column>
                    <column name="layerAlpha_0">ap_none, 16, , </column>
                    <column name="layerHeight_0">ap_none, 16, , </column>
                    <column name="layerScaleFactor_0">ap_none, 8, , </column>
                    <column name="layerStartX_0">ap_none, 16, , </column>
                    <column name="layerStartY_0">ap_none, 16, , </column>
                    <column name="layerStride_0">ap_none, 16, , </column>
                    <column name="layerWidth_0">ap_none, 16, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="s_axis_video">in, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="s_axis_video1">in, stream&lt;hls::axis&lt;ap_uint&lt;32&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="width">in, unsigned short</column>
                    <column name="height">in, unsigned short</column>
                    <column name="video_format">in, unsigned short</column>
                    <column name="background_Y_R">in, unsigned short</column>
                    <column name="background_U_G">in, unsigned short</column>
                    <column name="background_V_B">in, unsigned short</column>
                    <column name="layerEnable">in, unsigned int</column>
                    <column name="layerAlpha">in, unsigned short*</column>
                    <column name="layerStartX">in, unsigned short*</column>
                    <column name="layerStartY">in, unsigned short*</column>
                    <column name="layerWidth">in, unsigned short*</column>
                    <column name="layerHeight">in, unsigned short*</column>
                    <column name="layerScaleFactor">in, unsigned char*</column>
                    <column name="layerVideoFormat">unused, unsigned char*</column>
                    <column name="layerStride">unused, unsigned short*</column>
                    <column name="reserve">in, unsigned short</column>
                    <column name="K11">in, int</column>
                    <column name="K12">in, int</column>
                    <column name="K13">in, int</column>
                    <column name="K21">in, int</column>
                    <column name="K22">in, int</column>
                    <column name="K23">in, int</column>
                    <column name="K31">in, int</column>
                    <column name="K32">in, int</column>
                    <column name="K33">in, int</column>
                    <column name="ROffset">in, int</column>
                    <column name="GOffset">in, int</column>
                    <column name="BOffset">in, int</column>
                    <column name="K11_2">in, int</column>
                    <column name="K12_2">in, int</column>
                    <column name="K13_2">in, int</column>
                    <column name="K21_2">in, int</column>
                    <column name="K22_2">in, int</column>
                    <column name="K23_2">in, int</column>
                    <column name="K31_2">in, int</column>
                    <column name="K32_2">in, int</column>
                    <column name="K33_2">in, int</column>
                    <column name="YOffset">in, int</column>
                    <column name="UOffset">in, int</column>
                    <column name="VOffset">in, int</column>
                    <column name="m_axis_video">out, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 1 1&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="s_axis_video">s_axis_video, interface, , </column>
                    <column name="s_axis_video1">s_axis_video1, interface, , </column>
                    <column name="width">s_axi_CTRL, register, , name=width offset=0x10 range=32</column>
                    <column name="height">s_axi_CTRL, register, , name=height offset=0x18 range=32</column>
                    <column name="video_format">s_axi_CTRL, register, , name=video_format offset=0x20 range=32</column>
                    <column name="background_Y_R">s_axi_CTRL, register, , name=background_Y_R offset=0x28 range=32</column>
                    <column name="background_U_G">s_axi_CTRL, register, , name=background_U_G offset=0x30 range=32</column>
                    <column name="background_V_B">s_axi_CTRL, register, , name=background_V_B offset=0x38 range=32</column>
                    <column name="layerEnable">s_axi_CTRL, register, , name=layerEnable offset=0x40 range=32</column>
                    <column name="layerAlpha">s_axi_CTRL, interface, , </column>
                    <column name="layerAlpha">layerAlpha_0, port, , </column>
                    <column name="layerStartX">s_axi_CTRL, interface, , </column>
                    <column name="layerStartX">layerStartX_0, port, , </column>
                    <column name="layerStartY">s_axi_CTRL, interface, , </column>
                    <column name="layerStartY">layerStartY_0, port, , </column>
                    <column name="layerWidth">s_axi_CTRL, interface, , </column>
                    <column name="layerWidth">layerWidth_0, port, , </column>
                    <column name="layerHeight">s_axi_CTRL, interface, , </column>
                    <column name="layerHeight">layerHeight_0, port, , </column>
                    <column name="layerScaleFactor">s_axi_CTRL, interface, , </column>
                    <column name="layerScaleFactor">layerScaleFactor_0, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_address0, port, offset, </column>
                    <column name="layerVideoFormat">layerVideoFormat_ce0, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_we0, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_d0, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_q0, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_address1, port, offset, </column>
                    <column name="layerVideoFormat">layerVideoFormat_ce1, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_we1, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_d1, port, , </column>
                    <column name="layerVideoFormat">layerVideoFormat_q1, port, , </column>
                    <column name="layerStride">s_axi_CTRL, interface, , </column>
                    <column name="layerStride">layerStride_0, port, , </column>
                    <column name="reserve">s_axi_CTRL, register, , name=reserve offset=0xff0 range=32</column>
                    <column name="K11">K11, port, , </column>
                    <column name="K12">K12, port, , </column>
                    <column name="K13">K13, port, , </column>
                    <column name="K21">K21, port, , </column>
                    <column name="K22">K22, port, , </column>
                    <column name="K23">K23, port, , </column>
                    <column name="K31">K31, port, , </column>
                    <column name="K32">K32, port, , </column>
                    <column name="K33">K33, port, , </column>
                    <column name="ROffset">ROffset, port, , </column>
                    <column name="GOffset">GOffset, port, , </column>
                    <column name="BOffset">BOffset, port, , </column>
                    <column name="K11_2">K11_2, port, , </column>
                    <column name="K12_2">K12_2, port, , </column>
                    <column name="K13_2">K13_2, port, , </column>
                    <column name="K21_2">K21_2, port, , </column>
                    <column name="K22_2">K22_2, port, , </column>
                    <column name="K23_2">K23_2, port, , </column>
                    <column name="K31_2">K31_2, port, , </column>
                    <column name="K32_2">K32_2, port, , </column>
                    <column name="K33_2">K33_2, port, , </column>
                    <column name="YOffset">YOffset, port, , </column>
                    <column name="UOffset">UOffset, port, , </column>
                    <column name="VOffset">VOffset, port, , </column>
                    <column name="m_axis_video">m_axis_video, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_axi_io.h:47" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_axi_io.h:54" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_axi_io.h:62" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_axi_io.h:70" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_axi_io.h:76" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_axi_io.h:83" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_axi_io.h:91" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_axi_io.h:99" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:117" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:131" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:145" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:157" status="valid" parentFunction="kernel_and_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:163" status="valid" parentFunction="kernel_and_apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:175" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:184" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:193" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:202" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:216" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:227" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:238" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:249" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:262" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:274" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:290" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:320" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:329" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:356" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:357" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:388" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:389" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:428" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:429" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:460" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:461" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:492" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:493" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:524" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:531" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:532" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:556" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:565" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:566" status="valid" parentFunction="arithm_pro" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:588" status="valid" parentFunction="reduce_opr" variable="dst_buffer" isDirective="0" options="variable=dst_buffer complete dim=1"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:589" status="valid" parentFunction="reduce_opr" variable="dst_buffer" isDirective="0" options="variable=dst_buffer complete dim=2"/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:596" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:601" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:602" status="valid" parentFunction="reduce_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:705" status="valid" parentFunction="mins" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:725" status="valid" parentFunction="maxs" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:929" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:941" status="valid" parentFunction="zero" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1012" status="valid" parentFunction="cmps" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1088" status="valid" parentFunction="range" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1089" status="valid" parentFunction="range" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1108" status="valid" parentFunction="sum" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1124" status="valid" parentFunction="avg" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1142" status="valid" parentFunction="avg" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1219" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1234" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1235" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1262" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1278" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1279" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1314" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1329" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1330" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1379" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1395" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1396" status="valid" parentFunction="get_max_min" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1491" status="valid" parentFunction="threshold" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1492" status="valid" parentFunction="threshold" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1532" status="valid" parentFunction="consume" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1533" status="valid" parentFunction="consume" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1559" status="valid" parentFunction="duplicate" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1560" status="valid" parentFunction="duplicate" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1590" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1591" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1623" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1624" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1659" status="valid" parentFunction="split" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1660" status="valid" parentFunction="split" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1692" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1693" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1725" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1726" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1761" status="valid" parentFunction="merge" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h:1762" status="valid" parentFunction="merge" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:183" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:184" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:188" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:189" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:194" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:195" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:200" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:201" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:206" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:207" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:217" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:219" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:238" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:240" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:247" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:250" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:258" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:261" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:269" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:272" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:280" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:283" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:292" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:295" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:303" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:306" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:315" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:318" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:326" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:329" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:341" status="valid" parentFunction="scalar_to_yuv422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:349" status="valid" parentFunction="yuv422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:359" status="valid" parentFunction="scalar_to_yuv444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:368" status="valid" parentFunction="yuv444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:379" status="valid" parentFunction="scalar_to_rgb_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:388" status="valid" parentFunction="rgb_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:399" status="valid" parentFunction="scalar_to_yuva422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:408" status="valid" parentFunction="yuva422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:419" status="valid" parentFunction="scalar_to_yuva444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:429" status="valid" parentFunction="yuva444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:441" status="valid" parentFunction="scalar_to_rgba_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:451" status="valid" parentFunction="rgba_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:463" status="valid" parentFunction="scalar_to_yuva420_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:471" status="valid" parentFunction="yuva420_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:481" status="valid" parentFunction="scalar_to_yuvd422_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:490" status="valid" parentFunction="yuvd422_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:501" status="valid" parentFunction="scalar_to_yuvd444_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:511" status="valid" parentFunction="yuvd444_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:523" status="valid" parentFunction="scalar_to_rgbd_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:533" status="valid" parentFunction="rgbd_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:545" status="valid" parentFunction="scalar_to_bayer_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:552" status="valid" parentFunction="bayer_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:561" status="valid" parentFunction="scalar_to_luma_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:568" status="valid" parentFunction="luma_8_to_scalar" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:590" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:597" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="aggregate" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:598" status="valid" parentFunction="write" variable="data_stream" isDirective="0" options="variable=data_stream"/>
        <Pragma type="protocol" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:604" status="valid" parentFunction="write" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:606" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:615" status="valid" parentFunction="operator&gt;&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:622" status="valid" parentFunction="operator&lt;&lt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:640" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:646" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:652" status="valid" parentFunction="mat&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:658" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:667" status="valid" parentFunction="assignto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:674" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="protocol" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:681" status="valid" parentFunction="read" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:683" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:692" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:698" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="aggregate" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:699" status="valid" parentFunction="write" variable="data_stream" isDirective="0" options="variable=data_stream"/>
        <Pragma type="protocol" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:705" status="valid" parentFunction="write" variable="" isDirective="0" options="floating"/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:707" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:715" status="valid" parentFunction="operator&gt;&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:721" status="valid" parentFunction="operator&lt;&lt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:727" status="valid" parentFunction="empty" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:730" status="valid" parentFunction="empty" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:742" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:748" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h:753" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:49" status="valid" parentFunction="fast_pixel_diff" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:91" status="valid" parentFunction="corescore" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:99" status="valid" parentFunction="corescore" variable="flag_d_min2" isDirective="0" options="variable=flag_d_min2 dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:100" status="valid" parentFunction="corescore" variable="flag_d_max2" isDirective="0" options="variable=flag_d_max2 dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:101" status="valid" parentFunction="corescore" variable="flag_d_min4" isDirective="0" options="variable=flag_d_min4 dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:102" status="valid" parentFunction="corescore" variable="flag_d_max4" isDirective="0" options="variable=flag_d_max4 dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:160" status="valid" parentFunction="fast_judge" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:161" status="valid" parentFunction="fast_judge" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:163" status="valid" parentFunction="fast_judge" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:193" status="valid" parentFunction="fast_nonmax" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:235" status="valid" parentFunction="fast_t_opr" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:236" status="valid" parentFunction="fast_t_opr" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:246" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:247" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:324" status="valid" parentFunction="fastx" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:352" status="valid" parentFunction="fast_t_opr" variable="flag_val" isDirective="0" options="variable=flag_val dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:353" status="valid" parentFunction="fast_t_opr" variable="flag_d" isDirective="0" options="variable=flag_d dim=0"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:363" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:364" status="valid" parentFunction="fast_t_opr" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:446" status="valid" parentFunction="fastx" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:474" status="valid" parentFunction="paintmask" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h:475" status="valid" parentFunction="paintmask" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h:59" status="valid" parentFunction="haarfeature" variable="rect" isDirective="0" options="variable=rect complete dim=1"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h:70" status="valid" parentFunction="haarclassifier&lt;feature_max&gt;" variable="haar_feature" isDirective="0" options="variable=haar_feature complete dim=1"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h:85" status="valid" parentFunction="haarstageclassifier&lt;stage, classifier_all, feature_max&gt;" variable="classifier" isDirective="0" options="variable=classifier complete dim=1"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h:174" status="valid" parentFunction="intergral_win" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h:191" status="valid" parentFunction="icvevalhidhaarclassifier" variable="" isDirective="0" options="off"/>
        <Pragma type="function_instantiate" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h:192" status="valid" parentFunction="icvevalhidhaarclassifier" variable="classifier" isDirective="0" options="variable=classifier"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h:227" status="valid" parentFunction="runhaarclassifiercascade" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h:284" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h:285" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h:286" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="expression_balance" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h:289" status="valid" parentFunction="haarclassifierobject_opr" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h:398" status="valid" parentFunction="haarclassifierobject" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h:462" status="valid" parentFunction="combin_mask" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h:503" status="valid" parentFunction="haarclassifierobject_group" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:88" status="valid" parentFunction="ismax" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:115" status="valid" parentFunction="findmax" variable="" isDirective="0" options="MAX=ROWS"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:118" status="valid" parentFunction="findmax" variable="" isDirective="0" options="ARRAY INTER FALSE"/>
        <Pragma type="loop_tripcount" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:119" status="valid" parentFunction="findmax" variable="" isDirective="0" options="MAX=COLS"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:120" status="valid" parentFunction="findmax" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:121" status="valid" parentFunction="findmax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:184" status="valid" parentFunction="calcim" variable="" isDirective="0" options="MAX=ROWS"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:187" status="valid" parentFunction="calcim" variable="" isDirective="0" options="ARRAY INTER FALSE"/>
        <Pragma type="loop_tripcount" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:188" status="valid" parentFunction="calcim" variable="" isDirective="0" options="MAX=COLS"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:189" status="valid" parentFunction="calcim" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:190" status="valid" parentFunction="calcim" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:214" status="valid" parentFunction="harris_opr" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:215" status="valid" parentFunction="harris_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:270" status="valid" parentFunction="cornerharris" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h:311" status="valid" parentFunction="harris" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_histogram.h:64" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_histogram.h:80" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_histogram.h:81" status="valid" parentFunction="equalize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_histogram.h:82" status="valid" parentFunction="equalize" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="latency" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_histogram.h:98" status="valid" parentFunction="equalize" variable="" isDirective="0" options="min=0 max=1"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_histogram.h:143" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_histogram.h:154" status="valid" parentFunction="equalize" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_histogram.h:178" status="valid" parentFunction="equalizehist" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:104" status="valid" parentFunction="houghpolar" variable="addr" isDirective="0" options="variable=addr complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:105" status="valid" parentFunction="houghpolar" variable="accbuf" isDirective="0" options="variable=accbuf complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:111" status="valid" parentFunction="houghpolar" variable="sinval" isDirective="0" options="variable=sinval complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:112" status="valid" parentFunction="houghpolar" variable="cosval" isDirective="0" options="variable=cosval complete dim=0"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:117" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:135" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:136" status="valid" parentFunction="houghpolar" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:178" status="valid" parentFunction="sort_insert" variable="&amp;accum_buf" isDirective="0" options="variable=&amp;accum_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:179" status="valid" parentFunction="sort_insert" variable="lines_val" isDirective="0" options="variable=lines_val complete dim=1"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:180" status="valid" parentFunction="sort_insert" variable="lines" isDirective="0" options="variable=lines complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:181" status="valid" parentFunction="sort_insert" variable="&amp;accum_win" isDirective="0" options="variable=&amp;accum_win complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:182" status="valid" parentFunction="sort_insert" variable="lines_flag" isDirective="0" options="variable=lines_flag complete dim=0"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:198" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options="array intra false"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:199" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:200" status="valid" parentFunction="sort_insert" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h:320" status="valid" parentFunction="houghlines2" variable="_accum" isDirective="0" options="variable=_accum complete dim=1"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgbase.h:115" status="valid" parentFunction="borderinterpolate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgbase.h:161" status="valid" parentFunction="normalizeanchor" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgbase.h:188" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options="min=20 max=2000"/>
        <Pragma type="loop_tripcount" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgbase.h:190" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options="min=20 max=2000"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgbase.h:192" status="valid" parentFunction="duplicateimagen" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:152" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:178" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:280" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:302" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:316" status="valid" parentFunction="getstructuringelement" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:373" status="valid" parentFunction="fill_pixelkernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:396" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:413" status="valid" parentFunction="filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:414" status="valid" parentFunction="filter" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:415" status="valid" parentFunction="filter" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:416" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:417" status="valid" parentFunction="filter" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:447" status="valid" parentFunction="filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:448" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:449" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:527" status="valid" parentFunction="get_parameters" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:589" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:598" status="valid" parentFunction="filter" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:599" status="valid" parentFunction="filter" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:600" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:601" status="valid" parentFunction="filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:628" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:629" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:716" status="valid" parentFunction="column_filter" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:717" status="valid" parentFunction="column_filter" variable="&amp;kernelY" isDirective="0" options="variable=&amp;kernelY complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:718" status="valid" parentFunction="column_filter" variable="src_kernel_winY" isDirective="0" options="variable=src_kernel_winY complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:719" status="valid" parentFunction="column_filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:762" status="valid" parentFunction="column_filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:763" status="valid" parentFunction="column_filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:764" status="valid" parentFunction="column_filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:850" status="valid" parentFunction="row_filter" variable="&amp;kernelX" isDirective="0" options="variable=&amp;kernelX complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:851" status="valid" parentFunction="row_filter" variable="src_kernel_winX" isDirective="0" options="variable=src_kernel_winX complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:852" status="valid" parentFunction="row_filter" variable="src_kernel_winX_temp" isDirective="0" options="variable=src_kernel_winX_temp complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:853" status="valid" parentFunction="row_filter" variable="row_buf" isDirective="0" options="variable=row_buf complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:854" status="valid" parentFunction="row_filter" variable="l_border_buf" isDirective="0" options="variable=l_border_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:855" status="valid" parentFunction="row_filter" variable="r_border_buf" isDirective="0" options="variable=r_border_buf complete dim=1"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:911" status="valid" parentFunction="row_filter" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:912" status="valid" parentFunction="row_filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:913" status="valid" parentFunction="row_filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:979" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:980" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1002" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1023" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1034" status="valid" parentFunction="filter" variable="&amp;kernelX" isDirective="0" options="variable=&amp;kernelX complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1035" status="valid" parentFunction="filter" variable="&amp;kernelY" isDirective="0" options="variable=&amp;kernelY complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1036" status="valid" parentFunction="filter" variable="src_kernel_winX" isDirective="0" options="variable=src_kernel_winX complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1037" status="valid" parentFunction="filter" variable="src_kernel_winX_temp" isDirective="0" options="variable=src_kernel_winX_temp complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1038" status="valid" parentFunction="filter" variable="src_kernel_winY" isDirective="0" options="variable=src_kernel_winY complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1039" status="valid" parentFunction="filter" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1060" status="valid" parentFunction="filter" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1061" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1130" status="valid" parentFunction="filter" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1157" status="valid" parentFunction="filter_opr_iter" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1159" status="valid" parentFunction="filter_opr_iter" variable="internal" isDirective="0" options="dim=1 type=complete variable=internal"/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1163" status="valid" parentFunction="filter_opr_iter" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1174" status="valid" parentFunction="morp_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1196" status="valid" parentFunction="morp_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1241" status="valid" parentFunction="erode" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1268" status="valid" parentFunction="dilate" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1493" status="valid" parentFunction="convert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1509" status="valid" parentFunction="max" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1518" status="valid" parentFunction="min" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1555" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1566" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1707" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1772" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1783" status="valid" parentFunction="apply" variable="tab" isDirective="0" options="variable=tab dim=0 complete"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1822" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1905" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1916" status="valid" parentFunction="apply" variable="tab" isDirective="0" options="variable=tab dim=0 complete"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1971" status="valid" parentFunction="cvtcolor" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1972" status="valid" parentFunction="cvtcolor" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1998" status="valid" parentFunction="integral" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:1999" status="valid" parentFunction="integral" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2038" status="valid" parentFunction="integral" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2039" status="valid" parentFunction="integral" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2075" status="valid" parentFunction="init_scale_coefficients" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2106" status="valid" parentFunction="scale_operator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2146" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= temp_in dim=0 complete"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2147" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= temp_out dim=0 complete"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2148" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= h_fir dim=0 complete"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2149" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="variable= v_fir dim=0 complete"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2150" status="valid" parentFunction="resize_opr_bicubic" variable="hcoeffs" isDirective="0" options="variable=hcoeffs dim=2 complete"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2151" status="valid" parentFunction="resize_opr_bicubic" variable="vcoeffs" isDirective="0" options="variable=vcoeffs dim=2 complete"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2173" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2174" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="off"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2175" status="valid" parentFunction="resize_opr_bicubic" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2317" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2318" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2319" status="valid" parentFunction="resize_opr_linear" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2501" status="valid" parentFunction="convertscale" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2502" status="valid" parentFunction="convertscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2530" status="valid" parentFunction="convertscaleabs" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2531" status="valid" parentFunction="convertscaleabs" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2639" status="valid" parentFunction="getgaussiankernel" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2776" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2787" status="valid" parentFunction="pyrup_opr" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2788" status="valid" parentFunction="pyrup_opr" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2789" status="valid" parentFunction="pyrup_opr" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2790" status="valid" parentFunction="pyrup_opr" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2791" status="valid" parentFunction="pyrup_opr" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2803" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2804" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2805" status="valid" parentFunction="pyrup_opr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2972" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2983" status="valid" parentFunction="pyrdown_opr" variable="col_buf" isDirective="0" options="variable=col_buf complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2984" status="valid" parentFunction="pyrdown_opr" variable="&amp;kernel" isDirective="0" options="variable=&amp;kernel complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2985" status="valid" parentFunction="pyrdown_opr" variable="src_kernel_win" isDirective="0" options="variable=src_kernel_win complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2986" status="valid" parentFunction="pyrdown_opr" variable="k_buf" isDirective="0" options="variable=k_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:2987" status="valid" parentFunction="pyrdown_opr" variable="right_border_buf" isDirective="0" options="variable=right_border_buf complete dim=0"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:3004" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:3005" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h:3006" status="valid" parentFunction="pyrdown_opr" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:66" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:67" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:74" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:75" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:97" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:98" status="valid" parentFunction="axivideo2mat" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:127" status="valid" parentFunction="mat2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:128" status="valid" parentFunction="mat2axivideo" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:176" status="valid" parentFunction="array2mat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:177" status="valid" parentFunction="array2mat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:183" status="valid" parentFunction="array2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:242" status="valid" parentFunction="mat2array" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:243" status="valid" parentFunction="mat2array" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h:248" status="valid" parentFunction="mat2array" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:52" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:53" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:114" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:124" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:126" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:152" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:162" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:164" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:190" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:200" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:202" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:228" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:238" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:240" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:265" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:297" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:307" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:332" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:363" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:394" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:404" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:429" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:460" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:491" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:500" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:532" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:542" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:552" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:562" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:572" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:582" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:592" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:602" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:612" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:624" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:625" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:626" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:627" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 0&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:678" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:689" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:718" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:729" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:757" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:789" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:821" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:825" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:834" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:843" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:853" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:863" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:873" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:883" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_reshape" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:912" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val dim=1"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:913" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:914" status="valid" parentFunction="linebuffer&lt;rows, cols, type-parameter-0-2, 1&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:966" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:977" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:1006" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:1017" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:1045" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:1077" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:1109" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:1113" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:1122" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:1131" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:1141" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:1151" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:1161" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h:1171" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:164" status="valid" parentFunction="prefilternorm" variable="tmp" isDirective="0" options="variable=tmp complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:166" status="valid" parentFunction="prefilternorm" variable="tmp" isDirective="0" options="variable=tmp complete dim=0"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:178" status="valid" parentFunction="prefilternorm" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:179" status="valid" parentFunction="prefilternorm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:229" status="valid" parentFunction="clip" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:242" status="valid" parentFunction="absdiff" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:265" status="valid" parentFunction="updatetexture" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:282" status="valid" parentFunction="sad_compute_inc" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:307" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:308" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:336" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:337" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="inline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:348" status="valid" parentFunction="find" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:349" status="valid" parentFunction="find" variable="a" isDirective="0" options="variable=a complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:387" status="valid" parentFunction="sadblockmatching" variable="l_tmp" isDirective="0" options="variable=l_tmp complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:389" status="valid" parentFunction="sadblockmatching" variable="r_tmp" isDirective="0" options="variable=r_tmp complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:392" status="valid" parentFunction="sadblockmatching" variable="sad" isDirective="0" options="variable=sad complete dim=0"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:394" status="valid" parentFunction="sadblockmatching" variable="sad_cols" isDirective="0" options="variable=sad_cols complete dim=0"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:411" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:412" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:416" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:419" status="valid" parentFunction="sadblockmatching" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h:575" status="valid" parentFunction="findstereocorrespondencebm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h:229" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h:232" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h:233" status="valid" parentFunction="remap_nearest" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h:274" status="valid" parentFunction="remap_linear" variable="buf" isDirective="0" options="complete variable=buf dim=2"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h:275" status="valid" parentFunction="remap_linear" variable="buf" isDirective="0" options="complete variable=buf dim=4"/>
        <Pragma type="loop_flatten" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h:289" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h:292" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h:293" status="valid" parentFunction="remap_linear" variable="" isDirective="0" options="array inter false"/>
        <Pragma type="array_partition" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h:673" status="valid" parentFunction="initundistortrectifymapinverse" variable="distCoeffs" isDirective="0" options="variable=distCoeffs complete"/>
        <Pragma type="pipeline" location="../../pong_2.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h:687" status="valid" parentFunction="initundistortrectifymapinverse" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:20" status="valid" parentFunction="v_mix_420_to_422" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:33" status="valid" parentFunction="v_mix_420_to_422" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:34" status="valid" parentFunction="v_mix_420_to_422" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:49" status="valid" parentFunction="v_mix_422_to_444" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:62" status="valid" parentFunction="v_mix_422_to_444" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:63" status="valid" parentFunction="v_mix_422_to_444" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:85" status="valid" parentFunction="v_mix_422_to_444" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:118" status="valid" parentFunction="v_mix_422_to_444" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:119" status="valid" parentFunction="v_mix_422_to_444" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:143" status="valid" parentFunction="v_mix_422_to_444" variable="pixbuf_y" isDirective="0" options="variable=pixbuf_y complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:156" status="valid" parentFunction="v_mix_422_to_444" variable="pixbuf_cb" isDirective="0" options="variable=pixbuf_cb complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:157" status="valid" parentFunction="v_mix_422_to_444" variable="pixbuf_cr" isDirective="0" options="variable=pixbuf_cr complete dim=0"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:259" status="valid" parentFunction="v_mix_420_to_422" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:293" status="valid" parentFunction="v_mix_420_to_422" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:294" status="valid" parentFunction="v_mix_420_to_422" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:311" status="valid" parentFunction="v_mix_420_to_422" variable="pixbuf_y" isDirective="0" options="variable=pixbuf_y complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:347" status="valid" parentFunction="v_mix_420_to_422" variable="pixbuf_c" isDirective="0" options="variable=pixbuf_c complete dim=0"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:454" status="valid" parentFunction="v_mix_422_to_420" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:465" status="valid" parentFunction="v_mix_422_to_420" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:466" status="valid" parentFunction="v_mix_422_to_420" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:479" status="valid" parentFunction="v_mix_422_to_420" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:514" status="valid" parentFunction="v_mix_422_to_420" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:515" status="valid" parentFunction="v_mix_422_to_420" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:532" status="valid" parentFunction="v_mix_422_to_420" variable="pixbuf_y" isDirective="0" options="variable=pixbuf_y complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:568" status="valid" parentFunction="v_mix_422_to_420" variable="pixbuf_c" isDirective="0" options="variable=pixbuf_c complete dim=0"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:663" status="valid" parentFunction="v_mix_444_to_422" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:675" status="valid" parentFunction="v_mix_444_to_422" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:676" status="valid" parentFunction="v_mix_444_to_422" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:689" status="valid" parentFunction="v_mix_444_to_422" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:719" status="valid" parentFunction="v_mix_444_to_422" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:720" status="valid" parentFunction="v_mix_444_to_422" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:739" status="valid" parentFunction="v_mix_444_to_422" variable="pixbuf_y" isDirective="0" options="variable=pixbuf_y complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:753" status="valid" parentFunction="v_mix_444_to_422" variable="pixbuf_cb" isDirective="0" options="variable=pixbuf_cb complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_csc.cpp:754" status="valid" parentFunction="v_mix_444_to_422" variable="pixbuf_cr" isDirective="0" options="variable=pixbuf_cr complete dim=0"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:845" status="valid" parentFunction="v_mix_yuv2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:858" status="valid" parentFunction="v_mix_yuv2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:859" status="valid" parentFunction="v_mix_yuv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:888" status="valid" parentFunction="v_mix_yuv2rgb" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:906" status="valid" parentFunction="v_mix_yuv2rgb" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:907" status="valid" parentFunction="v_mix_yuv2rgb" variable="" isDirective="0" options=""/>
        <Pragma type="resource" location="prj/sol/.autopilot/db/v_csc.cpp:926" status="warning" parentFunction="v_mix_yuv2rgb" variable="&amp;Cr_mul" isDirective="0" options="variable=&amp;Cr_mul core=DSP48">
            <Msg msg_id="207-5529" msg_severity="WARNING" msg_body="extra token before variable expression is ignored"/>
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:992" status="valid" parentFunction="v_mix_rgb2yuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:1003" status="valid" parentFunction="v_mix_rgb2yuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:1004" status="valid" parentFunction="v_mix_rgb2yuv" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_csc.cpp:1031" status="valid" parentFunction="v_mix_rgb2yuv" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_csc.cpp:1048" status="valid" parentFunction="v_mix_rgb2yuv" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_csc.cpp:1049" status="valid" parentFunction="v_mix_rgb2yuv" variable="" isDirective="0" options=""/>
        <Pragma type="resource" location="prj/sol/.autopilot/db/v_csc.cpp:1068" status="warning" parentFunction="v_mix_rgb2yuv" variable="&amp;r_min_y" isDirective="0" options="variable=&amp;r_min_y core=AddSub_DSP">
            <Msg msg_id="207-5529" msg_severity="WARNING" msg_body="extra token before variable expression is ignored"/>
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:20" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:25" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:29" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:32" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:50" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:58" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:61" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:64" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:74" status="valid" parentFunction="aximmvideo2bytes" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:92" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:105" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:106" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:110" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:144" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:157" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:158" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:162" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:196" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:209" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:210" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:214" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:248" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:261" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:262" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:268" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:309" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:322" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:323" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:329" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:370" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:382" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:383" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:389" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:426" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:438" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:439" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:445" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:482" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:494" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:495" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:501" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:539" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:552" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:553" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:559" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:591" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:604" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:605" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:611" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:643" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:656" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:657" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:663" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:697" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:710" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:711" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:718" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:752" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:765" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=2160"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:766" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:773" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:807" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:825" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=4320"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:830" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:833" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=8"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:870" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:888" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=4320"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:893" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:896" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=8"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:933" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:951" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=4320"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:956" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:959" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=8"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:996" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_op" location="prj/sol/.autopilot/db/v_dma.cpp:1005" status="valid" parentFunction="bytes2multipixstream" variable="WidthInBytes" isDirective="0" options="variable=WidthInBytes op=ddiv"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:1015" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=4320"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:1019" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:1022" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=6"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:1071" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_op" location="prj/sol/.autopilot/db/v_dma.cpp:1080" status="valid" parentFunction="bytes2multipixstream" variable="WidthInBytes" isDirective="0" options="variable=WidthInBytes op=ddiv"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:1089" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=4320"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:1093" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:1096" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=6"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:1148" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:1165" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=4320"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:1169" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:1172" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=8"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_dma.cpp:1204" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_op" location="prj/sol/.autopilot/db/v_dma.cpp:1214" status="valid" parentFunction="bytes2multipixstream" variable="WidthInBytes" isDirective="0" options="variable=WidthInBytes op=ddiv"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_dma.cpp:1223" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="max=4320"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_dma.cpp:1227" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_dma.cpp:1230" status="valid" parentFunction="bytes2multipixstream" variable="" isDirective="0" options="II=6"/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_mix.cpp:51" status="valid" parentFunction="v_mix_upsample" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:64" status="valid" parentFunction="v_mix_upsample" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:65" status="valid" parentFunction="v_mix_upsample" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_mix.cpp:76" status="valid" parentFunction="v_mix_upsample" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:97" status="valid" parentFunction="v_mix_upsample" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:98" status="valid" parentFunction="v_mix_upsample" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_mix.cpp:147" status="valid" parentFunction="v_mix_upsample_alpha" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:160" status="valid" parentFunction="v_mix_upsample_alpha" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:161" status="valid" parentFunction="v_mix_upsample_alpha" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_mix.cpp:172" status="valid" parentFunction="v_mix_upsample_alpha" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:193" status="valid" parentFunction="v_mix_upsample_alpha" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:194" status="valid" parentFunction="v_mix_upsample_alpha" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_mix.cpp:240" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:257" status="valid" parentFunction="v_mix_core_alpha" variable="srcpix" isDirective="0" options="variable=srcpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:258" status="valid" parentFunction="v_mix_core_alpha" variable="dstpix" isDirective="0" options="variable=dstpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:259" status="valid" parentFunction="v_mix_core_alpha" variable="lyrpix" isDirective="0" options="variable=lyrpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:260" status="valid" parentFunction="v_mix_core_alpha" variable="bkgpix" isDirective="0" options="variable=bkgpix complete dim=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:274" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:275" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_mix.cpp:320" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:336" status="valid" parentFunction="v_mix_core_alpha" variable="srcpix" isDirective="0" options="variable=srcpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:337" status="valid" parentFunction="v_mix_core_alpha" variable="dstpix" isDirective="0" options="variable=dstpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:338" status="valid" parentFunction="v_mix_core_alpha" variable="lyrpix" isDirective="0" options="variable=lyrpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:339" status="valid" parentFunction="v_mix_core_alpha" variable="bkgpix" isDirective="0" options="variable=bkgpix complete dim=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:352" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:353" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="prj/sol/.autopilot/db/v_mix.cpp:394" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:407" status="valid" parentFunction="v_mix_core_alpha" variable="srcpix" isDirective="0" options="variable=srcpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:408" status="valid" parentFunction="v_mix_core_alpha" variable="dstpix" isDirective="0" options="variable=dstpix complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:409" status="valid" parentFunction="v_mix_core_alpha" variable="bkgpix" isDirective="0" options="variable=bkgpix complete dim=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:422" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:423" status="valid" parentFunction="v_mix_core_alpha" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="prj/sol/.autopilot/db/v_mix.cpp:582" status="valid" parentFunction="vmixhlsdataflowfunction" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_mix.cpp:615" status="valid" parentFunction="vmixhlsdataflowfunction" variable="srcLayer1Alpha" isDirective="0" options="depth=16 variable=srcLayer1Alpha"/>
        <Pragma type="stream" location="prj/sol/.autopilot/db/v_mix.cpp:616" status="valid" parentFunction="vmixhlsdataflowfunction" variable="srcLayer1Alphax" isDirective="0" options="depth=16 variable=srcLayer1Alphax"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:1997" status="valid" parentFunction="v_mix" variable="s_axis_video" isDirective="0" options="axis port=s_axis_video register"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:1998" status="valid" parentFunction="v_mix" variable="m_axis_video" isDirective="0" options="axis port=m_axis_video register"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2000" status="valid" parentFunction="v_mix" variable="width" isDirective="0" options="s_axilite port=width bundle=CTRL offset=0x00010"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2001" status="valid" parentFunction="v_mix" variable="height" isDirective="0" options="s_axilite port=height bundle=CTRL offset=0x00018"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2002" status="valid" parentFunction="v_mix" variable="video_format" isDirective="0" options="s_axilite port=video_format bundle=CTRL offset=0x00020"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2003" status="valid" parentFunction="v_mix" variable="background_Y_R" isDirective="0" options="s_axilite port=background_Y_R bundle=CTRL offset=0x00028"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2004" status="valid" parentFunction="v_mix" variable="background_U_G" isDirective="0" options="s_axilite port=background_U_G bundle=CTRL offset=0x00030"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2005" status="valid" parentFunction="v_mix" variable="background_V_B" isDirective="0" options="s_axilite port=background_V_B bundle=CTRL offset=0x00038"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2006" status="valid" parentFunction="v_mix" variable="layerEnable" isDirective="0" options="s_axilite port=layerEnable bundle=CTRL offset=0x00040"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2039" status="valid" parentFunction="v_mix" variable="layerAlpha[1]" isDirective="0" options="s_axilite port=layerAlpha[1] bundle=CTRL offset=0x00200"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2040" status="valid" parentFunction="v_mix" variable="layerStartX[1]" isDirective="0" options="s_axilite port=layerStartX[1] bundle=CTRL offset=0x00208"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2041" status="valid" parentFunction="v_mix" variable="layerStartY[1]" isDirective="0" options="s_axilite port=layerStartY[1] bundle=CTRL offset=0x00210"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2042" status="valid" parentFunction="v_mix" variable="layerWidth[1]" isDirective="0" options="s_axilite port=layerWidth[1] bundle=CTRL offset=0x00218"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2043" status="valid" parentFunction="v_mix" variable="layerStride[1]" isDirective="0" options="s_axilite port=layerStride[1] bundle=CTRL offset=0x00220"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2044" status="valid" parentFunction="v_mix" variable="layerHeight[1]" isDirective="0" options="s_axilite port=layerHeight[1] bundle=CTRL offset=0x00228"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2045" status="valid" parentFunction="v_mix" variable="layerScaleFactor[1]" isDirective="0" options="s_axilite port=layerScaleFactor[1] bundle=CTRL offset=0x00230"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2182" status="valid" parentFunction="v_mix" variable="reserve" isDirective="0" options="s_axilite port=reserve bundle=CTRL offset=0x00FF0"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2231" status="valid" parentFunction="v_mix" variable="return" isDirective="0" options="s_axilite port=return bundle=CTRL"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2234" status="valid" parentFunction="v_mix" variable="layerAlpha" isDirective="0" options="variable=layerAlpha complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2235" status="valid" parentFunction="v_mix" variable="layerStartX" isDirective="0" options="variable=layerStartX complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2236" status="valid" parentFunction="v_mix" variable="layerStartY" isDirective="0" options="variable=layerStartY complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2237" status="valid" parentFunction="v_mix" variable="layerWidth" isDirective="0" options="variable=layerWidth complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2238" status="valid" parentFunction="v_mix" variable="layerHeight" isDirective="0" options="variable=layerHeight complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2239" status="valid" parentFunction="v_mix" variable="layerStride" isDirective="0" options="variable=layerStride complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2240" status="valid" parentFunction="v_mix" variable="layerScaleFactor" isDirective="0" options="variable=layerScaleFactor complete dim=0"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2244" status="valid" parentFunction="v_mix" variable="width" isDirective="0" options="variable=width"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2246" status="valid" parentFunction="v_mix" variable="height" isDirective="0" options="variable=height"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2248" status="valid" parentFunction="v_mix" variable="video_format" isDirective="0" options="variable=video_format"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2250" status="valid" parentFunction="v_mix" variable="background_Y_R" isDirective="0" options="variable=background_Y_R"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2252" status="valid" parentFunction="v_mix" variable="background_U_G" isDirective="0" options="variable=background_U_G"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2254" status="valid" parentFunction="v_mix" variable="background_V_B" isDirective="0" options="variable=background_V_B"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2255" status="valid" parentFunction="v_mix" variable="layerEnable" isDirective="0" options="ap_none port=layerEnable"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2309" status="valid" parentFunction="v_mix" variable="layerAlpha" isDirective="0" options="variable=layerAlpha"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2310" status="invalid" parentFunction="v_mix" variable="layerStartX" isDirective="0" options="ap_none port=layerStartX">
            <Msg msg_id="207-5555" msg_severity="WARNING" msg_body="Unsupported interface port data type in '#pragma HLS interface ap_none'"/>
        </Pragma>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2311" status="invalid" parentFunction="v_mix" variable="layerStartY" isDirective="0" options="ap_none port=layerStartY">
            <Msg msg_id="207-5555" msg_severity="WARNING" msg_body="Unsupported interface port data type in '#pragma HLS interface ap_none'"/>
        </Pragma>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2313" status="valid" parentFunction="v_mix" variable="layerWidth" isDirective="0" options="variable=layerWidth"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2315" status="valid" parentFunction="v_mix" variable="layerHeight" isDirective="0" options="variable=layerHeight"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2317" status="valid" parentFunction="v_mix" variable="layerStride" isDirective="0" options="variable=layerStride"/>
        <Pragma type="stable" location="prj/sol/.autopilot/db/v_mix.cpp:2319" status="valid" parentFunction="v_mix" variable="layerScaleFactor" isDirective="0" options="variable=layerScaleFactor"/>
        <Pragma type="interface" location="prj/sol/.autopilot/db/v_mix.cpp:2328" status="valid" parentFunction="v_mix" variable="s_axis_video1" isDirective="0" options="axis port=s_axis_video1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2499" status="valid" parentFunction="v_mix" variable="HwReg.layerEnableFlag" isDirective="0" options="variable=HwReg.layerEnableFlag complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2500" status="valid" parentFunction="v_mix" variable="HwReg.layerAlpha" isDirective="0" options="variable=HwReg.layerAlpha complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2501" status="valid" parentFunction="v_mix" variable="HwReg.layerStartX" isDirective="0" options="variable=HwReg.layerStartX complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2502" status="valid" parentFunction="v_mix" variable="HwReg.layerStartY" isDirective="0" options="variable=HwReg.layerStartY complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2503" status="valid" parentFunction="v_mix" variable="HwReg.layerWidth" isDirective="0" options="variable=HwReg.layerWidth complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2504" status="valid" parentFunction="v_mix" variable="HwReg.layerHeight" isDirective="0" options="variable=HwReg.layerHeight complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2505" status="valid" parentFunction="v_mix" variable="HwReg.layerStride" isDirective="0" options="variable=HwReg.layerStride complete dim=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2506" status="valid" parentFunction="v_mix" variable="HwReg.layerScaleFactor" isDirective="0" options="variable=HwReg.layerScaleFactor complete dim=0"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:2950" status="valid" parentFunction="axivideoalpha2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_mix.cpp:2951" status="valid" parentFunction="axivideoalpha2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:2962" status="valid" parentFunction="axivideoalpha2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:2963" status="valid" parentFunction="axivideoalpha2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:2984" status="valid" parentFunction="axivideoalpha2multipixstream" variable="map" isDirective="0" options="variable=map complete dim=0"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:3008" status="valid" parentFunction="axivideoalpha2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_mix.cpp:3009" status="valid" parentFunction="axivideoalpha2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:3050" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_mix.cpp:3051" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:3062" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:3063" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:3085" status="valid" parentFunction="axivideo2multipixstream" variable="map" isDirective="0" options="variable=map complete dim=0"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:3107" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="prj/sol/.autopilot/db/v_mix.cpp:3108" status="valid" parentFunction="axivideo2multipixstream" variable="" isDirective="0" options="avg=0 max=0"/>
        <Pragma type="array_partition" location="prj/sol/.autopilot/db/v_mix.cpp:3179" status="valid" parentFunction="multipixstream2axivideo" variable="map" isDirective="0" options="variable=map complete dim=0"/>
        <Pragma type="loop_flatten" location="prj/sol/.autopilot/db/v_mix.cpp:3190" status="valid" parentFunction="multipixstream2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="prj/sol/.autopilot/db/v_mix.cpp:3191" status="valid" parentFunction="multipixstream2axivideo" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

