// SPDX-License-Identifier: GPL-2.0
/*
 * Device tree include file for BE-S1000 SoC
 * Copyright (C) 2021-2022 Baikal Electronics, JSC
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include "bs1000-clocks.dtsi"

#define CA75_CPU(core, cluster, affinity)		\
	cpu##core: cpu@##affinity {			\
		device_type = "cpu";			\
		compatible = "arm,cortex-a75";		\
		reg = <0x0 0x##affinity>;		\
		enable-method = "psci";			\
		i-cache-size = <0x10000>;		\
		i-cache-line-size = <64>;		\
		i-cache-sets = <256>;			\
		d-cache-size = <0x10000>;		\
		d-cache-line-size = <64>;		\
		d-cache-sets = <64>;			\
		next-level-cache = <&l2_##core>;	\
		L2_CACHE(core, cluster);		\
	}

#define L2_CACHE(core, cluster)				\
	l2_##core: l2-cache {				\
		compatible = "cache";			\
		cache-size = <0x80000>;			\
		cache-line-size = <64>;			\
		cache-sets = <1024>;			\
		cache-unified;				\
		cache-level = <2>;			\
		next-level-cache = <&l3_##cluster>;	\
	}

#define L3_CACHE(cluster)				\
	l3_##cluster: l3-cache##cluster {		\
		compatible = "cache";			\
		cache-size = <0x200000>;		\
		cache-line-size = <64>;			\
		cache-sets = <2048>;			\
		cache-unified;				\
		cache-level = <3>;			\
		next-level-cache = <&l4>;		\
	}

/ {
	compatible = "baikal,bs1000";
	#address-cells = <2>;
	#size-cells = <2>;
	interrupt-parent = <&gic>;

	aliases {
		i2c2	= &i2c2;
		i2c3	= &i2c3;
		i2c4	= &i2c4;
		i2c5	= &i2c5;
		i2c6	= &i2c6;
		serial0	= &uart_a1;
		serial1	= &uart_a2;
		serial2	= &uart_s;
	};

	psci {
		compatible = "arm,psci-1.0", "arm,psci-0.2";
		method = "smc";
	};

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		/* TODO: try to use 'cpu-map' */

		CA75_CPU(0,0,00000);
		CA75_CPU(1,0,00100);
		CA75_CPU(2,0,00200);
		CA75_CPU(3,0,00300);
		CA75_CPU(4,1,10000);
		CA75_CPU(5,1,10100);
		CA75_CPU(6,1,10200);
		CA75_CPU(7,1,10300);
		CA75_CPU(8,2,20000);
		CA75_CPU(9,2,20100);
		CA75_CPU(10,2,20200);
		CA75_CPU(11,2,20300);
		CA75_CPU(12,3,30000);
		CA75_CPU(13,3,30100);
		CA75_CPU(14,3,30200);
		CA75_CPU(15,3,30300);
		CA75_CPU(16,4,40000);
		CA75_CPU(17,4,40100);
		CA75_CPU(18,4,40200);
		CA75_CPU(19,4,40300);
		CA75_CPU(20,5,50000);
		CA75_CPU(21,5,50100);
		CA75_CPU(22,5,50200);
		CA75_CPU(23,5,50300);
		CA75_CPU(24,6,60000);
		CA75_CPU(25,6,60100);
		CA75_CPU(26,6,60200);
		CA75_CPU(27,6,60300);
		CA75_CPU(28,7,70000);
		CA75_CPU(29,7,70100);
		CA75_CPU(30,7,70200);
		CA75_CPU(31,7,70300);
		CA75_CPU(32,8,80000);
		CA75_CPU(33,8,80100);
		CA75_CPU(34,8,80200);
		CA75_CPU(35,8,80300);
		CA75_CPU(36,9,90000);
		CA75_CPU(37,9,90100);
		CA75_CPU(38,9,90200);
		CA75_CPU(39,9,90300);
		CA75_CPU(40,10,a0000);
		CA75_CPU(41,10,a0100);
		CA75_CPU(42,10,a0200);
		CA75_CPU(43,10,a0300);
		CA75_CPU(44,11,b0000);
		CA75_CPU(45,11,b0100);
		CA75_CPU(46,11,b0200);
		CA75_CPU(47,11,b0300);

		L3_CACHE(0);
		L3_CACHE(1);
		L3_CACHE(2);
		L3_CACHE(3);
		L3_CACHE(4);
		L3_CACHE(5);
		L3_CACHE(6);
		L3_CACHE(7);
		L3_CACHE(8);
		L3_CACHE(9);
		L3_CACHE(10);
		L3_CACHE(11);

		l4: l4-cache {
			cache-size = <0x2000000>;
			cache-unified;
			cache-level = <4>;
		};
	};

	pmu {
		compatible = "arm,cortex-a75-pmu", "arm,armv8-pmuv3";
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_LOW>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		ohci: usb@a00000 {
			compatible = "generic-ohci";
			reg = <0x0 0xa00000 0x0 0x10000>;
			interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		ehci: usb@a10000 {
			compatible = "generic-ehci";
			reg = <0x0 0xa10000 0x0 0x10000>;
			interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		gmac0: ethernet@a20000 {
			compatible = "baikal,bs1000-gmac";
			reg = <0x0 0xa20000 0x0 0x10000>;
			interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "macirq";
			clocks = <&cmu_sc_1 9>, <&cmu_sc_2 1>, <&cmu_sc_2 2>;
			clock-names = "stmmaceth", "ptp_ref", "tx2_clk";
			status = "disabled";

			mdio0: mdio {
				compatible = "snps,dwmac-mdio";
				#address-cells = <1>;
				#size-cells = <0>;
			};
		};

		gmac1: ethernet@a30000 {
			compatible = "baikal,bs1000-gmac";
			reg = <0x0 0xa30000 0x0 0x10000>;
			interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "macirq";
			clocks = <&cmu_sc_1 11>, <&cmu_sc_2 3>, <&cmu_sc_2 4>;
			clock-names = "stmmaceth", "ptp_ref", "tx2_clk";
			status = "disabled";

			mdio1: mdio {
				compatible = "snps,dwmac-mdio";
				#address-cells = <1>;
				#size-cells = <0>;
			};
		};

		uart_a1: serial@c00000 {
			compatible = "arm,pl011", "arm,primecell";
			reg = <0x0 0xc00000 0x0 0x1000>;
			interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&uart1_clk>, <&apb_clk>;
			// clocks = <&cmu_sc_1 18>, <&cmu_sc_1 15>; // "lsp_uart_arm1", "lsp_apb"
			clock-names = "uartclk", "apb_pclk";
			status = "disabled";
		};

		uart_a2: serial@c10000 {
			compatible = "arm,pl011", "arm,primecell";
			reg = <0x0 0xc10000 0x0 0x1000>;
			interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&uart2_clk>, <&apb_clk>;
			// clocks = <&cmu_sc_1 19>, <&cmu_sc_1 15>; // "lsp_uart_arm2", "lsp_apb"
			clock-names = "uartclk", "apb_pclk";
			status = "disabled";
		};

		qspi1: spi@c20000 {
			compatible = "snps,dw-apb-ssi";
			reg = <0x0 0xc20000 0x0 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&spi_clk>;
			// clocks = <&cmu_sc_1 20>; // "lsp_spi1"
			status = "disabled";
		};

		qspi2: spi@c30000 {
			compatible = "snps,dw-apb-ssi";
			reg = <0x0 0xc30000 0x0 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&spi_clk>;
			// clocks = <&cmu_sc_1 21>; // "lsp_spi2"
			status = "disabled";
		};

		espi: spi@c40000 {
			compatible = "baikal,bs1000-espi";
			reg = <0x0 0xc40000 0x0 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&spi_clk>;
			// clocks = <&cmu_sc_1 22>; // "lsp_espi"
			status = "disabled";
		};

		gpio32: gpio@c50000 {
			compatible = "snps,dw-apb-gpio";
			reg = <0x0 0xc50000 0x0 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			clocks = <&gpio_clk>;
			// clocks = <&cmu_sc_1 16>; // "lsp_gpio_x16"
			status = "disabled";

			porta: gpio-controller@0 {
				compatible = "snps,dw-apb-gpio-port";
				gpio-controller;
				#gpio-cells = <2>;
				snps,nr-gpios = <32>;
				reg = <0>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupts = <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
			};
		};

		gpio16: gpio@c60000 {
			compatible = "snps,dw-apb-gpio";
			reg = <0x0 0xc60000 0x0 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			clocks = <&gpio_clk>;
			// clocks = <&cmu_sc_1 16>; // "lsp_gpio_x16"
			status = "disabled";

			portb: gpio-controller@0 {
				compatible = "snps,dw-apb-gpio-port";
				gpio-controller;
				#gpio-cells = <2>;
				snps,nr-gpios = <16>;
				reg = <0>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;
			};
		};

		gpio8_1: gpio@c70000 {
			compatible = "snps,dw-apb-gpio";
			reg = <0x0 0xc70000 0x0 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			clocks = <&gpio_clk>;
			// clocks = <&cmu_sc_1 16>; // "lsp_gpio_x16"
			status = "disabled";

			portc: gpio-controller@0 {
				compatible = "snps,dw-apb-gpio-port";
				gpio-controller;
				#gpio-cells = <2>;
				snps,nr-gpios = <8>;
				reg = <0>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
			};
		};

		gpio8_2: gpio@c80000 {
			compatible = "snps,dw-apb-gpio";
			reg = <0x0 0xc80000 0x0 0x1000>;
			#address-cells = <1>;
			#size-cells = <0>;
			clocks = <&gpio_clk>;
			// clocks = <&cmu_sc_1 16>; // "lsp_gpio_x16"
			status = "disabled";

			portd: gpio-controller@0 {
				compatible = "snps,dw-apb-gpio-port";
				gpio-controller;
				#gpio-cells = <2>;
				snps,nr-gpios = <8>;
				reg = <0>;
				interrupt-controller;
				#interrupt-cells = <2>;
				interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
			};
		};

		i2c2: i2c@c90000 {
			compatible = "snps,designware-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0 0xc90000 0x0 0x1000>;
			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
			i2c-sda-hold-time-ns = <500>;
			clock-frequency = <400000>;
			clocks = <&i2c_clk>;
			// clocks = <&cmu_sc_1 23>; // "lsp_smbus_i2c1"
			clock-names = "soc_i2cclk";
			status = "disabled";
		};

		i2c3: i2c@ca0000 {
			compatible = "snps,designware-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0 0xca0000 0x0 0x1000>;
			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
			i2c-sda-hold-time-ns = <500>;
			clock-frequency = <400000>;
			clocks = <&i2c_clk>;
			// clocks = <&cmu_sc_1 24>; // "lsp_smbus_i2c2"
			clock-names = "soc_i2cclk";
			status = "disabled";
		};

		i2c4: i2c@cb0000 {
			compatible = "snps,designware-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0 0xcb0000 0x0 0x1000>;
			interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
			i2c-sda-hold-time-ns = <500>;
			clock-frequency = <400000>;
			clocks = <&i2c_clk>;
			// clocks = <&cmu_sc_1 25>; // "lsp_smbus_i2c3"
			clock-names = "soc_i2cclk";
			status = "disabled";
		};

		i2c5: i2c@cc0000 {
			compatible = "snps,designware-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0 0xcc0000 0x0 0x1000>;
			interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
			i2c-sda-hold-time-ns = <500>;
			clock-frequency = <400000>;
			clocks = <&i2c_clk>;
			// clocks = <&cmu_sc_1 26>; // "lsp_smbus_i2c4"
			clock-names = "soc_i2cclk";
			status = "disabled";
		};

		i2c6: i2c@cd0000 {
			compatible = "snps,designware-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x0 0xcd0000 0x0 0x1000>;
			interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
			i2c-sda-hold-time-ns = <500>;
			clock-frequency = <400000>;
			clocks = <&i2c_clk>;
			// clocks = <&cmu_sc_1 27>; // "lsp_smbus_i2c5"
			clock-names = "soc_i2cclk";
			status = "disabled";
		};

		wdt: watchdog@ce0000 {
			compatible = "snps,dw-wdt";
			reg = <0x0 0xce0000 0x0 0x1000>;
			interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&wdt_clk 0>;
			// clocks = <&cmu_sc_1 32>; // "lsp_wdt_x16"
			clock-names = "wdtclk";
			snps,watchdog-tops = <0x000000ff 0x000001ff 0x000003ff 0x000007ff
					      0x0000ffff 0x0001ffff 0x0003ffff 0x0007ffff
					      0x000fffff 0x001fffff 0x003fffff 0x007fffff
					      0x00ffffff 0x01ffffff 0x03ffffff 0x07ffffff>;
			status = "disabled";
		};

		timer1: timer@cf0000 {
			compatible = "snps,dw-apb-timer-osc";
			reg = <0x0 0xcf0000 0x0 0x14>;
			interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <50000000>;
			clocks = <&timer1_clk>;
			// clocks = <&cmu_sc_1 28>; // "lsp_timer1"
			clock-names = "soc_timer1clk";
			status = "disabled";
		};

		timer2: timer@cf0014 {
			compatible = "snps,dw-apb-timer-sp";
			reg = <0x0 0xcf0014 0x0 0x14>;
			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <50000000>;
			clocks = <&timer2_clk>;
			// clocks = <&cmu_sc_1 29>; // "lsp_timer2"
			clock-names = "soc_timer2clk";
			status = "disabled";
		};

		timer3: timer@cf0028 {
			compatible = "snps,dw-apb-timer-sp";
			reg = <0x0 0xcf0028 0x0 0x14>;
			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <50000000>;
			clocks = <&timer3_clk>;
			// clocks = <&cmu_sc_1 30>; // "lsp_timer3"
			clock-names = "soc_timer3clk";
			status = "disabled";
		};

		timer4: timer@cf003c {
			compatible = "snps,dw-apb-timer-sp";
			reg = <0x0 0xcf003c 0x0 0x14>;
			interrupts = <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>;
			clock-frequency = <50000000>;
			clocks = <&timer4_clk>;
			//clocks = <&cmu_sc_1 31>; // "lsp_timer4"
			clock-names = "soc_timer4clk";
			status = "disabled";
		};

		uart_s: serial@e00000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x0 0xe00000 0x0 0x100>;
			interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clocks = <&uart_clk>, <&apb_clk>;
			// clocks = <&cmu_sc_1 17>, <&cmu_sc_1 15>; // "lsp_uart", "lsp_apb"
			clock-names = "uartclk", "apb_pclk";
			status = "disabled";
		};

		gic: interrupt-controller@1000000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <3>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			interrupt-controller;
			reg = <0x0 0x1000000 0x0 0x10000>,  /* GICD */
			      <0x0 0x1240000 0x0 0x600000>; /* GICR */
			      /* TODO: optional ranges - GICC, GICH, GICV */
			interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;

			its0: interrupt-controller@1040000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x1040000 0x0 0x20000>;
			};
			its1: interrupt-controller@1060000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x1060000 0x0 0x20000>;
			};
			its2: interrupt-controller@1080000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x1080000 0x0 0x20000>;
			};
			its3: interrupt-controller@10a0000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x10a0000 0x0 0x20000>;
			};
			its4: interrupt-controller@10c0000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x10c0000 0x0 0x20000>;
			};
			its5: interrupt-controller@10e0000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x10e0000 0x0 0x20000>;
			};
			its6: interrupt-controller@1100000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x1100000 0x0 0x20000>;
			};
			its7: interrupt-controller@1120000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x1120000 0x0 0x20000>;
			};
			its8: interrupt-controller@1140000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x1140000 0x0 0x20000>;
			};
			its9: interrupt-controller@1160000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x1160000 0x0 0x20000>;
			};
			its10: interrupt-controller@1180000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x1180000 0x0 0x20000>;
			};
			its11: interrupt-controller@11a0000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x11a0000 0x0 0x20000>;
				status = "disabled";
			};
			its12: interrupt-controller@11c0000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x11c0000 0x0 0x20000>;
				status = "disabled";
			};
			its13: interrupt-controller@11e0000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x11e0000 0x0 0x20000>;
				status = "disabled";
			};
			its14: interrupt-controller@1200000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x1200000 0x0 0x20000>;
				status = "disabled";
			};
			its15: interrupt-controller@1220000 {
				compatible = "arm,gic-v3-its";
				msi-controller;
				#msi-cells = <1>;
				reg = <0x0 0x1220000 0x0 0x20000>;
				status = "disabled";
			};
		};

		pcie0_p0: pcie@39000000 {
			device_type = "pci";
			compatible = "baikal,bs1000-pcie";
			reg = <0x00000000 0x39000000 0x0 0x400000>,
			      <0x00000000 0x38d40000 0x0 0x100>,
			      <0x0000073f 0xf0000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			bus-range = <0x0 0xff>;
			interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr", "msi";
			#interrupt-cells = <1>;
			msi-parent = <&its0 0x0>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x81000000 0x0 0x000000 0x73f 0xeff00000 0x0 0x100000>,
				 <0x82000000 0x0 0x000000 0x700 0x00000000 0x0 0x80000000>;
			num-lanes = <8>;
			num-viewport = <4>;
			status = "disabled";
		};

		pcie0_p1: pcie@39400000 {
			device_type = "pci";
			compatible = "baikal,bs1000-pcie";
			reg = <0x00000000 0x39400000 0x0 0x400000>,
			      <0x00000000 0x38d41000 0x0 0x100>,
			      <0x0000077f 0xf0000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			bus-range = <0x0 0xff>;
			interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr", "msi";
			#interrupt-cells = <1>;
			msi-parent = <&its0 0x1>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x81000000 0x0 0x100000 0x77f 0xeff00000 0x0 0x100000>,
				 <0x82000000 0x0 0x000000 0x740 0x00000000 0x0 0x80000000>;
			num-lanes = <8>;
			num-viewport = <4>;
			status = "disabled";
		};

		pcie1_p0: pcie@3d000000 {
			device_type = "pci";
			compatible = "baikal,bs1000-pcie";
			reg = <0x00000000 0x3d000000 0x0 0x400000>,
			      <0x00000000 0x3cd40000 0x0 0x100>,
			      <0x000007bf 0xf0000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			bus-range = <0x0 0xff>;
			interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr", "msi";
			#interrupt-cells = <1>;
			msi-parent = <&its2 0x0>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x81000000 0x0 0x200000 0x7bf 0xeff00000 0x0 0x100000>,
				 <0x82000000 0x0 0x000000 0x780 0x00000000 0x0 0x80000000>;
			num-lanes = <8>;
			num-viewport = <4>;
			status = "disabled";
		};

		pcie1_p1: pcie@3d400000 {
			device_type = "pci";
			compatible = "baikal,bs1000-pcie";
			reg = <0x00000000 0x3d400000 0x0 0x400000>,
			      <0x00000000 0x3cd41000 0x0 0x100>,
			      <0x000007ff 0xf0000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			bus-range = <0x0 0xff>;
			interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 191 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr", "msi";
			#interrupt-cells = <1>;
			msi-parent = <&its2 0x1>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x81000000 0x0 0x300000 0x7ff 0xeff00000 0x0 0x100000>,
				 <0x82000000 0x0 0x000000 0x7c0 0x00000000 0x0 0x80000000>;
			num-lanes = <8>;
			num-viewport = <4>;
			status = "disabled";
		};

		pcie2_p0: pcie@45000000 {
			device_type = "pci";
			compatible = "baikal,bs1000-pcie";
			reg = <0x00000000 0x45000000 0x0 0x400000>,
			      <0x00000000 0x44d40000 0x0 0x100>,
			      <0x0000053f 0xf0000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			bus-range = <0x0 0xff>;
			interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr", "msi";
			#interrupt-cells = <1>;
			msi-parent = <&its4 0x0>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x81000000 0x0 0x400000 0x53f 0xeff00000 0x0 0x100000>,
				 <0x82000000 0x0 0x000000 0x500 0x00000000 0x0 0x80000000>;
			num-lanes = <8>;
			num-viewport = <4>;
			status = "disabled";
		};

		pcie2_p1: pcie@45400000 {
			device_type = "pci";
			compatible = "baikal,bs1000-pcie";
			reg = <0x00000000 0x45400000 0x0 0x400000>,
			      <0x00000000 0x44d41000 0x0 0x100>,
			      <0x0000057f 0xf0000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			bus-range = <0x0 0xff>;
			interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr", "msi";
			#interrupt-cells = <1>;
			msi-parent = <&its4 0x1>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x81000000 0x0 0x500000 0x57f 0xeff00000 0x0 0x100000>,
				 <0x82000000 0x0 0x000000 0x540 0x00000000 0x0 0x80000000>;
			num-lanes = <8>;
			num-viewport = <4>;
			status = "disabled";
		};

		pcie3_p0: pcie@49000000 {
			device_type = "pci";
			compatible = "baikal,bs1000-pcie";
			reg = <0x00000000 0x49000000 0x0 0x400000>,
			      <0x00000000 0x48d40000 0x0 0x100>,
			      <0x0000043f 0xf0000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			bus-range = <0x0 0xff>;
			interrupts = <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr", "msi";
			#interrupt-cells = <1>;
			msi-parent = <&its6 0x0>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x81000000 0x0 0x600000 0x43f 0xeff00000 0x0 0x100000>,
				 <0x82000000 0x0 0x000000 0x400 0x00000000 0x0 0x80000000>;
			num-lanes = <4>;
			num-viewport = <4>;
			status = "disabled";
		};

		pcie3_p1: pcie@49400000 {
			device_type = "pci";
			compatible = "baikal,bs1000-pcie";
			reg = <0x00000000 0x49400000 0x0 0x400000>,
			      <0x00000000 0x48d41000 0x0 0x100>,
			      <0x0000047f 0xf0000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			bus-range = <0x0 0xff>;
			interrupts = <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr", "msi";
			#interrupt-cells = <1>;
			msi-parent = <&its7 0x0>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x81000000 0x0 0x700000 0x47f 0xeff00000 0x0 0x100000>,
				 <0x82000000 0x0 0x000000 0x440 0x00000000 0x0 0x80000000>;
			num-lanes = <4>;
			num-viewport = <4>;
			status = "disabled";
		};

		pcie3_p2: pcie@49800000 {
			device_type = "pci";
			compatible = "baikal,bs1000-pcie";
			reg = <0x00000000 0x49800000 0x0 0x400000>,
			      <0x00000000 0x48d42000 0x0 0x100>,
			      <0x000004bf 0xf0000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			bus-range = <0x0 0xff>;
			interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr", "msi";
			#interrupt-cells = <1>;
			msi-parent = <&its8 0x0>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x81000000 0x0 0x800000 0x4bf 0xeff00000 0x0 0x100000>,
				 <0x82000000 0x0 0x000000 0x480 0x00000000 0x0 0x80000000>;
			num-lanes = <4>;
			num-viewport = <4>;
			status = "disabled";
		};

		pcie3_p3: pcie@49c00000 {
			device_type = "pci";
			compatible = "baikal,bs1000-pcie";
			reg = <0x00000000 0x49c00000 0x0 0x400000>,
			      <0x00000000 0x48d43000 0x0 0x100>,
			      <0x000004ff 0xf0000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			bus-range = <0x0 0xff>;
			interrupts = <GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr", "msi";
			#interrupt-cells = <1>;
			msi-parent = <&its9 0x0>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x81000000 0x0 0x900000 0x4ff 0xeff00000 0x0 0x100000>,
				 <0x82000000 0x0 0x000000 0x4c0 0x00000000 0x0 0x80000000>;
			num-lanes = <4>;
			num-viewport = <4>;
			status = "disabled";
		};

		pcie4_p0: pcie@4d000000 {
			device_type = "pci";
			compatible = "baikal,bs1000-pcie";
			reg = <0x00000000 0x4d000000 0x0 0x400000>,
			      <0x00000000 0x4cd40000 0x0 0x100>,
			      <0x0000063f 0xf0000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			bus-range = <0x0 0xff>;
			interrupts = <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr", "msi";
			#interrupt-cells = <1>;
			msi-parent = <&its11 0x0>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x81000000 0x0 0xa00000 0x63f 0xeff00000 0x0 0x100000>,
				 <0x82000000 0x0 0x000000 0x600 0x00000000 0x0 0x80000000>;
			num-lanes = <4>;
			num-viewport = <4>;
			status = "disabled";
		};

		pcie4_p1: pcie@4d400000 {
			device_type = "pci";
			compatible = "baikal,bs1000-pcie";
			reg = <0x00000000 0x4d400000 0x0 0x400000>,
			      <0x00000000 0x4cd41000 0x0 0x100>,
			      <0x0000067f 0xf0000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			bus-range = <0x0 0xff>;
			interrupts = <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr", "msi";
			#interrupt-cells = <1>;
			msi-parent = <&its12 0x0>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x81000000 0x0 0xb00000 0x67f 0xeff00000 0x0 0x100000>,
				 <0x82000000 0x0 0x000000 0x640 0x00000000 0x0 0x80000000>;
			num-lanes = <4>;
			num-viewport = <4>;
			status = "disabled";
		};

		pcie4_p2: pcie@4d800000 {
			device_type = "pci";
			compatible = "baikal,bs1000-pcie";
			reg = <0x00000000 0x4d800000 0x0 0x400000>,
			      <0x00000000 0x4cd42000 0x0 0x100>,
			      <0x000006bf 0xf0000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			bus-range = <0x0 0xff>;
			interrupts = <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr", "msi";
			#interrupt-cells = <1>;
			msi-parent = <&its13 0x0>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x81000000 0x0 0xc00000 0x6bf 0xeff00000 0x0 0x100000>,
				 <0x82000000 0x0 0x000000 0x680 0x00000000 0x0 0x80000000>;
			num-lanes = <4>;
			num-viewport = <4>;
			status = "disabled";
		};

		pcie4_p3: pcie@4dc00000 {
			device_type = "pci";
			compatible = "baikal,bs1000-pcie";
			reg = <0x00000000 0x4dc00000 0x0 0x400000>,
			      <0x00000000 0x4cd43000 0x0 0x100>,
			      <0x000006ff 0xf0000000 0x0 0x10000000>;
			reg-names = "dbi", "apb", "config";
			bus-range = <0x0 0xff>;
			interrupts = <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "intr", "msi";
			#interrupt-cells = <1>;
			msi-parent = <&its14 0x0>;
			#address-cells = <3>;
			#size-cells = <2>;
			ranges = <0x81000000 0x0 0xd00000 0x6ff 0xeff00000 0x0 0x100000>,
				 <0x82000000 0x0 0x000000 0x6c0 0x00000000 0x0 0x80000000>;
			num-lanes = <4>;
			num-viewport = <4>;
			status = "disabled";
		};

		ddr0: memory-controller@53000000 {
			compatible = "baikal,bs1000-edac-mc";
			reg = <0x0 0x53000000 0x0 0x10000>;
			interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>, /* dfi_alert_err */
				     <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>, /* ecc_corrected_err */
				     <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>, /* ecc_uncorrected_err */
				     <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH>, /* sbr_done */
				     <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>, /* ecc_corrected_err_fault */
				     <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>; /* ecc_uncorrected_err_fault */
			// clocks = <&cmu_ddr_0 0>;
			// clock-names = "apb_pclk";
			status = "disabled";
		};

		ddr1: memory-controller@57000000 {
			compatible = "baikal,bs1000-edac-mc";
			reg = <0x0 0x57000000 0x0 0x10000>;
			interrupts = <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>, /* dfi_alert_err */
				     <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>, /* ecc_corrected_err */
				     <GIC_SPI 372 IRQ_TYPE_LEVEL_HIGH>, /* ecc_uncorrected_err */
				     <GIC_SPI 369 IRQ_TYPE_LEVEL_HIGH>, /* sbr_done */
				     <GIC_SPI 371 IRQ_TYPE_LEVEL_HIGH>, /* ecc_corrected_err_fault */
				     <GIC_SPI 370 IRQ_TYPE_LEVEL_HIGH>; /* ecc_uncorrected_err_fault */
			// clocks = <&cmu_ddr_1 0>;
			// clock-names = "apb_pclk";
			status = "disabled";
		};

		ddr2: memory-controller@5b000000 {
			compatible = "baikal,bs1000-edac-mc";
			reg = <0x0 0x5b000000 0x0 0x10000>;
			interrupts = <GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH>, /* dfi_alert_err */
				     <GIC_SPI 390 IRQ_TYPE_LEVEL_HIGH>, /* ecc_corrected_err */
				     <GIC_SPI 389 IRQ_TYPE_LEVEL_HIGH>, /* ecc_uncorrected_err */
				     <GIC_SPI 386 IRQ_TYPE_LEVEL_HIGH>, /* sbr_done */
				     <GIC_SPI 388 IRQ_TYPE_LEVEL_HIGH>, /* ecc_corrected_err_fault */
				     <GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH>; /* ecc_uncorrected_err_fault */
			// clocks = <&cmu_ddr_2 0>;
			// clock-names = "apb_pclk";
			status = "disabled";
		};

		ddr3: memory-controller@63000000 {
			compatible = "baikal,bs1000-edac-mc";
			reg = <0x0 0x63000000 0x0 0x10000>;
			interrupts = <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH>, /* dfi_alert_err */
				     <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH>, /* ecc_corrected_err */
				     <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH>, /* ecc_uncorrected_err */
				     <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH>, /* sbr_done */
				     <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH>, /* ecc_corrected_err_fault */
				     <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH>; /* ecc_uncorrected_err_fault */
			// clocks = <&cmu_ddr_3 0>;
			// clock-names = "apb_pclk";
			status = "disabled";
		};

		ddr4: memory-controller@67000000 {
			compatible = "baikal,bs1000-edac-mc";
			reg = <0x0 0x67000000 0x0 0x10000>;
			interrupts = <GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH>, /* dfi_alert_err */
				     <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH>, /* ecc_corrected_err */
				     <GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH>, /* ecc_uncorrected_err */
				     <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH>, /* sbr_done */
				     <GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH>, /* ecc_corrected_err_fault */
				     <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>; /* ecc_uncorrected_err_fault */
			// clocks = <&cmu_ddr_4 0>;
			// clock-names = "apb_pclk";
			status = "disabled";
		};

		ddr5: memory-controller@6b000000 {
			compatible = "baikal,bs1000-edac-mc";
			reg = <0x0 0x6b000000 0x0 0x10000>;
			interrupts = <GIC_SPI 443 IRQ_TYPE_LEVEL_HIGH>, /* dfi_alert_err */
				     <GIC_SPI 441 IRQ_TYPE_LEVEL_HIGH>, /* ecc_corrected_err */
				     <GIC_SPI 440 IRQ_TYPE_LEVEL_HIGH>, /* ecc_uncorrected_err */
				     <GIC_SPI 437 IRQ_TYPE_LEVEL_HIGH>, /* sbr_done */
				     <GIC_SPI 439 IRQ_TYPE_LEVEL_HIGH>, /* ecc_corrected_err_fault */
				     <GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH>; /* ecc_uncorrected_err_fault */
			// clocks = <&cmu_ddr_5 0>;
			// clock-names = "apb_pclk";
			status = "disabled";
		};

		pvt_ca75_0: pvt@4030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x4030000 0x0 0x1000>;
			status = "disabled";
		};

		pvt_ca75_1: pvt@8030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x8030000 0x0 0x1000>;
			status = "disabled";
		};

		pvt_ca75_2: pvt@c030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0xc030000 0x0 0x1000>;
			status = "disabled";
		};

		pvt_ca75_3: pvt@10030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x10030000 0x0 0x1000>;
			status = "disabled";
		};

		pvt_ca75_4: pvt@14030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x14030000 0x0 0x1000>;
			status = "disabled";
		};

		pvt_ca75_5: pvt@18030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x18030000 0x0 0x1000>;
			status = "disabled";
		};

		pvt_ca75_6: pvt@1c030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x1c030000 0x0 0x1000>;
			status = "disabled";
		};

		pvt_ca75_7: pvt@20030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x20030000 0x0 0x1000>;
			status = "disabled";
		};

		pvt_ca75_8: pvt@24030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x24030000 0x0 0x1000>;
			status = "disabled";
		};

		pvt_ca75_9: pvt@28030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x28030000 0x0 0x1000>;
			status = "disabled";
		};

		pvt_ca75_10: pvt@2c030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x2c030000 0x0 0x1000>;
			status = "disabled";
		};

		pvt_ca75_11: pvt@30030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x30030000 0x0 0x1000>;
			status = "disabled";
		};

		pvt_pcie0: pvt@38030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x38030000 0x0 0x1000>;
			interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		pvt_pcie1: pvt@3c030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x3c030000 0x0 0x1000>;
			interrupts = <GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		pvt_pcie2: pvt@44030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x44030000 0x0 0x1000>;
			interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		pvt_pcie3: pvt@48030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x48030000 0x0 0x1000>;
			interrupts = <GIC_SPI 275 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		pvt_pcie4: pvt@4c030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x4c030000 0x0 0x1000>;
			interrupts = <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		pvt_ddr0: pvt@50030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x50030000 0x0 0x1000>;
			interrupts = <GIC_SPI 363 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		pvt_ddr1: pvt@54030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x54030000 0x0 0x1000>;
			interrupts = <GIC_SPI 380 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		pvt_ddr2: pvt@58030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x58030000 0x0 0x1000>;
			interrupts = <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		pvt_ddr3: pvt@60030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x60030000 0x0 0x1000>;
			interrupts = <GIC_SPI 414 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		pvt_ddr4: pvt@64030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x64030000 0x0 0x1000>;
			interrupts = <GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		pvt_ddr5: pvt@68030000 {
			compatible = "baikal,bs1000-pvt";
			reg = <0x0 0x68030000 0x0 0x1000>;
			interrupts = <GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};
	};
};
