//`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////////
//// Company: 
//// Engineer: Vinay Bharambe
//// 
//// Create Date: 03/30/2025 05:42:06 PM
//// Design Name: 
//// Module Name: top
//// Project Name: 
//// Target Devices: 
//// Tool Versions: 
//// Description: 
////  Author : Vinay Bharambe
//// Dependencies: 
//// 
//// Revision:
//// Revision 0.01 - File Created
//// Additional Comments:
//// 
////////////////////////////////////////////////////////////////////////////////////


//module tb();

//reg a,b;
//wire y;
    
//top dut(a,b,y);
    
//initial begin
//a = 1;
//b = 1;
//#10;
//a = 1;
//b = 0;
//#10;
//a = 0;
//b = 1;
//#10;
//a = 0;
//b = 0;
//#10;

//end    


//endmodule
