 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  total_swap	  accepted_swap	  rejected_swap	  aborted_swap	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  ap_mem	  ap_time	  ap_full_legalizer_mem	  ap_full_legalizer_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_num_rr_graph_nodes	  crit_path_num_rr_graph_edges	  crit_path_collapsed_nodes	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_create_rr_graph_time	  crit_path_create_intra_cluster_rr_graph_time	  crit_path_tile_lookahead_computation_time	  crit_path_router_lookahead_computation_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta	  36.65	  vpr	  978.54 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  10	  -1	  -1	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  1002024	  10	  10	  168	  178	  1	  68	  30	  11	  8	  88	  io	  auto	  955.6 MiB	  0.61	  385	  628	  76	  517	  35	  978.5 MiB	  0.06	  0.00	  6.37842	  -68.9926	  -6.37842	  6.37842	  2.33	  0.000579422	  0.00050489	  0.0121495	  0.01103	  -1	  -1	  -1	  -1	  28	  740	  24	  0	  0	  134428.	  1527.59	  1.00	  0.197686	  0.174013	  11590	  29630	  -1	  638	  15	  260	  898	  57405	  28552	  6.7547	  6.7547	  -73.7765	  -6.7547	  0	  0	  173354.	  1969.93	  0.01	  0.07	  0.08	  -1	  -1	  0.01	  0.0316604	  0.0292377	 
 stratixiv_arch.timing.xml	  styr.blif	  common_--place_delay_model_delta_override	  28.63	  vpr	  978.48 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  10	  -1	  -1	  success	  v8.0.0-12163-g0dba7016b-dirty	  Release VTR_ASSERT_LEVEL=2	  GNU 11.4.0 on Linux-6.8.0-51-generic x86_64	  2025-02-19T17:54:19	  haydar-Precision-5820-Tower	  /home/haydar/vtr-verilog-to-routing	  1001964	  10	  10	  168	  178	  1	  68	  30	  11	  8	  88	  io	  auto	  955.5 MiB	  0.43	  356	  628	  86	  501	  41	  978.5 MiB	  0.06	  0.00	  6.32784	  -69.1369	  -6.32784	  6.32784	  1.45	  0.000300815	  0.000260189	  0.00775385	  0.00704586	  -1	  -1	  -1	  -1	  26	  696	  13	  0	  0	  125464.	  1425.72	  0.78	  0.12183	  0.106239	  11500	  28430	  -1	  625	  14	  346	  1342	  78096	  38981	  6.62332	  6.62332	  -73.8789	  -6.62332	  0	  0	  163463.	  1857.53	  0.01	  0.07	  0.04	  -1	  -1	  0.01	  0.0278034	  0.0259211	 
