<profile>

<section name = "Vivado HLS Report for 'pynq_dsp_hls'" level="0">
<item name = "Date">Tue Feb 11 14:56:19 2020
</item>
<item name = "Version">2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)</item>
<item name = "Project">pynq_dsp_hls</item>
<item name = "Solution">pynq_dsp_hls</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 7.000, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">11, 277, 11, 277, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_effect_delay_fu_398">effect_delay, 10, 50, 10, 50, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">12, 220, 3 ~ 55, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1701, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">6, 34, 8312, 13082, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 862, -</column>
<column name="Register">-, -, 1725, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 15, 9, 29, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_effect_delay_fu_398">effect_delay, 0, 24, 3466, 5706, 0</column>
<column name="pynq_dsp_hls_AXILiteS_s_axi_U">pynq_dsp_hls_AXILiteS_s_axi, 2, 0, 458, 686, 0</column>
<column name="pynq_dsp_hls_extMemPtr_V_m_axi_U">pynq_dsp_hls_extMemPtr_V_m_axi, 2, 0, 512, 580, 0</column>
<column name="pynq_dsp_hls_faddfYi_U21">pynq_dsp_hls_faddfYi, 0, 2, 306, 418, 0</column>
<column name="pynq_dsp_hls_faddfYi_U22">pynq_dsp_hls_faddfYi, 0, 2, 306, 418, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U29">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U30">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U31">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fcmpeOg_U32">pynq_dsp_hls_fcmpeOg, 0, 0, 66, 239, 0</column>
<column name="pynq_dsp_hls_fdivg8j_U25">pynq_dsp_hls_fdivg8j, 0, 0, 761, 994, 0</column>
<column name="pynq_dsp_hls_fdivg8j_U26">pynq_dsp_hls_fdivg8j, 0, 0, 761, 994, 0</column>
<column name="pynq_dsp_hls_fmulcud_U23">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_fmulcud_U24">pynq_dsp_hls_fmulcud, 0, 3, 143, 321, 0</column>
<column name="pynq_dsp_hls_physMemPtr_V_m_axi_U">pynq_dsp_hls_physMemPtr_V_m_axi, 2, 0, 512, 580, 0</column>
<column name="pynq_dsp_hls_sitohbi_U27">pynq_dsp_hls_sitohbi, 0, 0, 340, 554, 0</column>
<column name="pynq_dsp_hls_sitohbi_U28">pynq_dsp_hls_sitohbi, 0, 0, 340, 554, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln156_fu_617_p2">+, 0, 0, 39, 1, 32</column>
<column name="ret_V_1_fu_1576_p2">+, 0, 0, 38, 2, 31</column>
<column name="ret_V_fu_535_p2">+, 0, 0, 38, 31, 3</column>
<column name="stageIndex_V_fu_658_p2">+, 0, 0, 12, 3, 1</column>
<column name="sh_amt_1_fu_1300_p2">-, 0, 0, 15, 1, 9</column>
<column name="sh_amt_2_fu_1404_p2">-, 0, 0, 15, 8, 9</column>
<column name="sh_amt_3_fu_1511_p2">-, 0, 0, 15, 1, 9</column>
<column name="sh_amt_fu_1268_p2">-, 0, 0, 15, 8, 9</column>
<column name="sub_ln461_1_fu_1677_p2">-, 0, 0, 31, 1, 24</column>
<column name="sub_ln461_fu_1581_p2">-, 0, 0, 31, 1, 24</column>
<column name="and_ln11_fu_1170_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln12_fu_1194_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln147_fu_580_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln24_1_fu_870_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln24_fu_866_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_1_fu_1142_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_2_fu_1154_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_3_fu_1158_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln257_fu_1138_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln282_1_fu_1655_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln282_fu_1479_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_1_fu_1538_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_1327_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_1_fu_1461_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_2_fu_1544_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_3_fu_1637_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln285_fu_1333_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln28_1_fu_926_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln28_fu_903_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln295_1_fu_1570_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln295_fu_1359_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln31_1_fu_880_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln31_fu_876_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln35_1_fu_969_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln35_fu_946_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op151_readreq_state11">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_485_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln156_fu_611_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="icmp_ln24_1_fu_826_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln24_3_fu_735_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln24_fu_820_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln257_1_fu_1098_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_3_fu_1007_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_4_fu_1120_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln257_5_fu_1126_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln257_fu_1092_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln278_1_fu_1398_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln278_fu_1262_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln282_1_fu_1410_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln282_fu_1274_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln284_1_fu_1501_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln284_fu_1290_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln285_1_fu_1506_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln285_fu_1295_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln295_1_fu_1516_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln295_fu_1305_p2">icmp, 0, 0, 13, 9, 5</column>
<column name="icmp_ln31_1_fu_854_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln31_fu_848_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln761_fu_551_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln887_fu_652_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="lshr_ln286_1_fu_1522_p2">lshr, 0, 0, 69, 24, 24</column>
<column name="lshr_ln286_fu_1311_p2">lshr, 0, 0, 69, 24, 24</column>
<column name="ap_block_state87">or, 0, 0, 2, 1, 1</column>
<column name="or_ln142_fu_564_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln147_fu_591_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln18_fu_691_p2">or, 0, 0, 7, 7, 2</column>
<column name="or_ln24_1_fu_741_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln24_fu_832_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_1_fu_1013_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_2_fu_1132_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln257_fu_1104_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln282_1_fu_1528_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln282_fu_1317_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln284_1_fu_1558_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln284_fu_1347_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln31_fu_860_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4_fu_677_p2">or, 0, 0, 7, 7, 1</column>
<column name="dst_l_1_fu_940_p3">select, 0, 0, 32, 1, 32</column>
<column name="dst_l_fu_1187_p3">select, 0, 0, 32, 1, 32</column>
<column name="dst_r_1_fu_983_p3">select, 0, 0, 32, 1, 32</column>
<column name="dst_r_fu_1211_p3">select, 0, 0, 32, 1, 32</column>
<column name="monitorDstL_1_fu_1148_p3">select, 0, 0, 32, 1, 32</column>
<column name="monitorDstR_1_fu_1164_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln156_fu_623_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln278_1_fu_1625_p3">select, 0, 0, 24, 1, 1</column>
<column name="select_ln278_fu_1449_p3">select, 0, 0, 24, 1, 1</column>
<column name="select_ln282_1_fu_1660_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln282_fu_1484_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_1_fu_1466_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_2_fu_1550_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_3_fu_1642_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln285_fu_1339_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln288_1_fu_1602_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln288_fu_1426_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln28_fu_932_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln295_1_fu_1619_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln295_fu_1443_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln303_1_fu_1682_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln303_fu_1586_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln35_fu_975_p3">select, 0, 0, 32, 1, 32</column>
<column name="shl_ln297_1_fu_1614_p2">shl, 0, 0, 69, 24, 24</column>
<column name="shl_ln297_fu_1438_p2">shl, 0, 0, 69, 24, 24</column>
<column name="xor_ln11_fu_1177_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln12_fu_1201_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln142_fu_569_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln147_1_fu_585_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln147_fu_574_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln24_fu_921_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln278_1_fu_1650_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln278_fu_1474_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln282_1_fu_1532_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln282_fu_1321_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln284_1_fu_1564_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln284_fu_1353_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln285_1_fu_1632_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln285_fu_1456_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln28_fu_911_p2">xor, 0, 0, 33, 32, 33</column>
<column name="xor_ln31_fu_964_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln35_fu_954_p2">xor, 0, 0, 33, 32, 33</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">385, 88, 1, 88</column>
<column name="configReg_address0">27, 5, 6, 30</column>
<column name="configReg_ce0">15, 3, 1, 3</column>
<column name="configReg_we0">9, 2, 1, 2</column>
<column name="extMemPtr_V_ARVALID">9, 2, 1, 2</column>
<column name="extMemPtr_V_AWVALID">9, 2, 1, 2</column>
<column name="extMemPtr_V_BREADY">9, 2, 1, 2</column>
<column name="extMemPtr_V_RREADY">9, 2, 1, 2</column>
<column name="extMemPtr_V_WVALID">9, 2, 1, 2</column>
<column name="grp_fu_410_opcode">15, 3, 2, 6</column>
<column name="grp_fu_410_p0">15, 3, 32, 96</column>
<column name="grp_fu_410_p1">15, 3, 32, 96</column>
<column name="grp_fu_414_opcode">15, 3, 2, 6</column>
<column name="grp_fu_414_p0">15, 3, 32, 96</column>
<column name="grp_fu_414_p1">15, 3, 32, 96</column>
<column name="grp_fu_418_p0">21, 4, 32, 128</column>
<column name="grp_fu_418_p1">15, 3, 32, 96</column>
<column name="grp_fu_443_p0">21, 4, 32, 128</column>
<column name="grp_fu_443_p1">21, 4, 32, 128</column>
<column name="grp_fu_447_p0">21, 4, 32, 128</column>
<column name="grp_fu_447_p1">21, 4, 32, 128</column>
<column name="physMemPtr_V_ARADDR">15, 3, 32, 96</column>
<column name="physMemPtr_V_ARLEN">15, 3, 32, 96</column>
<column name="physMemPtr_V_WDATA">15, 3, 32, 96</column>
<column name="physMemPtr_V_blk_n_AR">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_AW">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_B">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_R">9, 2, 1, 2</column>
<column name="physMemPtr_V_blk_n_W">9, 2, 1, 2</column>
<column name="readyLch_flag_1_reg_383">15, 3, 1, 3</column>
<column name="readyRch_flag_1_reg_351">15, 3, 1, 3</column>
<column name="t_V_reg_339">9, 2, 3, 6</column>
<column name="x_assign_4_fu_190">21, 4, 32, 128</column>
<column name="x_assign_fu_186">21, 4, 32, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="absL_1_reg_1971">31, 0, 32, 1</column>
<column name="absL_reg_1890">31, 0, 32, 1</column>
<column name="absR_1_reg_1977">31, 0, 32, 1</column>
<column name="absR_reg_1896">31, 0, 32, 1</column>
<column name="and_ln24_1_reg_1914">1, 0, 1, 0</column>
<column name="and_ln284_1_reg_2148">1, 0, 1, 0</column>
<column name="and_ln284_reg_2075">1, 0, 1, 0</column>
<column name="and_ln295_1_reg_2158">1, 0, 1, 0</column>
<column name="and_ln295_reg_2085">1, 0, 1, 0</column>
<column name="and_ln31_1_reg_1920">1, 0, 1, 0</column>
<column name="ap_CS_fsm">87, 0, 87, 0</column>
<column name="basePhysAddr_V_0_data_reg">32, 0, 32, 0</column>
<column name="basePhysAddr_V_0_vld_reg">0, 0, 1, 1</column>
<column name="configReg_addr_2_reg_1848">2, 0, 6, 4</column>
<column name="configSizePerStage_1_data_reg">1, 0, 32, 31</column>
<column name="configSizePerStage_1_state">0, 0, 2, 2</column>
<column name="configSizePerStage_1_vld_reg">1, 0, 1, 0</column>
<column name="counter_0_data_reg">32, 0, 32, 0</column>
<column name="counter_0_vld_reg">0, 0, 1, 1</column>
<column name="counter_1_data_reg">32, 0, 32, 0</column>
<column name="counter_1_state">0, 0, 2, 2</column>
<column name="counter_1_vld_reg">1, 0, 1, 0</column>
<column name="floatDstR_reg_2017">32, 0, 32, 0</column>
<column name="floatSrcL_reg_1812">32, 0, 32, 0</column>
<column name="floatSrcR_reg_1818">32, 0, 32, 0</column>
<column name="grp_effect_delay_fu_398_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln278_1_reg_2105">1, 0, 1, 0</column>
<column name="icmp_ln278_reg_2038">1, 0, 1, 0</column>
<column name="icmp_ln282_1_reg_2120">1, 0, 1, 0</column>
<column name="icmp_ln282_reg_2053">1, 0, 1, 0</column>
<column name="icmp_ln285_1_reg_2138">1, 0, 1, 0</column>
<column name="icmp_ln285_reg_2065">1, 0, 1, 0</column>
<column name="id_reg_1853">4, 0, 4, 0</column>
<column name="lrclk_0_data_reg">1, 0, 1, 0</column>
<column name="lrclk_0_vld_reg">0, 0, 1, 1</column>
<column name="monitorDstL_1_data_reg">32, 0, 32, 0</column>
<column name="monitorDstL_1_reg_1995">31, 0, 32, 1</column>
<column name="monitorDstL_1_state">0, 0, 2, 2</column>
<column name="monitorDstL_1_vld_reg">1, 0, 1, 0</column>
<column name="monitorDstR_1_data_reg">32, 0, 32, 0</column>
<column name="monitorDstR_1_reg_2001">31, 0, 32, 1</column>
<column name="monitorDstR_1_state">0, 0, 2, 2</column>
<column name="monitorDstR_1_vld_reg">1, 0, 1, 0</column>
<column name="monitorSrcL_1_data_reg">32, 0, 32, 0</column>
<column name="monitorSrcL_1_state">0, 0, 2, 2</column>
<column name="monitorSrcL_1_vld_reg">1, 0, 1, 0</column>
<column name="monitorSrcR_1_data_reg">32, 0, 32, 0</column>
<column name="monitorSrcR_1_state">0, 0, 2, 2</column>
<column name="monitorSrcR_1_vld_reg">1, 0, 1, 0</column>
<column name="numOfStage_1_data_reg">1, 0, 32, 31</column>
<column name="numOfStage_1_state">0, 0, 2, 2</column>
<column name="numOfStage_1_vld_reg">1, 0, 1, 0</column>
<column name="or_ln24_1_reg_1862">1, 0, 1, 0</column>
<column name="or_ln24_reg_1902">1, 0, 1, 0</column>
<column name="or_ln257_1_reg_1957">1, 0, 1, 0</column>
<column name="or_ln257_2_reg_1989">1, 0, 1, 0</column>
<column name="or_ln257_reg_1983">1, 0, 1, 0</column>
<column name="or_ln31_reg_1908">1, 0, 1, 0</column>
<column name="p_Result_18_reg_2028">1, 0, 1, 0</column>
<column name="p_Result_19_reg_2095">1, 0, 1, 0</column>
<column name="r_V_reg_1716">30, 0, 30, 0</column>
<column name="readyLch">1, 0, 1, 0</column>
<column name="readyLch_flag_1_reg_383">1, 0, 1, 0</column>
<column name="readyRch">1, 0, 1, 0</column>
<column name="readyRch_flag_1_reg_351">1, 0, 1, 0</column>
<column name="readyRch_new_1_reg_366">1, 0, 1, 0</column>
<column name="reg_491">32, 0, 32, 0</column>
<column name="reg_498">32, 0, 32, 0</column>
<column name="reg_505">32, 0, 32, 0</column>
<column name="reg_510">32, 0, 32, 0</column>
<column name="reg_515">32, 0, 32, 0</column>
<column name="reg_V_1_reg_2090">32, 0, 32, 0</column>
<column name="reg_V_reg_2023">32, 0, 32, 0</column>
<column name="ret_V_1_reg_2163">31, 0, 31, 0</column>
<column name="ret_V_reg_1726">31, 0, 31, 0</column>
<column name="select_ln282_1_reg_2173">24, 0, 24, 0</column>
<column name="select_ln282_reg_2126">24, 0, 24, 0</column>
<column name="select_ln285_2_reg_2153">24, 0, 24, 0</column>
<column name="select_ln285_reg_2080">24, 0, 24, 0</column>
<column name="select_ln303_1_reg_2186">24, 0, 24, 0</column>
<column name="select_ln303_reg_2168">24, 0, 24, 0</column>
<column name="sh_amt_1_reg_2070">9, 0, 9, 0</column>
<column name="sh_amt_2_reg_2112">9, 0, 9, 0</column>
<column name="sh_amt_3_reg_2143">9, 0, 9, 0</column>
<column name="sh_amt_reg_2045">9, 0, 9, 0</column>
<column name="srcL_V_reg_1777">24, 0, 24, 0</column>
<column name="srcR_V_reg_1787">24, 0, 24, 0</column>
<column name="stageIndex_V_reg_1827">3, 0, 3, 0</column>
<column name="status_V_reg_1737">32, 0, 32, 0</column>
<column name="t_V_reg_339">3, 0, 3, 0</column>
<column name="thresh_1_reg_1963">31, 0, 32, 1</column>
<column name="thresh_reg_1880">31, 0, 32, 1</column>
<column name="tmp_13_reg_2007">1, 0, 1, 0</column>
<column name="tmp_14_reg_2012">1, 0, 1, 0</column>
<column name="tmp_18_reg_1942">1, 0, 1, 0</column>
<column name="tmp_1_i1_reg_1937">32, 0, 32, 0</column>
<column name="tmp_1_reg_1807">32, 0, 32, 0</column>
<column name="tmp_21_reg_1947">1, 0, 1, 0</column>
<column name="tmp_2_reg_2059">23, 0, 24, 1</column>
<column name="tmp_5_reg_1832">3, 0, 7, 4</column>
<column name="tmp_6_reg_2132">23, 0, 24, 1</column>
<column name="tmp_reg_1802">32, 0, 32, 0</column>
<column name="trunc_ln270_1_reg_2100">23, 0, 23, 0</column>
<column name="trunc_ln270_reg_2033">23, 0, 23, 0</column>
<column name="trunc_ln368_3_reg_1857">31, 0, 31, 0</column>
<column name="trunc_ln368_4_reg_1926">31, 0, 31, 0</column>
<column name="trunc_ln368_reg_1952">31, 0, 31, 0</column>
<column name="x_assign_4_fu_190">32, 0, 32, 0</column>
<column name="x_assign_4_load_2_reg_1874">32, 0, 32, 0</column>
<column name="x_assign_fu_186">32, 0, 32, 0</column>
<column name="x_assign_load_2_reg_1868">32, 0, 32, 0</column>
<column name="zext_ln215_reg_1721">30, 0, 31, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_AWADDR">in, 9, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_ARADDR">in, 9, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, array</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, pynq_dsp_hls, return value</column>
<column name="lrclk">in, 1, ap_none, lrclk, scalar</column>
<column name="m_axi_physMemPtr_V_AWVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWADDR">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWLEN">out, 8, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWSIZE">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWBURST">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWLOCK">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWCACHE">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWPROT">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWQOS">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWREGION">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_AWUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WDATA">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WSTRB">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WLAST">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_WUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARVALID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARREADY">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARADDR">out, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARID">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARLEN">out, 8, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARSIZE">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARBURST">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARLOCK">out, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARCACHE">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARPROT">out, 3, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARQOS">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARREGION">out, 4, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_ARUSER">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RVALID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RREADY">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RDATA">in, 32, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RLAST">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RUSER">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_RRESP">in, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BVALID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BREADY">out, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BRESP">in, 2, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BID">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_physMemPtr_V_BUSER">in, 1, m_axi, physMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWADDR">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWLEN">out, 8, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWSIZE">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWBURST">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWLOCK">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWCACHE">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWPROT">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWQOS">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWREGION">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_AWUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WDATA">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WSTRB">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WLAST">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_WUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARVALID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARREADY">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARADDR">out, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARID">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARLEN">out, 8, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARSIZE">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARBURST">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARLOCK">out, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARCACHE">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARPROT">out, 3, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARQOS">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARREGION">out, 4, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_ARUSER">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RVALID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RREADY">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RDATA">in, 32, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RLAST">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RUSER">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_RRESP">in, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BVALID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BREADY">out, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BRESP">in, 2, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BID">in, 1, m_axi, extMemPtr_V, pointer</column>
<column name="m_axi_extMemPtr_V_BUSER">in, 1, m_axi, extMemPtr_V, pointer</column>
</table>
</item>
</section>
</profile>
