

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Tue Jan  7 17:04:37 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.888|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3926|  3926|  3926|  3926|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3924|  3924|        10|          5|          1|   784|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.01>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten80 = phi i10 [ 0, %0 ], [ %add_ln24, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 14 'phi' 'indvar_flatten80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%out_d_0 = phi i1 [ false, %0 ], [ %select_ln24_23, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 15 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln32_15, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln32, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 17 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_2 ]"   --->   Operation 18 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 19 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i1 %out_d_0 to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 20 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.97ns)   --->   "%out_d = xor i1 %out_d_0, true" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 21 'xor' 'out_d' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i1 %out_d to i64" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 22 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.98ns)   --->   "%select_ln27 = select i1 %out_d_0, i3 -2, i3 -3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 23 'select' 'select_ln27' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i1 %out_d_0 to i5" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 24 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 25 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl19_cast = zext i10 %p_shl to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 26 'zext' 'p_shl19_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h_0, i1 false)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 27 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl20_cast = zext i6 %p_shl1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 28 'zext' 'p_shl20_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%tmp10_0_0 = sub i11 %p_shl19_cast, %p_shl20_cast" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 29 'sub' 'tmp10_0_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.78ns)   --->   "%tmp_1_0 = add i5 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 30 'add' 'tmp_1_0' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 31 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i10 %p_shl2 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 32 'zext' 'p_shl17_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_1_0, i1 false)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 33 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i6 %p_shl3 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 34 'zext' 'p_shl18_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.73ns)   --->   "%tmp10_1_0 = sub i11 %p_shl17_cast, %p_shl18_cast" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 35 'sub' 'tmp10_1_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.78ns)   --->   "%tmp_2_0 = add i5 %out_h_0, 2" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 36 'add' 'tmp_2_0' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_2_0, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 37 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl5 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_2_0, i1 false)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 38 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl16_cast = zext i6 %p_shl5 to i10" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 39 'zext' 'p_shl16_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%tmp10_2_0 = sub i10 %p_shl4, %p_shl16_cast" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 40 'sub' 'tmp10_2_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.78ns)   --->   "%tmp11 = add i5 %out_h_0, %zext_ln48_1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 41 'add' 'tmp11' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp11, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 42 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl13_cast = zext i10 %p_shl6 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 43 'zext' 'p_shl13_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl7 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp11, i2 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 44 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i7 %p_shl7 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 45 'zext' 'p_shl14_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%tmp12 = sub i11 %p_shl13_cast, %p_shl14_cast" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 46 'sub' 'tmp12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.77ns)   --->   "%icmp_ln24 = icmp eq i10 %indvar_flatten80, -240" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 47 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln24 = add i10 %indvar_flatten80, 1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 48 'add' 'add_ln24' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %1, label %hls_label_2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.77ns)   --->   "%icmp_ln32 = icmp eq i10 %indvar_flatten, -240" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 50 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln24)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.21ns)   --->   "%select_ln24 = select i1 %icmp_ln32, i5 0, i5 %out_h_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 51 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln24_15 = select i1 %icmp_ln32, i64 %zext_ln27_2, i64 %zext_ln27_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 52 'select' 'select_ln24_15' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_1 = getelementptr [9 x i13]* @SeparableConv2D_0_w_s, i64 0, i64 %select_ln24_15" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 53 'getelementptr' 'SeparableConv2D_0_w_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_2 = load i13* %SeparableConv2D_0_w_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 54 'load' 'SeparableConv2D_0_w_2' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_2 : Operation 55 [1/1] (0.99ns)   --->   "%select_ln24_16 = select i1 %icmp_ln32, i64 %zext_ln27_1, i64 %zext_ln27_2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 55 'select' 'select_ln24_16' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_3 = getelementptr [9 x i13]* @SeparableConv2D_0_w_s, i64 0, i64 %select_ln24_16" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 56 'getelementptr' 'SeparableConv2D_0_w_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_4 = load i13* %SeparableConv2D_0_w_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 57 'load' 'SeparableConv2D_0_w_4' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln24 = xor i1 %icmp_ln32, true" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 58 'xor' 'xor_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %out_w_0, -4" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 59 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln24)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %icmp_ln33, %xor_ln24" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 60 'and' 'and_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.78ns)   --->   "%out_h = add i5 %select_ln24, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 61 'add' 'out_h' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.88>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_2 = load i13* %SeparableConv2D_0_w_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 62 'load' 'SeparableConv2D_0_w_2' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_3 : Operation 63 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_4 = load i13* %SeparableConv2D_0_w_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 63 'load' 'SeparableConv2D_0_w_4' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln27_mid1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %out_d)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 64 'bitconcatenate' 'or_ln27_mid1' <Predicate = (!icmp_ln24 & icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 true, i1 %out_d_0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 65 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln24 & !icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.99ns)   --->   "%select_ln24_17 = select i1 %icmp_ln32, i2 %or_ln27_mid1, i2 %or_ln" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 66 'select' 'select_ln24_17' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i2 %select_ln24_17 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 67 'zext' 'zext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_5 = getelementptr [9 x i13]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 68 'getelementptr' 'SeparableConv2D_0_w_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_6 = load i13* %SeparableConv2D_0_w_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 69 'load' 'SeparableConv2D_0_w_6' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_2)   --->   "%xor_ln24_1 = xor i1 %icmp_ln32, true" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 70 'xor' 'xor_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln24_2 = xor i1 %out_d_0, %xor_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 71 'xor' 'xor_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.98ns)   --->   "%select_ln24_18 = select i1 %xor_ln24_2, i64 3, i64 0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 72 'select' 'select_ln24_18' <Predicate = (!icmp_ln24)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_7 = getelementptr [9 x i13]* @SeparableConv2D_0_w_s, i64 0, i64 %select_ln24_18" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 73 'getelementptr' 'SeparableConv2D_0_w_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_8 = load i13* %SeparableConv2D_0_w_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 74 'load' 'SeparableConv2D_0_w_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp10_0_0_mid2)   --->   "%select_ln24_24 = select i1 %icmp_ln32, i11 0, i11 %tmp10_0_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 75 'select' 'select_ln24_24' <Predicate = (!icmp_ln24 & !and_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp10_1_0_mid2)   --->   "%select_ln24_25 = select i1 %icmp_ln32, i11 30, i11 %tmp10_1_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 76 'select' 'select_ln24_25' <Predicate = (!icmp_ln24 & !and_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_63 = or i1 %and_ln24, %icmp_ln32" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 77 'or' 'empty_63' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.21ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_63, i5 0, i5 %out_w_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 78 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln24)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl19_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 79 'bitconcatenate' 'p_shl19_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl19_cast_mid1 = zext i10 %p_shl19_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 80 'zext' 'p_shl19_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl20_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %out_h, i1 false)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 81 'bitconcatenate' 'p_shl20_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl20_cast_mid1 = zext i6 %p_shl20_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 82 'zext' 'p_shl20_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.73ns)   --->   "%tmp10_0_0_mid1 = sub i11 %p_shl19_cast_mid1, %p_shl20_cast_mid1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 83 'sub' 'tmp10_0_0_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp10_0_0_mid2 = select i1 %and_ln24, i11 %tmp10_0_0_mid1, i11 %select_ln24_24" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 84 'select' 'tmp10_0_0_mid2' <Predicate = (!icmp_ln24)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.78ns)   --->   "%tmp_1_0_mid1 = add i5 %select_ln24, 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 85 'add' 'tmp_1_0_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl17_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1_0_mid1, i5 0)" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 86 'bitconcatenate' 'p_shl17_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl17_cast_mid1 = zext i10 %p_shl17_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 87 'zext' 'p_shl17_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_shl18_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_1_0_mid1, i1 false)" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 88 'bitconcatenate' 'p_shl18_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl18_cast_mid1 = zext i6 %p_shl18_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 89 'zext' 'p_shl18_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (1.73ns)   --->   "%tmp10_1_0_mid1 = sub i11 %p_shl17_cast_mid1, %p_shl18_cast_mid1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 90 'sub' 'tmp10_1_0_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp10_1_0_mid2 = select i1 %and_ln24, i11 %tmp10_1_0_mid1, i11 %select_ln24_25" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 91 'select' 'tmp10_1_0_mid2' <Predicate = (!icmp_ln24)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i5 %out_w_0_mid2 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 92 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.63ns)   --->   "%add_ln40 = add i11 %zext_ln40_1, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 93 'add' 'add_ln40' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln40_1 = sext i11 %add_ln40 to i32" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 94 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i32 %sext_ln40_1 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 95 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 96 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 97 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 98 [1/1] (1.78ns)   --->   "%out_w = add i5 %out_w_0_mid2, 1" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 98 'add' 'out_w' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln40_12 = zext i5 %out_w to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 99 'zext' 'zext_ln40_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.63ns)   --->   "%add_ln40_2 = add i11 %tmp10_0_0_mid2, %zext_ln40_12" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 100 'add' 'add_ln40_2' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i11 %add_ln40_2 to i32" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 101 'sext' 'sext_ln40_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i32 %sext_ln40_3 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 102 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_3" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 103 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 104 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 104 'load' 'input_load_7' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 105 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_6 = load i13* %SeparableConv2D_0_w_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 105 'load' 'SeparableConv2D_0_w_6' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_4 : Operation 106 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_8 = load i13* %SeparableConv2D_0_w_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 106 'load' 'SeparableConv2D_0_w_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln27_1_mid1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 -2, i1 %out_d)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 107 'bitconcatenate' 'or_ln27_1_mid1' <Predicate = (!icmp_ln24 & icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%or_ln27_s = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 -2, i1 %out_d_0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 108 'bitconcatenate' 'or_ln27_s' <Predicate = (!icmp_ln24 & !icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.98ns)   --->   "%select_ln24_19 = select i1 %icmp_ln32, i3 %or_ln27_1_mid1, i3 %or_ln27_s" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 109 'select' 'select_ln24_19' <Predicate = (!icmp_ln24)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln24_19 = zext i3 %select_ln24_19 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 110 'zext' 'zext_ln24_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_9 = getelementptr [9 x i13]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24_19" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 111 'getelementptr' 'SeparableConv2D_0_w_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_10 = load i13* %SeparableConv2D_0_w_9, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 112 'load' 'SeparableConv2D_0_w_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_20)   --->   "%select_ln27_1 = select i1 %out_d_0, i3 -3, i3 -2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 113 'select' 'select_ln27_1' <Predicate = (!icmp_ln24 & icmp_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln24_20 = select i1 %icmp_ln32, i3 %select_ln27_1, i3 %select_ln27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 114 'select' 'select_ln24_20' <Predicate = (!icmp_ln24)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln24_22 = zext i3 %select_ln24_20 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 115 'zext' 'zext_ln24_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_11 = getelementptr [9 x i13]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24_22" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 116 'getelementptr' 'SeparableConv2D_0_w_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_12 = load i13* %SeparableConv2D_0_w_11, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 117 'load' 'SeparableConv2D_0_w_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_4 : Operation 118 [1/1] (0.99ns)   --->   "%select_ln24_23 = select i1 %icmp_ln32, i1 %out_d, i1 %out_d_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 118 'select' 'select_ln24_23' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln24_23 = zext i1 %select_ln24_23 to i5" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 119 'zext' 'zext_ln24_23' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %out_d, i5 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 120 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl13_cast_mid170_c = zext i6 %tmp to i7" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 121 'zext' 'p_shl13_cast_mid170_c' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %out_d, i2 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 122 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%p_shl14_cast_mid174_c = zext i3 %tmp_3 to i7" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 123 'zext' 'p_shl14_cast_mid174_c' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.82ns)   --->   "%tmp12_mid176 = sub i7 %p_shl13_cast_mid170_c, %p_shl14_cast_mid174_c" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 124 'sub' 'tmp12_mid176' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln48)   --->   "%tmp12_mid176_cast = sext i7 %tmp12_mid176 to i11" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 125 'sext' 'tmp12_mid176_cast' <Predicate = (!icmp_ln24 & icmp_ln32 & !and_ln24)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln48)   --->   "%select_ln24_27 = select i1 %icmp_ln32, i11 %tmp12_mid176_cast, i11 %tmp12" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 126 'select' 'select_ln24_27' <Predicate = (!icmp_ln24 & !and_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (1.78ns)   --->   "%tmp11_mid1 = add i5 %out_h, %zext_ln24_23" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 127 'add' 'tmp11_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%p_shl13_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp11_mid1, i5 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 128 'bitconcatenate' 'p_shl13_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%p_shl13_cast_mid1 = zext i10 %p_shl13_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 129 'zext' 'p_shl13_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_shl14_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp11_mid1, i2 0)" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 130 'bitconcatenate' 'p_shl14_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%p_shl14_cast_mid1 = zext i7 %p_shl14_mid1 to i11" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 131 'zext' 'p_shl14_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (1.73ns)   --->   "%tmp12_mid1 = sub i11 %p_shl13_cast_mid1, %p_shl14_cast_mid1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 132 'sub' 'tmp12_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln48)   --->   "%tmp12_mid2 = select i1 %and_ln24, i11 %tmp12_mid1, i11 %select_ln24_27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 133 'select' 'tmp12_mid2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 134 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 134 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 135 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 135 'load' 'input_load_7' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 136 [1/1] (1.78ns)   --->   "%add_ln40_3 = add i5 %out_w_0_mid2, 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 136 'add' 'add_ln40_3' <Predicate = (!icmp_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln40_14 = zext i5 %add_ln40_3 to i11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 137 'zext' 'zext_ln40_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (1.63ns)   --->   "%add_ln40_4 = add i11 %tmp10_0_0_mid2, %zext_ln40_14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 138 'add' 'add_ln40_4' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i11 %add_ln40_4 to i32" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 139 'sext' 'sext_ln40_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i32 %sext_ln40_5 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 140 'zext' 'zext_ln40_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_4" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 141 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 142 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 142 'load' 'input_load_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 143 [1/1] (1.63ns)   --->   "%add_ln40_5 = add i11 %zext_ln40_1, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 143 'add' 'add_ln40_5' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln40_7 = sext i11 %add_ln40_5 to i32" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 144 'sext' 'sext_ln40_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i32 %sext_ln40_7 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 145 'zext' 'zext_ln40_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_5" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 146 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 147 'load' 'input_load_9' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 148 [1/1] (1.63ns)   --->   "%add_ln40_6 = add i11 %tmp10_1_0_mid2, %zext_ln40_12" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 148 'add' 'add_ln40_6' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (1.63ns)   --->   "%add_ln40_7 = add i11 %tmp10_1_0_mid2, %zext_ln40_14" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 149 'add' 'add_ln40_7' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln48 = add i11 %zext_ln40_1, %tmp12_mid2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 150 'add' 'add_ln48' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.73ns)   --->   "%add_ln32_3 = add i10 %indvar_flatten, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 151 'add' 'add_ln32_3' <Predicate = (!icmp_ln24 & !icmp_ln32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln24_24 = sext i13 %SeparableConv2D_0_w_2 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 152 'sext' 'sext_ln24_24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln24_25 = sext i13 %SeparableConv2D_0_w_4 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 153 'sext' 'sext_ln24_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_10 = load i13* %SeparableConv2D_0_w_9, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 154 'load' 'SeparableConv2D_0_w_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_5 : Operation 155 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_12 = load i13* %SeparableConv2D_0_w_11, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 155 'load' 'SeparableConv2D_0_w_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln24_20 = sext i2 %select_ln24_17 to i3" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 156 'sext' 'sext_ln24_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln24_20 = zext i3 %sext_ln24_20 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 157 'zext' 'zext_ln24_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_13 = getelementptr [9 x i13]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24_20" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 158 'getelementptr' 'SeparableConv2D_0_w_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 159 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_14 = load i13* %SeparableConv2D_0_w_13, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 159 'load' 'SeparableConv2D_0_w_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_5 : Operation 160 [1/1] (1.02ns)   --->   "%select_ln24_21 = select i1 %xor_ln24_2, i64 7, i64 0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 160 'select' 'select_ln24_21' <Predicate = (!icmp_ln24)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_15 = getelementptr [9 x i13]* @SeparableConv2D_0_w_s, i64 0, i64 %select_ln24_21" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 161 'getelementptr' 'SeparableConv2D_0_w_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 162 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_16 = load i13* %SeparableConv2D_0_w_15, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 162 'load' 'SeparableConv2D_0_w_16' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp10_2_0_mid2)   --->   "%select_ln24_26 = select i1 %icmp_ln32, i10 60, i10 %tmp10_2_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 163 'select' 'select_ln24_26' <Predicate = (!icmp_ln24 & !and_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (1.78ns)   --->   "%tmp_2_0_mid1 = add i5 %select_ln24, 3" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 164 'add' 'tmp_2_0_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%p_shl15_mid1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_2_0_mid1, i5 0)" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 165 'bitconcatenate' 'p_shl15_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%p_shl16_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_2_0_mid1, i1 false)" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 166 'bitconcatenate' 'p_shl16_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%p_shl16_cast_mid1 = zext i6 %p_shl16_mid1 to i10" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 167 'zext' 'p_shl16_cast_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (1.73ns)   --->   "%tmp10_2_0_mid1 = sub i10 %p_shl15_mid1, %p_shl16_cast_mid1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 168 'sub' 'tmp10_2_0_mid1' <Predicate = (!icmp_ln24 & and_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.68ns) (out node of the LUT)   --->   "%tmp10_2_0_mid2 = select i1 %and_ln24, i10 %tmp10_2_0_mid1, i10 %select_ln24_26" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 169 'select' 'tmp10_2_0_mid2' <Predicate = (!icmp_ln24)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i16 %input_load to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 170 'sext' 'sext_ln40_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40 = mul i29 %sext_ln40_2, %sext_ln24_24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 171 'mul' 'mul_ln40' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 172 'partselect' 'trunc_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i16 %input_load_7 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 173 'sext' 'sext_ln40_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_1 = mul i29 %sext_ln40_4, %sext_ln24_25" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 174 'mul' 'mul_ln40_1' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_1, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 175 'partselect' 'trunc_ln48_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 176 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 176 'load' 'input_load_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 177 [1/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 177 'load' 'input_load_9' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln40_9 = sext i11 %add_ln40_6 to i32" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 178 'sext' 'sext_ln40_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i32 %sext_ln40_9 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 179 'zext' 'zext_ln40_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_6" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 180 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 181 [2/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 181 'load' 'input_load_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln40_11 = sext i11 %add_ln40_7 to i32" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 182 'sext' 'sext_ln40_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i32 %sext_ln40_11 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 183 'zext' 'zext_ln40_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_7" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 184 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 185 [2/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 185 'load' 'input_load_11' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i13 %SeparableConv2D_0_w_6 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 186 'sext' 'sext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln24_17 = sext i13 %SeparableConv2D_0_w_8 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 187 'sext' 'sext_ln24_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 188 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_14 = load i13* %SeparableConv2D_0_w_13, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 188 'load' 'SeparableConv2D_0_w_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_6 : Operation 189 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_16 = load i13* %SeparableConv2D_0_w_15, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 189 'load' 'SeparableConv2D_0_w_16' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln27_3_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 -4, i1 %out_d)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 190 'bitconcatenate' 'or_ln27_3_mid1' <Predicate = (!icmp_ln24 & icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%or_ln27_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 -4, i1 %out_d_0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 191 'bitconcatenate' 'or_ln27_1' <Predicate = (!icmp_ln24 & !icmp_ln32)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (1.02ns)   --->   "%select_ln24_22 = select i1 %icmp_ln32, i4 %or_ln27_3_mid1, i4 %or_ln27_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 192 'select' 'select_ln24_22' <Predicate = (!icmp_ln24)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln24_21 = zext i4 %select_ln24_22 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 193 'zext' 'zext_ln24_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%SeparableConv2D_0_w_17 = getelementptr [9 x i13]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln24_21" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 194 'getelementptr' 'SeparableConv2D_0_w_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 195 [2/2] (3.25ns)   --->   "%SeparableConv2D_0_w_18 = load i13* %SeparableConv2D_0_w_17, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 195 'load' 'SeparableConv2D_0_w_18' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_6 : Operation 196 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %and_ln24, i5 %out_h, i5 %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 196 'select' 'select_ln32' <Predicate = (!icmp_ln24)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %out_w_0_mid2 to i10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 197 'zext' 'zext_ln40' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln40_11 = zext i5 %out_w to i10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 198 'zext' 'zext_ln40_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln40_13 = zext i5 %add_ln40_3 to i10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 199 'zext' 'zext_ln40_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i16 %input_load_8 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 200 'sext' 'sext_ln40_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_2 = mul i29 %sext_ln40_6, %sext_ln24" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 201 'mul' 'mul_ln40_2' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_2, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 202 'partselect' 'trunc_ln48_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln40_8 = sext i16 %input_load_9 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 203 'sext' 'sext_ln40_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_3 = mul i29 %sext_ln40_8, %sext_ln24_17" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 204 'mul' 'mul_ln40_3' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln48_3 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_3, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 205 'partselect' 'trunc_ln48_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 206 [1/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 206 'load' 'input_load_10' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 207 [1/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 207 'load' 'input_load_11' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 208 [1/1] (1.73ns)   --->   "%add_ln40_8 = add i10 %zext_ln40, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 208 'add' 'add_ln40_8' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i10 %add_ln40_8 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 209 'zext' 'zext_ln40_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_8" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 210 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 211 [2/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 211 'load' 'input_load_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 212 [1/1] (1.73ns)   --->   "%add_ln40_9 = add i10 %tmp10_2_0_mid2, %zext_ln40_11" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 212 'add' 'add_ln40_9' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln40_9 = zext i10 %add_ln40_9 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 213 'zext' 'zext_ln40_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_9" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 214 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 215 [2/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 215 'load' 'input_load_13' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 216 [1/1] (1.73ns)   --->   "%add_ln40_10 = add i10 %tmp10_2_0_mid2, %zext_ln40_13" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 216 'add' 'add_ln40_10' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (2.07ns)   --->   "%add_ln48_1 = add i16 %trunc_ln, %trunc_ln48_1" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 217 'add' 'add_ln48_1' <Predicate = (!icmp_ln24)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.68ns)   --->   "%select_ln32_15 = select i1 %icmp_ln32, i10 1, i10 %add_ln32_3" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 218 'select' 'select_ln32_15' <Predicate = (!icmp_ln24)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln24_18 = sext i13 %SeparableConv2D_0_w_10 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 219 'sext' 'sext_ln24_18' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln24_19 = sext i13 %SeparableConv2D_0_w_12 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 220 'sext' 'sext_ln24_19' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 221 [1/2] (3.25ns)   --->   "%SeparableConv2D_0_w_18 = load i13* %SeparableConv2D_0_w_17, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 221 'load' 'SeparableConv2D_0_w_18' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 9> <ROM>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln40_10 = sext i16 %input_load_10 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 222 'sext' 'sext_ln40_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_4 = mul i29 %sext_ln40_10, %sext_ln24_18" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 223 'mul' 'mul_ln40_4' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln48_4 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_4, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 224 'partselect' 'trunc_ln48_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln40_12 = sext i16 %input_load_11 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 225 'sext' 'sext_ln40_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_5 = mul i29 %sext_ln40_12, %sext_ln24_19" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 226 'mul' 'mul_ln40_5' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln48_5 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_5, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 227 'partselect' 'trunc_ln48_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 228 [1/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 228 'load' 'input_load_12' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 229 [1/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 229 'load' 'input_load_13' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln40_10 = zext i10 %add_ln40_10 to i64" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 230 'zext' 'zext_ln40_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln40_10" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 231 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 232 [2/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 232 'load' 'input_load_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_2 = add i16 %trunc_ln48_3, %trunc_ln48_2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 233 'add' 'add_ln48_2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_3 = add i16 %add_ln48_1, %add_ln48_2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 234 'add' 'add_ln48_3' <Predicate = (!icmp_ln24)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln24_21 = sext i13 %SeparableConv2D_0_w_14 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 235 'sext' 'sext_ln24_21' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln24_22 = sext i13 %SeparableConv2D_0_w_16 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 236 'sext' 'sext_ln24_22' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln40_13 = sext i16 %input_load_12 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 237 'sext' 'sext_ln40_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_6 = mul i29 %sext_ln40_13, %sext_ln24_21" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 238 'mul' 'mul_ln40_6' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln48_6 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_6, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 239 'partselect' 'trunc_ln48_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln40_14 = sext i16 %input_load_13 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 240 'sext' 'sext_ln40_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_7 = mul i29 %sext_ln40_14, %sext_ln24_22" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 241 'mul' 'mul_ln40_7' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln48_7 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_7, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 242 'partselect' 'trunc_ln48_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 243 [1/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 243 'load' 'input_load_14' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 244 [1/1] (2.07ns)   --->   "%add_ln48_4 = add i16 %trunc_ln48_5, %trunc_ln48_4" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 244 'add' 'add_ln48_4' <Predicate = (!icmp_ln24)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.38>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln24_23 = sext i13 %SeparableConv2D_0_w_18 to i29" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 245 'sext' 'sext_ln24_23' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln40_15 = sext i16 %input_load_14 to i29" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 246 'sext' 'sext_ln40_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln40_8 = mul i29 %sext_ln40_15, %sext_ln24_23" [../layers_c/depthwise_conv2d.cpp:40]   --->   Operation 247 'mul' 'mul_ln40_8' <Predicate = (!icmp_ln24)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln48_8 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %mul_ln40_8, i32 13, i32 28)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 248 'partselect' 'trunc_ln48_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.80>
ST_10 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_5 = add i16 %trunc_ln48_8, %trunc_ln48_7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 249 'add' 'add_ln48_5' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 250 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_6 = add i16 %trunc_ln48_6, %add_ln48_5" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 250 'add' 'add_ln48_6' <Predicate = (!icmp_ln24)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_7 = add i16 %add_ln48_4, %add_ln48_6" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 251 'add' 'add_ln48_7' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 252 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln48_8 = add i16 %add_ln48_3, %add_ln48_7" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 252 'add' 'add_ln48_8' <Predicate = (!icmp_ln24)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 253 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 254 'speclooptripcount' 'empty' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 255 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str432)" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 256 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str129) nounwind" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 257 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i11 %add_ln48 to i32" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 258 'sext' 'sext_ln48' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i32 %sext_ln48 to i64" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 259 'zext' 'zext_ln48' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln48" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 260 'getelementptr' 'output_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (3.25ns)   --->   "store i16 %add_ln48_8, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 261 'store' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str432, i32 %tmp_s)" [../layers_c/depthwise_conv2d.cpp:50]   --->   Operation 262 'specregionend' 'empty_64' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 263 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 264 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_0_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln23                (br               ) [ 0111111111110]
indvar_flatten80       (phi              ) [ 0010000000000]
out_d_0                (phi              ) [ 0011111000000]
indvar_flatten         (phi              ) [ 0011100000000]
out_h_0                (phi              ) [ 0010000000000]
out_w_0                (phi              ) [ 0011000000000]
specpipeline_ln24      (specpipeline     ) [ 0000000000000]
zext_ln27_1            (zext             ) [ 0000000000000]
out_d                  (xor              ) [ 0001111000000]
zext_ln27_2            (zext             ) [ 0000000000000]
select_ln27            (select           ) [ 0001100000000]
zext_ln48_1            (zext             ) [ 0000000000000]
p_shl                  (bitconcatenate   ) [ 0000000000000]
p_shl19_cast           (zext             ) [ 0000000000000]
p_shl1                 (bitconcatenate   ) [ 0000000000000]
p_shl20_cast           (zext             ) [ 0000000000000]
tmp10_0_0              (sub              ) [ 0001000000000]
tmp_1_0                (add              ) [ 0000000000000]
p_shl2                 (bitconcatenate   ) [ 0000000000000]
p_shl17_cast           (zext             ) [ 0000000000000]
p_shl3                 (bitconcatenate   ) [ 0000000000000]
p_shl18_cast           (zext             ) [ 0000000000000]
tmp10_1_0              (sub              ) [ 0001000000000]
tmp_2_0                (add              ) [ 0000000000000]
p_shl4                 (bitconcatenate   ) [ 0000000000000]
p_shl5                 (bitconcatenate   ) [ 0000000000000]
p_shl16_cast           (zext             ) [ 0000000000000]
tmp10_2_0              (sub              ) [ 0001110000000]
tmp11                  (add              ) [ 0000000000000]
p_shl6                 (bitconcatenate   ) [ 0000000000000]
p_shl13_cast           (zext             ) [ 0000000000000]
p_shl7                 (bitconcatenate   ) [ 0000000000000]
p_shl14_cast           (zext             ) [ 0000000000000]
tmp12                  (sub              ) [ 0001100000000]
icmp_ln24              (icmp             ) [ 0011111111110]
add_ln24               (add              ) [ 0111111111110]
br_ln24                (br               ) [ 0000000000000]
icmp_ln32              (icmp             ) [ 0001111000000]
select_ln24            (select           ) [ 0001111000000]
select_ln24_15         (select           ) [ 0000000000000]
SeparableConv2D_0_w_1  (getelementptr    ) [ 0001000000000]
select_ln24_16         (select           ) [ 0000000000000]
SeparableConv2D_0_w_3  (getelementptr    ) [ 0001000000000]
xor_ln24               (xor              ) [ 0000000000000]
icmp_ln33              (icmp             ) [ 0000000000000]
and_ln24               (and              ) [ 0001111000000]
out_h                  (add              ) [ 0001111000000]
SeparableConv2D_0_w_2  (load             ) [ 0000110000000]
SeparableConv2D_0_w_4  (load             ) [ 0000110000000]
or_ln27_mid1           (bitconcatenate   ) [ 0000000000000]
or_ln                  (bitconcatenate   ) [ 0000000000000]
select_ln24_17         (select           ) [ 0000110000000]
zext_ln24              (zext             ) [ 0000000000000]
SeparableConv2D_0_w_5  (getelementptr    ) [ 0000100000000]
xor_ln24_1             (xor              ) [ 0000000000000]
xor_ln24_2             (xor              ) [ 0000110000000]
select_ln24_18         (select           ) [ 0000000000000]
SeparableConv2D_0_w_7  (getelementptr    ) [ 0000100000000]
select_ln24_24         (select           ) [ 0000000000000]
select_ln24_25         (select           ) [ 0000000000000]
empty_63               (or               ) [ 0000000000000]
out_w_0_mid2           (select           ) [ 0000111000000]
p_shl19_mid1           (bitconcatenate   ) [ 0000000000000]
p_shl19_cast_mid1      (zext             ) [ 0000000000000]
p_shl20_mid1           (bitconcatenate   ) [ 0000000000000]
p_shl20_cast_mid1      (zext             ) [ 0000000000000]
tmp10_0_0_mid1         (sub              ) [ 0000000000000]
tmp10_0_0_mid2         (select           ) [ 0000100000000]
tmp_1_0_mid1           (add              ) [ 0000000000000]
p_shl17_mid1           (bitconcatenate   ) [ 0000000000000]
p_shl17_cast_mid1      (zext             ) [ 0000000000000]
p_shl18_mid1           (bitconcatenate   ) [ 0000000000000]
p_shl18_cast_mid1      (zext             ) [ 0000000000000]
tmp10_1_0_mid1         (sub              ) [ 0000000000000]
tmp10_1_0_mid2         (select           ) [ 0000100000000]
zext_ln40_1            (zext             ) [ 0000100000000]
add_ln40               (add              ) [ 0000000000000]
sext_ln40_1            (sext             ) [ 0000000000000]
zext_ln40_2            (zext             ) [ 0000000000000]
input_addr             (getelementptr    ) [ 0000100000000]
out_w                  (add              ) [ 0111111111110]
zext_ln40_12           (zext             ) [ 0000100000000]
add_ln40_2             (add              ) [ 0000000000000]
sext_ln40_3            (sext             ) [ 0000000000000]
zext_ln40_3            (zext             ) [ 0000000000000]
input_addr_7           (getelementptr    ) [ 0000100000000]
SeparableConv2D_0_w_6  (load             ) [ 0000011000000]
SeparableConv2D_0_w_8  (load             ) [ 0000011000000]
or_ln27_1_mid1         (bitconcatenate   ) [ 0000000000000]
or_ln27_s              (bitconcatenate   ) [ 0000000000000]
select_ln24_19         (select           ) [ 0000000000000]
zext_ln24_19           (zext             ) [ 0000000000000]
SeparableConv2D_0_w_9  (getelementptr    ) [ 0000010000000]
select_ln27_1          (select           ) [ 0000000000000]
select_ln24_20         (select           ) [ 0000000000000]
zext_ln24_22           (zext             ) [ 0000000000000]
SeparableConv2D_0_w_11 (getelementptr    ) [ 0000010000000]
select_ln24_23         (select           ) [ 0111111111110]
zext_ln24_23           (zext             ) [ 0000000000000]
tmp                    (bitconcatenate   ) [ 0000000000000]
p_shl13_cast_mid170_c  (zext             ) [ 0000000000000]
tmp_3                  (bitconcatenate   ) [ 0000000000000]
p_shl14_cast_mid174_c  (zext             ) [ 0000000000000]
tmp12_mid176           (sub              ) [ 0000000000000]
tmp12_mid176_cast      (sext             ) [ 0000000000000]
select_ln24_27         (select           ) [ 0000000000000]
tmp11_mid1             (add              ) [ 0000000000000]
p_shl13_mid1           (bitconcatenate   ) [ 0000000000000]
p_shl13_cast_mid1      (zext             ) [ 0000000000000]
p_shl14_mid1           (bitconcatenate   ) [ 0000000000000]
p_shl14_cast_mid1      (zext             ) [ 0000000000000]
tmp12_mid1             (sub              ) [ 0000000000000]
tmp12_mid2             (select           ) [ 0000000000000]
input_load             (load             ) [ 0000010000000]
input_load_7           (load             ) [ 0000010000000]
add_ln40_3             (add              ) [ 0000011000000]
zext_ln40_14           (zext             ) [ 0000000000000]
add_ln40_4             (add              ) [ 0000000000000]
sext_ln40_5            (sext             ) [ 0000000000000]
zext_ln40_4            (zext             ) [ 0000000000000]
input_addr_8           (getelementptr    ) [ 0000010000000]
add_ln40_5             (add              ) [ 0000000000000]
sext_ln40_7            (sext             ) [ 0000000000000]
zext_ln40_5            (zext             ) [ 0000000000000]
input_addr_9           (getelementptr    ) [ 0000010000000]
add_ln40_6             (add              ) [ 0000010000000]
add_ln40_7             (add              ) [ 0000010000000]
add_ln48               (add              ) [ 0011111111110]
add_ln32_3             (add              ) [ 0000011000000]
sext_ln24_24           (sext             ) [ 0000000000000]
sext_ln24_25           (sext             ) [ 0000000000000]
SeparableConv2D_0_w_10 (load             ) [ 0010001100000]
SeparableConv2D_0_w_12 (load             ) [ 0010001100000]
sext_ln24_20           (sext             ) [ 0000000000000]
zext_ln24_20           (zext             ) [ 0000000000000]
SeparableConv2D_0_w_13 (getelementptr    ) [ 0000001000000]
select_ln24_21         (select           ) [ 0000000000000]
SeparableConv2D_0_w_15 (getelementptr    ) [ 0000001000000]
select_ln24_26         (select           ) [ 0000000000000]
tmp_2_0_mid1           (add              ) [ 0000000000000]
p_shl15_mid1           (bitconcatenate   ) [ 0000000000000]
p_shl16_mid1           (bitconcatenate   ) [ 0000000000000]
p_shl16_cast_mid1      (zext             ) [ 0000000000000]
tmp10_2_0_mid1         (sub              ) [ 0000000000000]
tmp10_2_0_mid2         (select           ) [ 0000001000000]
sext_ln40_2            (sext             ) [ 0000000000000]
mul_ln40               (mul              ) [ 0000000000000]
trunc_ln               (partselect       ) [ 0000001000000]
sext_ln40_4            (sext             ) [ 0000000000000]
mul_ln40_1             (mul              ) [ 0000000000000]
trunc_ln48_1           (partselect       ) [ 0000001000000]
input_load_8           (load             ) [ 0000001000000]
input_load_9           (load             ) [ 0000001000000]
sext_ln40_9            (sext             ) [ 0000000000000]
zext_ln40_6            (zext             ) [ 0000000000000]
input_addr_10          (getelementptr    ) [ 0000001000000]
sext_ln40_11           (sext             ) [ 0000000000000]
zext_ln40_7            (zext             ) [ 0000000000000]
input_addr_11          (getelementptr    ) [ 0000001000000]
sext_ln24              (sext             ) [ 0000000000000]
sext_ln24_17           (sext             ) [ 0000000000000]
SeparableConv2D_0_w_14 (load             ) [ 0011000110000]
SeparableConv2D_0_w_16 (load             ) [ 0011000110000]
or_ln27_3_mid1         (bitconcatenate   ) [ 0000000000000]
or_ln27_1              (bitconcatenate   ) [ 0000000000000]
select_ln24_22         (select           ) [ 0000000000000]
zext_ln24_21           (zext             ) [ 0000000000000]
SeparableConv2D_0_w_17 (getelementptr    ) [ 0010000100000]
select_ln32            (select           ) [ 0111111111110]
zext_ln40              (zext             ) [ 0000000000000]
zext_ln40_11           (zext             ) [ 0000000000000]
zext_ln40_13           (zext             ) [ 0000000000000]
sext_ln40_6            (sext             ) [ 0000000000000]
mul_ln40_2             (mul              ) [ 0000000000000]
trunc_ln48_2           (partselect       ) [ 0010000100000]
sext_ln40_8            (sext             ) [ 0000000000000]
mul_ln40_3             (mul              ) [ 0000000000000]
trunc_ln48_3           (partselect       ) [ 0010000100000]
input_load_10          (load             ) [ 0010000100000]
input_load_11          (load             ) [ 0010000100000]
add_ln40_8             (add              ) [ 0000000000000]
zext_ln40_8            (zext             ) [ 0000000000000]
input_addr_12          (getelementptr    ) [ 0010000100000]
add_ln40_9             (add              ) [ 0000000000000]
zext_ln40_9            (zext             ) [ 0000000000000]
input_addr_13          (getelementptr    ) [ 0010000100000]
add_ln40_10            (add              ) [ 0010000100000]
add_ln48_1             (add              ) [ 0010000100000]
select_ln32_15         (select           ) [ 0111111111110]
sext_ln24_18           (sext             ) [ 0000000000000]
sext_ln24_19           (sext             ) [ 0000000000000]
SeparableConv2D_0_w_18 (load             ) [ 0001100011000]
sext_ln40_10           (sext             ) [ 0000000000000]
mul_ln40_4             (mul              ) [ 0000000000000]
trunc_ln48_4           (partselect       ) [ 0001000010000]
sext_ln40_12           (sext             ) [ 0000000000000]
mul_ln40_5             (mul              ) [ 0000000000000]
trunc_ln48_5           (partselect       ) [ 0001000010000]
input_load_12          (load             ) [ 0001000010000]
input_load_13          (load             ) [ 0001000010000]
zext_ln40_10           (zext             ) [ 0000000000000]
input_addr_14          (getelementptr    ) [ 0001000010000]
add_ln48_2             (add              ) [ 0000000000000]
add_ln48_3             (add              ) [ 0001110011100]
sext_ln24_21           (sext             ) [ 0000000000000]
sext_ln24_22           (sext             ) [ 0000000000000]
sext_ln40_13           (sext             ) [ 0000000000000]
mul_ln40_6             (mul              ) [ 0000000000000]
trunc_ln48_6           (partselect       ) [ 0000110001100]
sext_ln40_14           (sext             ) [ 0000000000000]
mul_ln40_7             (mul              ) [ 0000000000000]
trunc_ln48_7           (partselect       ) [ 0000110001100]
input_load_14          (load             ) [ 0000100001000]
add_ln48_4             (add              ) [ 0000110001100]
sext_ln24_23           (sext             ) [ 0000000000000]
sext_ln40_15           (sext             ) [ 0000000000000]
mul_ln40_8             (mul              ) [ 0000000000000]
trunc_ln48_8           (partselect       ) [ 0000010000100]
add_ln48_5             (add              ) [ 0000000000000]
add_ln48_6             (add              ) [ 0000000000000]
add_ln48_7             (add              ) [ 0000000000000]
add_ln48_8             (add              ) [ 0000001000010]
specpipeline_ln24      (specpipeline     ) [ 0000000000000]
empty                  (speclooptripcount) [ 0000000000000]
specpipeline_ln24      (specpipeline     ) [ 0000000000000]
tmp_s                  (specregionbegin  ) [ 0000000000000]
specpipeline_ln34      (specpipeline     ) [ 0000000000000]
sext_ln48              (sext             ) [ 0000000000000]
zext_ln48              (zext             ) [ 0000000000000]
output_addr            (getelementptr    ) [ 0000000000000]
store_ln48             (store            ) [ 0000000000000]
empty_64               (specregionend    ) [ 0000000000000]
br_ln33                (br               ) [ 0111111111110]
ret_ln0                (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_0_w_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str432"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="SeparableConv2D_0_w_1_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="13" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_1/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="0"/>
<pin id="99" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="13" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="13" slack="2"/>
<pin id="113" dir="1" index="7" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_0_w_2/2 SeparableConv2D_0_w_4/2 SeparableConv2D_0_w_6/3 SeparableConv2D_0_w_8/3 SeparableConv2D_0_w_10/4 SeparableConv2D_0_w_12/4 SeparableConv2D_0_w_14/5 SeparableConv2D_0_w_16/5 SeparableConv2D_0_w_18/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="SeparableConv2D_0_w_3_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="13" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_3/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="SeparableConv2D_0_w_5_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="13" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="2" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_5/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="SeparableConv2D_0_w_7_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="13" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_7/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="input_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="0"/>
<pin id="135" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="152" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="16" slack="1"/>
<pin id="154" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 input_load_7/3 input_load_8/4 input_load_9/4 input_load_10/5 input_load_11/5 input_load_12/6 input_load_13/6 input_load_14/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_addr_7_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="SeparableConv2D_0_w_9_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="13" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_9/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="SeparableConv2D_0_w_11_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="13" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="3" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_11/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input_addr_8_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_addr_9_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="SeparableConv2D_0_w_13_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="13" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_13/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="SeparableConv2D_0_w_15_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="13" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_15/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="input_addr_10_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_10/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="input_addr_11_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_11/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="SeparableConv2D_0_w_17_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="13" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_0_w_17/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="input_addr_12_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_12/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="input_addr_13_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="10" slack="0"/>
<pin id="240" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_13/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="input_addr_14_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_14/7 "/>
</bind>
</comp>

<comp id="252" class="1004" name="output_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/11 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln48_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="14" slack="0"/>
<pin id="261" dir="0" index="1" bw="16" slack="1"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/11 "/>
</bind>
</comp>

<comp id="265" class="1005" name="indvar_flatten80_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="1"/>
<pin id="267" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten80 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="indvar_flatten80_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="10" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten80/2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="out_d_0_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="out_d_0_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="288" class="1005" name="indvar_flatten_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="1"/>
<pin id="290" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="indvar_flatten_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="10" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="out_h_0_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="1"/>
<pin id="302" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="out_h_0_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="5" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="out_w_0_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="1"/>
<pin id="313" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="out_w_0_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="5" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/2 "/>
</bind>
</comp>

<comp id="323" class="1005" name="reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="13" slack="2"/>
<pin id="325" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_2 SeparableConv2D_0_w_10 "/>
</bind>
</comp>

<comp id="327" class="1005" name="reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="13" slack="2"/>
<pin id="329" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_4 SeparableConv2D_0_w_12 "/>
</bind>
</comp>

<comp id="331" class="1005" name="reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="13" slack="2"/>
<pin id="333" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_6 SeparableConv2D_0_w_14 "/>
</bind>
</comp>

<comp id="335" class="1005" name="reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="13" slack="2"/>
<pin id="337" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_8 SeparableConv2D_0_w_16 "/>
</bind>
</comp>

<comp id="339" class="1005" name="reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="1"/>
<pin id="341" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_8 input_load_10 input_load_12 input_load_14 "/>
</bind>
</comp>

<comp id="344" class="1005" name="reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="1"/>
<pin id="346" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_7 input_load_9 input_load_11 input_load_13 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln27_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="out_d_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln27_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="select_ln27_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="0" index="2" bw="3" slack="0"/>
<pin id="367" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln48_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_shl_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_shl19_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl19_cast/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_shl1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="0" index="1" bw="5" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_shl20_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="0"/>
<pin id="397" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl20_cast/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp10_0_0_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="0"/>
<pin id="401" dir="0" index="1" bw="6" slack="0"/>
<pin id="402" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp10_0_0/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_1_0_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="5" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_0/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_shl2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="0"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_shl17_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="0"/>
<pin id="421" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl17_cast/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_shl3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="0" index="1" bw="5" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_shl18_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="6" slack="0"/>
<pin id="433" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl18_cast/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp10_1_0_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="6" slack="0"/>
<pin id="438" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp10_1_0/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_2_0_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="3" slack="0"/>
<pin id="444" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2_0/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_shl4_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="0" index="1" bw="5" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_shl5_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="0" index="1" bw="5" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_shl16_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="0"/>
<pin id="465" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl16_cast/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp10_2_0_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="10" slack="0"/>
<pin id="469" dir="0" index="1" bw="6" slack="0"/>
<pin id="470" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp10_2_0/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp11_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_shl6_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="p_shl13_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="p_shl7_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="0"/>
<pin id="493" dir="0" index="1" bw="5" slack="0"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_shl14_cast_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl14_cast/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp12_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="0" index="1" bw="7" slack="0"/>
<pin id="506" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp12/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="icmp_ln24_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="0" index="1" bw="9" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln24_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="icmp_ln32_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="0"/>
<pin id="523" dir="0" index="1" bw="9" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln24_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln24_15_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_15/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln24_16_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_16/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="xor_ln24_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="icmp_ln33_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="0"/>
<pin id="561" dir="0" index="1" bw="3" slack="0"/>
<pin id="562" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="and_ln24_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="out_h_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="5" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="or_ln27_mid1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="0"/>
<pin id="580" dir="0" index="2" bw="1" slack="1"/>
<pin id="581" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_mid1/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="or_ln_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="1"/>
<pin id="588" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="select_ln24_17_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="0" index="1" bw="2" slack="0"/>
<pin id="595" dir="0" index="2" bw="2" slack="0"/>
<pin id="596" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_17/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln24_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="xor_ln24_1_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_1/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="xor_ln24_2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_2/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln24_18_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="3" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_18/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_ln24_24_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="0" index="2" bw="11" slack="1"/>
<pin id="628" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_24/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="select_ln24_25_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="0" index="1" bw="6" slack="0"/>
<pin id="633" dir="0" index="2" bw="11" slack="1"/>
<pin id="634" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_25/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="empty_63_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="0" index="1" bw="1" slack="1"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_63/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="out_w_0_mid2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="0" index="2" bw="5" slack="1"/>
<pin id="644" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_shl19_mid1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="0"/>
<pin id="650" dir="0" index="1" bw="5" slack="1"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl19_mid1/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="p_shl19_cast_mid1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="10" slack="0"/>
<pin id="657" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl19_cast_mid1/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_shl20_mid1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="0"/>
<pin id="661" dir="0" index="1" bw="5" slack="1"/>
<pin id="662" dir="0" index="2" bw="1" slack="0"/>
<pin id="663" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl20_mid1/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_shl20_cast_mid1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="6" slack="0"/>
<pin id="668" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl20_cast_mid1/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp10_0_0_mid1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="0"/>
<pin id="672" dir="0" index="1" bw="6" slack="0"/>
<pin id="673" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp10_0_0_mid1/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp10_0_0_mid2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="0" index="1" bw="11" slack="0"/>
<pin id="679" dir="0" index="2" bw="11" slack="0"/>
<pin id="680" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp10_0_0_mid2/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_1_0_mid1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="5" slack="1"/>
<pin id="685" dir="0" index="1" bw="3" slack="0"/>
<pin id="686" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_0_mid1/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="p_shl17_mid1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="0"/>
<pin id="690" dir="0" index="1" bw="5" slack="0"/>
<pin id="691" dir="0" index="2" bw="1" slack="0"/>
<pin id="692" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl17_mid1/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="p_shl17_cast_mid1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="0"/>
<pin id="698" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl17_cast_mid1/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="p_shl18_mid1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="0"/>
<pin id="702" dir="0" index="1" bw="5" slack="0"/>
<pin id="703" dir="0" index="2" bw="1" slack="0"/>
<pin id="704" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl18_mid1/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="p_shl18_cast_mid1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="6" slack="0"/>
<pin id="710" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl18_cast_mid1/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp10_1_0_mid1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="0"/>
<pin id="714" dir="0" index="1" bw="6" slack="0"/>
<pin id="715" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp10_1_0_mid1/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp10_1_0_mid2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="0" index="1" bw="11" slack="0"/>
<pin id="721" dir="0" index="2" bw="11" slack="0"/>
<pin id="722" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp10_1_0_mid2/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln40_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="5" slack="0"/>
<pin id="727" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="add_ln40_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="0"/>
<pin id="731" dir="0" index="1" bw="11" slack="0"/>
<pin id="732" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sext_ln40_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="11" slack="0"/>
<pin id="737" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_1/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln40_2_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="11" slack="0"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="out_w_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="5" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln40_12_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="5" slack="0"/>
<pin id="752" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_12/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="add_ln40_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="11" slack="0"/>
<pin id="756" dir="0" index="1" bw="5" slack="0"/>
<pin id="757" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="sext_ln40_3_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="11" slack="0"/>
<pin id="762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_3/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln40_3_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="11" slack="0"/>
<pin id="766" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="or_ln27_1_mid1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="3" slack="0"/>
<pin id="771" dir="0" index="1" bw="2" slack="0"/>
<pin id="772" dir="0" index="2" bw="1" slack="2"/>
<pin id="773" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_1_mid1/4 "/>
</bind>
</comp>

<comp id="776" class="1004" name="or_ln27_s_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="3" slack="0"/>
<pin id="778" dir="0" index="1" bw="2" slack="0"/>
<pin id="779" dir="0" index="2" bw="1" slack="2"/>
<pin id="780" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_s/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="select_ln24_19_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="2"/>
<pin id="786" dir="0" index="1" bw="3" slack="0"/>
<pin id="787" dir="0" index="2" bw="3" slack="0"/>
<pin id="788" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_19/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln24_19_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="3" slack="0"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_19/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="select_ln27_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="2"/>
<pin id="798" dir="0" index="1" bw="3" slack="0"/>
<pin id="799" dir="0" index="2" bw="2" slack="0"/>
<pin id="800" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="select_ln24_20_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="2"/>
<pin id="806" dir="0" index="1" bw="3" slack="0"/>
<pin id="807" dir="0" index="2" bw="3" slack="2"/>
<pin id="808" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_20/4 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln24_22_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="3" slack="0"/>
<pin id="812" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_22/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="select_ln24_23_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="2"/>
<pin id="817" dir="0" index="1" bw="1" slack="2"/>
<pin id="818" dir="0" index="2" bw="1" slack="2"/>
<pin id="819" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_23/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln24_23_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_23/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="6" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="2"/>
<pin id="828" dir="0" index="2" bw="1" slack="0"/>
<pin id="829" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="p_shl13_cast_mid170_c_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="6" slack="0"/>
<pin id="834" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast_mid170_c/4 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_3_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="3" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="2"/>
<pin id="839" dir="0" index="2" bw="1" slack="0"/>
<pin id="840" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="843" class="1004" name="p_shl14_cast_mid174_c_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="3" slack="0"/>
<pin id="845" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl14_cast_mid174_c/4 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp12_mid176_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="6" slack="0"/>
<pin id="849" dir="0" index="1" bw="3" slack="0"/>
<pin id="850" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp12_mid176/4 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp12_mid176_cast_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="7" slack="0"/>
<pin id="855" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp12_mid176_cast/4 "/>
</bind>
</comp>

<comp id="857" class="1004" name="select_ln24_27_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="2"/>
<pin id="859" dir="0" index="1" bw="7" slack="0"/>
<pin id="860" dir="0" index="2" bw="11" slack="2"/>
<pin id="861" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_27/4 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp11_mid1_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="5" slack="2"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11_mid1/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="p_shl13_mid1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="10" slack="0"/>
<pin id="870" dir="0" index="1" bw="5" slack="0"/>
<pin id="871" dir="0" index="2" bw="1" slack="0"/>
<pin id="872" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl13_mid1/4 "/>
</bind>
</comp>

<comp id="876" class="1004" name="p_shl13_cast_mid1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="10" slack="0"/>
<pin id="878" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast_mid1/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="p_shl14_mid1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="7" slack="0"/>
<pin id="882" dir="0" index="1" bw="5" slack="0"/>
<pin id="883" dir="0" index="2" bw="1" slack="0"/>
<pin id="884" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl14_mid1/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="p_shl14_cast_mid1_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="7" slack="0"/>
<pin id="890" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl14_cast_mid1/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp12_mid1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="10" slack="0"/>
<pin id="894" dir="0" index="1" bw="7" slack="0"/>
<pin id="895" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp12_mid1/4 "/>
</bind>
</comp>

<comp id="898" class="1004" name="tmp12_mid2_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="2"/>
<pin id="900" dir="0" index="1" bw="11" slack="0"/>
<pin id="901" dir="0" index="2" bw="11" slack="0"/>
<pin id="902" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp12_mid2/4 "/>
</bind>
</comp>

<comp id="905" class="1004" name="add_ln40_3_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="5" slack="1"/>
<pin id="907" dir="0" index="1" bw="3" slack="0"/>
<pin id="908" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/4 "/>
</bind>
</comp>

<comp id="910" class="1004" name="zext_ln40_14_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="5" slack="0"/>
<pin id="912" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_14/4 "/>
</bind>
</comp>

<comp id="914" class="1004" name="add_ln40_4_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="11" slack="1"/>
<pin id="916" dir="0" index="1" bw="5" slack="0"/>
<pin id="917" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_4/4 "/>
</bind>
</comp>

<comp id="919" class="1004" name="sext_ln40_5_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="11" slack="0"/>
<pin id="921" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_5/4 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln40_4_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="11" slack="0"/>
<pin id="925" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/4 "/>
</bind>
</comp>

<comp id="928" class="1004" name="add_ln40_5_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="5" slack="1"/>
<pin id="930" dir="0" index="1" bw="11" slack="1"/>
<pin id="931" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_5/4 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sext_ln40_7_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="11" slack="0"/>
<pin id="934" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_7/4 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln40_5_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="11" slack="0"/>
<pin id="938" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/4 "/>
</bind>
</comp>

<comp id="941" class="1004" name="add_ln40_6_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="11" slack="1"/>
<pin id="943" dir="0" index="1" bw="5" slack="1"/>
<pin id="944" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_6/4 "/>
</bind>
</comp>

<comp id="945" class="1004" name="add_ln40_7_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="11" slack="1"/>
<pin id="947" dir="0" index="1" bw="5" slack="0"/>
<pin id="948" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_7/4 "/>
</bind>
</comp>

<comp id="950" class="1004" name="add_ln48_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="5" slack="1"/>
<pin id="952" dir="0" index="1" bw="11" slack="0"/>
<pin id="953" dir="1" index="2" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/4 "/>
</bind>
</comp>

<comp id="955" class="1004" name="add_ln32_3_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="10" slack="2"/>
<pin id="957" dir="0" index="1" bw="1" slack="0"/>
<pin id="958" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_3/4 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sext_ln24_24_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="13" slack="2"/>
<pin id="963" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_24/5 "/>
</bind>
</comp>

<comp id="965" class="1004" name="sext_ln24_25_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="13" slack="2"/>
<pin id="967" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_25/5 "/>
</bind>
</comp>

<comp id="969" class="1004" name="sext_ln24_20_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="2" slack="2"/>
<pin id="971" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_20/5 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln24_20_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="2" slack="0"/>
<pin id="974" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_20/5 "/>
</bind>
</comp>

<comp id="977" class="1004" name="select_ln24_21_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="2"/>
<pin id="979" dir="0" index="1" bw="4" slack="0"/>
<pin id="980" dir="0" index="2" bw="1" slack="0"/>
<pin id="981" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_21/5 "/>
</bind>
</comp>

<comp id="985" class="1004" name="select_ln24_26_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="3"/>
<pin id="987" dir="0" index="1" bw="7" slack="0"/>
<pin id="988" dir="0" index="2" bw="10" slack="3"/>
<pin id="989" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_26/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_2_0_mid1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="5" slack="3"/>
<pin id="993" dir="0" index="1" bw="3" slack="0"/>
<pin id="994" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2_0_mid1/5 "/>
</bind>
</comp>

<comp id="996" class="1004" name="p_shl15_mid1_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="10" slack="0"/>
<pin id="998" dir="0" index="1" bw="5" slack="0"/>
<pin id="999" dir="0" index="2" bw="1" slack="0"/>
<pin id="1000" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl15_mid1/5 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="p_shl16_mid1_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="6" slack="0"/>
<pin id="1006" dir="0" index="1" bw="5" slack="0"/>
<pin id="1007" dir="0" index="2" bw="1" slack="0"/>
<pin id="1008" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl16_mid1/5 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="p_shl16_cast_mid1_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="6" slack="0"/>
<pin id="1014" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl16_cast_mid1/5 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp10_2_0_mid1_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="10" slack="0"/>
<pin id="1018" dir="0" index="1" bw="6" slack="0"/>
<pin id="1019" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp10_2_0_mid1/5 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp10_2_0_mid2_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="3"/>
<pin id="1024" dir="0" index="1" bw="10" slack="0"/>
<pin id="1025" dir="0" index="2" bw="10" slack="0"/>
<pin id="1026" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp10_2_0_mid2/5 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln40_2_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="16" slack="1"/>
<pin id="1031" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_2/5 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="trunc_ln_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="16" slack="0"/>
<pin id="1035" dir="0" index="1" bw="29" slack="0"/>
<pin id="1036" dir="0" index="2" bw="5" slack="0"/>
<pin id="1037" dir="0" index="3" bw="6" slack="0"/>
<pin id="1038" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="sext_ln40_4_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="1"/>
<pin id="1044" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_4/5 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="trunc_ln48_1_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="0"/>
<pin id="1048" dir="0" index="1" bw="29" slack="0"/>
<pin id="1049" dir="0" index="2" bw="5" slack="0"/>
<pin id="1050" dir="0" index="3" bw="6" slack="0"/>
<pin id="1051" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_1/5 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="sext_ln40_9_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="11" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_9/5 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln40_6_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="11" slack="0"/>
<pin id="1060" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_6/5 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="sext_ln40_11_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="11" slack="1"/>
<pin id="1065" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_11/5 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="zext_ln40_7_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="11" slack="0"/>
<pin id="1068" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_7/5 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="sext_ln24_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="13" slack="2"/>
<pin id="1073" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/6 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="sext_ln24_17_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="13" slack="2"/>
<pin id="1077" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_17/6 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="or_ln27_3_mid1_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="4" slack="0"/>
<pin id="1081" dir="0" index="1" bw="3" slack="0"/>
<pin id="1082" dir="0" index="2" bw="1" slack="4"/>
<pin id="1083" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_3_mid1/6 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="or_ln27_1_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="4" slack="0"/>
<pin id="1088" dir="0" index="1" bw="3" slack="0"/>
<pin id="1089" dir="0" index="2" bw="1" slack="4"/>
<pin id="1090" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln27_1/6 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="select_ln24_22_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="4"/>
<pin id="1096" dir="0" index="1" bw="4" slack="0"/>
<pin id="1097" dir="0" index="2" bw="4" slack="0"/>
<pin id="1098" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_22/6 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="zext_ln24_21_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="4" slack="0"/>
<pin id="1103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_21/6 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="select_ln32_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="4"/>
<pin id="1108" dir="0" index="1" bw="5" slack="4"/>
<pin id="1109" dir="0" index="2" bw="5" slack="4"/>
<pin id="1110" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/6 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="zext_ln40_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="5" slack="3"/>
<pin id="1113" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/6 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="zext_ln40_11_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="5" slack="3"/>
<pin id="1116" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_11/6 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="zext_ln40_13_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="5" slack="2"/>
<pin id="1119" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_13/6 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="sext_ln40_6_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="16" slack="1"/>
<pin id="1122" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_6/6 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="trunc_ln48_2_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="16" slack="0"/>
<pin id="1126" dir="0" index="1" bw="29" slack="0"/>
<pin id="1127" dir="0" index="2" bw="5" slack="0"/>
<pin id="1128" dir="0" index="3" bw="6" slack="0"/>
<pin id="1129" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_2/6 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sext_ln40_8_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="16" slack="1"/>
<pin id="1135" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_8/6 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="trunc_ln48_3_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="16" slack="0"/>
<pin id="1139" dir="0" index="1" bw="29" slack="0"/>
<pin id="1140" dir="0" index="2" bw="5" slack="0"/>
<pin id="1141" dir="0" index="3" bw="6" slack="0"/>
<pin id="1142" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_3/6 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="add_ln40_8_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="5" slack="0"/>
<pin id="1148" dir="0" index="1" bw="10" slack="1"/>
<pin id="1149" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_8/6 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="zext_ln40_8_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="10" slack="0"/>
<pin id="1153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_8/6 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="add_ln40_9_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="10" slack="1"/>
<pin id="1158" dir="0" index="1" bw="5" slack="0"/>
<pin id="1159" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_9/6 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="zext_ln40_9_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="10" slack="0"/>
<pin id="1163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_9/6 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="add_ln40_10_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="10" slack="1"/>
<pin id="1168" dir="0" index="1" bw="5" slack="0"/>
<pin id="1169" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_10/6 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="add_ln48_1_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="1"/>
<pin id="1173" dir="0" index="1" bw="16" slack="1"/>
<pin id="1174" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/6 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="select_ln32_15_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="1" slack="4"/>
<pin id="1177" dir="0" index="1" bw="1" slack="0"/>
<pin id="1178" dir="0" index="2" bw="10" slack="2"/>
<pin id="1179" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_15/6 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="sext_ln24_18_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="13" slack="2"/>
<pin id="1183" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_18/7 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="sext_ln24_19_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="13" slack="2"/>
<pin id="1187" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_19/7 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="sext_ln40_10_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="16" slack="1"/>
<pin id="1191" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_10/7 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="trunc_ln48_4_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="16" slack="0"/>
<pin id="1195" dir="0" index="1" bw="29" slack="0"/>
<pin id="1196" dir="0" index="2" bw="5" slack="0"/>
<pin id="1197" dir="0" index="3" bw="6" slack="0"/>
<pin id="1198" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_4/7 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="sext_ln40_12_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="16" slack="1"/>
<pin id="1204" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_12/7 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="trunc_ln48_5_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="16" slack="0"/>
<pin id="1208" dir="0" index="1" bw="29" slack="0"/>
<pin id="1209" dir="0" index="2" bw="5" slack="0"/>
<pin id="1210" dir="0" index="3" bw="6" slack="0"/>
<pin id="1211" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_5/7 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="zext_ln40_10_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="10" slack="1"/>
<pin id="1217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_10/7 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="add_ln48_2_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="16" slack="1"/>
<pin id="1221" dir="0" index="1" bw="16" slack="1"/>
<pin id="1222" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_2/7 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="add_ln48_3_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="16" slack="1"/>
<pin id="1225" dir="0" index="1" bw="16" slack="0"/>
<pin id="1226" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_3/7 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="sext_ln24_21_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="13" slack="2"/>
<pin id="1230" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_21/8 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="sext_ln24_22_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="13" slack="2"/>
<pin id="1234" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_22/8 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="sext_ln40_13_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="16" slack="1"/>
<pin id="1238" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_13/8 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="trunc_ln48_6_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="16" slack="0"/>
<pin id="1242" dir="0" index="1" bw="29" slack="0"/>
<pin id="1243" dir="0" index="2" bw="5" slack="0"/>
<pin id="1244" dir="0" index="3" bw="6" slack="0"/>
<pin id="1245" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_6/8 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="sext_ln40_14_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="16" slack="1"/>
<pin id="1251" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_14/8 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="trunc_ln48_7_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="16" slack="0"/>
<pin id="1255" dir="0" index="1" bw="29" slack="0"/>
<pin id="1256" dir="0" index="2" bw="5" slack="0"/>
<pin id="1257" dir="0" index="3" bw="6" slack="0"/>
<pin id="1258" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_7/8 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="add_ln48_4_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="16" slack="1"/>
<pin id="1264" dir="0" index="1" bw="16" slack="1"/>
<pin id="1265" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_4/8 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="sext_ln24_23_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="13" slack="2"/>
<pin id="1268" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_23/9 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="sext_ln40_15_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="16" slack="1"/>
<pin id="1271" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_15/9 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="trunc_ln48_8_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="16" slack="0"/>
<pin id="1275" dir="0" index="1" bw="29" slack="0"/>
<pin id="1276" dir="0" index="2" bw="5" slack="0"/>
<pin id="1277" dir="0" index="3" bw="6" slack="0"/>
<pin id="1278" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln48_8/9 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="add_ln48_5_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="16" slack="1"/>
<pin id="1284" dir="0" index="1" bw="16" slack="2"/>
<pin id="1285" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_5/10 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="add_ln48_6_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="16" slack="2"/>
<pin id="1288" dir="0" index="1" bw="16" slack="0"/>
<pin id="1289" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_6/10 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="add_ln48_7_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="16" slack="2"/>
<pin id="1293" dir="0" index="1" bw="16" slack="0"/>
<pin id="1294" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_7/10 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="add_ln48_8_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="16" slack="3"/>
<pin id="1298" dir="0" index="1" bw="16" slack="0"/>
<pin id="1299" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_8/10 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="sext_ln48_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="11" slack="7"/>
<pin id="1303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/11 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="zext_ln48_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="11" slack="0"/>
<pin id="1306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/11 "/>
</bind>
</comp>

<comp id="1309" class="1007" name="mul_ln40_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="16" slack="0"/>
<pin id="1311" dir="0" index="1" bw="13" slack="0"/>
<pin id="1312" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/5 "/>
</bind>
</comp>

<comp id="1316" class="1007" name="mul_ln40_1_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="16" slack="0"/>
<pin id="1318" dir="0" index="1" bw="13" slack="0"/>
<pin id="1319" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/5 "/>
</bind>
</comp>

<comp id="1323" class="1007" name="mul_ln40_2_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="16" slack="0"/>
<pin id="1325" dir="0" index="1" bw="13" slack="0"/>
<pin id="1326" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_2/6 "/>
</bind>
</comp>

<comp id="1330" class="1007" name="mul_ln40_3_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="16" slack="0"/>
<pin id="1332" dir="0" index="1" bw="13" slack="0"/>
<pin id="1333" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_3/6 "/>
</bind>
</comp>

<comp id="1337" class="1007" name="mul_ln40_4_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="16" slack="0"/>
<pin id="1339" dir="0" index="1" bw="13" slack="0"/>
<pin id="1340" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_4/7 "/>
</bind>
</comp>

<comp id="1344" class="1007" name="mul_ln40_5_fu_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="16" slack="0"/>
<pin id="1346" dir="0" index="1" bw="13" slack="0"/>
<pin id="1347" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_5/7 "/>
</bind>
</comp>

<comp id="1351" class="1007" name="mul_ln40_6_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="16" slack="0"/>
<pin id="1353" dir="0" index="1" bw="13" slack="0"/>
<pin id="1354" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_6/8 "/>
</bind>
</comp>

<comp id="1358" class="1007" name="mul_ln40_7_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="16" slack="0"/>
<pin id="1360" dir="0" index="1" bw="13" slack="0"/>
<pin id="1361" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_7/8 "/>
</bind>
</comp>

<comp id="1365" class="1007" name="mul_ln40_8_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="16" slack="0"/>
<pin id="1367" dir="0" index="1" bw="13" slack="0"/>
<pin id="1368" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_8/9 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="out_d_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="1"/>
<pin id="1374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1382" class="1005" name="select_ln27_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="3" slack="2"/>
<pin id="1384" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="tmp10_0_0_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="11" slack="1"/>
<pin id="1389" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="tmp10_1_0_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="11" slack="1"/>
<pin id="1394" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_1_0 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="tmp10_2_0_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="10" slack="3"/>
<pin id="1399" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp10_2_0 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp12_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="11" slack="2"/>
<pin id="1404" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp12 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="icmp_ln24_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="1"/>
<pin id="1409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="add_ln24_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="10" slack="0"/>
<pin id="1413" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="icmp_ln32_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="1" slack="1"/>
<pin id="1418" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="1432" class="1005" name="select_ln24_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="5" slack="1"/>
<pin id="1434" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="SeparableConv2D_0_w_1_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="4" slack="1"/>
<pin id="1441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_1 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="SeparableConv2D_0_w_3_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="4" slack="1"/>
<pin id="1446" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_3 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="and_ln24_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="1" slack="1"/>
<pin id="1451" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln24 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="out_h_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="5" slack="1"/>
<pin id="1461" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1467" class="1005" name="select_ln24_17_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="2" slack="2"/>
<pin id="1469" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln24_17 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="SeparableConv2D_0_w_5_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="4" slack="1"/>
<pin id="1474" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_5 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="xor_ln24_2_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="1" slack="2"/>
<pin id="1479" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln24_2 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="SeparableConv2D_0_w_7_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="4" slack="1"/>
<pin id="1484" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_7 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="out_w_0_mid2_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="5" slack="1"/>
<pin id="1489" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="tmp10_0_0_mid2_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="11" slack="1"/>
<pin id="1495" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="tmp10_1_0_mid2_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="11" slack="1"/>
<pin id="1500" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_1_0_mid2 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="zext_ln40_1_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="11" slack="1"/>
<pin id="1507" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_1 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="input_addr_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="14" slack="1"/>
<pin id="1513" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1516" class="1005" name="out_w_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="5" slack="1"/>
<pin id="1518" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1522" class="1005" name="zext_ln40_12_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="11" slack="1"/>
<pin id="1524" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln40_12 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="input_addr_7_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="14" slack="1"/>
<pin id="1529" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="SeparableConv2D_0_w_9_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="4" slack="1"/>
<pin id="1534" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_9 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="SeparableConv2D_0_w_11_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="4" slack="1"/>
<pin id="1539" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_11 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="select_ln24_23_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="1" slack="1"/>
<pin id="1544" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_23 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="add_ln40_3_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="5" slack="2"/>
<pin id="1549" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln40_3 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="input_addr_8_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="14" slack="1"/>
<pin id="1554" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="input_addr_9_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="14" slack="1"/>
<pin id="1559" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="add_ln40_6_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="11" slack="1"/>
<pin id="1564" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_6 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="add_ln40_7_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="11" slack="1"/>
<pin id="1569" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_7 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="add_ln48_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="11" slack="7"/>
<pin id="1574" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="add_ln32_3_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="10" slack="2"/>
<pin id="1579" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln32_3 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="SeparableConv2D_0_w_13_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="4" slack="1"/>
<pin id="1584" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_13 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="SeparableConv2D_0_w_15_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="4" slack="1"/>
<pin id="1589" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_15 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="tmp10_2_0_mid2_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="10" slack="1"/>
<pin id="1594" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_2_0_mid2 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="trunc_ln_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="16" slack="1"/>
<pin id="1601" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1604" class="1005" name="trunc_ln48_1_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="16" slack="1"/>
<pin id="1606" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_1 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="input_addr_10_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="14" slack="1"/>
<pin id="1611" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_10 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="input_addr_11_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="14" slack="1"/>
<pin id="1616" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_11 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="SeparableConv2D_0_w_17_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="4" slack="1"/>
<pin id="1621" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_17 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="select_ln32_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="5" slack="1"/>
<pin id="1626" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="trunc_ln48_2_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="16" slack="1"/>
<pin id="1631" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_2 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="trunc_ln48_3_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="16" slack="1"/>
<pin id="1636" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_3 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="input_addr_12_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="14" slack="1"/>
<pin id="1641" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_12 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="input_addr_13_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="14" slack="1"/>
<pin id="1646" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_13 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="add_ln40_10_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="10" slack="1"/>
<pin id="1651" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_10 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="add_ln48_1_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="16" slack="1"/>
<pin id="1656" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_1 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="select_ln32_15_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="10" slack="1"/>
<pin id="1661" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_15 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="SeparableConv2D_0_w_18_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="13" slack="2"/>
<pin id="1666" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="SeparableConv2D_0_w_18 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="trunc_ln48_4_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="16" slack="1"/>
<pin id="1671" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_4 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="trunc_ln48_5_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="16" slack="1"/>
<pin id="1676" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_5 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="input_addr_14_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="14" slack="1"/>
<pin id="1681" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_14 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="add_ln48_3_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="16" slack="3"/>
<pin id="1686" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln48_3 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="trunc_ln48_6_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="16" slack="2"/>
<pin id="1691" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln48_6 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="trunc_ln48_7_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="16" slack="2"/>
<pin id="1696" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln48_7 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="add_ln48_4_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="16" slack="2"/>
<pin id="1701" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln48_4 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="trunc_ln48_8_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="16" slack="1"/>
<pin id="1706" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln48_8 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="add_ln48_8_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="16" slack="1"/>
<pin id="1711" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="123" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="44" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="44" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="44" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="6" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="8" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="291"><net_src comp="6" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="303"><net_src comp="10" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="10" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="315" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="326"><net_src comp="97" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="97" pin="7"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="97" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="97" pin="7"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="138" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="138" pin="7"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="138" pin="7"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="138" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="280" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="280" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="280" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="24" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="26" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="280" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="28" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="304" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="10" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="30" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="304" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="8" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="387" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="383" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="304" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="32" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="28" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="10" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="30" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="405" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="8" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="419" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="304" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="34" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="28" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="10" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="30" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="441" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="8" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="447" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="463" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="304" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="371" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="28" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="10" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="479" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="36" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="473" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="38" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="487" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="269" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="40" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="269" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="42" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="292" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="40" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="521" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="10" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="304" pin="4"/><net_sink comp="527" pin=2"/></net>

<net id="540"><net_src comp="521" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="359" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="349" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="543"><net_src comp="535" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="549"><net_src comp="521" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="349" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="359" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="552"><net_src comp="544" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="557"><net_src comp="521" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="22" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="315" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="46" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="553" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="527" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="32" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="48" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="22" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="589"><net_src comp="48" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="22" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="276" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="577" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="598"><net_src comp="584" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="602"><net_src comp="592" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="608"><net_src comp="22" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="276" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="620"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="50" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="44" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="623"><net_src comp="615" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="629"><net_src comp="52" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="54" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="645"><net_src comp="636" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="10" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="311" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="653"><net_src comp="28" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="10" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="658"><net_src comp="648" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="30" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="8" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="669"><net_src comp="659" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="655" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="666" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="682"><net_src comp="624" pin="3"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="34" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="28" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="683" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="10" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="699"><net_src comp="688" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="30" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="683" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="8" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="711"><net_src comp="700" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="696" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="708" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="723"><net_src comp="712" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="724"><net_src comp="630" pin="3"/><net_sink comp="718" pin=2"/></net>

<net id="728"><net_src comp="640" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="676" pin="3"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="735" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="748"><net_src comp="640" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="32" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="744" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="758"><net_src comp="676" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="750" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="763"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="760" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="774"><net_src comp="56" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="58" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="781"><net_src comp="56" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="58" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="276" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="789"><net_src comp="769" pin="3"/><net_sink comp="784" pin=1"/></net>

<net id="790"><net_src comp="776" pin="3"/><net_sink comp="784" pin=2"/></net>

<net id="794"><net_src comp="784" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="801"><net_src comp="276" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="26" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="24" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="809"><net_src comp="796" pin="3"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="804" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="820"><net_src comp="276" pin="1"/><net_sink comp="815" pin=2"/></net>

<net id="824"><net_src comp="815" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="830"><net_src comp="60" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="10" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="835"><net_src comp="825" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="841"><net_src comp="62" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="38" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="846"><net_src comp="836" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="832" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="843" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="847" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="862"><net_src comp="853" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="821" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="28" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="863" pin="2"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="10" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="879"><net_src comp="868" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="885"><net_src comp="36" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="886"><net_src comp="863" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="887"><net_src comp="38" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="891"><net_src comp="880" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="896"><net_src comp="876" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="888" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="903"><net_src comp="892" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="904"><net_src comp="857" pin="3"/><net_sink comp="898" pin=2"/></net>

<net id="909"><net_src comp="34" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="913"><net_src comp="905" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="910" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="914" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="919" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="935"><net_src comp="928" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="932" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="949"><net_src comp="910" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="898" pin="3"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="288" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="42" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="964"><net_src comp="323" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="968"><net_src comp="327" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="975"><net_src comp="969" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="982"><net_src comp="64" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="983"><net_src comp="44" pin="0"/><net_sink comp="977" pin=2"/></net>

<net id="984"><net_src comp="977" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="990"><net_src comp="66" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="68" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="28" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="991" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1003"><net_src comp="10" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1009"><net_src comp="30" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="991" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1011"><net_src comp="8" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1015"><net_src comp="1004" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1020"><net_src comp="996" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="1012" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1027"><net_src comp="1016" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1028"><net_src comp="985" pin="3"/><net_sink comp="1022" pin=2"/></net>

<net id="1032"><net_src comp="339" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1039"><net_src comp="70" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1040"><net_src comp="72" pin="0"/><net_sink comp="1033" pin=2"/></net>

<net id="1041"><net_src comp="74" pin="0"/><net_sink comp="1033" pin=3"/></net>

<net id="1045"><net_src comp="344" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1052"><net_src comp="70" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="72" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1054"><net_src comp="74" pin="0"/><net_sink comp="1046" pin=3"/></net>

<net id="1061"><net_src comp="1055" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1069"><net_src comp="1063" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="1074"><net_src comp="331" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1078"><net_src comp="335" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1084"><net_src comp="76" pin="0"/><net_sink comp="1079" pin=0"/></net>

<net id="1085"><net_src comp="78" pin="0"/><net_sink comp="1079" pin=1"/></net>

<net id="1091"><net_src comp="76" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1092"><net_src comp="78" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1093"><net_src comp="276" pin="1"/><net_sink comp="1086" pin=2"/></net>

<net id="1099"><net_src comp="1079" pin="3"/><net_sink comp="1094" pin=1"/></net>

<net id="1100"><net_src comp="1086" pin="3"/><net_sink comp="1094" pin=2"/></net>

<net id="1104"><net_src comp="1094" pin="3"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1123"><net_src comp="339" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1130"><net_src comp="70" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1131"><net_src comp="72" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1132"><net_src comp="74" pin="0"/><net_sink comp="1124" pin=3"/></net>

<net id="1136"><net_src comp="344" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1143"><net_src comp="70" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1144"><net_src comp="72" pin="0"/><net_sink comp="1137" pin=2"/></net>

<net id="1145"><net_src comp="74" pin="0"/><net_sink comp="1137" pin=3"/></net>

<net id="1150"><net_src comp="1111" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1154"><net_src comp="1146" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="1160"><net_src comp="1114" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1164"><net_src comp="1156" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1170"><net_src comp="1117" pin="1"/><net_sink comp="1166" pin=1"/></net>

<net id="1180"><net_src comp="42" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1184"><net_src comp="323" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="327" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="339" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1199"><net_src comp="70" pin="0"/><net_sink comp="1193" pin=0"/></net>

<net id="1200"><net_src comp="72" pin="0"/><net_sink comp="1193" pin=2"/></net>

<net id="1201"><net_src comp="74" pin="0"/><net_sink comp="1193" pin=3"/></net>

<net id="1205"><net_src comp="344" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1212"><net_src comp="70" pin="0"/><net_sink comp="1206" pin=0"/></net>

<net id="1213"><net_src comp="72" pin="0"/><net_sink comp="1206" pin=2"/></net>

<net id="1214"><net_src comp="74" pin="0"/><net_sink comp="1206" pin=3"/></net>

<net id="1218"><net_src comp="1215" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1227"><net_src comp="1219" pin="2"/><net_sink comp="1223" pin=1"/></net>

<net id="1231"><net_src comp="331" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1235"><net_src comp="335" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1239"><net_src comp="339" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1246"><net_src comp="70" pin="0"/><net_sink comp="1240" pin=0"/></net>

<net id="1247"><net_src comp="72" pin="0"/><net_sink comp="1240" pin=2"/></net>

<net id="1248"><net_src comp="74" pin="0"/><net_sink comp="1240" pin=3"/></net>

<net id="1252"><net_src comp="344" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1259"><net_src comp="70" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1260"><net_src comp="72" pin="0"/><net_sink comp="1253" pin=2"/></net>

<net id="1261"><net_src comp="74" pin="0"/><net_sink comp="1253" pin=3"/></net>

<net id="1272"><net_src comp="339" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1279"><net_src comp="70" pin="0"/><net_sink comp="1273" pin=0"/></net>

<net id="1280"><net_src comp="72" pin="0"/><net_sink comp="1273" pin=2"/></net>

<net id="1281"><net_src comp="74" pin="0"/><net_sink comp="1273" pin=3"/></net>

<net id="1290"><net_src comp="1282" pin="2"/><net_sink comp="1286" pin=1"/></net>

<net id="1295"><net_src comp="1286" pin="2"/><net_sink comp="1291" pin=1"/></net>

<net id="1300"><net_src comp="1291" pin="2"/><net_sink comp="1296" pin=1"/></net>

<net id="1307"><net_src comp="1301" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1313"><net_src comp="1029" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1314"><net_src comp="961" pin="1"/><net_sink comp="1309" pin=1"/></net>

<net id="1315"><net_src comp="1309" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1320"><net_src comp="1042" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="965" pin="1"/><net_sink comp="1316" pin=1"/></net>

<net id="1322"><net_src comp="1316" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1327"><net_src comp="1120" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="1071" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1329"><net_src comp="1323" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1334"><net_src comp="1133" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1335"><net_src comp="1075" pin="1"/><net_sink comp="1330" pin=1"/></net>

<net id="1336"><net_src comp="1330" pin="2"/><net_sink comp="1137" pin=1"/></net>

<net id="1341"><net_src comp="1189" pin="1"/><net_sink comp="1337" pin=0"/></net>

<net id="1342"><net_src comp="1181" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1343"><net_src comp="1337" pin="2"/><net_sink comp="1193" pin=1"/></net>

<net id="1348"><net_src comp="1202" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1349"><net_src comp="1185" pin="1"/><net_sink comp="1344" pin=1"/></net>

<net id="1350"><net_src comp="1344" pin="2"/><net_sink comp="1206" pin=1"/></net>

<net id="1355"><net_src comp="1236" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1356"><net_src comp="1228" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="1357"><net_src comp="1351" pin="2"/><net_sink comp="1240" pin=1"/></net>

<net id="1362"><net_src comp="1249" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1363"><net_src comp="1232" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1364"><net_src comp="1358" pin="2"/><net_sink comp="1253" pin=1"/></net>

<net id="1369"><net_src comp="1269" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="1266" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="1371"><net_src comp="1365" pin="2"/><net_sink comp="1273" pin=1"/></net>

<net id="1375"><net_src comp="353" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="1377"><net_src comp="1372" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="1378"><net_src comp="1372" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1379"><net_src comp="1372" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="1380"><net_src comp="1372" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="1381"><net_src comp="1372" pin="1"/><net_sink comp="1079" pin=2"/></net>

<net id="1385"><net_src comp="363" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="804" pin=2"/></net>

<net id="1390"><net_src comp="399" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="1395"><net_src comp="435" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="630" pin=2"/></net>

<net id="1400"><net_src comp="467" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="985" pin=2"/></net>

<net id="1405"><net_src comp="503" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="857" pin=2"/></net>

<net id="1410"><net_src comp="509" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1414"><net_src comp="515" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1419"><net_src comp="521" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1421"><net_src comp="1416" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="1422"><net_src comp="1416" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1423"><net_src comp="1416" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1424"><net_src comp="1416" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1425"><net_src comp="1416" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1426"><net_src comp="1416" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1427"><net_src comp="1416" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1428"><net_src comp="1416" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1429"><net_src comp="1416" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1430"><net_src comp="1416" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1431"><net_src comp="1416" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1435"><net_src comp="527" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1437"><net_src comp="1432" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1438"><net_src comp="1432" pin="1"/><net_sink comp="1106" pin=2"/></net>

<net id="1442"><net_src comp="90" pin="3"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="1447"><net_src comp="103" pin="3"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="1452"><net_src comp="565" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1455"><net_src comp="1449" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="1456"><net_src comp="1449" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1457"><net_src comp="1449" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1458"><net_src comp="1449" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1462"><net_src comp="571" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1464"><net_src comp="1459" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="1465"><net_src comp="1459" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="1466"><net_src comp="1459" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1470"><net_src comp="592" pin="3"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="1475"><net_src comp="115" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="1480"><net_src comp="609" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1485"><net_src comp="123" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="1490"><net_src comp="640" pin="3"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1492"><net_src comp="1487" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1496"><net_src comp="676" pin="3"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1501"><net_src comp="718" pin="3"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1504"><net_src comp="1498" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1508"><net_src comp="725" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="1510"><net_src comp="1505" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1514"><net_src comp="131" pin="3"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1519"><net_src comp="744" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1521"><net_src comp="1516" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1525"><net_src comp="750" pin="1"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="1530"><net_src comp="144" pin="3"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="1535"><net_src comp="156" pin="3"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="1540"><net_src comp="164" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="1545"><net_src comp="815" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1550"><net_src comp="905" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1555"><net_src comp="172" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="1560"><net_src comp="180" pin="3"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1565"><net_src comp="941" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1570"><net_src comp="945" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1575"><net_src comp="950" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1580"><net_src comp="955" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="1175" pin=2"/></net>

<net id="1585"><net_src comp="188" pin="3"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="1590"><net_src comp="196" pin="3"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="1595"><net_src comp="1022" pin="3"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1597"><net_src comp="1592" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1598"><net_src comp="1592" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1602"><net_src comp="1033" pin="4"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1607"><net_src comp="1046" pin="4"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1612"><net_src comp="204" pin="3"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="1617"><net_src comp="212" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1622"><net_src comp="220" pin="3"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="1627"><net_src comp="1106" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1632"><net_src comp="1124" pin="4"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1637"><net_src comp="1137" pin="4"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1642"><net_src comp="228" pin="3"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="1647"><net_src comp="236" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1652"><net_src comp="1166" pin="2"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1657"><net_src comp="1171" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1662"><net_src comp="1175" pin="3"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1667"><net_src comp="97" pin="3"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1672"><net_src comp="1193" pin="4"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="1262" pin=1"/></net>

<net id="1677"><net_src comp="1206" pin="4"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1682"><net_src comp="244" pin="3"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="1687"><net_src comp="1223" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1692"><net_src comp="1240" pin="4"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1697"><net_src comp="1253" pin="4"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1702"><net_src comp="1262" pin="2"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1707"><net_src comp="1273" pin="4"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1712"><net_src comp="1296" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="259" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {11 }
 - Input state : 
	Port: depthwise_conv2d_fix : input_r | {3 4 5 6 7 8 }
	Port: depthwise_conv2d_fix : SeparableConv2D_0_w_s | {2 3 4 5 6 7 }
  - Chain level:
	State 1
	State 2
		zext_ln27_1 : 1
		out_d : 1
		zext_ln27_2 : 1
		select_ln27 : 1
		zext_ln48_1 : 1
		p_shl : 1
		p_shl19_cast : 2
		p_shl1 : 1
		p_shl20_cast : 2
		tmp10_0_0 : 3
		tmp_1_0 : 1
		p_shl2 : 2
		p_shl17_cast : 3
		p_shl3 : 2
		p_shl18_cast : 3
		tmp10_1_0 : 4
		tmp_2_0 : 1
		p_shl4 : 2
		p_shl5 : 2
		p_shl16_cast : 3
		tmp10_2_0 : 4
		tmp11 : 2
		p_shl6 : 3
		p_shl13_cast : 4
		p_shl7 : 3
		p_shl14_cast : 4
		tmp12 : 5
		icmp_ln24 : 1
		add_ln24 : 1
		br_ln24 : 2
		icmp_ln32 : 1
		select_ln24 : 2
		select_ln24_15 : 2
		SeparableConv2D_0_w_1 : 3
		SeparableConv2D_0_w_2 : 4
		select_ln24_16 : 2
		SeparableConv2D_0_w_3 : 3
		SeparableConv2D_0_w_4 : 4
		xor_ln24 : 2
		icmp_ln33 : 1
		and_ln24 : 2
		out_h : 3
	State 3
		select_ln24_17 : 1
		zext_ln24 : 2
		SeparableConv2D_0_w_5 : 3
		SeparableConv2D_0_w_6 : 4
		SeparableConv2D_0_w_7 : 1
		SeparableConv2D_0_w_8 : 2
		p_shl19_cast_mid1 : 1
		p_shl20_cast_mid1 : 1
		tmp10_0_0_mid1 : 2
		tmp10_0_0_mid2 : 3
		p_shl17_mid1 : 1
		p_shl17_cast_mid1 : 2
		p_shl18_mid1 : 1
		p_shl18_cast_mid1 : 2
		tmp10_1_0_mid1 : 3
		tmp10_1_0_mid2 : 4
		zext_ln40_1 : 1
		add_ln40 : 4
		sext_ln40_1 : 5
		zext_ln40_2 : 6
		input_addr : 7
		input_load : 8
		out_w : 1
		zext_ln40_12 : 2
		add_ln40_2 : 4
		sext_ln40_3 : 5
		zext_ln40_3 : 6
		input_addr_7 : 7
		input_load_7 : 8
	State 4
		select_ln24_19 : 1
		zext_ln24_19 : 2
		SeparableConv2D_0_w_9 : 3
		SeparableConv2D_0_w_10 : 4
		select_ln24_20 : 1
		zext_ln24_22 : 2
		SeparableConv2D_0_w_11 : 3
		SeparableConv2D_0_w_12 : 4
		zext_ln24_23 : 1
		p_shl13_cast_mid170_c : 1
		p_shl14_cast_mid174_c : 1
		tmp12_mid176 : 2
		tmp12_mid176_cast : 3
		select_ln24_27 : 4
		tmp11_mid1 : 2
		p_shl13_mid1 : 3
		p_shl13_cast_mid1 : 4
		p_shl14_mid1 : 3
		p_shl14_cast_mid1 : 4
		tmp12_mid1 : 5
		tmp12_mid2 : 6
		zext_ln40_14 : 1
		add_ln40_4 : 2
		sext_ln40_5 : 3
		zext_ln40_4 : 4
		input_addr_8 : 5
		input_load_8 : 6
		sext_ln40_7 : 1
		zext_ln40_5 : 2
		input_addr_9 : 3
		input_load_9 : 4
		add_ln40_7 : 2
		add_ln48 : 7
	State 5
		zext_ln24_20 : 1
		SeparableConv2D_0_w_13 : 2
		SeparableConv2D_0_w_14 : 3
		SeparableConv2D_0_w_15 : 1
		SeparableConv2D_0_w_16 : 2
		p_shl15_mid1 : 1
		p_shl16_mid1 : 1
		p_shl16_cast_mid1 : 2
		tmp10_2_0_mid1 : 3
		tmp10_2_0_mid2 : 4
		mul_ln40 : 1
		trunc_ln : 2
		mul_ln40_1 : 1
		trunc_ln48_1 : 2
		zext_ln40_6 : 1
		input_addr_10 : 2
		input_load_10 : 3
		zext_ln40_7 : 1
		input_addr_11 : 2
		input_load_11 : 3
	State 6
		select_ln24_22 : 1
		zext_ln24_21 : 2
		SeparableConv2D_0_w_17 : 3
		SeparableConv2D_0_w_18 : 4
		mul_ln40_2 : 1
		trunc_ln48_2 : 2
		mul_ln40_3 : 1
		trunc_ln48_3 : 2
		add_ln40_8 : 1
		zext_ln40_8 : 2
		input_addr_12 : 3
		input_load_12 : 4
		add_ln40_9 : 1
		zext_ln40_9 : 2
		input_addr_13 : 3
		input_load_13 : 4
		add_ln40_10 : 1
	State 7
		mul_ln40_4 : 1
		trunc_ln48_4 : 2
		mul_ln40_5 : 1
		trunc_ln48_5 : 2
		input_addr_14 : 1
		input_load_14 : 2
		add_ln48_3 : 1
	State 8
		mul_ln40_6 : 1
		trunc_ln48_6 : 2
		mul_ln40_7 : 1
		trunc_ln48_7 : 2
	State 9
		mul_ln40_8 : 1
		trunc_ln48_8 : 2
	State 10
		add_ln48_6 : 1
		add_ln48_7 : 2
		add_ln48_8 : 3
	State 11
		zext_ln48 : 1
		output_addr : 2
		store_ln48 : 3
		empty_64 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_1_0_fu_405        |    0    |    0    |    15   |
|          |        tmp_2_0_fu_441        |    0    |    0    |    15   |
|          |         tmp11_fu_473         |    0    |    0    |    15   |
|          |        add_ln24_fu_515       |    0    |    0    |    14   |
|          |         out_h_fu_571         |    0    |    0    |    15   |
|          |      tmp_1_0_mid1_fu_683     |    0    |    0    |    15   |
|          |        add_ln40_fu_729       |    0    |    0    |    13   |
|          |         out_w_fu_744         |    0    |    0    |    15   |
|          |       add_ln40_2_fu_754      |    0    |    0    |    13   |
|          |       tmp11_mid1_fu_863      |    0    |    0    |    15   |
|          |       add_ln40_3_fu_905      |    0    |    0    |    15   |
|          |       add_ln40_4_fu_914      |    0    |    0    |    13   |
|          |       add_ln40_5_fu_928      |    0    |    0    |    13   |
|          |       add_ln40_6_fu_941      |    0    |    0    |    13   |
|    add   |       add_ln40_7_fu_945      |    0    |    0    |    13   |
|          |        add_ln48_fu_950       |    0    |    0    |    13   |
|          |       add_ln32_3_fu_955      |    0    |    0    |    14   |
|          |      tmp_2_0_mid1_fu_991     |    0    |    0    |    15   |
|          |      add_ln40_8_fu_1146      |    0    |    0    |    14   |
|          |      add_ln40_9_fu_1156      |    0    |    0    |    14   |
|          |      add_ln40_10_fu_1166     |    0    |    0    |    14   |
|          |      add_ln48_1_fu_1171      |    0    |    0    |    23   |
|          |      add_ln48_2_fu_1219      |    0    |    0    |    16   |
|          |      add_ln48_3_fu_1223      |    0    |    0    |    16   |
|          |      add_ln48_4_fu_1262      |    0    |    0    |    23   |
|          |      add_ln48_5_fu_1282      |    0    |    0    |    16   |
|          |      add_ln48_6_fu_1286      |    0    |    0    |    16   |
|          |      add_ln48_7_fu_1291      |    0    |    0    |    16   |
|          |      add_ln48_8_fu_1296      |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln27_fu_363      |    0    |    0    |    3    |
|          |      select_ln24_fu_527      |    0    |    0    |    5    |
|          |     select_ln24_15_fu_535    |    0    |    0    |    2    |
|          |     select_ln24_16_fu_544    |    0    |    0    |    2    |
|          |     select_ln24_17_fu_592    |    0    |    0    |    2    |
|          |     select_ln24_18_fu_615    |    0    |    0    |    3    |
|          |     select_ln24_24_fu_624    |    0    |    0    |    11   |
|          |     select_ln24_25_fu_630    |    0    |    0    |    11   |
|          |      out_w_0_mid2_fu_640     |    0    |    0    |    5    |
|          |     tmp10_0_0_mid2_fu_676    |    0    |    0    |    11   |
|          |     tmp10_1_0_mid2_fu_718    |    0    |    0    |    11   |
|  select  |     select_ln24_19_fu_784    |    0    |    0    |    3    |
|          |     select_ln27_1_fu_796     |    0    |    0    |    3    |
|          |     select_ln24_20_fu_804    |    0    |    0    |    3    |
|          |     select_ln24_23_fu_815    |    0    |    0    |    2    |
|          |     select_ln24_27_fu_857    |    0    |    0    |    11   |
|          |       tmp12_mid2_fu_898      |    0    |    0    |    11   |
|          |     select_ln24_21_fu_977    |    0    |    0    |    4    |
|          |     select_ln24_26_fu_985    |    0    |    0    |    10   |
|          |    tmp10_2_0_mid2_fu_1022    |    0    |    0    |    10   |
|          |    select_ln24_22_fu_1094    |    0    |    0    |    4    |
|          |      select_ln32_fu_1106     |    0    |    0    |    5    |
|          |    select_ln32_15_fu_1175    |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|          |       tmp10_0_0_fu_399       |    0    |    0    |    14   |
|          |       tmp10_1_0_fu_435       |    0    |    0    |    14   |
|          |       tmp10_2_0_fu_467       |    0    |    0    |    14   |
|          |         tmp12_fu_503         |    0    |    0    |    14   |
|    sub   |     tmp10_0_0_mid1_fu_670    |    0    |    0    |    14   |
|          |     tmp10_1_0_mid1_fu_712    |    0    |    0    |    14   |
|          |      tmp12_mid176_fu_847     |    0    |    0    |    15   |
|          |       tmp12_mid1_fu_892      |    0    |    0    |    14   |
|          |    tmp10_2_0_mid1_fu_1016    |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln24_fu_509       |    0    |    0    |    13   |
|   icmp   |       icmp_ln32_fu_521       |    0    |    0    |    13   |
|          |       icmp_ln33_fu_559       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |       mul_ln40_fu_1309       |    1    |    0    |    0    |
|          |      mul_ln40_1_fu_1316      |    1    |    0    |    0    |
|          |      mul_ln40_2_fu_1323      |    1    |    0    |    0    |
|          |      mul_ln40_3_fu_1330      |    1    |    0    |    0    |
|    mul   |      mul_ln40_4_fu_1337      |    1    |    0    |    0    |
|          |      mul_ln40_5_fu_1344      |    1    |    0    |    0    |
|          |      mul_ln40_6_fu_1351      |    1    |    0    |    0    |
|          |      mul_ln40_7_fu_1358      |    1    |    0    |    0    |
|          |      mul_ln40_8_fu_1365      |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         out_d_fu_353         |    0    |    0    |    2    |
|    xor   |        xor_ln24_fu_553       |    0    |    0    |    2    |
|          |       xor_ln24_1_fu_604      |    0    |    0    |    2    |
|          |       xor_ln24_2_fu_609      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |        and_ln24_fu_565       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    or    |        empty_63_fu_636       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |      zext_ln27_1_fu_349      |    0    |    0    |    0    |
|          |      zext_ln27_2_fu_359      |    0    |    0    |    0    |
|          |      zext_ln48_1_fu_371      |    0    |    0    |    0    |
|          |      p_shl19_cast_fu_383     |    0    |    0    |    0    |
|          |      p_shl20_cast_fu_395     |    0    |    0    |    0    |
|          |      p_shl17_cast_fu_419     |    0    |    0    |    0    |
|          |      p_shl18_cast_fu_431     |    0    |    0    |    0    |
|          |      p_shl16_cast_fu_463     |    0    |    0    |    0    |
|          |      p_shl13_cast_fu_487     |    0    |    0    |    0    |
|          |      p_shl14_cast_fu_499     |    0    |    0    |    0    |
|          |       zext_ln24_fu_599       |    0    |    0    |    0    |
|          |   p_shl19_cast_mid1_fu_655   |    0    |    0    |    0    |
|          |   p_shl20_cast_mid1_fu_666   |    0    |    0    |    0    |
|          |   p_shl17_cast_mid1_fu_696   |    0    |    0    |    0    |
|          |   p_shl18_cast_mid1_fu_708   |    0    |    0    |    0    |
|          |      zext_ln40_1_fu_725      |    0    |    0    |    0    |
|          |      zext_ln40_2_fu_739      |    0    |    0    |    0    |
|          |      zext_ln40_12_fu_750     |    0    |    0    |    0    |
|          |      zext_ln40_3_fu_764      |    0    |    0    |    0    |
|          |      zext_ln24_19_fu_791     |    0    |    0    |    0    |
|   zext   |      zext_ln24_22_fu_810     |    0    |    0    |    0    |
|          |      zext_ln24_23_fu_821     |    0    |    0    |    0    |
|          | p_shl13_cast_mid170_c_fu_832 |    0    |    0    |    0    |
|          | p_shl14_cast_mid174_c_fu_843 |    0    |    0    |    0    |
|          |   p_shl13_cast_mid1_fu_876   |    0    |    0    |    0    |
|          |   p_shl14_cast_mid1_fu_888   |    0    |    0    |    0    |
|          |      zext_ln40_14_fu_910     |    0    |    0    |    0    |
|          |      zext_ln40_4_fu_923      |    0    |    0    |    0    |
|          |      zext_ln40_5_fu_936      |    0    |    0    |    0    |
|          |      zext_ln24_20_fu_972     |    0    |    0    |    0    |
|          |   p_shl16_cast_mid1_fu_1012  |    0    |    0    |    0    |
|          |      zext_ln40_6_fu_1058     |    0    |    0    |    0    |
|          |      zext_ln40_7_fu_1066     |    0    |    0    |    0    |
|          |     zext_ln24_21_fu_1101     |    0    |    0    |    0    |
|          |       zext_ln40_fu_1111      |    0    |    0    |    0    |
|          |     zext_ln40_11_fu_1114     |    0    |    0    |    0    |
|          |     zext_ln40_13_fu_1117     |    0    |    0    |    0    |
|          |      zext_ln40_8_fu_1151     |    0    |    0    |    0    |
|          |      zext_ln40_9_fu_1161     |    0    |    0    |    0    |
|          |     zext_ln40_10_fu_1215     |    0    |    0    |    0    |
|          |       zext_ln48_fu_1304      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         p_shl_fu_375         |    0    |    0    |    0    |
|          |         p_shl1_fu_387        |    0    |    0    |    0    |
|          |         p_shl2_fu_411        |    0    |    0    |    0    |
|          |         p_shl3_fu_423        |    0    |    0    |    0    |
|          |         p_shl4_fu_447        |    0    |    0    |    0    |
|          |         p_shl5_fu_455        |    0    |    0    |    0    |
|          |         p_shl6_fu_479        |    0    |    0    |    0    |
|          |         p_shl7_fu_491        |    0    |    0    |    0    |
|          |      or_ln27_mid1_fu_577     |    0    |    0    |    0    |
|          |         or_ln_fu_584         |    0    |    0    |    0    |
|          |      p_shl19_mid1_fu_648     |    0    |    0    |    0    |
|bitconcatenate|      p_shl20_mid1_fu_659     |    0    |    0    |    0    |
|          |      p_shl17_mid1_fu_688     |    0    |    0    |    0    |
|          |      p_shl18_mid1_fu_700     |    0    |    0    |    0    |
|          |     or_ln27_1_mid1_fu_769    |    0    |    0    |    0    |
|          |       or_ln27_s_fu_776       |    0    |    0    |    0    |
|          |          tmp_fu_825          |    0    |    0    |    0    |
|          |         tmp_3_fu_836         |    0    |    0    |    0    |
|          |      p_shl13_mid1_fu_868     |    0    |    0    |    0    |
|          |      p_shl14_mid1_fu_880     |    0    |    0    |    0    |
|          |      p_shl15_mid1_fu_996     |    0    |    0    |    0    |
|          |     p_shl16_mid1_fu_1004     |    0    |    0    |    0    |
|          |    or_ln27_3_mid1_fu_1079    |    0    |    0    |    0    |
|          |       or_ln27_1_fu_1086      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      sext_ln40_1_fu_735      |    0    |    0    |    0    |
|          |      sext_ln40_3_fu_760      |    0    |    0    |    0    |
|          |   tmp12_mid176_cast_fu_853   |    0    |    0    |    0    |
|          |      sext_ln40_5_fu_919      |    0    |    0    |    0    |
|          |      sext_ln40_7_fu_932      |    0    |    0    |    0    |
|          |      sext_ln24_24_fu_961     |    0    |    0    |    0    |
|          |      sext_ln24_25_fu_965     |    0    |    0    |    0    |
|          |      sext_ln24_20_fu_969     |    0    |    0    |    0    |
|          |      sext_ln40_2_fu_1029     |    0    |    0    |    0    |
|          |      sext_ln40_4_fu_1042     |    0    |    0    |    0    |
|          |      sext_ln40_9_fu_1055     |    0    |    0    |    0    |
|          |     sext_ln40_11_fu_1063     |    0    |    0    |    0    |
|          |       sext_ln24_fu_1071      |    0    |    0    |    0    |
|   sext   |     sext_ln24_17_fu_1075     |    0    |    0    |    0    |
|          |      sext_ln40_6_fu_1120     |    0    |    0    |    0    |
|          |      sext_ln40_8_fu_1133     |    0    |    0    |    0    |
|          |     sext_ln24_18_fu_1181     |    0    |    0    |    0    |
|          |     sext_ln24_19_fu_1185     |    0    |    0    |    0    |
|          |     sext_ln40_10_fu_1189     |    0    |    0    |    0    |
|          |     sext_ln40_12_fu_1202     |    0    |    0    |    0    |
|          |     sext_ln24_21_fu_1228     |    0    |    0    |    0    |
|          |     sext_ln24_22_fu_1232     |    0    |    0    |    0    |
|          |     sext_ln40_13_fu_1236     |    0    |    0    |    0    |
|          |     sext_ln40_14_fu_1249     |    0    |    0    |    0    |
|          |     sext_ln24_23_fu_1266     |    0    |    0    |    0    |
|          |     sext_ln40_15_fu_1269     |    0    |    0    |    0    |
|          |       sext_ln48_fu_1301      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln_fu_1033       |    0    |    0    |    0    |
|          |     trunc_ln48_1_fu_1046     |    0    |    0    |    0    |
|          |     trunc_ln48_2_fu_1124     |    0    |    0    |    0    |
|          |     trunc_ln48_3_fu_1137     |    0    |    0    |    0    |
|partselect|     trunc_ln48_4_fu_1193     |    0    |    0    |    0    |
|          |     trunc_ln48_5_fu_1206     |    0    |    0    |    0    |
|          |     trunc_ln48_6_fu_1240     |    0    |    0    |    0    |
|          |     trunc_ln48_7_fu_1253     |    0    |    0    |    0    |
|          |     trunc_ln48_8_fu_1273     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    9    |    0    |   756   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|SeparableConv2D_0_w_11_reg_1537|    4   |
|SeparableConv2D_0_w_13_reg_1582|    4   |
|SeparableConv2D_0_w_15_reg_1587|    4   |
|SeparableConv2D_0_w_17_reg_1619|    4   |
|SeparableConv2D_0_w_18_reg_1664|   13   |
| SeparableConv2D_0_w_1_reg_1439|    4   |
| SeparableConv2D_0_w_3_reg_1444|    4   |
| SeparableConv2D_0_w_5_reg_1472|    4   |
| SeparableConv2D_0_w_7_reg_1482|    4   |
| SeparableConv2D_0_w_9_reg_1532|    4   |
|       add_ln24_reg_1411       |   10   |
|      add_ln32_3_reg_1577      |   10   |
|      add_ln40_10_reg_1649     |   10   |
|      add_ln40_3_reg_1547      |    5   |
|      add_ln40_6_reg_1562      |   11   |
|      add_ln40_7_reg_1567      |   11   |
|      add_ln48_1_reg_1654      |   16   |
|      add_ln48_3_reg_1684      |   16   |
|      add_ln48_4_reg_1699      |   16   |
|      add_ln48_8_reg_1709      |   16   |
|       add_ln48_reg_1572       |   11   |
|       and_ln24_reg_1449       |    1   |
|       icmp_ln24_reg_1407      |    1   |
|       icmp_ln32_reg_1416      |    1   |
|    indvar_flatten80_reg_265   |   10   |
|     indvar_flatten_reg_288    |   10   |
|     input_addr_10_reg_1609    |   14   |
|     input_addr_11_reg_1614    |   14   |
|     input_addr_12_reg_1639    |   14   |
|     input_addr_13_reg_1644    |   14   |
|     input_addr_14_reg_1679    |   14   |
|     input_addr_7_reg_1527     |   14   |
|     input_addr_8_reg_1552     |   14   |
|     input_addr_9_reg_1557     |   14   |
|      input_addr_reg_1511      |   14   |
|        out_d_0_reg_276        |    1   |
|         out_d_reg_1372        |    1   |
|        out_h_0_reg_300        |    5   |
|         out_h_reg_1459        |    5   |
|     out_w_0_mid2_reg_1487     |    5   |
|        out_w_0_reg_311        |    5   |
|         out_w_reg_1516        |    5   |
|            reg_323            |   13   |
|            reg_327            |   13   |
|            reg_331            |   13   |
|            reg_335            |   13   |
|            reg_339            |   16   |
|            reg_344            |   16   |
|    select_ln24_17_reg_1467    |    2   |
|    select_ln24_23_reg_1542    |    1   |
|      select_ln24_reg_1432     |    5   |
|      select_ln27_reg_1382     |    3   |
|    select_ln32_15_reg_1659    |   10   |
|      select_ln32_reg_1624     |    5   |
|    tmp10_0_0_mid2_reg_1493    |   11   |
|       tmp10_0_0_reg_1387      |   11   |
|    tmp10_1_0_mid2_reg_1498    |   11   |
|       tmp10_1_0_reg_1392      |   11   |
|    tmp10_2_0_mid2_reg_1592    |   10   |
|       tmp10_2_0_reg_1397      |   10   |
|         tmp12_reg_1402        |   11   |
|     trunc_ln48_1_reg_1604     |   16   |
|     trunc_ln48_2_reg_1629     |   16   |
|     trunc_ln48_3_reg_1634     |   16   |
|     trunc_ln48_4_reg_1669     |   16   |
|     trunc_ln48_5_reg_1674     |   16   |
|     trunc_ln48_6_reg_1689     |   16   |
|     trunc_ln48_7_reg_1694     |   16   |
|     trunc_ln48_8_reg_1704     |   16   |
|       trunc_ln_reg_1599       |   16   |
|      xor_ln24_2_reg_1477      |    1   |
|     zext_ln40_12_reg_1522     |   11   |
|      zext_ln40_1_reg_1505     |   11   |
+-------------------------------+--------+
|             Total             |   709  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_97    |  p0  |  10  |   4  |   40   ||    47   |
|    grp_access_fu_97    |  p2  |   8  |   0  |    0   ||    41   |
|    grp_access_fu_138   |  p0  |  10  |  14  |   140  ||    47   |
|    grp_access_fu_138   |  p2  |   8  |   0  |    0   ||    41   |
|     out_d_0_reg_276    |  p0  |   2  |   1  |    2   ||    9    |
| indvar_flatten_reg_288 |  p0  |   2  |  10  |   20   ||    9    |
|     out_w_0_reg_311    |  p0  |   2  |   5  |   10   ||    9    |
|         reg_339        |  p0  |   2  |  16  |   32   ||    9    |
|         reg_344        |  p0  |   2  |  16  |   32   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   276  || 16.9494 ||   221   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   756  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   221  |
|  Register |    -   |    -   |   709  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   16   |   709  |   977  |
+-----------+--------+--------+--------+--------+
