# risc-v CPU in VHDL

## How To Run
### Labor 3
- Labor 2 Aufgabe 2: `tools/vhdlmake/build/vhdlmake run sign_extension_tb`
- Labor 2 Aufgabe 1: `tools/vhdlmake/build/vhdlmake run decoder_tb`

### Labor 2
- Labor 2 Aufgabe 2: `tools/vhdlmake/build/vhdlmake run register_file_tb`
- Labor 2 Aufgabe 1: `tools/vhdlmake/build/vhdlmake run single_port_ram_tb`

### Labor 1
- Labor 1 Aufgabe 3: `tools/vhdlmake/build/vhdlmake run gen_mux_tb`
- Labor 1 Aufgabe 2: `tools/vhdlmake/build/vhdlmake run pipeline_register_tb`
- Labor 1 Aufgabe 1: `tools/vhdlmake/build/vhdlmake run alu_tb`

## Clone
Clone this repo using: ``git clone --recursive https://github.com/gigalasr/risc-v.git``

## Setup
Before you can run [vhdlmake](https://github.com/gigalasr/vhdlmake) you need to run ``source setup.sh``.