INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matty/project_reti_logiche/project_reti_logiche.srcs/sources_1/new/project_reti_logiche.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matty/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/Test Bench Progetto/tb_doppio_uguale.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matty/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/Test Bench Progetto/tb_esempio_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
WARNING: [VRFC 10-1194] overwriting existing secondary unit projecttb [C:/Users/matty/project_reti_logiche/project_reti_logiche.srcs/sim_1/imports/Test Bench Progetto/tb_esempio_1.vhd:9]
