// Seed: 1739453802
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    input id_3
    , id_5,
    output id_4
);
  assign id_4 = 1;
endmodule
