{
  "module_name": "isp1760-regs.h",
  "hash_id": "55521d07c683e6e4ee7748a652049081ead55ade4a30933813456c0ee16b2450",
  "original_prompt": "Ingested from linux-6.6.14/drivers/usb/isp1760/isp1760-regs.h",
  "human_readable_source": " \n \n\n#ifndef _ISP176x_REGS_H_\n#define _ISP176x_REGS_H_\n\n \n\n \n \n#define ISP176x_HC_VERSION\t\t0x002\n#define ISP176x_HC_HCSPARAMS\t\t0x004\n#define ISP176x_HC_HCCPARAMS\t\t0x008\n\n \n#define ISP176x_HC_USBCMD\t\t0x020\n#define ISP176x_HC_USBSTS\t\t0x024\n#define ISP176x_HC_FRINDEX\t\t0x02c\n\n#define ISP176x_HC_CONFIGFLAG\t\t0x060\n#define ISP176x_HC_PORTSC1\t\t0x064\n\n#define ISP176x_HC_ISO_PTD_DONEMAP\t0x130\n#define ISP176x_HC_ISO_PTD_SKIPMAP\t0x134\n#define ISP176x_HC_ISO_PTD_LASTPTD\t0x138\n#define ISP176x_HC_INT_PTD_DONEMAP\t0x140\n#define ISP176x_HC_INT_PTD_SKIPMAP\t0x144\n#define ISP176x_HC_INT_PTD_LASTPTD\t0x148\n#define ISP176x_HC_ATL_PTD_DONEMAP\t0x150\n#define ISP176x_HC_ATL_PTD_SKIPMAP\t0x154\n#define ISP176x_HC_ATL_PTD_LASTPTD\t0x158\n\n \n#define ISP176x_HC_HW_MODE_CTRL\t\t0x300\n#define ISP176x_HC_CHIP_ID\t\t0x304\n#define ISP176x_HC_SCRATCH\t\t0x308\n#define ISP176x_HC_RESET\t\t0x30c\n#define ISP176x_HC_BUFFER_STATUS\t0x334\n#define ISP176x_HC_MEMORY\t\t0x33c\n\n \n#define ISP176x_HC_INTERRUPT\t\t0x310\n#define ISP176x_HC_INTERRUPT_ENABLE\t0x314\n#define ISP176x_HC_ISO_IRQ_MASK_OR\t0x318\n#define ISP176x_HC_INT_IRQ_MASK_OR\t0x31c\n#define ISP176x_HC_ATL_IRQ_MASK_OR\t0x320\n#define ISP176x_HC_ISO_IRQ_MASK_AND\t0x324\n#define ISP176x_HC_INT_IRQ_MASK_AND\t0x328\n#define ISP176x_HC_ATL_IRQ_MASK_AND\t0x32c\n\n#define ISP176x_HC_OTG_CTRL\t\t0x374\n#define ISP176x_HC_OTG_CTRL_SET\t\t0x374\n#define ISP176x_HC_OTG_CTRL_CLEAR\t0x376\n\nenum isp176x_host_controller_fields {\n\t \n\tPORT_OWNER, PORT_POWER, PORT_LSTATUS, PORT_RESET, PORT_SUSPEND,\n\tPORT_RESUME, PORT_PE, PORT_CSC, PORT_CONNECT,\n\t \n\tHCS_PPC, HCS_N_PORTS,\n\t \n\tHCC_ISOC_CACHE, HCC_ISOC_THRES,\n\t \n\tCMD_LRESET, CMD_RESET, CMD_RUN,\n\t \n\tSTS_PCD,\n\t \n\tHC_FRINDEX,\n\t \n\tFLAG_CF,\n\t \n\tHC_ISO_PTD_DONEMAP, HC_ISO_PTD_SKIPMAP, HC_ISO_PTD_LASTPTD,\n\tHC_INT_PTD_DONEMAP, HC_INT_PTD_SKIPMAP, HC_INT_PTD_LASTPTD,\n\tHC_ATL_PTD_DONEMAP, HC_ATL_PTD_SKIPMAP, HC_ATL_PTD_LASTPTD,\n\t \n\tALL_ATX_RESET, HW_ANA_DIGI_OC, HW_DEV_DMA, HW_COMN_IRQ, HW_COMN_DMA,\n\tHW_DATA_BUS_WIDTH, HW_DACK_POL_HIGH, HW_DREQ_POL_HIGH, HW_INTR_HIGH_ACT,\n\tHW_INTF_LOCK, HW_INTR_EDGE_TRIG, HW_GLOBAL_INTR_EN,\n\t \n\tHC_CHIP_ID_HIGH, HC_CHIP_ID_LOW, HC_CHIP_REV,\n\t \n\tHC_SCRATCH,\n\t \n\tSW_RESET_RESET_ATX, SW_RESET_RESET_HC, SW_RESET_RESET_ALL,\n\t \n\tISO_BUF_FILL, INT_BUF_FILL, ATL_BUF_FILL,\n\t \n\tMEM_BANK_SEL, MEM_START_ADDR,\n\t \n\tHC_DATA,\n\t \n\tHC_INTERRUPT,\n\t \n\tHC_INT_IRQ_ENABLE, HC_ATL_IRQ_ENABLE,\n\t \n\tHC_ISO_IRQ_MASK_OR, HC_INT_IRQ_MASK_OR, HC_ATL_IRQ_MASK_OR,\n\tHC_ISO_IRQ_MASK_AND, HC_INT_IRQ_MASK_AND, HC_ATL_IRQ_MASK_AND,\n\t \n\tHW_OTG_DISABLE, HW_SW_SEL_HC_DC, HW_VBUS_DRV, HW_SEL_CP_EXT,\n\tHW_DM_PULLDOWN, HW_DP_PULLDOWN, HW_DP_PULLUP, HW_HC_2_DIS,\n\t \n\tHW_OTG_DISABLE_CLEAR, HW_SW_SEL_HC_DC_CLEAR, HW_VBUS_DRV_CLEAR,\n\tHW_SEL_CP_EXT_CLEAR, HW_DM_PULLDOWN_CLEAR, HW_DP_PULLDOWN_CLEAR,\n\tHW_DP_PULLUP_CLEAR, HW_HC_2_DIS_CLEAR,\n\t \n\tHC_FIELD_MAX,\n};\n\n \n \n#define ISP1763_HC_USBCMD\t\t0x8c\n#define ISP1763_HC_USBSTS\t\t0x90\n#define ISP1763_HC_FRINDEX\t\t0x98\n\n#define ISP1763_HC_CONFIGFLAG\t\t0x9c\n#define ISP1763_HC_PORTSC1\t\t0xa0\n\n#define ISP1763_HC_ISO_PTD_DONEMAP\t0xa4\n#define ISP1763_HC_ISO_PTD_SKIPMAP\t0xa6\n#define ISP1763_HC_ISO_PTD_LASTPTD\t0xa8\n#define ISP1763_HC_INT_PTD_DONEMAP\t0xaa\n#define ISP1763_HC_INT_PTD_SKIPMAP\t0xac\n#define ISP1763_HC_INT_PTD_LASTPTD\t0xae\n#define ISP1763_HC_ATL_PTD_DONEMAP\t0xb0\n#define ISP1763_HC_ATL_PTD_SKIPMAP\t0xb2\n#define ISP1763_HC_ATL_PTD_LASTPTD\t0xb4\n\n \n#define ISP1763_HC_HW_MODE_CTRL\t\t0xb6\n#define ISP1763_HC_CHIP_REV\t\t0x70\n#define ISP1763_HC_CHIP_ID\t\t0x72\n#define ISP1763_HC_SCRATCH\t\t0x78\n#define ISP1763_HC_RESET\t\t0xb8\n#define ISP1763_HC_BUFFER_STATUS\t0xba\n#define ISP1763_HC_MEMORY\t\t0xc4\n#define ISP1763_HC_DATA\t\t\t0xc6\n\n \n#define ISP1763_HC_INTERRUPT\t\t0xd4\n#define ISP1763_HC_INTERRUPT_ENABLE\t0xd6\n#define ISP1763_HC_ISO_IRQ_MASK_OR\t0xd8\n#define ISP1763_HC_INT_IRQ_MASK_OR\t0xda\n#define ISP1763_HC_ATL_IRQ_MASK_OR\t0xdc\n#define ISP1763_HC_ISO_IRQ_MASK_AND\t0xde\n#define ISP1763_HC_INT_IRQ_MASK_AND\t0xe0\n#define ISP1763_HC_ATL_IRQ_MASK_AND\t0xe2\n\n#define ISP1763_HC_OTG_CTRL_SET\t\t0xe4\n#define ISP1763_HC_OTG_CTRL_CLEAR\t0xe6\n\n \n\n#define DC_IEPTX(n)\t\t\t(1 << (11 + 2 * (n)))\n#define DC_IEPRX(n)\t\t\t(1 << (10 + 2 * (n)))\n#define DC_IEPRXTX(n)\t\t\t(3 << (10 + 2 * (n)))\n\n#define ISP176x_DC_CDBGMOD_ACK\t\tBIT(6)\n#define ISP176x_DC_DDBGMODIN_ACK\tBIT(4)\n#define ISP176x_DC_DDBGMODOUT_ACK\tBIT(2)\n\n#define ISP176x_DC_IEP0SETUP\t\tBIT(8)\n#define ISP176x_DC_IEVBUS\t\tBIT(7)\n#define ISP176x_DC_IEHS_STA\t\tBIT(5)\n#define ISP176x_DC_IERESM\t\tBIT(4)\n#define ISP176x_DC_IESUSP\t\tBIT(3)\n#define ISP176x_DC_IEBRST\t\tBIT(0)\n\n#define ISP176x_HW_OTG_DISABLE_CLEAR\tBIT(26)\n#define ISP176x_HW_SW_SEL_HC_DC_CLEAR\tBIT(23)\n#define ISP176x_HW_VBUS_DRV_CLEAR\tBIT(20)\n#define ISP176x_HW_SEL_CP_EXT_CLEAR\tBIT(19)\n#define ISP176x_HW_DM_PULLDOWN_CLEAR\tBIT(18)\n#define ISP176x_HW_DP_PULLDOWN_CLEAR\tBIT(17)\n#define ISP176x_HW_DP_PULLUP_CLEAR\tBIT(16)\n#define ISP176x_HW_OTG_DISABLE\t\tBIT(10)\n#define ISP176x_HW_SW_SEL_HC_DC\t\tBIT(7)\n#define ISP176x_HW_VBUS_DRV\t\tBIT(4)\n#define ISP176x_HW_SEL_CP_EXT\t\tBIT(3)\n#define ISP176x_HW_DM_PULLDOWN\t\tBIT(2)\n#define ISP176x_HW_DP_PULLDOWN\t\tBIT(1)\n#define ISP176x_HW_DP_PULLUP\t\tBIT(0)\n\n#define ISP176x_DC_ENDPTYP_ISOC\t\t0x01\n#define ISP176x_DC_ENDPTYP_BULK\t\t0x02\n#define ISP176x_DC_ENDPTYP_INTERRUPT\t0x03\n\n \n#define ISP176x_DC_ADDRESS\t\t0x0200\n#define ISP176x_DC_MODE\t\t\t0x020c\n#define ISP176x_DC_INTCONF\t\t0x0210\n#define ISP176x_DC_DEBUG\t\t0x0212\n#define ISP176x_DC_INTENABLE\t\t0x0214\n\n \n#define ISP176x_DC_EPMAXPKTSZ\t\t0x0204\n#define ISP176x_DC_EPTYPE\t\t0x0208\n\n#define ISP176x_DC_BUFLEN\t\t0x021c\n#define ISP176x_DC_BUFSTAT\t\t0x021e\n#define ISP176x_DC_DATAPORT\t\t0x0220\n\n#define ISP176x_DC_CTRLFUNC\t\t0x0228\n#define ISP176x_DC_EPINDEX\t\t0x022c\n\n \n#define ISP176x_DC_DMACMD\t\t0x0230\n#define ISP176x_DC_DMATXCOUNT\t\t0x0234\n#define ISP176x_DC_DMACONF\t\t0x0238\n#define ISP176x_DC_DMAHW\t\t0x023c\n#define ISP176x_DC_DMAINTREASON\t\t0x0250\n#define ISP176x_DC_DMAINTEN\t\t0x0254\n#define ISP176x_DC_DMAEP\t\t0x0258\n#define ISP176x_DC_DMABURSTCOUNT\t0x0264\n\n \n#define ISP176x_DC_INTERRUPT\t\t0x0218\n#define ISP176x_DC_CHIPID\t\t0x0270\n#define ISP176x_DC_FRAMENUM\t\t0x0274\n#define ISP176x_DC_SCRATCH\t\t0x0278\n#define ISP176x_DC_UNLOCKDEV\t\t0x027c\n#define ISP176x_DC_INTPULSEWIDTH\t0x0280\n#define ISP176x_DC_TESTMODE\t\t0x0284\n\nenum isp176x_device_controller_fields {\n\t \n\tDC_DEVEN, DC_DEVADDR,\n\t \n\tDC_VBUSSTAT, DC_SFRESET, DC_GLINTENA,\n\t \n\tDC_CDBGMOD_ACK, DC_DDBGMODIN_ACK, DC_DDBGMODOUT_ACK, DC_INTPOL,\n\t \n\tDC_IEPRXTX_7, DC_IEPRXTX_6, DC_IEPRXTX_5, DC_IEPRXTX_4, DC_IEPRXTX_3,\n\tDC_IEPRXTX_2, DC_IEPRXTX_1, DC_IEPRXTX_0,\n\tDC_IEP0SETUP, DC_IEVBUS, DC_IEHS_STA, DC_IERESM, DC_IESUSP, DC_IEBRST,\n\t \n\tDC_EP0SETUP, DC_ENDPIDX, DC_EPDIR,\n\t \n\tDC_CLBUF, DC_VENDP, DC_DSEN, DC_STATUS, DC_STALL,\n\t \n\tDC_BUFLEN,\n\t \n\tDC_FFOSZ,\n\t \n\tDC_EPENABLE, DC_ENDPTYP,\n\t \n\tDC_FRAMENUM, DC_UFRAMENUM,\n\t \n\tDC_CHIP_ID_HIGH, DC_CHIP_ID_LOW,\n\t \n\tDC_SCRATCH,\n\t \n\tDC_FIELD_MAX,\n};\n\n \n \n#define ISP1763_DC_ADDRESS\t\t0x00\n#define ISP1763_DC_MODE\t\t\t0x0c\n#define ISP1763_DC_INTCONF\t\t0x10\n#define ISP1763_DC_INTENABLE\t\t0x14\n\n \n#define ISP1763_DC_EPMAXPKTSZ\t\t0x04\n#define ISP1763_DC_EPTYPE\t\t0x08\n\n#define ISP1763_DC_BUFLEN\t\t0x1c\n#define ISP1763_DC_BUFSTAT\t\t0x1e\n#define ISP1763_DC_DATAPORT\t\t0x20\n\n#define ISP1763_DC_CTRLFUNC\t\t0x28\n#define ISP1763_DC_EPINDEX\t\t0x2c\n\n \n#define ISP1763_DC_DMACMD\t\t0x30\n#define ISP1763_DC_DMATXCOUNT\t\t0x34\n#define ISP1763_DC_DMACONF\t\t0x38\n#define ISP1763_DC_DMAHW\t\t0x3c\n#define ISP1763_DC_DMAINTREASON\t\t0x50\n#define ISP1763_DC_DMAINTEN\t\t0x54\n#define ISP1763_DC_DMAEP\t\t0x58\n#define ISP1763_DC_DMABURSTCOUNT\t0x64\n\n \n#define ISP1763_DC_INTERRUPT\t\t0x18\n#define ISP1763_DC_CHIPID_LOW\t\t0x70\n#define ISP1763_DC_CHIPID_HIGH\t\t0x72\n#define ISP1763_DC_FRAMENUM\t\t0x74\n#define ISP1763_DC_SCRATCH\t\t0x78\n#define ISP1763_DC_UNLOCKDEV\t\t0x7c\n#define ISP1763_DC_INTPULSEWIDTH\t0x80\n#define ISP1763_DC_TESTMODE\t\t0x84\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}