Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 22:13:22 2024
| Host         : ban running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/delay_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------+
|      Characteristics      |                  Path #1                  |
+---------------------------+-------------------------------------------+
| Requirement               | 2.778                                     |
| Path Delay                | 2.329                                     |
| Logic Delay               | 1.335(58%)                                |
| Net Delay                 | 0.994(42%)                                |
| Clock Skew                | -0.039                                    |
| Slack                     | 0.433                                     |
| Clock Uncertainty         | 0.035                                     |
| Clock Relationship        | Safely Timed                              |
| Clock Delay Group         | Same Clock                                |
| Logic Levels              | 3                                         |
| Routes                    | 2                                         |
| Logical Path              | FDRE/C-(32)-LUT2-(1)-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                    |
| End Point Clock           | ap_clk                                    |
| DSP Block                 | None                                      |
| RAM Registers             | None-None                                 |
| IO Crossings              | 0                                         |
| Config Crossings          | 0                                         |
| SLR Crossings             | 0                                         |
| PBlocks                   | 0                                         |
| High Fanout               | 32                                        |
| Dont Touch                | 0                                         |
| Mark Debug                | 0                                         |
| Start Point Pin Primitive | FDRE/C                                    |
| End Point Pin Primitive   | FDRE/D                                    |
| Start Point Pin           | now_read_reg_1193_pp0_iter9_reg_reg[4]/C  |
| End Point Pin             | addr_right_4_reg_1708_reg[9]/D            |
+---------------------------+-------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+-----+----+
| End Point Clock | Requirement |  0  |  1  |  2  |  3  |  4 |
+-----------------+-------------+-----+-----+-----+-----+----+
| ap_clk          | 2.778ns     | 465 | 147 | 135 | 180 | 48 |
+-----------------+-------------+-----+-----+-----+-----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 975 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


