0.6
2019.1
May 24 2019
14:51:52
/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/AESL_autobus_data1_V.v,1574255891,systemVerilog,,,,AESL_autobus_data1_V,/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/AESL_autobus_data_out_V.v,1574255891,systemVerilog,,,,AESL_autobus_data_out_V,/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/AESL_fifo.v,1574255891,systemVerilog,,,,fifo,/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/myFuncAccel4.autotb.v,1574255891,systemVerilog,,,,apatb_myFuncAccel4_top,/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/myFuncAccel4.v,1574255778,systemVerilog,,,,myFuncAccel4,/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1.v,1574255778,systemVerilog,,,,myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1;myFuncAccel4_mac_muladd_17ns_17ns_34ns_35_1_1_DSP48_1,/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1.v,1574255778,systemVerilog,,,,myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1;myFuncAccel4_mac_muladd_17ns_17ns_35ns_36_1_1_DSP48_2,/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1.v,1574255778,systemVerilog,,,,myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1;myFuncAccel4_mac_muladd_17ns_17ns_36ns_36_1_1_DSP48_3,/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/epetrakos/Documents/GitHub/HRY591-project/code/part2b/fixed-ilopoihsh/accel4/accel4_fixed/solution1/sim/verilog/myFuncAccel4_mul_mul_17ns_17ns_34_1_1.v,1574255778,systemVerilog,,,,myFuncAccel4_mul_mul_17ns_17ns_34_1_1;myFuncAccel4_mul_mul_17ns_17ns_34_1_1_DSP48_0,/run/media/epetrakos/60GB/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
