<?xml version="1.0" encoding="utf-8" standalone="no"?>
<Cpu>
  <Name>CA8</Name>
  <Revision>r3p2</Revision>
  <Endian>little</Endian>
  <MpuPresent>true</MpuPresent>
  <FpuPresent>true</FpuPresent>
  <NvicPrioBits>4</NvicPrioBits>
  <VendorSystickConfig>false</VendorSystickConfig>
  <Groups>
    <Group>
      <Name>Current</Name>
      <Description>Current mode CPU registers</Description>
      <Size>32</Size>
      <Access>RW</Access>
      <Type>unsigned int</Type>
      <CpuModeDependent>1</CpuModeDependent>
      <Registers>
        <Register>
          <Name>R0</Name>
          <Description>General purpose register 0</Description>
          <Index>0</Index>
        </Register>
        <Register>
          <Name>R1</Name>
          <Description>General purpose register 1</Description>
          <Index>1</Index>
        </Register>
        <Register>
          <Name>R2</Name>
          <Description>General purpose register 2 </Description>
          <Index>2</Index>
        </Register>
        <Register>
          <Name>R3</Name>
          <Description>General purpose register 3 </Description>
          <Index>3</Index>
        </Register>
        <Register>
          <Name>R4</Name>
          <Description>General purpose register 4</Description>
          <Index>4</Index>
        </Register>
        <Register>
          <Name>R5</Name>
          <Description>General purpose register 5</Description>
          <Index>5</Index>
        </Register>
        <Register>
          <Name>R6</Name>
          <Description>General purpose register 6</Description>
          <Index>6</Index>
        </Register>
        <Register>
          <Name>R7</Name>
          <Description>General purpose register 7</Description>
          <Index>7</Index>
        </Register>
        <Register>
          <Name>R8</Name>
          <Description>General purpose register 8</Description>
          <Index>10</Index>
        </Register>
        <Register>
          <Name>R9</Name>
          <Description>General purpose register 9</Description>
          <Index>11</Index>
        </Register>
        <Register>
          <Name>R10</Name>
          <Description>General purpose register 10</Description>
          <Index>12</Index>
        </Register>
        <Register>
          <Name>R11</Name>
          <Description>General purpose register 11</Description>
          <Index>13</Index>
        </Register>
        <Register>
          <Name>R12</Name>
          <Description>General purpose register 12</Description>
          <Index>14</Index>
        </Register>
        <Register>
          <Name>R13</Name>
          <Description>Stack pointer (SP)</Description>
          <Index>15</Index>
        </Register>
        <Register>
          <Name>R14</Name>
          <Description>Link register (LR)</Description>
          <Index>16</Index>
        </Register>
        <Register>
          <Name>R15</Name>
          <Description>Program counter (PC)</Description>
          <Index>9</Index>
        </Register>
        <Register>
          <Name>CPSR</Name>
          <Description>Current program status register</Description>
          <Index>8</Index>
          <Fields>
            <Field>
              <Name>M</Name>
              <Description>Mode bits</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>T</Name>
              <Description>Thumb state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>SVC disable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>IRQ disable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Asynchroneous abort disable</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Data endianess</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT Low</Name>
              <Description>Interruptible-continuable instruction low bits</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT High</Name>
              <Description>Interruptible-continuable instruction high bits</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>GE</Name>
              <Description>Greater-than-or-equal bits</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>J</Name>
              <Description>Java state</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Q</Name>
              <Description>Sticky overflow flag</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Overflow flag</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Carry flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Zero flag</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Negative flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
      </Registers>
    </Group>
    <Group>
      <Name>FPU Registers</Name>
      <Description>Floating point registers</Description>
      <Size>32</Size>
      <Access>RW</Access>
      <Type>float</Type>
      <Registers>
        <Register>
          <Name>S0</Name>
          <Description>Floating point register 0</Description>
          <Index>40</Index>
        </Register>
        <Register>
          <Name>S1</Name>
          <Description>Floating point register 1</Description>
          <Index>41</Index>
        </Register>
        <Register>
          <Name>S2</Name>
          <Description>Floating point register 2</Description>
          <Index>42</Index>
        </Register>
        <Register>
          <Name>S3</Name>
          <Description>Floating point register 3</Description>
          <Index>43</Index>
        </Register>
        <Register>
          <Name>S4</Name>
          <Description>Floating point register 4</Description>
          <Index>44</Index>
        </Register>
        <Register>
          <Name>S5</Name>
          <Description>Floating point register 5</Description>
          <Index>45</Index>
        </Register>
        <Register>
          <Name>S6</Name>
          <Description>Floating point register 6</Description>
          <Index>46</Index>
        </Register>
        <Register>
          <Name>S7</Name>
          <Description>Floating point register 7</Description>
          <Index>47</Index>
        </Register>
        <Register>
          <Name>S8</Name>
          <Description>Floating point register 8</Description>
          <Index>48</Index>
        </Register>
        <Register>
          <Name>S9</Name>
          <Description>Floating point register 9</Description>
          <Index>49</Index>
        </Register>
        <Register>
          <Name>S10</Name>
          <Description>Floating point register 10</Description>
          <Index>50</Index>
        </Register>
        <Register>
          <Name>S11</Name>
          <Description>Floating point register 11</Description>
          <Index>51</Index>
        </Register>
        <Register>
          <Name>S12</Name>
          <Description>Floating point register 12</Description>
          <Index>52</Index>
        </Register>
        <Register>
          <Name>S13</Name>
          <Description>Floating point register 13</Description>
          <Index>53</Index>
        </Register>
        <Register>
          <Name>S14</Name>
          <Description>Floating point register 14</Description>
          <Index>54</Index>
        </Register>
        <Register>
          <Name>S15</Name>
          <Description>Floating point register 15</Description>
          <Index>55</Index>
        </Register>
        <Register>
          <Name>S16</Name>
          <Description>Floating point register 16</Description>
          <Index>56</Index>
        </Register>
        <Register>
          <Name>S17</Name>
          <Description>Floating point register 17</Description>
          <Index>57</Index>
        </Register>
        <Register>
          <Name>S18</Name>
          <Description>Floating point register 18</Description>
          <Index>58</Index>
        </Register>
        <Register>
          <Name>S19</Name>
          <Description>Floating point register 19</Description>
          <Index>59</Index>
        </Register>
        <Register>
          <Name>S20</Name>
          <Description>Floating point register 20</Description>
          <Index>60</Index>
        </Register>
        <Register>
          <Name>S21</Name>
          <Description>Floating point register 21</Description>
          <Index>61</Index>
        </Register>
        <Register>
          <Name>S22</Name>
          <Description>Floating point register 22</Description>
          <Index>62</Index>
        </Register>
        <Register>
          <Name>S23</Name>
          <Description>Floating point register 23</Description>
          <Index>63</Index>
        </Register>
        <Register>
          <Name>S24</Name>
          <Description>Floating point register 24</Description>
          <Index>64</Index>
        </Register>
        <Register>
          <Name>S25</Name>
          <Description>Floating point register 25</Description>
          <Index>65</Index>
        </Register>
        <Register>
          <Name>S26</Name>
          <Description>Floating point register 26</Description>
          <Index>66</Index>
        </Register>
        <Register>
          <Name>S27</Name>
          <Description>Floating point register 27</Description>
          <Index>67</Index>
        </Register>
        <Register>
          <Name>S28</Name>
          <Description>Floating point register 28</Description>
          <Index>68</Index>
        </Register>
        <Register>
          <Name>S29</Name>
          <Description>Floating point register 29</Description>
          <Index>69</Index>
        </Register>
        <Register>
          <Name>S30</Name>
          <Description>Floating point register 30</Description>
          <Index>70</Index>
        </Register>
        <Register>
          <Name>S31</Name>
          <Description>Floating point register 31</Description>
          <Index>71</Index>
        </Register>
        <Register>
          <Name>FPSID</Name>
          <Description>Floating point system information register</Description>
          <Access>RO</Access>
          <Reset>0x41023075</Reset>
          <Index>37</Index>
          <Fields>
            <Field>
              <Name>Implementer</Name>
              <Description>Implementer ID</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
            <Field>
              <Name>SW</Name>
              <Description>Software emulation support flag</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Architecture</Name>
              <Description>Architecture version</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>7</BitWidth>
            </Field>
            <Field>
              <Name>PartNumber</Name>
              <Description>Part number</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
            <Field>
              <Name>Variant</Name>
              <Description>Variant ID</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>Revision</Name>
              <Description>Revision number</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>FPSCR</Name>
          <Description>Floating point status and control register</Description>
          <Access>RW</Access>
          <Reset>0x0</Reset>
          <Index>38</Index>
          <Fields>
            <Field>
              <Name>IOC</Name>
              <Description>Invalid operation cumulative exception flag</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DZC</Name>
              <Description>Division by zero cumulative exception flag</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>OFC</Name>
              <Description>Overflow cumulative exception flag</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>UFC</Name>
              <Description>Underflow cumulative exception flag</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IXC</Name>
              <Description>Inexact cumulative exception flag</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IDC</Name>
              <Description>Input denormal cumulative exception flag</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Len</Name>
              <Description>Vector length</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>Stride</Name>
              <Description>Stride control</Description>
              <BitOffset>20</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>R-Mode</Name>
              <Description>Rounding mode control</Description>
              <BitOffset>22</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>FZ</Name>
              <Description>Flush-to-zero mode enable bit</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DN</Name>
              <Description>Default NaN mode enable bit</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>AHP</Name>
              <Description>Alternative half-precision control bit</Description>
              <BitOffset>26</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Set if comparison produces an unordered result</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Set if comparison produces an equal, greater than, or unordered result</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Set if comparison produces an equal result</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Set if comparison produces a less than result</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>FPEXC</Name>
          <Description>Floating point exception register</Description>
          <Access>RW</Access>
          <Reset>0x0</Reset>
          <Index>39</Index>
          <Fields>
            <Field>
              <Name>DEX</Name>
              <Description>Undefined instruction exception flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EN</Name>
              <Description>VFP enable bit</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>MVFR0</Name>
          <Description>Media and VFP feature register 0</Description>
          <Access>RO</Access>
          <Reset>0x10110221</Reset>
          <Index>72</Index>
          <Fields>
            <Field>
              <Name>RB</Name>
              <Description>Sixteen 64-bit registers supported</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SP</Name>
              <Description>Single-precision operations supported</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>DP</Name>
              <Description>Double-precision operations supported</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>TE</Name>
              <Description>VFP exception trapping not supported</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>D</Name>
              <Description>VFP divide operation supported</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SR</Name>
              <Description>VFP square root operation supported</Description>
              <BitOffset>20</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SV</Name>
              <Description>VFP short vectors not supported</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>RM</Name>
              <Description>All VFP rounding modes supported</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>MVFR1</Name>
          <Description>Media and VFP feature register 1</Description>
          <Access>RO</Access>
          <Reset>0x11000011</Reset>
          <Index>73</Index>
          <Fields>
            <Field>
              <Name>FZ</Name>
              <Description>VFP denormal airthmetic operations supported</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>DN</Name>
              <Description>VFP NaN value propagation supported</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>LS</Name>
              <Description>Advanded SIMD load/store instructions not supported</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>Advanced SIMD integer operations not supported</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SPFP</Name>
              <Description>Advanced SIMD single-precision operations not supported</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>HPFP</Name>
              <Description>Advanced SIMD half-precision operations not supported</Description>
              <BitOffset>20</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>VFP HPFP</Name>
              <Description>VFP half-precision operations supported</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>FMAC</Name>
              <Description>Fused multiply accumulate operations supported</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
      </Registers>
    </Group>
    <Group>
      <Name>All</Name>
      <Description>Core registers</Description>
      <Size>32</Size>
      <Access>RW</Access>
      <Type>unsigned int</Type>
      <Registers>
        <Register>
          <Name>R0_USR</Name>
          <Description>General purpose register 0 (User Mode)</Description>
          <Index>0</Index>
        </Register>
        <Register>
          <Name>R1_USR</Name>
          <Description>General purpose register 1 (User Mode)</Description>
          <Index>1</Index>
        </Register>
        <Register>
          <Name>R2_USR</Name>
          <Description>General purpose register 2 (User Mode)</Description>
          <Index>2</Index>
        </Register>
        <Register>
          <Name>R3_USR</Name>
          <Description>General purpose register 3 (User Mode)</Description>
          <Index>3</Index>
        </Register>
        <Register>
          <Name>R4_USR</Name>
          <Description>General purpose register 4 (User Mode)</Description>
          <Index>4</Index>
        </Register>
        <Register>
          <Name>R5_USR</Name>
          <Description>General purpose register 5 (User Mode)</Description>
          <Index>5</Index>
        </Register>
        <Register>
          <Name>R6_USR</Name>
          <Description>General purpose register 6 (User Mode)</Description>
          <Index>6</Index>
        </Register>
        <Register>
          <Name>R7_USR</Name>
          <Description>General purpose register 7 (User Mode)</Description>
          <Index>7</Index>
        </Register>
        <Register>
          <Name>R8_USR</Name>
          <Description>General purpose register 8 (User Mode)</Description>
          <Index>10</Index>
        </Register>
        <Register>
          <Name>R9_USR</Name>
          <Description>General purpose register 9 (User Mode)</Description>
          <Index>11</Index>
        </Register>
        <Register>
          <Name>R10_USR</Name>
          <Description>General purpose register 10 (User Mode)</Description>
          <Index>12</Index>
        </Register>
        <Register>
          <Name>R11_USR</Name>
          <Description>General purpose register 11 (User Mode)</Description>
          <Index>13</Index>
        </Register>
        <Register>
          <Name>R12_USR</Name>
          <Description>General purpose register 12 (User Mode)</Description>
          <Index>14</Index>
        </Register>
        <Register>
          <Name>R13_USR</Name>
          <Description>Stack pointer (User Mode)</Description>
          <Index>15</Index>
        </Register>
        <Register>
          <Name>R14_USR</Name>
          <Description>Link register (User Mode)</Description>
          <Index>16</Index>
        </Register>
        <Register>
          <Name>R15_USR</Name>
          <Description>Program counter (User Mode)</Description>
          <Index>9</Index>
        </Register>
        <Register>
          <Name>CPSR_USR</Name>
          <Description>Current program status register (User Mode)</Description>
          <Index>8</Index>
          <Fields>
            <Field>
              <Name>M</Name>
              <Description>Mode bits</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>T</Name>
              <Description>Thumb state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>SVC disable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>IRQ disable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Asynchroneous abort disable</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Data endianess</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT Low</Name>
              <Description>Interruptible-continuable instruction low bits</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT High</Name>
              <Description>Interruptible-continuable instruction high bits</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>GE</Name>
              <Description>Greater-than-or-equal bits</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>J</Name>
              <Description>Java state</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Q</Name>
              <Description>Sticky overflow flag</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Overflow flag</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Carry flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Zero flag</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Negative flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>R8_FIQ</Name>
          <Description>General purpose register 8 (Fast Interrupt Mode)</Description>
          <Index>18</Index>
        </Register>
        <Register>
          <Name>R9_FIQ</Name>
          <Description>General purpose register 9 (Fast Interrupt Mode)</Description>
          <Index>19</Index>
        </Register>
        <Register>
          <Name>R10_FIQ</Name>
          <Description>General purpose register 10 (Fast Interrupt Mode)</Description>
          <Index>20</Index>
        </Register>
        <Register>
          <Name>R11_FIQ</Name>
          <Description>General purpose register 11 (Fast Interrupt Mode)</Description>
          <Index>21</Index>
        </Register>
        <Register>
          <Name>R12_FIQ</Name>
          <Description>General purpose register 12 (Fast Interrupt Mode)</Description>
          <Index>22</Index>
        </Register>
        <Register>
          <Name>R13_FIQ</Name>
          <Description>Stack pointer (Fast Interrupt Mode)</Description>
          <Index>23</Index>
        </Register>
        <Register>
          <Name>R14_FIQ</Name>
          <Description>Link register (Fast Interrupt Mode)</Description>
          <Index>24</Index>
        </Register>
        <Register>
          <Name>CPSR_FIQ</Name>
          <Description>Current program status register (Fast Interrupt Mode)</Description>
          <Index>17</Index>
          <Fields>
            <Field>
              <Name>M</Name>
              <Description>Mode bits</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>T</Name>
              <Description>Thumb state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>SVC disable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>IRQ disable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Asynchroneous abort disable</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Data endianess</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT Low</Name>
              <Description>Interruptible-continuable instruction low bits</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT High</Name>
              <Description>Interruptible-continuable instruction high bits</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>GE</Name>
              <Description>Greater-than-or-equal bits</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>J</Name>
              <Description>Java state</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Q</Name>
              <Description>Sticky overflow flag</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Overflow flag</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Carry flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Zero flag</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Negative flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>R13_SVC</Name>
          <Description>Stack pointer (Supervisor Mode)</Description>
          <Index>26</Index>
        </Register>
        <Register>
          <Name>R14_SVC</Name>
          <Description>Link register (Supervisor Mode)</Description>
          <Index>27</Index>
        </Register>
        <Register>
          <Name>CPSR_SVC</Name>
          <Description>Current program status register (Supervisor Mode)</Description>
          <Index>25</Index>
          <Fields>
            <Field>
              <Name>M</Name>
              <Description>Mode bits</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>T</Name>
              <Description>Thumb state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>SVC disable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>IRQ disable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Asynchroneous abort disable</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Data endianess</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT Low</Name>
              <Description>Interruptible-continuable instruction low bits</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT High</Name>
              <Description>Interruptible-continuable instruction high bits</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>GE</Name>
              <Description>Greater-than-or-equal bits</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>J</Name>
              <Description>Java state</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Q</Name>
              <Description>Sticky overflow flag</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Overflow flag</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Carry flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Zero flag</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Negative flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>R13_ABT</Name>
          <Description>Stack pointer (Abort Mode)</Description>
          <Index>29</Index>
        </Register>
        <Register>
          <Name>R14_ABT</Name>
          <Description>Link register (Abort Mode)</Description>
          <Index>30</Index>
        </Register>
        <Register>
          <Name>CPSR_ABT</Name>
          <Description>Current program status register (Fast Interrupt Mode)</Description>
          <Index>28</Index>
          <Fields>
            <Field>
              <Name>M</Name>
              <Description>Mode bits</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>T</Name>
              <Description>Thumb state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>SVC disable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>IRQ disable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Asynchroneous abort disable</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Data endianess</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT Low</Name>
              <Description>Interruptible-continuable instruction low bits</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT High</Name>
              <Description>Interruptible-continuable instruction high bits</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>GE</Name>
              <Description>Greater-than-or-equal bits</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>J</Name>
              <Description>Java state</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Q</Name>
              <Description>Sticky overflow flag</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Overflow flag</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Carry flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Zero flag</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Negative flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>R13_IRQ</Name>
          <Description>Stack pointer (Interrupt Mode)</Description>
          <Index>32</Index>
        </Register>
        <Register>
          <Name>R14_IRQ</Name>
          <Description>Link register (Interrupt Mode)</Description>
          <Index>33</Index>
        </Register>
        <Register>
          <Name>CPSR_IRQ</Name>
          <Description>Current program status register (Interrupt Mode)</Description>
          <Index>31</Index>
          <Fields>
            <Field>
              <Name>M</Name>
              <Description>Mode bits</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>T</Name>
              <Description>Thumb state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>SVC disable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>IRQ disable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Asynchroneous abort disable</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Data endianess</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT Low</Name>
              <Description>Interruptible-continuable instruction low bits</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT High</Name>
              <Description>Interruptible-continuable instruction high bits</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>GE</Name>
              <Description>Greater-than-or-equal bits</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>J</Name>
              <Description>Java state</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Q</Name>
              <Description>Sticky overflow flag</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Overflow flag</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Carry flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Zero flag</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Negative flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>R13_UND</Name>
          <Description>Stack pointer (Undefined Mode)</Description>
          <Index>35</Index>
        </Register>
        <Register>
          <Name>R14_UND</Name>
          <Description>Link register (Undefined Mode)</Description>
          <Index>36</Index>
        </Register>
        <Register>
          <Name>CPSR_UND</Name>
          <Description>Current program status register (Undefined Mode)</Description>
          <Index>34</Index>
          <Fields>
            <Field>
              <Name>M</Name>
              <Description>Mode bits</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>T</Name>
              <Description>Thumb state</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>SVC disable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>IRQ disable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Asynchroneous abort disable</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Data endianess</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT Low</Name>
              <Description>Interruptible-continuable instruction low bits</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
            <Field>
              <Name>IC/IT High</Name>
              <Description>Interruptible-continuable instruction high bits</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>GE</Name>
              <Description>Greater-than-or-equal bits</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>J</Name>
              <Description>Java state</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Q</Name>
              <Description>Sticky overflow flag</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Overflow flag</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Carry flag</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Zero flag</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Negative flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
      </Registers>
    </Group>

    <Group>
      <Name>CP15 Registers</Name>
      <Description>Coprocessor 15 Registers</Description>
      <Size>32</Size>
      <Access>RW</Access>
      <Type>unsigned int</Type>
      <!--c0 registers-->
      <Registers>
        <Register>
          <Name>MIDR</Name>
          <Description>Main ID Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x413FC082</Reset>
          <ID>0,0,0,0</ID>
          <Fields>
            <Field>
              <Name>IMPLEMENTOR</Name>
              <Description>Implementor</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
            <Field>
              <Name>REV_MAJOR</Name>
              <Description>Major revision number of the rnpn revision status</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>ARCHITECTURE</Name>
              <Description>Architecture Code. 0xF: ARMv7</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>PART_NBR</Name>
              <Description>Primary Part number. 0xC07: Cortex-A7 MPCore part number</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>12</BitWidth>
            </Field>
            <Field>
              <Name>REV_MINOR</Name>
              <Description>Minor revision number of the rnpn revision status</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>CTR</Name>
          <Description>Cache Type Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x82048004</Reset>
          <ID>0, 0, 0, 1</ID>
          <Fields>
            <Field>
              <Name>CWG</Name>
              <Description>Cache Write-Back Granule</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>D_MIN_LINE</Name>
              <Description>Log2 of the number of words in the smalles cache line of all the data and unified caches under the core control</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_POLICY</Name>
              <Description>L1 instruction cache policy</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>I_MIN_LINE</Name>
              <Description>Log2 of the number of words in the smallest cache line of all the instruction caches under the control of the processor</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>TCMTR</Name>
          <!--no fields-->
          <Description>Tightly Coupled Memory (TCM) Type Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>0,0,0,2</ID>
        </Register>
        <Register>
          <Name>TLBTR</Name>
          <!-- no fields -->
          <Description>Translation Lookaside Buffer (TLB) Type Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00202001</Reset>
          <ID>0,0,0,3</ID>
          <Fields>
            <Field>
              <Name>IL_SIZE</Name>
              <Description>Number of Instruction TLB Lockable Entries</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
            <Field>
              <Name>DL_SIZE</Name>
              <Description>Number of Data Lockable Entries</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
            <Field>
              <Name>U</Name>
              <Description>TLB is Unified</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>MPIDR</Name>
          <!--RAZ-->
          <Description>Multiprocessor ID Register</Description>
          <GroupName>ID Regs</GroupName>
          <Reset>0x00000000</Reset>
          <Access>RO</Access>
          <ID>0,0,0,5</ID>
        </Register>
        <Register>
          <Name>ID_PFR0</Name>
          <Description>Processor Feature Register 0</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00001131</Reset>
          <ID>0,1,0,0</ID>
          <Fields>
            <Field>
              <Name>STATE_3</Name>
              <Description>ThumbEE instruction set supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>STATE_2</Name>
              <Description>Jazelle extension interface supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>STATE_1</Name>
              <Description>Thumb-2 Instruction Set supported (0x3)</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>STATE_0</Name>
              <Description>32-bit ARM instruction set supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_PFR1</Name>
          <Description>Processor Feature Register 1</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000011</Reset>
          <ID>0,1,0,1</ID>
          <Fields>
            <Field>
              <Name>M_PROFILE</Name>
              <Description>M profile programmers model supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SECURITY_EXT</Name>
              <Description>Security extension architecture v1 supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>PROG_MODEL</Name>
              <Description>Standard ARMv4 programmers model supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_DFR0</Name>
          <Description>Debug Feature Register 0</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000400</Reset>
          <ID>0,1,0,2</ID>
          <Fields>
            <Field>
              <Name>M_PROFILE</Name>
              <Description>Memory-mapped debug model for M Profile processors supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MM_TRACE_MODEL</Name>
              <Description>Memory-mapped trace debug model supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CP_TRACE_MODEL</Name>
              <Description>Coprocessor Trace Model supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MM_DEBUG_MODEL</Name>
              <Description>Memory-mapped Debug Model supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CP_SEC_DBG_MODEL</Name>
              <Description>Coprocessor-based secure debug model supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CP_DBG_MODEL</Name>
              <Description>Coprocessor based core debug model supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_AFR0</Name>
          <!-- no fields, RAZ -->
          <Description>Auxiliary Feature Register 0</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>0,1,0,3</ID>
        </Register>
        <Register>
          <Name>ID_MMFR0</Name>
          <Description>Memory Model Features Register 0</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x01100003</Reset>
          <ID>0,1,0,4</ID>
          <Fields>
            <Field>
              <Name>FCSE</Name>
              <Description>Fast Context Switching Extension (FCSE) supported</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>AUX_CTRL_REG</Name>
              <Description>Auxiliary Control Registers supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>TCM</Name>
              <Description>Tight Coupled Memory (TCM) supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>OUTER_SHAREABLE</Name>
              <Description>Indicates support for outer shareable attribute</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CACHE_COHERENCE</Name>
              <Description>Cache Coherency Maintenance supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>PMSA</Name>
              <Description>Protected Memory System Architecture supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>VMSA</Name>
              <Description>Virtual Memory System Architecture supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_MMFR1</Name>
          <Description>Memory Model Features Register 1</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x20000000</Reset>
          <ID>0,1,0,5</ID>
          <Fields>
            <Field>
              <Name>BTB</Name>
              <Description>Branch Target Buffer Supported</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_CACHE_TNC</Name>
              <Description>L1 data cache test and clean operations supported</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_UNIFIED_CACHE</Name>
              <Description>L1 unified cache clean/invalidate-all operations supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_HARVARD_CACHE</Name>
              <Description>L1 data operations, harvard architecture, supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_UNIFIED_CACHE_SW</Name>
              <Description>L1 unfied cache maintencance operations by set/way supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_HARVARD_CACHE_SW</Name>
              <Description>L1 Hardvard cache maintenance operations by set/way supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_UNIFIED_CACHE_MVA</Name>
              <Description>L1 unified cache maintenance operations by MVA supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_HARVARD_CACHE_MVA</Name>
              <Description>L1 Harvard cache maintenance operations by MVA supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_MMFR2</Name>
          <Description>Memory Model Features Register 2</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x01202000</Reset>
          <ID>0,1,0,6</ID>
          <Fields>
            <Field>
              <Name>HW_ACCESS</Name>
              <Description>Hardware access supported</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>WFI_STALL</Name>
              <Description>Wait For Interrupt (WFI) stalling supported</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MEM_BARRIER</Name>
              <Description>Memory Barrier Operations supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>UNIFIED_TLB</Name>
              <Description>Unified TLB maintenance operations supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>HARVARD_TLB</Name>
              <Description>Harvard TLB maintenance operations supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_HARVARD_RANGE</Name>
              <Description>L1 Hardvard range supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_HBP</Name>
              <Description>L1 Harvard background prefetch operations supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>L1_HFP</Name>
              <Description>L1 Harvard foreground prefetch operations supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_MMFR3</Name>
          <Description>Memory Model Features Register 3</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000211</Reset>
          <ID>0,1,0,7</ID>
          <Fields>
            <Field>
              <Name>SS_SUPPORT</Name>
              <Description>16 MB supersections supported</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>BP_MAINTAIN</Name>
              <Description>Branch Predictor (BP) maintenance operations supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CACHE MT_SW</Name>
              <Description>Set/Way cache maintenance supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CACHE_MT_MVA</Name>
              <Description>MVA cache maintenance supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_ISAR0</Name>
          <Description>Instruction Set Attributes Register 0</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00101111</Reset>
          <ID>0,2,0,0</ID>
          <Fields>
            <Field>
              <Name>DIVIDE_INSTR</Name>
              <Description>Integer hardware divide supported</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>DBG_INSTR</Name>
              <Description>BKPT instruction supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CP_INSTRS</Name>
              <Description>CP14, CP15 and VFPv4 Coprocessor instructions supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>CAB_INSTRS</Name>
              <Description>Compare-and-branch instructions CBZ and CBNZ supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>BF_INSTRS</Name>
              <Description>Bit-Field instructions BFC, BFI, SBFX and UBFX supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>BC_INSTRS</Name>
              <Description>Bit count instruction CLZ supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SWAP_INSTRS</Name>
              <Description>Swap instructions SWP and SWPB supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_ISAR1</Name>
          <Description>Instruction Set Attributes Register 1</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x13112111</Reset>
          <ID>0,2,0,1</ID>
          <Fields>
            <Field>
              <Name>JAZELLE_INSTRS</Name>
              <Description>Jazelle instructions supported</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>INTERW_INSTRS</Name>
              <Description>ARM/Thumb interworking instructions supported</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>IMM_INSTRS</Name>
              <Description>Special immediate-generating instructions supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>ITE_INSTRS</Name>
              <Description>Thumb IT blocks supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>EXTEND_INSTRS</Name>
              <Description>Extend instructions supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>EXCPT2_INSTRS</Name>
              <Description>Exception2-instructions SRS, RFE and CPS supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>EXCPT1_INSTRS</Name>
              <Description>Exception1-instructions LDM(2), LDM(3) and STM(2) supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>ENDIAN_INSTRS</Name>
              <Description>BE8 endian change supported with SETEND</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_ISAR2</Name>
          <Description>Instruction Set Attributes Register 2</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x21232031</Reset>
          <ID>0,2,0,2</ID>
          <Fields>
            <Field>
              <Name>REV_INSTRS</Name>
              <Description>Reversal instructions REV, REV16, REVSH and RBIT supported</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>PSR_INSTRS</Name>
              <Description>PSR instructions MRS and MSR and exception return data-processing instructions supported</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MULT_INSTRS_AU</Name>
              <Description>Long multiply instructions and UMAAL supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MULT_INSTRS_AS</Name>
              <Description>Signed-Multiply instructions and Q flag in PSRs supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MULTIPLY_INSTRS</Name>
              <Description>Multiply instructions MUL, MLA and MLS supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MAI_INSTRS</Name>
              <Description>Multi-access interruptible instructions (MAI) supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>MEM_HINT_INSTRS</Name>
              <Description>Memory hint instructions PLD, PLI and PLDW supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>LS_INSTRS</Name>
              <Description>Load and Store instructions LDRD and STRD supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_ISAR3</Name>
          <Description>Instruction Set Attributes Register 3</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x11112131</Reset>
          <ID>0,2,0,3</ID>
          <Fields>
            <Field>
              <Name>THUMB2_INSTRS</Name>
              <Description>Thumb-2 Executable Environment Extension instructions supported</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>TRUE_NOP_INSTR</Name>
              <Description>True no-operation instruction NOP32 supported</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>THUMB_CPY_INSTRS</Name>
              <Description>Thumb copy instructions MOV(3) and CPY alias supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>TBL_BRANCH_INSTRS</Name>
              <Description>Thumb table branch instruction TBB and TBH supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SYNC_PRIMITIVES</Name>
              <Description>Synchronization Orimitive Instructions Supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SVC_INSTRS</Name>
              <Description>SVC instructions supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SIMD_INSTRS</Name>
              <Description>All SIMD instructions supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SAT_INSTRS</Name>
              <Description>Saturate instructions QADD, QDADD, QDSUB, QSUB and Q flag in PSRs supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_ISAR4</Name>
          <Description>Instruction Set Attributes Register 4</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00011142</Reset>
          <ID>0,2,0,4</ID>
          <Fields>
            <Field>
              <Name>EXCLUSIVE_INSTRS</Name>
              <Description>Exclusive instructions CLREX, LDREX, STREX, supported</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>BARRIER_INSTRS</Name>
              <Description>Barrier instructions DMB, DSB and ISB supported</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>SMC_INSTRS</Name>
              <Description>Secure Monitor Call (SMC) instructions supported</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>WRITE_BACK_INSTRS</Name>
              <Description>All defined write-back addressing instructions supported</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>WITH_SHIFT_INSTRS</Name>
              <Description>Immediate and register control shifted operations supported</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>UNPRIVILEGED_INSTRS</Name>
              <Description>Unpriviledges load/store instructions LDRT and STRT supported</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ID_ISAR5</Name>
          <!--RAZ -->
          <Description>Instruction Set Attributes Register 5</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>0,2,0,5</ID>
        </Register>
        <Register>
          <Name>ID_ISAR6</Name>
          <!--RAZ -->
          <Description>Instruction Set Attributes Register 6</Description>
	   <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>0,2,0,6</ID>
        </Register>
        <Register>
          <Name>ID_ISAR7</Name>
          <!--RAZ -->
          <Description>Instruction Set Attributes Register 7</Description>
	   <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>0,2,0,7</ID>
        </Register>
        <Register>
          <Name>CCSIDR</Name>
          <Description>Cache Size Identification Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <ID>0,0,1,0</ID>
          <Fields>
            <Field>
              <Name>WT</Name>
              <Description>Write-Through supported</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>WB</Name>
              <Description>Write-Back supported for (0x1) L1 data cache, (0x0) L1 instruction cache</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>RA</Name>
              <Description>Cache read allocation supported</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>WA</Name>
              <Description>Write allocation supported for: 1: L1 data cache, 0: L1 instruction cache</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>NUM_SETS</Name>
              <Description>Number of cache sets</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>15</BitWidth>
            </Field>
            <Field>
              <Name>ASSOCIATIVITY</Name>
              <Description>Cache associativity. 0x3: 4-way data cache, 0x1: 2-way instruction cache</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>10</BitWidth>
            </Field>
            <Field>
              <Name>LINE_SIZE</Name>
              <Description>Number of words per line.  0x1: eight words per line</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>CLIDR</Name>
          <Description>Cache Level ID Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x0A000023</Reset>
          <ID>0,0,1,1</ID>
          <Fields>
            <Field>
              <Name>LoU</Name>
              <Description>Level of Unification Uniprocessor</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>LoC</Name>
              <Description>Level of Coherency</Description>
              <BitOffset>26</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CL 8</Name>
              <Description>Cache at Level 8 present</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CL 7</Name>
              <Description>Cache at Level 7 present</Description>
              <BitOffset>20</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CL 6</Name>
              <Description>Cache at Level 6 present</Description>
              <BitOffset>17</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CL 5</Name>
              <Description>Cache at Level 5 present</Description>
              <BitOffset>14</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CL 4</Name>
              <Description>Cache at Level 4 present</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CL 3</Name>
              <Description>Cache at Level 3 present</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CL 2</Name>
              <Description>Cache at Level 2 present</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>CL 1</Name>
              <Description>Separate instruction and data cache at Level 1</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>AIDR</Name>
          <Description>Auxiliary ID Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>0,0,1,7</ID>
          <Fields>
            <Field>
              <Name>IMPLEMENTOR</Name>
              <Description>Silicon Manufacturer ID</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>FEATURE</Name>
              <Description>Implementation-Defines Field</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>MAJOR_REV</Name>
              <Description>Major Revision Number</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>MINOR_REV</Name>
              <Description>Minor Revision Number</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>CSSELR</Name>
          <Description>Cache Size Selection Register</Description>
          <GroupName>Cache</GroupName>
          <Access>RW</Access>
          <ID>0,0,2,0</ID>
          <Fields>
            <Field>
              <Name>LEVEL</Name>
              <Description>Cache level selected</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>InD</Name>
              <Description>Selected Cache. 0x1: instruction cache,  0x0: data cache</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
       
        <!--c1 registers-->
        <Register>
          <Name>SCTLR</Name>
          <Description>System Control Register</Description>
          <GroupName>System</GroupName>
          <Access>RW</Access>
          <Reset>0x00C50078</Reset>
          <ID>1,0,0,0</ID>
          <Fields>
            <Field>
              <Name>TE</Name>
              <Description>Thumb exception enable bit. 0: exceptions including reset are handled in ARM state, 1: exceptions including reset are handled in Thumb state</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>AFE</Name>
              <Description>Access Flag Enable bit. 0: full access permissions behaviour, 1: simplified access permissions behaviour</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TRE</Name>
              <Description>TEX remap enable bit</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>NMFI</Name>
              <Description>FIQ-exceptions cannot be masked by software</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EE</Name>
              <Description>Determines the value the CPSR E bit is set to on an exception. 0: set to 0, little-endian, 1: set to 1, big endian</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>V</Name>
              <Description>Location of exception vectors. 0:normal, 1:high</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>Instruction caching at any available cache level enabled</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>Z</Name>
              <Description>Branch Predictions enabled</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Data caching enabled</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>A</Name>
              <Description>Strict alignment fault checking enabled</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>M</Name>
              <Description>MMU enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ACTLR</Name>
          <Description>Auxiliary Control Register</Description>
          <GroupName>System</GroupName>
          <Access>RW</Access>
          <Reset>0x00000002</Reset>
          <ID>1,0,0,1</ID>
          <Fields>
          <Field>
              <Name>L2_RST_DISABLE</Name>
              <Description>L2 Hardware Reset Disable</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          <Field>
              <Name>L1_RST_DISABLE</Name>
              <Description>L1 Hardware Reset Disable</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CMCR</Name>
              <Description>Non-Pipelined Cache Maintenance Operations</Description>
              <BitOffset>20</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CLKSTOPREQ</Name>
              <Description>Disables the CLKSTOPFREQ functionality</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>SERIAL_INSTRS</Name>
              <Description>Enfore Serialization of CP14 and CP15 instructions</Description>
              <BitOffset>18</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>WAIT_ON_IDLE</Name>
              <Description>Enforce Wait On Idle for serialized CP14 or CP15 instructions</Description>
              <BitOffset>17</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>PIPE_FLUSH</Name>
              <Description>Impose a Pipeline Flush on CP14 and CP15 instructions</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FORCE_ETM_CLK</Name>
              <Description>Force ETM clock enable active</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FORCE_NEON_CLK</Name>
              <Description>Forces NEON clock enable active</Description>
              <BitOffset>14</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FORCE_MAIN_CLK</Name>
              <Description>Forces the main processor clock enable active</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FORCE_NEON_SI</Name>
              <Description>Forces Single Issue of advanced SIMD instructions</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FORCE_LS_SI</Name>
              <Description>Forces single issue of load/store instructions</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FORCE_SI</Name>
              <Description>Forces single issue of all instructions</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>PLDNOP</Name>
              <Description>Execut PLD instructions as NOP instructions</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>WFINOP</Name>
              <Description>Execute WFI instructions as a NOP instruction</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>BTBMP_DISABLE</Name>
              <Description>Disables BTB branch size mispredicts, reset value</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IBE</Name>
              <Description>Invalidate BTB enable</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>L1NEON</Name>
              <Description>Enable Caching NEON data within the L1 data and L2 cache</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>ASA</Name>
              <Description>Enable Speculative Accesses on AXI</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>L1PE</Name>
              <Description>Enable L1 Cache Parity Detection</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>L2EN</Name>
              <Description>Enable L2 Cache</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>L1ALIAS</Name>
              <Description>Enable L1 Data Cache Hardware Alias Checks</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>CPACR</Name>
          <Description>Coprocessor Access Control Register</Description>
          <GroupName>System</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>1,0,0,2</ID>
          <Fields>
            <Field>
              <Name>CP13</Name>
              <Description>Access Permissions for Coprocessor 13: 00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>CP12</Name>
              <Description>Access Permissions for Coprocessor 12: 00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>CP11</Name>
              <Description>Access Permissions for Coprocessor 11: 00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>CP10</Name>
              <Description>Access Permissions for Coprocessor 10: 00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>21</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>CP9</Name>
              <Description>Access Permissions for Coprocessor 10: 00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>CP8</Name>
              <Description>Access Permissions for Coprocessor 10: 00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>17</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>CP7</Name>
              <Description>Access Permissions for Coprocessor 10: 00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>CP6</Name>
              <Description>Access Permissions for Coprocessor 10: 00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>CP5</Name>
              <Description>Access Permissions for Coprocessor 10: 00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>CP4</Name>
              <Description>Access Permissions for Coprocessor 10: 00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>91</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>CP3</Name>
              <Description>Access Permissions for Coprocessor 10: 00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>CP2</Name>
              <Description>Access Permissions for Coprocessor 10: 00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>51</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>CP1</Name>
              <Description>Access Permissions for Coprocessor 10: 00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>CP0</Name>
              <Description>Access Permissions for Coprocessor 10: 00: Access denied  01: Priviledged mode access only  11: Priviledged and User mode</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>SCR</Name>
          <Description>Secure Configuration Register</Description>
          <GroupName>Security Extensions</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>1,1,0,0</ID>
          <Fields>
            <Field>
              <Name>AW</Name>
              <Description>Enable Modification of the A bit in the CPSR in the non-secure state</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FW</Name>
              <Description>Enable Modification of the F bit in the CPSR in the non-secure state</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>EA</Name>
              <Description>Branch to Monitor Mode on an External Abort Exception</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FIQ</Name>
              <Description>Branch to Monitor Mode on an FIQ Exception</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IRQ</Name>
              <Description>Branch to Montor Mode on an IRQ Exception</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>NS</Name>
              <Description>Enable Non-Secure Operation Enable </Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>SDER</Name>
          <Description>Secure Debug Enable Register</Description>
          <GroupName>Security Extensions</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>1,1,0,1</ID>
          <Fields>
            <Field>
              <Name>SUNIDEN</Name>
              <Description>Secure user non-invasive debug enable</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>SUIDEN</Name>
              <Description>Secure user invasive debug enable</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>NSACR</Name>
          <Description>Non-secure Access Control Register</Description>
          <GroupName>Security Extensions</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>1,1,0,2</ID>
          <Fields>
            <Field>
              <Name>PLE</Name>
              <Description>PLE Registers can be accessed in both Secure and Nonsecure state (1) , or are Disabled (0)</Description>
              <BitOffset>18</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TL</Name>
              <Description>Lockable table entries can be allocated in non-secure state</Description>
              <BitOffset>17</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CL</Name>
              <Description>Lockdown entries can be allocated within the L2 cache in nonsecure-state</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP13</Name>
              <Description>Access Permission for Coprocessor 13 in the Non-Secure State: 0: Secure Access only, 1: Secure and Non-Secure Access</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP12</Name>
              <Description>Access Permission for Coprocessor 12 in the Non-Secure State: 0: Secure Access only, 1: Secure and Non-Secure Access</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP11</Name>
              <Description>Access Permission for Coprocessor 11 in the Non-Secure State: 0: Secure Access only, 1: Secure and Non-Secure Access</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP10</Name>
              <Description>Access Permission for Coprocessor 10 in the Non-Secure State: 0: Secure Access only, 1: Secure and Non-Secure Access</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP9</Name>
              <Description>Access Permission for Coprocessor 9 in the Non-Secure State: 0: Secure Access only, 1: Secure and Non-Secure Access</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP8</Name>
              <Description>Access Permission for Coprocessor 8 in the Non-Secure State: 0: Secure Access only, 1: Secure and Non-Secure Access</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP7</Name>
              <Description>Access Permission for Coprocessor 7 in the Non-Secure State: 0: Secure Access only, 1: Secure and Non-Secure Access</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP6</Name>
              <Description>Access Permission for Coprocessor 6 in the Non-Secure State: 0: Secure Access only, 1: Secure and Non-Secure Access</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP5</Name>
              <Description>Access Permission for Coprocessor 5 in the Non-Secure State: 0: Secure Access only, 1: Secure and Non-Secure Access</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP4</Name>
              <Description>Access Permission for Coprocessor 4 in the Non-Secure State: 0: Secure Access only, 1: Secure and Non-Secure Access</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP3</Name>
              <Description>Access Permission for Coprocessor 3 in the Non-Secure State: 0: Secure Access only, 1: Secure and Non-Secure Access</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP2</Name>
              <Description>Access Permission for Coprocessor 2 in the Non-Secure State: 0: Secure Access only, 1: Secure and Non-Secure Access</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP1</Name>
              <Description>Access Permission for Coprocessor 1 in the Non-Secure State: 0: Secure Access only, 1: Secure and Non-Secure Access</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CP0</Name>
              <Description>Access Permission for Coprocessor 0 in the Non-Secure State: 0: Secure Access only, 1: Secure and Non-Secure Access</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <!--c2 registers-->
        <Register>
          <Name>TTBR0</Name>
          <Description>Translation Table Base Register 0</Description>
          <GroupName>VMC</GroupName>
          <Access>RW</Access>
          <ID>2,0,0,0</ID>
          <Fields>
            <Field>
              <Name>TTB_0</Name>
              <Description>Physical Address of the first-Level Translation Table</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>18</BitWidth>
            </Field>
            <Field>
              <Name>RGN</Name>
              <Description>Outer Cacheable attributes for translation table walking</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>P</Name>
              <Description>Read-As-Zero and ignore writes.</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>S</Name>
              <Description>Translation table walk to 0: non-shared memory, 1: shared memory</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Translation table walk is inner (0) or non-inner (1) cacheable</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>TTBR1</Name>
          <Description>Translation Table Base Register 1</Description>
          <GroupName>VMC</GroupName>
          <Access>RW</Access>
          <ID>2,0,0,1</ID>
          <Fields>
            <Field>
              <Name>TTB_1</Name>
              <Description>Physical Address of the First Level Translation Table</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>18</BitWidth>
            </Field>
            <Field>
              <Name>RGN</Name>
              <Description>Outer Cacheable attributes for translation table walking</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>P</Name>
              <Description>Read-As-Zero and ignore writes.</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>S</Name>
              <Description>Translation table walk to 0: non-shared memory, 1: shared memory</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Translation table walk is inner (0) or non-inner (1) cacheable</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>TTBCR</Name>
          <Description>Translation Table Base Control Register</Description>
          <GroupName>VMC</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>2,0,0,2</ID>
          <Fields>
            <Field>
              <Name>PD1</Name>
              <Description>Translation table walk on TLB miss disable when using TTBR1</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>PD0</Name>
              <Description>Translation table walk on TLB miss disable when using TTBR0</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Boundary Size of TTBR0</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
          </Fields>
        </Register>

        <!--c3 registers-->
        <Register>
          <Name>DACR</Name>
          <Description>Domain Access Control Register</Description>
          <GroupName>VMC</GroupName>
          <Access>RW</Access>
          <ID>3,0,0,0</ID>
          <Fields>
            <Field>
              <Name>D0</Name>
              <Description>Domain 0 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D1</Name>
              <Description>Domain 1 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D2</Name>
              <Description>Domain 2 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D3</Name>
              <Description>Domain 3 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D4</Name>
              <Description>Domain 4 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D5</Name>
              <Description>Domain 5 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D6</Name>
              <Description>Domain 6 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D7</Name>
              <Description>Domain 7 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D8</Name>
              <Description>Domain 8 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>17</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D9</Name>
              <Description>Domain 9 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>19</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D10</Name>
              <Description>Domain 10 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>21</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D11</Name>
              <Description>Domain 11 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D12</Name>
              <Description>Domain 12 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D13</Name>
              <Description>Domain 13 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D14</Name>
              <Description>Domain 14 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>D15</Name>
              <Description>Domain 15 access permissions. 00: no access, 01: client access, 11: manager access</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
          </Fields>
        </Register>

        <!--c5 registers-->
        <Register>
          <Name>DFSR</Name>
          <Description>Data Fault Status Register</Description>
          <GroupName>Fault Handling</GroupName>
          <Access>RW</Access>
          <ID>5,0,0,0</ID>
          <Fields>
            <Field>
              <Name>ExT</Name>
              <Description>External Abort Qualifier. 0: AXI Decode error, 1: AXI Slave error</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>RW</Name>
              <Description>Indicated weather a read (0) or write (1) access caused an abort</Description>
              <BitOffset>11</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FS[4]</Name>
              <Description>Bit 4 of the Fault Status Field</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>DOMAIN</Name>
              <Description>The domain (D15-D0) of the fault address</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>FAULT_STATUS</Name>
              <Description>Type of Fault Generated</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>IFSR</Name>
          <Description>Instruction Fault Status Register</Description>
          <GroupName>Fault Handling</GroupName>
          <Access>RW</Access>
          <ID>5,0,0,1</ID>
          <Fields>
            <Field>
              <Name>Ext</Name>
              <Description>External Abort Qualifier. 0: AXI Decode error, 1: AXI Slave error</Description>
              <BitOffset>12</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FS[4]</Name>
              <Description>Bit 4 of the Fault Status Field</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>FAULT_STATUS</Name>
              <Description>Type of Fault Generated</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ADFSR</Name>
          <!--RAZ-->
          <Description>Auxilary Data Fault Status Register</Description>
          <GroupName>Fault Handling</GroupName>
          <Access>RW</Access>
          <ID>5,1,0,0</ID>
        </Register>
        <Register>
          <Name>AIFSR</Name>
          <!--RAZ-->
          <Description>Auxilary Instruction Fault Status Register</Description>
          <GroupName>Fault Handling</GroupName>
          <Access>RW</Access>
	   <Reset>0x00000000</Reset>
          <ID>5,1,0,1</ID>
        </Register>

        <!--c6 registers-->
        <Register>
          <Name>DFAR</Name>
          <!--no fields-->
          <Description>Data Fault Address Register</Description>
          <GroupName>Fault Handling</GroupName>
          <Access>RW</Access>
          <ID>6,0,0,0</ID>
        </Register>
        <Register>
          <Name>IFAR</Name>
          <!--no fields-->
          <Description>Instruction Fault Address Register</Description>
          <GroupName>Fault Handling</GroupName>
          <Access>RW</Access>
          <ID>6,0,0,2</ID>
        </Register>

       <!--c7 Registers-->
        <Register>
          <Name>NOP</Name>
          <!--no fields-->
          <Description>None</Description>
          <GroupName>Misc</GroupName>
          <Access>WO</Access>
          <ID>7,0,0,4</ID>
        </Register>
        <Register>
          <Name>PAR</Name>
          <Description>Physical Address Register</Description>
          <GroupName>Address Translation</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>7,4,0,0</ID>
          <Fields>
            <Field>
              <Name>PA</Name>
              <Description>Physical address after successfull translation</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>20</BitWidth>
            </Field>
            <Field>
              <Name>NS</Name>
              <Description>Translation Table Non-Secure Bit</Description>
              <BitOffset>9</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>SH</Name>
              <Description>Physical memory is shareable</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>INNER</Name>
              <Description>Signals region inner attributes</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>OUTER</Name>
              <Description>Signals region outer attributes for normal memory type</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>SS</Name>
              <Description>Indicates if the translation is a supersection</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>Result of translation. 1: successfull</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ICIALLU</Name>
          <Description>Invalidate all instruction caches to Point of Unification (POU)</Description>
          <GroupName>Cache</GroupName>
          <Access>WO</Access>
          <ID>7,5,0,0</ID>
         <Fields>
           <Field>
               <Name>ADDR</Name>
               <Description>Address to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>27</BitWidth>
           </Field>
	   </Fields>
        </Register>
        <Register>
          <Name>ICIMVAU</Name>
          <Description>Invalidate Instruction Cache Line to Point of Unifcation</Description>
          <GroupName>Cache</GroupName>
          <Access>WO</Access>
          <ID>7,5,0,1</ID>
         <Fields>
           <Field>
               <Name>ADDR</Name>
               <Description>Address to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>27</BitWidth>
           </Field>
	   </Fields>
        </Register>
        <Register>
          <Name>PBFR</Name>
          <!--no fields-->
          <Description>Flush Prefetch Buffer</Description>
          <GroupName>Misc</GroupName>
          <Access>WO</Access>
          <ID>7,5,0,4</ID>
        </Register>
        <Register>
          <Name>BPIALL</Name>
          <!--no fields-->
          <Description>Invalidate entire branch predictor array</Description>
          <GroupName>Cache</GroupName>
          <Access>WO</Access>
          <ID>7,5,0,6</ID>
        </Register>
        <Register>
          <Name>BPIMVA</Name>
          <!--no fields-->
          <Description>Invalidate MVA from branch predictor array</Description>
          <GroupName>Cache</GroupName>
          <Access>WO</Access>
          <ID>7,5,0,7</ID>
        </Register>
        <Register>
          <Name>DCIMVAC</Name>
          <Description>Invalidate Data or Unified Cache Line by MVA to Point of Coherence (POC)</Description>
          <GroupName>Cache</GroupName>
          <Access>WO</Access>
          <ID>7,6,0,1</ID>
         <Fields>
           <Field>
               <Name>ADDR</Name>
               <Description>Address to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>27</BitWidth>
           </Field>
	   </Fields>
        </Register>
        <Register>
          <Name>DCISW</Name>
          <!--no fields-->
          <Description>Invalidate data or unified cache line by Set/Way</Description>
          <GroupName>Cache</GroupName>
          <Access>WO</Access>
          <ID>7,6,0,2</ID>
          <Fields>
           <Field>
               <Name>WAY</Name>
               <Description>Cache way to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>     
           <Field>
               <Name>SET</Name>
               <Description>Cache set to invalidate or clean</Description>
               <BitOffset>13</BitOffset>
               <BitWidth>9</BitWidth>
            </Field>
	   </Fields>
        </Register>
        <Register>
          <Name>ATS1CPR</Name>
          <!--no fields-->
          <Description>Stage 1 current state EL1 read</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,0</ID>
        </Register>
        <Register>
          <Name>ATS1CPW</Name>
          <!--no fields-->
          <Description>State 1 current state EL1 write</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,1</ID>
        </Register>
        <Register>
          <Name>ATS1CUR</Name>
          <!--no fields-->
          <Description>Stage 1 current state unpriviledged read</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,2</ID>
        </Register>
        <Register>
          <Name>ATS1CUW</Name>
          <!--no fields-->
          <Description>Stage 1 current state unpriviledged write</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,3</ID>
        </Register>
        <Register>
          <Name>ATS12NSOPR</Name>
          <!--no fields-->
          <Description>Stages 1 and 2 Non-secure EL1 read</Description>
	   <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,4</ID>
        </Register>
        <Register>
          <Name>ATS12NSOPW</Name>
          <!--no fields-->
          <Description>Stages 1 and 2 non-secure EL1 write</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,5</ID>
        </Register>
        <Register>
          <Name>ATS12NSOUR</Name>
          <!--no fields-->
          <Description>Stages 1 and 2 non-secure unpriviledged read</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,6</ID>
        </Register>
        <Register>
          <Name>ATS12NSOUW</Name>
          <!--no fields-->
          <Description>Stages 1 and 2 non-secure unpriviledged write</Description>
          <GroupName>Address Translation</GroupName>
          <Access>WO</Access>
          <ID>7,8,0,7</ID>
        </Register>
        <Register>
          <Name>DCCMVAC</Name>
          <Description>Clean data or unified cache line by MVA to POC</Description>
          <GroupName>Cache</GroupName>
          <Access>WO</Access>
          <ID>7,10,0,1</ID>
         <Fields>
           <Field>
               <Name>ADDR</Name>
               <Description>Address to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>27</BitWidth>
           </Field>
	   </Fields>
        </Register>
        <Register>
          <Name>DCCSW</Name>
          <Description>Clean Data or Unified Cache Line by Set/Way</Description>
          <GroupName>Cache</GroupName>
          <Access>WO</Access>
          <ID>7,10,0,2</ID>
         <Fields>
           <Field>
               <Name>WAY</Name>
               <Description>Cache way to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>     
           <Field>
               <Name>SET</Name>
               <Description>Cache set to invalidate or clean</Description>
               <BitOffset>13</BitOffset>
               <BitWidth>9</BitWidth>
            </Field>
	   </Fields>
        </Register>
        <Register>
          <Name>DSB</Name>
          <!--no fields-->
          <Description>Data Synchronization Barrier</Description>
          <GroupName>Misc</GroupName>
          <Access>WO</Access>
          <ID>7,10,0,4</ID>
        </Register>
        <Register>
          <Name>DMB</Name>
          <!--no fields-->
          <Description>Data Memory Barrier</Description>
          <GroupName>Misc</GroupName>
          <Access>WO</Access>
          <ID>7,10,0,5</ID>
        </Register>
        <Register>
          <Name>DCCMVAU</Name>
          <!--no fields-->
          <Description>Clean data or unified cache line by MVA to PoU</Description>
          <GroupName>Cache</GroupName>
          <Access>WO</Access>
          <ID>7,11,0,1</ID>
         <Fields>
           <Field>
               <Name>ADDR</Name>
               <Description>Address to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>27</BitWidth>
           </Field>
	   </Fields>
        </Register>
        <Register>
          <Name>DCCIMVAC</Name>
          <!--no fields-->
          <Description>clean data or unified cache line by MVA to PoU</Description>
          <GroupName>Cache</GroupName>
          <Access>WO</Access>
          <ID>7,14,0,1</ID>
          <Fields>
           <Field>
               <Name>ADDR</Name>
               <Description>Address to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>27</BitWidth>
          </Field>
	  </Fields>
        </Register>
        <Register>
          <Name>DCCISW</Name>
          <!--no fields-->
          <Description>Clean and invalidate data cache line by Set/Way</Description>
          <GroupName>Cache</GroupName>
          <Access>Wo</Access>
          <ID>7,14,0,2</ID>
         <Fields>
           <Field>
               <Name>WAY</Name>
               <Description>Cache way to invalidate or clean</Description>
               <BitOffset>31</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>     
           <Field>
               <Name>SET</Name>
               <Description>Cache set to invalidate or clean</Description>
               <BitOffset>13</BitOffset>
               <BitWidth>9</BitWidth>
            </Field>
	   </Fields>
        </Register>

        <!--c8 Registers-->
        <Register>
          <Name>ITLBIALL</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by MVA all ASID Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,5,0,0</ID>
        </Register>
        <Register>
          <Name>ITLBIMVA</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by MVA all ASID Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,5,0,1</ID>
        </Register>
        <Register>
          <Name>ITLBIASID</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by MVA all ASID Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,5,0,2</ID>
        </Register>
        <Register>
          <Name>DTLBIALL</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by MVA all ASID Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,6,0,0</ID>
        </Register>
        <Register>
          <Name>DTLBIMVA</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by MVA all ASID Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,6,0,1</ID>
        </Register>
       <Register>
          <Name>DTLBIASID</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB entry by MVA all ASID Inner Shareable</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,6,0,2</ID>
        </Register>
        <Register>
          <Name>TLBIALL</Name>
          <!--no fields-->
          <Description>Invalidate entire unified TLB</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,7,0,0</ID>
        </Register>
        <Register>
          <Name>TLBIMVA</Name>
          <!--no fields-->
          <Description>Invalidate Unified TLB by VA</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,7,0,1</ID>
        </Register>
        <Register>
          <Name>TLBIASID</Name>
          <!--no fields-->
          <Description>Invalidate TLB entries by ASID match</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>8,7,0,2</ID>
        </Register>

        <!--c9 Registers-->
        <Register>
          <Name>PMCR</Name>
          <Description>Performance Control Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <Reset>0x41002000</Reset>
          <ID>9,12,0,0</ID>
          <Fields>
            <Field>
              <Name>IMP</Name>
              <Description>Implementor Code. 0x41: arm</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
            <Field>
              <Name>ID_CODE</Name>
              <Description>Identification Code</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
            <Field>
              <Name>N</Name>
              <Description>Number of Counters Implemented</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
            <Field>
              <Name>DP</Name>
              <Description>Disable Cycle Counter PMCCNTR in prohibited regions</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>X</Name>
              <Description>Export of the events from the event bus to an external monitoring block enabled</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>D</Name>
              <Description>Cycle Count Divider. 0: count every clock cycle when enabled. 1: count every 64th clock cycle when enabled.</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>C</Name>
              <Description>Cycle Counter Reset</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P</Name>
              <Description>Reset all Performance Counters, including PMCCNTR</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>E</Name>
              <Description>Enable All Counters including PMCCNTR</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMNCNTENSET</Name>
          <Description>Count Enable Set Register</Description>
          <GroupName>PMU</GroupName>
          <Reset>0x00000000</Reset>
          <Access>RW</Access>
          <ID>9,12,0,1</ID>
          <Fields>
            <Field>
              <Name>C</Name>
              <Description>Enable Cycle Counter</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P0</Name>
              <Description>Enable Counter 0</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P1</Name>
              <Description>Enable Counter 1</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P2</Name>
              <Description>Enable Counter 2</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P3</Name>
              <Description>Enable Counter 3</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMNCNTENCLR</Name>
          <Description>Count Enable Clear Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>9,12,0,2</ID>
          <Fields>
                 <Field>
              <Name>C</Name>
              <Description>Disable Cycle Counter</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P0</Name>
              <Description>Disable Counter 0</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P1</Name>
              <Description>Disable Counter 1</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P2</Name>
              <Description>Disable Counter 2</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P3</Name>
              <Description>Disable Counter 3</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMSOVSR</Name>
          <Description>Overflow Flag Status Register</Description>
          <GroupName>PMU</GroupName>
          <Reset>0x00000000</Reset>
          <Access>RW</Access>
          <ID>9,12,0,3</ID>
          <Fields>
            <Field>
              <Name>C</Name>
              <Description >Cycle Counter Overflow Flag</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P0</Name>
              <Description>Counter 0 Overflow Flag</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P1</Name>
              <Description>Counter 1 Overflow Flag</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P2</Name>
              <Description>Counter 2 Overflow Flag</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P3</Name>
              <Description>Counter 3 Overflow Flag</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMSWINC</Name>
          <Description>Software Increment Register</Description>
          <GroupName>PMU</GroupName>
          <Reset>0x00000000</Reset>
          <Access>WO</Access>
          <ID>9,12,0,4</ID>
          <Fields>
            <Field>
              <Name>P0</Name>
              <Description >Increment Counter 0</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P1</Name>
              <Description >Increment Counter 1</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P2</Name>
              <Description >Increment Counter 2</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P3</Name>
              <Description >Increment Counter 3</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMSELR</Name>
          <Description>Performance Counter Selection Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>9,12,0,5</ID>
          <Fields>
            <Field>
              <Name>SEL</Name>
              <Description >Counter Selected Register</Description>
              <BitOffset>4</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMCCNTR</Name>
          <!--no fields-->
          <Description>Cycle Count Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>9,13,0,0</ID>
        </Register>
        <Register>
          <Name>PMEVTSEL</Name>
          <Description>Event Type Select Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <ID>9,13,0,1</ID>
          <Fields>
            <Field>
              <Name>SEL</Name>
              <Description >Selected Event Specificator</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMEVCNTR</Name>
          <!--no fields-->
          <Description>Performance Montor Event Count Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <ID>9,13,0,2</ID>
        </Register>
        <Register>
          <Name>PMUSERENR</Name>
          <Description>User Enable Register</Description>
          <GroupName>PMU</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>9,14,0,0</ID>
          <Fields>
            <Field>
              <Name>EN</Name>
              <Description >User Mode Enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMINTENSET</Name>
          <Description>Interrupt Enable Set Register</Description>
          <GroupName>PMU</GroupName>
          <Reset>0x00000000</Reset>
          <Access>RW</Access>
          <ID>9,14,0,1</ID>
          <Fields>
            <Field>
              <Name>C</Name>
              <Description >PMCCNTR overflow interrupt request enable.</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P0</Name>
              <Description >PMCNT0 overflow interrupt request enable.</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P1</Name>
              <Description >PMCNT1 overflow interrupt request enable.</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P2</Name>
              <Description >PMCNT2 overflow interrupt request enable.</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P3</Name>
              <Description >PMCNT3 overflow interrupt request enable.</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PMINTENCLR</Name>
          <Description>Interrupt Enable Clear Register</Description>
          <GroupName>PMU</GroupName>
          <Reset>0x00000000</Reset>
          <Access>RW</Access>
          <ID>9,14,0,2</ID>
          <Fields>
            <Field>
              <Name>C</Name>
              <Description >PMCCNTR overflow interrupt clear bit</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P0</Name>
              <Description >Clear interrupt request on PMCNT1 overflow</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P1</Name>
              <Description >Clear interrupt request on PMCNT1 overflow</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P2</Name>
              <Description >Clear interrupt request on PMCNT1 overflow</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>P3</Name>
              <Description >Clear interrupt request on PMCNT0 overflow</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>L2CLD</Name>
          <Description>L2 Cache Lockdown</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>9,0,1,0</ID>
          <Fields>
            <Field>
              <Name>LOCK_WAY_7</Name>
              <Description>Lockdown Way-7 of the L2 Cache Enabled</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
            <Field>
              <Name>LOCK_WAY_6</Name>
              <Description>Lockdown Way-6 of the L2 Cache Enabled</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>LOCK_WAY_5</Name>
              <Description>Lockdown Way-5 of the L2 Cache Enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>LOCK_WAY_4</Name>
              <Description>Lockdown Way-4 of the L2 Cache Enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>LOCK_WAY_3</Name>
              <Description>Lockdown Way-3 of the L2 Cache Enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>LOCK_WAY_2</Name>
              <Description>Lockdown Way-2 of the L2 Cache Enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>LOCK_WAY_1</Name>
              <Description>Lockdown Way-1 of the L2 Cache Enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>LOCK_WAY_0</Name>
              <Description>Lockdown Way-0 of the L2 Cache Enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>L2CTLR</Name>
          <Description>L2 Cache Auxiliary Control Register</Description>
          <GroupName>Impl. Defined</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>9,0,1,2</ID>
          <Fields>
            <Field>
              <Name>L2DRRMSR</Name>
              <Description>L2 Data RAM Read Mulitplexer Select</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>ECCOPR</Name>
              <Description>ECC (0) or Parity (1) Register</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>LDFDR</Name>
              <Description>Load Data Forwarding Disable</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>WCDR</Name>
              <Description>Write Combining Disable</Description>
              <BitOffset>25</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>WADDR</Name>
              <Description>Write Allocate Delay Disable</Description>
              <BitOffset>24</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>WACDR</Name>
              <Description >Write Allocate Combine Disable</Description>
              <BitOffset>23</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>WADR</Name>
              <Description>Write Allocate Disable</Description>
              <BitOffset>22</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>POECCER</Name>
              <Description>Parity or ECC Enabled</Description>
              <BitOffset>21</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>L2INNER</Name>
              <Description >L2 observes inner cacheability</Description>
              <BitOffset>16</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>TRLR</Name>
              <Description>Program Tag RAM Latency</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
            <Field>
              <Name>DRLR</Name>
              <Description>Program Data RAM Latency</Description>
              <BitOffset>3</BitOffset>
              <BitWidth>4</BitWidth>
            </Field>
          </Fields>
        </Register>

        <!--c10 Registers-->
        <Register>
          <Name>DTLB_LOCKDOWN</Name>
          <Description>Data TLB Lockdown Register</Description>
          <GroupName>TLB</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>10,0,0,0</ID>
          <Fields>
            <Field>
              <Name>BASE</Name>
              <Description>Offset from TLB entry 0 for which entries 0 to base-1 are locked</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>VICTIM</Name>
              <Description >Specifies the entry where the next hardware translation table walk can place a TLB entry</Description>
              <BitOffset>26</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>P</Name>
              <Description >Determines if TLB entries allocated by subsequent translation table walks are not invalidated by the Invalidate TLB unlocked entries operation</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ITLB_LOCKDOWN</Name>
          <!-- no fields-->
          <Description>Instruction TLB Lockdown Register</Description>
          <GroupName>TLB</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>10,0,0,1</ID>
          <Fields>
            <Field>
              <Name>BASE</Name>
              <Description>Offset from TLB entry 0 for which entries 0 to base-1 are locked</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>VICTIM</Name>
              <Description >Specifies the entry where the next hardware translation table walk can place a TLB entry</Description>
              <BitOffset>26</BitOffset>
              <BitWidth>5</BitWidth>
            </Field>
            <Field>
              <Name>P</Name>
              <Description >Determines if TLB entries allocated by subsequent translation table walks are not invalidated by the Invalidate TLB unlocked entries operation</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>

        <Register>
          <Name>DTLB_PRELOAD</Name>
          <!-- no fields-->
          <Description>Data TLB Preload</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>10,1,0,0</ID>
        </Register>
        <Register>
          <Name>ITLB_PRELOAD</Name>
          <!-- no fields-->
          <Description>Instruction TLB Preload</Description>
          <GroupName>TLB</GroupName>
          <Access>WO</Access>
          <ID>10,1,0,1</ID>
        </Register>

        <Register>
          <Name>PRRR</Name>
          <Description>Primary Memory Region Remap Register</Description>
          <GroupName>VMC</GroupName>
          <Access>RW</Access>
          <Reset>0x00098AA4</Reset>
          <ID>10,2,0,0</ID>
          <Fields>
            <Field>
               <Name>NS1</Name>
               <Description >Mapping of S=1 attribute for normal memory</Description>
               <BitOffset>19</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>NS0</Name>
               <Description >Mapping of S=1 attribute for normal memory</Description>
               <BitOffset>18</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>DS1</Name>
               <Description >Mapping of S=1 attribute for device memory</Description>
               <BitOffset>17</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>DS0</Name>
               <Description >Mapping of S=0 attribute for device memory</Description>
               <BitOffset>16</BitOffset>
               <BitWidth>1</BitWidth>
            </Field>
            <Field>
               <Name>TR7</Name>
               <Description >Primary TEX mapping for memory attributes 7</Description>
               <BitOffset>15</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>TR6</Name>
               <Description >Primary TEX mapping for memory attributes 6</Description>
               <BitOffset>13</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>TR5</Name>
               <Description >Primary TEX mapping for memory attributes 5</Description>
               <BitOffset>11</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>TR4</Name>
               <Description >Primary TEX mapping for memory attributes 4</Description>
               <BitOffset>9</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>TR3</Name>
               <Description >Primary TEX mapping for memory attributes 3</Description>
               <BitOffset>7</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>TR2</Name>
               <Description >Primary TEX mapping for memory attributes 2</Description>
               <BitOffset>5</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>TR1</Name>
               <Description >Primary TEX mapping for memory attributes 1</Description>
               <BitOffset>3</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>TR0</Name>
               <Description >Primary TEX mapping for memory attributes 0</Description>
               <BitOffset>1</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
         </Fields>
        </Register>

        <Register>
          <Name>NMRR</Name>
          <!--no fields-->
          <Description>Normal Memory Remap Register</Description>
          <GroupName>VMC</GroupName>
          <Access>RW</Access>
          <Reset>0x44E048E0</Reset>
          <ID>10,2,0,1</ID>
	   <Fields>
            <Field>
               <Name>OR3</Name>
               <Description >Outer Cacheable property mapping for memory attributes 7</Description>
               <BitOffset>23</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>OR2</Name>
               <Description >Outer Cacheable property mapping for memory attributes 7</Description>
               <BitOffset>21</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>OR1</Name>
               <Description >Outer Cacheable property mapping for memory attributes 7</Description>
               <BitOffset>19</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>OR0</Name>
               <Description >Outer Cacheable property mapping for memory attributes 7</Description>
               <BitOffset>17</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR7</Name>
               <Description >Inner Cacheable property mapping for memory attributes 7</Description>
               <BitOffset>15</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR6</Name>
               <Description >Inner Cacheable property mapping for memory attributes 6</Description>
               <BitOffset>13</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR5</Name>
               <Description >Inner Cacheable property mapping for memory attributes 5</Description>
               <BitOffset>11</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR4</Name>
               <Description >Inner Cacheable property mapping for memory attributes 4</Description>
               <BitOffset>9</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR3</Name>
               <Description >Inner Cacheable property mapping for memory attributes 3</Description>
               <BitOffset>7</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR2</Name>
               <Description >Inner Cacheable property mapping for memory attributes 2</Description>
               <BitOffset>5</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR1</Name>
               <Description >Inner Cacheable property mapping for memory attributes 1</Description>
               <BitOffset>3</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
            <Field>
               <Name>IR0</Name>
               <Description >Inner Cacheable property mapping for memory attributes 0</Description>
               <BitOffset>1</BitOffset>
               <BitWidth>2</BitWidth>
            </Field>
          </Fields>
        </Register>

        <!--c11 registers-->
        <Register>
          <Name>PLEISR0</Name>
          <Description>PLE Identification and Status Register 0</Description>
          <GroupName>Preload Engine</GroupName>
          <Access>RO</Access>
          <Reset>0x00000003</Reset>
          <ID>11,0,0,0</ID>
          <Fields>
            <Field>
              <Name>CH0</Name>
              <Description>PLE Channel 0 Functions Enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CH1</Name>
              <Description>PLE Channel 1 Functions Enabled</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PLEISR1</Name>
          <Description>PLE Identification and Status Register 1</Description>
          <GroupName>Preload Engine</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>11,0,0,1</ID>
          <Fields>
            <Field>
              <Name>CH0</Name>
              <Description>PLE Channel 0 Functions Enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CH1</Name>
              <Description>PLE Channel 1 Functions Enabled</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PLEISR2</Name>
          <Description>PLE Identification and Status 2 register</Description>
          <GroupName>Preload Engine</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>11,0,0,2</ID>
          <Fields>
            <Field>
              <Name>CH0</Name>
              <Description>PLE Channel 0 Functions Enabled</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>CH1</Name>
              <Description>PLE Channel 1 Functions Enabled</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PLEUAR</Name>
          <Description>PLE User Accessibility Register</Description>
          <GroupName>Preload Engine</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>11,1,0,0</ID>
          <Fields>
            <Field>
              <Name>U0</Name>
              <Description>User Mode Can Access Channel 0</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>U1</Name>
              <Description>User Mode Can Access Channel 1</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PLECN</Name>
          <Description>PLE Channel Number</Description>
          <GroupName>Preload Engine</GroupName>
          <Access>RW</Access>
          <ID>11,2,0,0</ID>
          <Fields>
            <Field>
              <Name>CN</Name>
              <Description>Selected PLE Channel</Description>
              <BitOffset>0</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PLEECR0</Name>
          <!--no fields-->
          <Description>PLE Enable Commands 0</Description>
          <GroupName>Preload Engine</GroupName>
          <Access>WO</Access>
          <ID>11,3,0,0</ID>
        </Register>
        <Register>
          <Name>PLEECR1</Name>
          <!--no fields-->
          <Description>PLE Enable Commands 1</Description>
          <GroupName>Preload Engine</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>11,3,0,1</ID>
        </Register>
        <Register>
          <Name>PLEECR2</Name>
          <!--no fields-->
          <Description>PLE Enable Commands 2</Description>
          <GroupName>Preload Engine</GroupName>
          <Access>WO</Access>
          <ID>11,3,0,2</ID>
        </Register>
        <Register>
          <Name>PLECR</Name>
          <Description>PLE Control Register</Description>
          <GroupName>Preload Engine</GroupName>
          <Access>RW</Access>
          <ID>11,4,0,0</ID>
          <Fields>
            <Field>
              <Name>DT</Name>
              <Description>Direction of Transfere</Description>
              <BitOffset>30</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>IC</Name>
              <Description>Interrupt On Completion Enable</Description>
              <BitOffset>29</BitOffset>
              <BitWidth>27</BitWidth>
            </Field>
            <Field>
              <Name>IE</Name>
              <Description>Interrupt On Error Enable</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>UM</Name>
              <Description>Transfere is a User Mode Transfere</Description>
              <BitOffset>26</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>WY</Name>
              <Description>Indicates the selected L2 Cache Way For Filling Data</Description>
              <BitOffset>2</BitOffset>
              <BitWidth>3</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PLEISAR</Name>
          <Description>PLE Internal Start Address</Description>
          <GroupName>Preload Engine</GroupName>
          <Access>RW</Access>
          <ID>11,5,0,0</ID>
          <Fields>
            <Field>
              <Name>VIRTUAL_ADDR</Name>
              <Description>Start Virtual Address (VA)</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>27</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PLEIEAR</Name>
          <Description>PLE Internal End Address</Description>
          <GroupName>Preload Engine</GroupName>
          <Access>RW</Access>
          <ID>11,7,0,0</ID>
          <Fields>
            <Field>
              <Name>LINES</Name>
              <Description>L2 Cache Size</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>20</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PLECSR</Name>
          <Description>PLE Channel Status</Description>
          <GroupName>Preload Engine</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>11,8,0,0</ID>
          <Fields>
            <Field>
              <Name>ERR_CODE</Name>
              <Description>Error Code</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>7</BitWidth>
            </Field>
            <Field>
              <Name>STATUS</Name>
              <Description>Status of the PLE Channel</Description>
              <BitOffset>1</BitOffset>
              <BitWidth>2</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>PLECIDR</Name>
          <Description>PLE Context ID</Description>
          <GroupName>Preload Engine</GroupName>
          <Access>RW</Access>
          <ID>11,15,0,0</ID>
          <Fields>
            <Field>
              <Name>PROCID</Name>
              <Description>ID of the current process</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>27</BitWidth>
            </Field>
            <Field>
              <Name>ASID</Name>
              <Description>ASID of the current process</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
          </Fields>
        </Register>

        <!--c12 registers-->
        <Register>
          <Name>VBAR</Name>
          <Description>Vector Base Address Register</Description>
          <GroupName>Security Extensions</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>12,0,0,0</ID>
          <Fields>
            <Field>
              <Name>VECT_BASE_ADDR</Name>
              <Description>The base address of the normal exception vectors</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>27</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>MVBAR</Name>
          <Description>Monitor Vector Base Address Register</Description>
          <Reset>0x00000000</Reset>
          <GroupName>Security Extensions</GroupName>
          <Access>RW</Access>
          <ID>12,0,0,1</ID>
          <Fields>
            <Field>
              <Name>MONITOR_VBA</Name>
              <Description>The base address of the exception vectors for exceptions that are handled in monitor mode</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>27</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ISR</Name>
          <Description>Interrupt Status Register</Description>
          <GroupName>Security Extensions</GroupName>
          <Reset>0x00000000</Reset>
          <Access>RO</Access>
          <ID>12,1,0,0</ID>
          <Fields>
            <Field>
              <Name>A</Name>
              <Description>External abort pending</Description>
              <BitOffset>8</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>I</Name>
              <Description>Interrupt pending</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
            <Field>
              <Name>F</Name>
              <Description>Fast interrupt pending</Description>
              <BitOffset>6</BitOffset>
              <BitWidth>1</BitWidth>
            </Field>
          </Fields>
        </Register>

        <!--c13  registers-->
        <Register>
          <Name>FCSIDER</Name>
          <!--RAZ-->
          <Description>Fast Context Switching Extension ID Register</Description>
	   <GroupName>ID Regs</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>13,0,0,0</ID>
          <Fields>
            <Field>
              <Name>FCSE_PID</Name>
              <Description>Fast Context Switch Extension ID</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>24</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>CONTEXTIDR</Name>
          <Description>Context ID Register</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RW</Access>
          <ID>13,0,0,1</ID>
          <Fields>
            <Field>
              <Name>PROCID</Name>
              <Description>Current Process Identifier</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>24</BitWidth>
            </Field>
            <Field>
              <Name>ASID</Name>
              <Description>Address Space Identifier (ASID) of the Current Process</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>TPIDRURW</Name>
          <Description>Software Thread ID Register 1</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RW</Access>
          <ID>13,0,0,2</ID>
        </Register>
        <Register>
          <Name>TPIDRURO</Name>
          <Description>Software Thread ID Register 2</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RO</Access>
          <ID>13,0,0,3</ID>
        </Register>
        <Register>
          <Name>TPIDRPRW</Name>
          <Description>Software Thread ID Register 3</Description>
          <GroupName>ID Regs</GroupName>
          <Access>RW</Access>
          <ID>13,0,0,4</ID> f
        </Register>
        <!--c14 registers (Empty)-->
	
        <!--c15  registers-->
        <Register>
          <Name>DL1DATA0</Name>
          <Description>D-L1 Data 0 Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>RW</Access>
          <ID>15,0,0,0</ID>
        </Register>
        <Register>
          <Name>DL1DATA1</Name>
          <Description>D-L1 Data 1 Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>RW</Access>
          <ID>15,0,0,1</ID>
        </Register>
        <Register>
          <Name>DTLBCWR</Name>
          <Description>D-TLB CAM Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <ID>15,0,0,2</ID>
          <Fields>
            <Field>
              <Name>DATA</Name>
              <Description>Data bits</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>32</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>DTLBAWR</Name>
          <Description>D-TLB ATTR Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <ID>15,0,0,3</ID>
          <Fields>
            <Field>
              <Name>DATA</Name>
              <Description>Data bits</Description>
              <BitOffset>14</BitOffset>
              <BitWidth>15</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>DTLBPAWR</Name>
          <Description>D-TLB PA Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <ID>15,0,0,4</ID>
          <Fields>
            <Field>
              <Name>DATA</Name>
              <Description>Data bits</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>29</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>DHVABWR</Name>
          <Description>D-HVAB Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <ID>15,0,0,5</ID>
          <Fields>
            <Field>
              <Name>DATA</Name>
              <Description>Data bits</Description>
              <BitOffset>7</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>DTWR</Name>
          <Description>D-TAG Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <ID>15,0,0,6</ID>
          <Fields>
            <Field>
              <Name>DATA</Name>
              <Description>Data bits</Description>
              <BitOffset>22</BitOffset>
              <BitWidth>23</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>DDWR</Name>
          <!--no fields-->
          <Description>D-Data Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <ID>15,0,0,7</ID>
        </Register>
        <Register>
          <Name>IL1DR0</Name>
          <!--no fields-->
          <Description>I-L1 Data 0 Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>15,1,0,0</ID>
          <Fields>
            <Field>
              <Name>Data</Name>
              <Description>Data bits</Description>
              <BitOffset>31</BitOffset>
              <BitWidth>32</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>IL1DR1</Name>
          <!--no fields-->
          <Description>I-L1 Data 1 Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>15,1,0,1</ID>
          <Fields>
            <Field>
              <Name>DATA</Name>
              <Description>Data bits</Description>
              <BitOffset>27</BitOffset>
              <BitWidth>28</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ITLBCWR</Name>
          <!--no fields-->
          <Description>I-TLB CAM Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,1,0,2</ID>
          <Fields>
            <Field>
              <Name>DATA</Name>
              <Description>Data bits</Description>
              <BitOffset>5</BitOffset>
              <BitWidth>6</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ITLBAWR</Name>
          <!--no fields-->
          <Description>I-TLB ATTR Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,1,0,3</ID>
          <Fields>
            <Field>
              <Name>DATA</Name>
              <Description>Data bits</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>14</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ITLBPAWR</Name>
          <!--no fields-->
          <Description>I-TLB PA Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,1,0,4</ID>
          <Fields>
            <Field>
              <Name>DATA</Name>
              <Description>Data bits</Description>
              <BitOffset>28</BitOffset>
              <BitWidth>29</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>IHVABWR</Name>
          <!--no fields-->
          <Description>I-HVAB Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,1,0,5</ID>
        </Register>
        <Register>
          <Name>ITWR</Name>
          <!--no fields-->
          <Description>I-TAG Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,1,0,6</ID>
        </Register>
        <Register>
          <Name>IDWR</Name>
          <!--no fields-->
          <Description>I-Data Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,1,0,7</ID>
        </Register>
        <Register>
          <Name>DTLBCRR</Name>
          <!--no fields-->
          <Description>D-TLB CAM Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,2,0,2</ID>
        </Register>
        <Register>
          <Name>DTLBAR</Name>
          <!--no fields-->
          <Description>D-TBL ATTR Read Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,2,0,3</ID>
        </Register>
        <Register>
          <Name>DTLBPAR</Name>
          <!--no fields-->
          <Description>D-TLB PA Read Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,2,0,4</ID>
        </Register>
        <Register>
          <Name>DHVABRR</Name>
          <!--no fields-->
          <Description>D-HVAB Read Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,2,0,5</ID>
        </Register>
        <Register>
          <Name>DTRR</Name>
          <!--no fields-->
          <Description>D-Tag Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,2,0,6</ID>
        </Register>
        <Register>
          <Name>DDRR</Name>
          <!--no fields-->
          <Description>D-Data Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,2,0,7</ID>
        </Register>
        <Register>
          <Name>ITLBCRR</Name>
          <!--no fields-->
          <Description>I-TLB CAM Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,3,0,2</ID>
          <Fields>
            <Field>
              <Name>DATA</Name>
              <Description>Address</Description>
              <BitOffset>13</BitOffset>
              <BitWidth>14</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>ITLBARR</Name>
          <!--no fields-->
          <Description>I-TLB ATTR Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,3,0,3</ID>
        </Register>
        <Register>
          <Name>ITLBPARR</Name>
          <!--no fields-->
          <Description>I-TLB PA Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,3,0,4</ID>
        </Register>
        <Register>
          <Name>IHVABR</Name>
          <!--no fields-->
          <Description>I-TLB HVABR Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,3,0,5</ID>
        </Register>
        <Register>
          <Name>ITRR</Name>
          <!--no fields-->
          <Description>I-Tag Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,2,0,6</ID>
        </Register>
        <Register>
          <Name>IDRR</Name>
          <!--no fields-->
          <Description>I-Data Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,2,0,7</ID>
        </Register>
        <Register>
          <Name>GHBWR</Name>
          <!--no fields-->
          <Description>GHB Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,5,0,2</ID>
          <Fields>
            <Field>
              <Name>ADDR</Name>
              <Description>Address</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>BTBWR</Name>
          <!--no fields-->
          <Description>BTB Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,5,0,3</ID>
          <Fields>
            <Field>
              <Name>Address</Name>
              <Description>Address</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>GHBRR</Name>
          <!--no fields-->
          <Description>GHB Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access> 
          <Reset>0x00000000</Reset>
          <ID>15,7,0,2</ID>
          <Fields>
            <Field>
              <Name>ADDR</Name>
              <Description>Address</Description>
              <BitOffset>10</BitOffset>
              <BitWidth>8</BitWidth>
            </Field>
          </Fields>
        </Register>
        <Register>
          <Name>BTBRR</Name>
          <!--no fields-->
          <Description>BTB Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,7,0,3</ID>
        </Register>
        <Register>
          <Name>L2D0R</Name>
          <!--no fields-->
          <Description>L2 Data 0 Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>15,8,0,0</ID>
        </Register>
        <Register>
          <Name>L2D1R</Name>
          <!--no fields-->
          <Description>L2 Data 1 Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>RW</Access>
          <Reset>0x00000000</Reset>
          <ID>15,8,0,1</ID>
        </Register>
        <Register>
          <Name>L22TWR</Name>
          <!--no fields-->
          <Description>L2 Tag, L2 Valid Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,8,0,2</ID>
        </Register>
        <Register>
          <Name>L22DWR</Name>
          <!--no fields-->
          <Description>L2 Tag, L2 Dirty Write Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,8,0,3</ID>
        </Register>
        <Register>
          <Name>L22PECCR</Name>
          <!--no fields-->
          <Description>L2 Parity and EEC Write Operation</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <Fields>
            <Field>
              <Name>DATA</Name>
              <Description>Data Bits</Description>
              <BitOffset>15</BitOffset>
              <BitWidth>16</BitWidth>
            </Field>
          </Fields>
          <ID>15,8,0,4</ID>
        </Register>
        <Register>
          <Name>L2ECCWR</Name>
          <!--no fields-->
          <Description>L2 Data 2 Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>WO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,8,0,5</ID>
        </Register>
        <Register>
          <Name>L22TRR</Name>
          <!--no fields-->
          <Description>L2 Tag, L2 Valid Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,9,0,2</ID>
        </Register>
        <Register>
          <Name>L22DRR</Name>
          <!--no fields-->
          <Description>L2 Data, L2 Dirty Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,9,0,3</ID>
        </Register>
        <Register>
          <Name>L2PECCR</Name>
          <!--no fields-->
          <Description>L2 Parity and ECC Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,9,0,4</ID>
        </Register>
        <Register>
          <Name>L2PECCR</Name>
          <!--no fields-->
          <Description>L2 Parity and ECC Read Operation Register</Description>
	   <GroupName>L1 Debug Regs</GroupName>
          <Access>RO</Access>
          <Reset>0x00000000</Reset>
          <ID>15,9,0,5</ID>
        </Register>
      </Registers>
    </Group>
  </Groups>
</Cpu>
