;redcode
;assert 1
	SLT @-121, 103
	SUB @121, 106
	DJN -1, <-141
	SUB @127, 106
	DJN -1, @-121
	SLT -131, 103
	DJN 0, 0
	MOV @127, 601
	DJN -1, @-121
	MOV 7, <-6
	DJN -1, @-121
	MOV @127, 601
	DJN 0, 0
	SLT -131, 108
	DJN -1, @-121
	MOV 7, <-6
	MOV @127, 601
	DJN 0, 0
	SLT -131, 103
	DJN -1, @-121
	DJN 0, 0
	MOV 7, <-6
	DJN -1, @-121
	SUB <0, @11
	MOV 7, <-6
	DJN -1, @-121
	MOV 7, <-6
	SUB 0, 3
	SUB <0, @11
	MOV 7, <-6
	SUB 0, 3
	SUB <0, @11
	SLT @-121, 103
	SUB <0, @11
	SLT #10, 30
	MOV 127, 6
	SLT @-121, 103
	MOV 127, 6
	SUB 0, 3
	DJN -1, @-121
	SLT @-121, 103
	DJN -1, <-101
	SUB 0, 3
	SLT 7, <-26
	MOV 127, 6
	SLT @-121, 103
	DJN -1, <-101
	SUB 0, 3
	SLT 7, <-26
	SLT @-121, 103
	MOV 127, 6
	SLT @-121, 103
	SUB 0, 3
	SLT 7, <-26
	SLT @-121, 103
	SUB 12, @10
	MOV -131, 103
	MOV -1, <-20
	SUB #12, @10
	DJN 127, 6
	SLT @-121, 103
	DJN -1, @-121
	MOV 7, <-6
	SUB 0, 3
	SUB <0, @11
	SLT @-121, 103
	MOV 7, <-6
	SUB 0, 3
	SUB <0, @11
	SLT @-121, 103
	ADD @30, 0
	MOV 7, @-6
	DJN -1, @-121
	SUB <0, @11
	MOV 7, <-6
	DJN -1, @-121
	MOV 7, <-6
	JMN 0, 0
	SUB <0, @11
	MOV 7, <-6
	SUB 0, 3
	SUB <0, @11
	SLT @-121, 103
