read -sv run_verilog_mid/adder_32b_11_92_ba7b015f30a65ba47672999c7f7bf437.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_92_ba7b015f30a65ba47672999c7f7bf437_yosys.v
