<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-8_Lab6_FIR8_c_untimed_Vitis-HLS/emulation/PSCE-TRANS/Gowin/fir_wrapper/impl/gwsynthesis/fir_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-8_Lab6_FIR8_c_untimed_Vitis-HLS/emulation/PSCE-TRANS/Gowin/fir_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-8_Lab6_FIR8_c_untimed_Vitis-HLS/emulation/PSCE-TRANS/Gowin/fir_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat May  3 14:18:08 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>501</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>689</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>271.097(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>131.992(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>992.424</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>7.484</td>
</tr>
<tr>
<td>2</td>
<td>992.514</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>7.384</td>
</tr>
<tr>
<td>3</td>
<td>992.526</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.029</td>
<td>7.381</td>
</tr>
<tr>
<td>4</td>
<td>992.617</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>7.281</td>
</tr>
<tr>
<td>5</td>
<td>992.686</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>7.213</td>
</tr>
<tr>
<td>6</td>
<td>992.839</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[3][3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.017</td>
<td>7.114</td>
</tr>
<tr>
<td>7</td>
<td>993.108</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[3][3]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.017</td>
<td>6.597</td>
</tr>
<tr>
<td>8</td>
<td>993.128</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[1][0]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>6.796</td>
</tr>
<tr>
<td>9</td>
<td>993.130</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[0][1]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>6.546</td>
</tr>
<tr>
<td>10</td>
<td>993.130</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[0][0]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>6.546</td>
</tr>
<tr>
<td>11</td>
<td>993.195</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[0][6]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>6.494</td>
</tr>
<tr>
<td>12</td>
<td>993.201</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[3][2]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.004</td>
<td>6.731</td>
</tr>
<tr>
<td>13</td>
<td>993.248</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4]_DFF_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>6.674</td>
</tr>
<tr>
<td>14</td>
<td>993.251</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4]_DFF_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.014</td>
<td>6.671</td>
</tr>
<tr>
<td>15</td>
<td>993.320</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[1][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>6.604</td>
</tr>
<tr>
<td>16</td>
<td>993.328</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[4][3]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.008</td>
<td>6.369</td>
</tr>
<tr>
<td>17</td>
<td>993.362</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[3][6]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.009</td>
<td>6.318</td>
</tr>
<tr>
<td>18</td>
<td>993.397</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[1][1]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>6.280</td>
</tr>
<tr>
<td>19</td>
<td>993.397</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[1][0]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>6.280</td>
</tr>
<tr>
<td>20</td>
<td>993.443</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.038</td>
<td>6.455</td>
</tr>
<tr>
<td>21</td>
<td>993.446</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[4][3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.008</td>
<td>6.497</td>
</tr>
<tr>
<td>22</td>
<td>993.462</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[3][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>6.471</td>
</tr>
<tr>
<td>23</td>
<td>993.469</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[3][2]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.004</td>
<td>6.215</td>
</tr>
<tr>
<td>24</td>
<td>993.476</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[3][1]_DFFE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>6.210</td>
</tr>
<tr>
<td>25</td>
<td>993.503</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.047</td>
<td>6.386</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.278</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>2</td>
<td>0.281</td>
<td>u_fir.ap_CS_fsm_state4_DFFR_Q/Q</td>
<td>u_fir.ap_CS_fsm_state4_DFFR_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>3</td>
<td>0.286</td>
<td>ap_rst_DFFE_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q/RESET</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.231</td>
</tr>
<tr>
<td>4</td>
<td>0.296</td>
<td>x[1]_DFFE_Q/Q</td>
<td>u_fir.x_read_reg_72[1]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>5</td>
<td>0.304</td>
<td>x[7]_DFFE_Q/Q</td>
<td>u_fir.x_read_reg_72[7]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>6</td>
<td>0.304</td>
<td>x[6]_DFFE_Q/Q</td>
<td>u_fir.x_read_reg_72[6]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>7</td>
<td>0.306</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q/CE</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.237</td>
</tr>
<tr>
<td>8</td>
<td>0.330</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12]_DFFR_Q/Q</td>
<td>vectOut[1][4]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.386</td>
</tr>
<tr>
<td>9</td>
<td>0.331</td>
<td>x[0]_DFFE_Q/Q</td>
<td>u_fir.x_read_reg_72[0]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>10</td>
<td>0.335</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3]_DFFE_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>11</td>
<td>0.335</td>
<td>u_fir.shift_reg_U.q0[1]_DFFE_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>12</td>
<td>0.335</td>
<td>u_fir.shift_reg_U.q0[0]_DFFE_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>13</td>
<td>0.335</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter2_reg_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>14</td>
<td>0.335</td>
<td>ap_done_DFFR_Q/Q</td>
<td>vectOut[2][0]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.389</td>
</tr>
<tr>
<td>15</td>
<td>0.339</td>
<td>x[4]_DFFE_Q/Q</td>
<td>u_fir.x_read_reg_72[4]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>16</td>
<td>0.339</td>
<td>x[3]_DFFE_Q/Q</td>
<td>u_fir.x_read_reg_72[3]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>17</td>
<td>0.339</td>
<td>x[5]_DFFE_Q/Q</td>
<td>u_fir.x_read_reg_72[5]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>18</td>
<td>0.339</td>
<td>x[2]_DFFE_Q/Q</td>
<td>u_fir.x_read_reg_72[2]_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>19</td>
<td>0.340</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7]_DFFR_Q/Q</td>
<td>vectOut[0][7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.386</td>
</tr>
<tr>
<td>20</td>
<td>0.340</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14]_DFFR_Q/Q</td>
<td>vectOut[1][6]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.386</td>
</tr>
<tr>
<td>21</td>
<td>0.342</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15]_DFFR_Q/Q</td>
<td>vectOut[1][7]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.386</td>
</tr>
<tr>
<td>22</td>
<td>0.357</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter3_DFFR_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4_DFFR_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.370</td>
</tr>
<tr>
<td>23</td>
<td>0.370</td>
<td>u_fir.x_read_reg_72[3]_DFFE_Q/Q</td>
<td>u_fir.shift_reg_U.ram[0][3]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.393</td>
</tr>
<tr>
<td>24</td>
<td>0.370</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2]_DFFE_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>25</td>
<td>0.370</td>
<td>u_fir.shift_reg_U.q0[6]_DFFE_Q/Q</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir.shift_reg_U.ram[7][3]_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir.shift_reg_U.ram[3][3]_DFFE_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>x[3]_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>x[4]_DFFE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir.shift_reg_U.ram[2][3]_DFFE_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[2][1]_DFFE_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir.shift_reg_U.ram[2][4]_DFFE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.825</td>
<td>2.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>5.087</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.121</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.257</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.344</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.556</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>7.809</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.507</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>9.064</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.114</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.164</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C37[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.214</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C37[0][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.510</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>9.510</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.934</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[0][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[13]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 30.215%; route: 4.840, 64.673%; tC2Q: 0.382, 5.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.825</td>
<td>2.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>5.087</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.121</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.257</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.344</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.556</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>7.809</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.507</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>9.064</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.114</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.410</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>9.410</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.924</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.161, 29.270%; route: 4.840, 65.549%; tC2Q: 0.382, 5.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.934</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.825</td>
<td>2.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>5.087</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.121</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.257</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.344</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.556</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>7.809</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.507</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>9.064</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.114</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.164</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C37[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.407</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>9.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.997</td>
<td>1.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.934</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[12]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.159, 29.246%; route: 4.840, 65.572%; tC2Q: 0.382, 5.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.168%; route: 1.315, 65.832%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.617</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.825</td>
<td>2.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>5.087</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.121</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.257</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.344</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.556</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>7.809</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.507</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>9.064</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>9.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C36[2][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>9.307</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>9.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.924</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[10]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.059, 28.275%; route: 4.840, 66.472%; tC2Q: 0.382, 5.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.825</td>
<td>2.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F/I0</td>
</tr>
<tr>
<td>5.087</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R13C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[4]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT5_O_I0_LUT4_F_I3_LUT4_F_I2_LUT2_F/F</td>
</tr>
<tr>
<td>5.600</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.121</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.257</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C41[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/I0</td>
</tr>
<tr>
<td>6.344</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C41[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.556</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O/S0</td>
</tr>
<tr>
<td>7.809</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C37[1][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>8.507</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>9.239</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>9.239</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.924</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 27.591%; route: 4.840, 67.106%; tC2Q: 0.382, 5.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>992.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[3][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/I2</td>
</tr>
<tr>
<td>6.136</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/F</td>
</tr>
<tr>
<td>6.706</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>7.232</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R4C34[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td>u_fir.shift_reg_U.ram[3][3]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>9.136</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td style=" background: #97FFFF;">u_fir.shift_reg_U.ram[3][3]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>9.136</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[3][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td>u_fir.shift_reg_U.ram[3][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.975</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C41[1][A]</td>
<td>u_fir.shift_reg_U.ram[3][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.274, 31.963%; route: 4.457, 62.660%; tC2Q: 0.382, 5.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[3][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/I2</td>
</tr>
<tr>
<td>6.136</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/F</td>
</tr>
<tr>
<td>6.706</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>7.232</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R4C34[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.619</td>
<td>1.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[3][3]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[1][A]</td>
<td>u_fir.shift_reg_U.ram[3][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.727</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C41[1][A]</td>
<td>u_fir.shift_reg_U.ram[3][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.758, 26.639%; route: 4.457, 67.563%; tC2Q: 0.382, 5.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[1][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/I2</td>
</tr>
<tr>
<td>6.136</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/F</td>
</tr>
<tr>
<td>6.706</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3/I1</td>
</tr>
<tr>
<td>7.232</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3/F</td>
</tr>
<tr>
<td>8.302</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_fir.shift_reg_U.ram[1][0]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>8.818</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" background: #97FFFF;">u_fir.shift_reg_U.ram[1][0]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>8.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[1][0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_fir.shift_reg_U.ram[1][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_fir.shift_reg_U.ram[1][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.274, 33.456%; route: 4.140, 60.916%; tC2Q: 0.382, 5.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[3][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0/I2</td>
</tr>
<tr>
<td>6.107</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0/F</td>
</tr>
<tr>
<td>6.272</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.562</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R4C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][A]</td>
<td>u_fir.ap_CS_fsm_state2_LUT4_I0/I3</td>
</tr>
<tr>
<td>7.246</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.ap_CS_fsm_state2_LUT4_I0/F</td>
</tr>
<tr>
<td>8.568</td>
<td>1.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[0][1]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>u_fir.shift_reg_U.ram[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>u_fir.shift_reg_U.ram[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.014, 30.762%; route: 4.150, 63.395%; tC2Q: 0.382, 5.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[3][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0/I2</td>
</tr>
<tr>
<td>6.107</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0/F</td>
</tr>
<tr>
<td>6.272</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.562</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R4C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][A]</td>
<td>u_fir.ap_CS_fsm_state2_LUT4_I0/I3</td>
</tr>
<tr>
<td>7.246</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.ap_CS_fsm_state2_LUT4_I0/F</td>
</tr>
<tr>
<td>8.568</td>
<td>1.323</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[0][0]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>u_fir.shift_reg_U.ram[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>u_fir.shift_reg_U.ram[0][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.014, 30.762%; route: 4.150, 63.395%; tC2Q: 0.382, 5.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[0][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[3][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0/I2</td>
</tr>
<tr>
<td>6.107</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0/F</td>
</tr>
<tr>
<td>6.272</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>6.562</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R4C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[3][A]</td>
<td>u_fir.ap_CS_fsm_state2_LUT4_I0/I3</td>
</tr>
<tr>
<td>7.246</td>
<td>0.521</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.ap_CS_fsm_state2_LUT4_I0/F</td>
</tr>
<tr>
<td>8.516</td>
<td>1.270</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[0][6]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_fir.shift_reg_U.ram[0][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.711</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C34[0][A]</td>
<td>u_fir.shift_reg_U.ram[0][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.014, 31.011%; route: 4.097, 63.099%; tC2Q: 0.382, 5.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.954</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[3][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/I2</td>
</tr>
<tr>
<td>6.136</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/F</td>
</tr>
<tr>
<td>6.706</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>7.232</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R4C34[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.237</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[0][A]</td>
<td>u_fir.shift_reg_U.ram[3][2]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>8.753</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir.shift_reg_U.ram[3][2]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>8.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[0][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[3][2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[0][A]</td>
<td>u_fir.shift_reg_U.ram[3][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.954</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C39[0][A]</td>
<td>u_fir.shift_reg_U.ram[3][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.274, 33.779%; route: 4.075, 60.539%; tC2Q: 0.382, 5.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R9C42[1][B]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.549</td>
<td>2.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>5.046</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R12C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.485</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>6.596</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>6.849</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.935</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.824</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>8.380</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>8.676</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>8.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.924</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[0][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.951, 29.238%; route: 4.355, 65.256%; tC2Q: 0.368, 5.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.370</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R9C42[1][B]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.549</td>
<td>2.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3_LUT2_F/I1</td>
</tr>
<tr>
<td>5.046</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R12C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[11]_DFF_Q_D_ALU_SUM_I1_LUT3_F_I1_LUT4_F_I3_LUT2_F/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[0][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT4_F/I3</td>
</tr>
<tr>
<td>5.485</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>6.596</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/S0</td>
</tr>
<tr>
<td>6.849</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>6.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O/I0</td>
</tr>
<tr>
<td>6.935</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT7_O/O</td>
</tr>
<tr>
<td>7.824</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>8.380</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>8.430</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C36[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>8.430</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>8.674</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>8.674</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.924</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[8]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.949, 29.211%; route: 4.355, 65.280%; tC2Q: 0.368, 5.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/I2</td>
</tr>
<tr>
<td>6.136</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/F</td>
</tr>
<tr>
<td>6.706</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3/I1</td>
</tr>
<tr>
<td>7.232</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3/F</td>
</tr>
<tr>
<td>8.164</td>
<td>0.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>u_fir.shift_reg_U.ram[1][1]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>8.626</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td style=" background: #97FFFF;">u_fir.shift_reg_U.ram[1][1]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>8.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[1][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>u_fir.shift_reg_U.ram[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>u_fir.shift_reg_U.ram[1][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.219, 33.598%; route: 4.003, 60.610%; tC2Q: 0.382, 5.792%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.718</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[4][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[3][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0/I2</td>
</tr>
<tr>
<td>6.107</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0/F</td>
</tr>
<tr>
<td>6.272</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0/I0</td>
</tr>
<tr>
<td>6.687</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R5C38[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0/F</td>
</tr>
<tr>
<td>8.391</td>
<td>1.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[2][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[4][3]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[2][A]</td>
<td>u_fir.shift_reg_U.ram[4][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.718</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C42[2][A]</td>
<td>u_fir.shift_reg_U.ram[4][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.617, 25.397%; route: 4.369, 68.597%; tC2Q: 0.382, 6.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[3][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/I2</td>
</tr>
<tr>
<td>6.136</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/F</td>
</tr>
<tr>
<td>6.706</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>7.232</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R4C34[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.339</td>
<td>1.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[3][6]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td>u_fir.shift_reg_U.ram[3][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.701</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C31[2][A]</td>
<td>u_fir.shift_reg_U.ram[3][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.758, 27.820%; route: 4.177, 66.126%; tC2Q: 0.382, 6.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/I2</td>
</tr>
<tr>
<td>6.136</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/F</td>
</tr>
<tr>
<td>6.706</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3/I1</td>
</tr>
<tr>
<td>7.232</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3/F</td>
</tr>
<tr>
<td>8.302</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[1][1]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>u_fir.shift_reg_U.ram[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>u_fir.shift_reg_U.ram[1][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.758, 27.986%; route: 4.140, 65.924%; tC2Q: 0.382, 6.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[1][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/I2</td>
</tr>
<tr>
<td>6.136</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/F</td>
</tr>
<tr>
<td>6.706</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3/I1</td>
</tr>
<tr>
<td>7.232</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R4C34[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_3/F</td>
</tr>
<tr>
<td>8.302</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[1][0]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_fir.shift_reg_U.ram[1][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_fir.shift_reg_U.ram[1][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.758, 27.986%; route: 4.140, 65.924%; tC2Q: 0.382, 6.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.924</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.717</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.980</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>5.125</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I0_LUT3_F/I0</td>
</tr>
<tr>
<td>5.586</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>5.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.722</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.252</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.779</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.915</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.915</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.001</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.681</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C35[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>8.237</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>8.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C36[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>8.481</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>8.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.988</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.924</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.409, 37.316%; route: 3.664, 56.758%; tC2Q: 0.382, 5.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.329%; route: 1.306, 65.671%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[4][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[3][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0/I2</td>
</tr>
<tr>
<td>6.107</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0/F</td>
</tr>
<tr>
<td>6.272</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0/I0</td>
</tr>
<tr>
<td>6.654</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R5C38[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_F_LUT2_I0/F</td>
</tr>
<tr>
<td>8.257</td>
<td>1.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[2][A]</td>
<td>u_fir.shift_reg_U.ram[4][3]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>8.519</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C42[2][A]</td>
<td style=" background: #97FFFF;">u_fir.shift_reg_U.ram[4][3]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>8.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[2][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[4][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[2][A]</td>
<td>u_fir.shift_reg_U.ram[4][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.966</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C42[2][A]</td>
<td>u_fir.shift_reg_U.ram[4][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.848, 28.434%; route: 4.267, 65.679%; tC2Q: 0.382, 5.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[3][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/I2</td>
</tr>
<tr>
<td>6.136</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/F</td>
</tr>
<tr>
<td>6.706</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>7.232</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R4C34[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.032</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>u_fir.shift_reg_U.ram[3][1]_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>8.493</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td style=" background: #97FFFF;">u_fir.shift_reg_U.ram[3][1]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>8.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[3][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>u_fir.shift_reg_U.ram[3][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.955</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>u_fir.shift_reg_U.ram[3][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.219, 34.286%; route: 3.870, 59.803%; tC2Q: 0.382, 5.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[3][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/I2</td>
</tr>
<tr>
<td>6.136</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/F</td>
</tr>
<tr>
<td>6.706</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>7.232</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R4C34[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.237</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[0][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[3][2]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.018</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[0][A]</td>
<td>u_fir.shift_reg_U.ram[3][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.706</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C39[0][A]</td>
<td>u_fir.shift_reg_U.ram[3][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.758, 28.278%; route: 4.075, 65.567%; tC2Q: 0.382, 6.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.708</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[3][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/CLK</td>
</tr>
<tr>
<td>2.404</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_DFFSE_Q/Q</td>
</tr>
<tr>
<td>2.599</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/I1</td>
</tr>
<tr>
<td>3.014</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int_LUT2_I1/F</td>
</tr>
<tr>
<td>3.849</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[3][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/I3</td>
</tr>
<tr>
<td>4.139</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>34</td>
<td>R7C39[3][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1/F</td>
</tr>
<tr>
<td>5.609</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C38[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/I2</td>
</tr>
<tr>
<td>6.136</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R5C38[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1/F</td>
</tr>
<tr>
<td>6.706</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[0][B]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1/I1</td>
</tr>
<tr>
<td>7.232</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R4C34[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145_LUT3_I0_1_F_LUT2_I1_1/F</td>
</tr>
<tr>
<td>8.232</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[3][1]_DFFE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>u_fir.shift_reg_U.ram[3][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.708</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[1][A]</td>
<td>u_fir.shift_reg_U.ram[3][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.758, 28.301%; route: 4.070, 65.539%; tC2Q: 0.382, 6.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>993.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>78</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>4.717</td>
<td>2.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_LUT4_F/I0</td>
</tr>
<tr>
<td>4.980</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R11C40[0][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[9]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_S0_MUX2_LUT7_O_S0_LUT4_F/F</td>
</tr>
<tr>
<td>5.125</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I0_LUT3_F/I0</td>
</tr>
<tr>
<td>5.586</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O_I0_LUT3_F/F</td>
</tr>
<tr>
<td>5.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>5.722</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R11C40[1][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[6]_DFF_Q_D_ALU_SUM_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_I3_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.252</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>6.779</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F/F</td>
</tr>
<tr>
<td>6.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/I0</td>
</tr>
<tr>
<td>6.915</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O/O</td>
</tr>
<tr>
<td>6.915</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O/I1</td>
</tr>
<tr>
<td>7.001</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM_I0_MUX2_LUT6_O/O</td>
</tr>
<tr>
<td>7.681</td>
<td>0.680</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C35[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>8.412</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>8.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.979</td>
<td>1.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C35[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.915</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C35[2][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.m_reg[5]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.340, 36.641%; route: 3.664, 57.369%; tC2Q: 0.382, 5.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.491%; route: 1.296, 65.509%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C39[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.321</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q_D_LUT2_F/I0</td>
</tr>
<tr>
<td>1.474</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>1.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C39[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40[0]_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.ap_CS_fsm_state4_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.ap_CS_fsm_state4_DFFR_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>u_fir.ap_CS_fsm_state4_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R4C32[0][A]</td>
<td style=" font-weight:bold;">u_fir.ap_CS_fsm_state4_DFFR_Q/Q</td>
</tr>
<tr>
<td>1.334</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>u_fir.ap_CS_fsm_state4_DFFR_Q_D_LUT4_F/I1</td>
</tr>
<tr>
<td>1.487</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td style=" background: #97FFFF;">u_fir.ap_CS_fsm_state4_DFFR_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td style=" font-weight:bold;">u_fir.ap_CS_fsm_state4_DFFR_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>u_fir.ap_CS_fsm_state4_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>u_fir.ap_CS_fsm_state4_DFFR_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.122</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_rst_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[1][A]</td>
<td>ap_rst_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R4C34[1][A]</td>
<td style=" font-weight:bold;">ap_rst_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.408</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q</td>
</tr>
<tr>
<td>1.122</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C34[2][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.087, 37.662%; tC2Q: 0.144, 62.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>x[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.x_read_reg_72[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>x[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td style=" font-weight:bold;">x[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" font-weight:bold;">u_fir.x_read_reg_72[1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>u_fir.x_read_reg_72[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir.x_read_reg_72[1]_DFFE_Q</td>
</tr>
<tr>
<td>1.240</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>u_fir.x_read_reg_72[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>x[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.x_read_reg_72[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>x[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" font-weight:bold;">x[7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" font-weight:bold;">u_fir.x_read_reg_72[7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>u_fir.x_read_reg_72[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir.x_read_reg_72[7]_DFFE_Q</td>
</tr>
<tr>
<td>1.231</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>u_fir.x_read_reg_72[7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>x[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.x_read_reg_72[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[2][A]</td>
<td>x[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C31[2][A]</td>
<td style=" font-weight:bold;">x[6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td style=" font-weight:bold;">u_fir.x_read_reg_72[6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>u_fir.x_read_reg_72[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir.x_read_reg_72[6]_DFFE_Q</td>
</tr>
<tr>
<td>1.237</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>u_fir.x_read_reg_72[6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R4C41[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg_DFFRE_Q/Q</td>
</tr>
<tr>
<td>1.422</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[1][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q/CLK</td>
</tr>
<tr>
<td>1.116</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C41[1][A]</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache_DFFRE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.146</td>
<td>0.471</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.290</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[12]_DFFR_Q/Q</td>
</tr>
<tr>
<td>1.532</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td style=" font-weight:bold;">vectOut[1][4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>vectOut[1][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.189</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
<tr>
<td>1.202</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C36[1][A]</td>
<td>vectOut[1][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.918%; route: 0.471, 41.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.510%; route: 0.479, 41.490%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">From</td>
<td>x[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.x_read_reg_72[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>x[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">x[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.558</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" font-weight:bold;">u_fir.x_read_reg_72[0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>u_fir.x_read_reg_72[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir.x_read_reg_72[0]_DFFE_Q</td>
</tr>
<tr>
<td>1.228</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>u_fir.x_read_reg_72[0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[2][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C39[2][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C39[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.shift_reg_U.q0[1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>u_fir.shift_reg_U.q0[1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.q0[1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[1]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.shift_reg_U.q0[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td>u_fir.shift_reg_U.q0[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.314</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C35[2][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.q0[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.533</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C35[0][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[0]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter2_reg_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C31[1][B]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter1_reg_DFF_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter2_reg_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter2_reg_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter2_reg_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>ap_done_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[2][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][B]</td>
<td>ap_done_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C32[0][B]</td>
<td style=" font-weight:bold;">ap_done_DFFR_Q/Q</td>
</tr>
<tr>
<td>1.570</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td style=" font-weight:bold;">vectOut[2][0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>vectOut[2][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[2][0]_DFFE_Q</td>
</tr>
<tr>
<td>1.235</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C32[0][A]</td>
<td>vectOut[2][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 62.982%; tC2Q: 0.144, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>x[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.x_read_reg_72[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>x[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">x[4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td style=" font-weight:bold;">u_fir.x_read_reg_72[4]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>u_fir.x_read_reg_72[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir.x_read_reg_72[4]_DFFE_Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>u_fir.x_read_reg_72[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>x[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.x_read_reg_72[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td>x[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" font-weight:bold;">x[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" font-weight:bold;">u_fir.x_read_reg_72[3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td>u_fir.x_read_reg_72[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir.x_read_reg_72[3]_DFFE_Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C40[1][A]</td>
<td>u_fir.x_read_reg_72[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>x[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.x_read_reg_72[5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>x[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">x[5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td style=" font-weight:bold;">u_fir.x_read_reg_72[5]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>u_fir.x_read_reg_72[5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir.x_read_reg_72[5]_DFFE_Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[0][A]</td>
<td>u_fir.x_read_reg_72[5]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">From</td>
<td>x[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.x_read_reg_72[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td>x[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" font-weight:bold;">x[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.567</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" font-weight:bold;">u_fir.x_read_reg_72[2]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td>u_fir.x_read_reg_72[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir.x_read_reg_72[2]_DFFE_Q</td>
</tr>
<tr>
<td>1.228</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C31[1][A]</td>
<td>u_fir.x_read_reg_72[2]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C33[1][B]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[7]_DFFR_Q/Q</td>
</tr>
<tr>
<td>1.573</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">vectOut[0][7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>vectOut[0][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>vectOut[0][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C34[1][B]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[14]_DFFR_Q/Q</td>
</tr>
<tr>
<td>1.568</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[2][A]</td>
<td>vectOut[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.215</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
<tr>
<td>1.228</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C34[2][A]</td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15]_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15]_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C34[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36[15]_DFFR_Q/Q</td>
</tr>
<tr>
<td>1.568</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][7]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>46</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>vectOut[1][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][7]_DFFE_Q</td>
</tr>
<tr>
<td>1.226</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C34[2][A]</td>
<td>vectOut[1][7]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter3_DFFR_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4_DFFR_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[2][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter3_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C32[2][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter3_DFFR_Q/Q</td>
</tr>
<tr>
<td>1.551</td>
<td>0.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4_DFFR_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4_DFFR_Q/CLK</td>
</tr>
<tr>
<td>1.194</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C32[3][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4_DFFR_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.226, 61.081%; tC2Q: 0.144, 38.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.x_read_reg_72[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.shift_reg_U.ram[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td>u_fir.x_read_reg_72[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R2C40[1][A]</td>
<td style=" font-weight:bold;">u_fir.x_read_reg_72[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.424</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fir.shift_reg_U.ram[0][3]_DFFE_Q_D_LUT3_F/I1</td>
</tr>
<tr>
<td>1.577</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td style=" background: #97FFFF;">u_fir.shift_reg_U.ram[0][3]_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.ram[0][3]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fir.shift_reg_U.ram[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fir.shift_reg_U.ram[0][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 38.931%; route: 0.096, 24.427%; tC2Q: 0.144, 36.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C36[1][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C36[2][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir.shift_reg_U.q0[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td>u_fir.shift_reg_U.q0[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.327</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C33[1][A]</td>
<td style=" font-weight:bold;">u_fir.shift_reg_U.q0[6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[2][A]</td>
<td style=" font-weight:bold;">u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>181</td>
<td>IOT61[A]</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[2][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C33[2][A]</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[6]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.101%; route: 0.508, 42.899%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[1][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[1][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir.shift_reg_U.ram[7][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir.shift_reg_U.ram[7][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir.shift_reg_U.ram[7][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir.shift_reg_U.ram[3][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir.shift_reg_U.ram[3][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir.shift_reg_U.ram[3][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>x[3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>x[3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>x[3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>x[4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>x[4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>x[4]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir.shift_reg_U.ram[2][3]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir.shift_reg_U.ram[2][3]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir.shift_reg_U.ram[2][3]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[2][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[2][1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[2][1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir.shift_reg_U.ram[2][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir.shift_reg_U.ram[2][4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir.ap_clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir.ap_clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir.shift_reg_U.ram[2][4]_DFFE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>181</td>
<td>u_fir.ap_clk</td>
<td>992.424</td>
<td>1.357</td>
</tr>
<tr>
<td>78</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[1]</td>
<td>992.424</td>
<td>2.416</td>
</tr>
<tr>
<td>65</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[4]</td>
<td>993.574</td>
<td>1.750</td>
</tr>
<tr>
<td>58</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[4]</td>
<td>992.493</td>
<td>2.394</td>
</tr>
<tr>
<td>57</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[3]</td>
<td>994.289</td>
<td>1.502</td>
</tr>
<tr>
<td>46</td>
<td>clk_emu_IBUF_I_O</td>
<td>996.311</td>
<td>1.359</td>
</tr>
<tr>
<td>44</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[3]</td>
<td>993.688</td>
<td>1.605</td>
</tr>
<tr>
<td>42</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg[5]</td>
<td>993.939</td>
<td>1.716</td>
</tr>
<tr>
<td>42</td>
<td>u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg[2]</td>
<td>993.935</td>
<td>2.345</td>
</tr>
<tr>
<td>34</td>
<td>u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137[0]_LUT4_I1_F</td>
<td>992.839</td>
<td>2.433</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R4C38</td>
<td>50.00%</td>
</tr>
<tr>
<td>R5C36</td>
<td>45.83%</td>
</tr>
<tr>
<td>R4C36</td>
<td>43.06%</td>
</tr>
<tr>
<td>R6C36</td>
<td>41.67%</td>
</tr>
<tr>
<td>R4C33</td>
<td>41.67%</td>
</tr>
<tr>
<td>R4C37</td>
<td>40.28%</td>
</tr>
<tr>
<td>R5C38</td>
<td>38.89%</td>
</tr>
<tr>
<td>R5C33</td>
<td>37.50%</td>
</tr>
<tr>
<td>R5C34</td>
<td>37.50%</td>
</tr>
<tr>
<td>R12C34</td>
<td>37.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
