use crate::{
    mips::{
        constraints::Env,
        interpreter::{
            ITypeInstruction::{self, *},
            Instruction::{self, *},
            JTypeInstruction::{self, *},
            RTypeInstruction::{self, *},
        },
        trace::DecomposedMIPSTrace,
    },
    trace::DecomposableTracer,
};
use strum::{EnumCount, IntoEnumIterator};

type Fp = ark_bn254::Fr;

// Manually change the number of constraints if they are modififed in the interpreter
#[test]
fn test_mips_number_constraints() {
    let domain_size = 1 << 8;

    // Initialize the environment and run the interpreter
    let mut constraints_env = Env::<Fp> {
        scratch_state_idx: 0,
        constraints: Vec::new(),
        lookups: Vec::new(),
    };

    // Keep track of the constraints and lookups of the sub-circuits
    let mips_circuit = DecomposedMIPSTrace::new(domain_size, &mut constraints_env);

    let assert_num_constraints = |instr: &Instruction, num: usize| {
        assert_eq!(mips_circuit.constraints.get(instr).unwrap().len(), num)
    };

    let mut i = 0;
    for instr in Instruction::iter().flat_map(|x| x.into_iter()) {
        match instr {
            RType(rtype) => match rtype {
                JumpRegister | SyscallExitGroup | Sync => assert_num_constraints(&instr, 0),
                ShiftLeftLogical
                | ShiftRightLogical
                | ShiftRightArithmetic
                | ShiftLeftLogicalVariable
                | ShiftRightLogicalVariable
                | ShiftRightArithmeticVariable
                | JumpAndLinkRegister
                | SyscallReadHint
                | MoveFromHi
                | MoveFromLo
                | MoveToLo
                | MoveToHi
                | Add
                | AddUnsigned
                | Sub
                | SubUnsigned
                | And
                | Or
                | Xor
                | Nor
                | SetLessThan
                | SetLessThanUnsigned
                | MultiplyToRegister
                | CountLeadingOnes
                | CountLeadingZeros => assert_num_constraints(&instr, 3),
                MoveZero | MoveNonZero => assert_num_constraints(&instr, 5),
                SyscallReadOther | SyscallWriteHint | SyscallWriteOther | Multiply
                | MultiplyUnsigned | Div | DivUnsigned => assert_num_constraints(&instr, 6),
                SyscallOther => assert_num_constraints(&instr, 10),
                SyscallMmap => assert_num_constraints(&instr, 11),
                SyscallReadPreimage => assert_num_constraints(&instr, 21),
                SyscallFcntl => assert_num_constraints(&instr, 22),
                SyscallWritePreimage => assert_num_constraints(&instr, 30),
            },
            JType(jtype) => match jtype {
                Jump => assert_num_constraints(&instr, 0),
                JumpAndLink => assert_num_constraints(&instr, 3),
            },
            IType(itype) => match itype {
                BranchLeqZero | BranchGtZero | BranchLtZero | BranchGeqZero | Store8 | Store16 => {
                    assert_num_constraints(&instr, 0)
                }
                BranchEq | BranchNeq | Store32 => assert_num_constraints(&instr, 2),
                AddImmediate
                | AddImmediateUnsigned
                | SetLessThanImmediate
                | SetLessThanImmediateUnsigned
                | AndImmediate
                | OrImmediate
                | XorImmediate
                | LoadUpperImmediate
                | Load8
                | Load16
                | Load32
                | Load8Unsigned
                | Load16Unsigned
                | Store32Conditional => assert_num_constraints(&instr, 3),
                LoadWordLeft | LoadWordRight | StoreWordLeft | StoreWordRight => {
                    assert_num_constraints(&instr, 12)
                }
            },
        }
        i += 1;
    }
    assert_eq!(
        i,
        RTypeInstruction::COUNT + JTypeInstruction::COUNT + ITypeInstruction::COUNT
    );
}

mod folding {
    use crate::{
        cannon::{HostProgram, PAGE_ADDRESS_MASK, PAGE_ADDRESS_SIZE, PAGE_SIZE},
        folding::ScalarField,
        mips::{
            folding::DecomposableMIPSFoldingConfig,
            interpreter::{debugging::InstructionParts, interpret_itype, InterpreterEnv},
            registers::Registers,
            witness::{Env as WEnv, SyscallEnv, SCRATCH_SIZE},
            ITypeInstruction,
        },
        preimage_oracle::PreImageOracle,
    };
    use kimchi::o1_utils;
    use rand::{CryptoRng, Rng, RngCore};

    type Fp = ScalarField<DecomposableMIPSFoldingConfig>;

    const PAGE_INDEX_EXECUTABLE_MEMORY: u32 = 1;

    fn dummy_env<RNG>(_rng: &mut RNG) -> WEnv<Fp>
    where
        RNG: RngCore + CryptoRng,
    {
        let host_program = Some(HostProgram {
            name: String::from("true"),
            arguments: vec![],
        });
        let dummy_preimage_oracle = PreImageOracle::create(&host_program);
        let mut env = WEnv {
            instruction_counter: 0,
            // Only 8kb of memory (two PAGE_ADDRESS_SIZE)
            memory: vec![
                // Read/write memory
                (0, vec![0; PAGE_SIZE as usize]),
                // Executable memory. Allocating 4 * 4kB
                (PAGE_INDEX_EXECUTABLE_MEMORY, vec![0; PAGE_SIZE as usize]),
                (
                    PAGE_INDEX_EXECUTABLE_MEMORY + 1,
                    vec![0; PAGE_SIZE as usize],
                ),
                (
                    PAGE_INDEX_EXECUTABLE_MEMORY + 2,
                    vec![0; PAGE_SIZE as usize],
                ),
                (
                    PAGE_INDEX_EXECUTABLE_MEMORY + 3,
                    vec![0; PAGE_SIZE as usize],
                ),
            ],
            last_memory_accesses: [0; 3],
            memory_write_index: vec![
                // Read/write memory
                (0, vec![0; PAGE_SIZE as usize]),
                // Executable memory. Allocating 4 * 4kB
                (PAGE_INDEX_EXECUTABLE_MEMORY, vec![0; PAGE_SIZE as usize]),
                (
                    PAGE_INDEX_EXECUTABLE_MEMORY + 1,
                    vec![0; PAGE_SIZE as usize],
                ),
                (
                    PAGE_INDEX_EXECUTABLE_MEMORY + 2,
                    vec![0; PAGE_SIZE as usize],
                ),
                (
                    PAGE_INDEX_EXECUTABLE_MEMORY + 3,
                    vec![0; PAGE_SIZE as usize],
                ),
            ],
            last_memory_write_index_accesses: [0; 3],
            registers: Registers::default(),
            registers_write_index: Registers::default(),
            scratch_state_idx: 0,
            scratch_state: [Fp::from(0); SCRATCH_SIZE],
            halt: false,
            // Keccak related
            syscall_env: SyscallEnv::default(),
            preimage: None,
            preimage_oracle: dummy_preimage_oracle,
            preimage_bytes_read: 0,
            preimage_key: None,
            keccak_env: None,
            hash_counter: 0,
        };
        env.registers.current_instruction_pointer = PAGE_INDEX_EXECUTABLE_MEMORY * PAGE_SIZE;
        env.registers.next_instruction_pointer = env.registers.current_instruction_pointer + 4;
        env
    }

    // Write the instruction to the location of the instruction pointer.
    fn write_instruction(env: &mut WEnv<Fp>, instruction_parts: InstructionParts) {
        let instr = instruction_parts.encode();
        let instr_pointer: u32 = env.get_instruction_pointer().try_into().unwrap();
        let page = instr_pointer >> PAGE_ADDRESS_SIZE;
        let page_address = (instr_pointer & PAGE_ADDRESS_MASK) as usize;
        env.memory[page as usize].1[page_address] = ((instr >> 24) & 0xFF) as u8;
        env.memory[page as usize].1[page_address + 1] = ((instr >> 16) & 0xFF) as u8;
        env.memory[page as usize].1[page_address + 2] = ((instr >> 8) & 0xFF) as u8;
        env.memory[page as usize].1[page_address + 3] = (instr & 0xFF) as u8;
    }

    #[test]
    fn test_unit_addiu_instruction() {
        let mut rng = o1_utils::tests::make_test_rng();
        // We only care about instruction parts and instruction pointer
        let mut dummy_env = dummy_env(&mut rng);
        // FIXME: at the moment, we do not support writing and reading into the
        // same register
        let reg_src = 1;
        let reg_dest = 2;
        // Instruction: 0b00100100001000010110110011101000
        // addiu $at, $at, 27880
        write_instruction(
            &mut dummy_env,
            InstructionParts {
                op_code: 0b001001,
                rs: reg_src,  // source register
                rt: reg_dest, // destination register
                // The rest is the immediate value
                rd: 0b01101,
                shamt: 0b10011,
                funct: 0b101000,
            },
        );
        let exp_res = dummy_env.registers[reg_src as usize] + 27880;
        interpret_itype(&mut dummy_env, ITypeInstruction::AddImmediateUnsigned);
        assert_eq!(
            dummy_env.registers.general_purpose[reg_dest as usize],
            exp_res
        );
    }

    #[test]
    fn test_unit_load32_instruction() {
        let mut rng = o1_utils::tests::make_test_rng();
        // lw instruction
        let mut dummy_env = dummy_env(&mut rng);
        // Instruction: 0b10001111101001000000000000000000
        // lw $a0, 0(29)
        // a0 = 4
        // Random address in SP
        // Address has only one index

        let addr: u32 = rng.gen_range(0u32..100u32);
        let aligned_addr: u32 = (addr / 4) * 4;
        dummy_env.registers[29] = aligned_addr;
        let mem = &dummy_env.memory[0];
        let mem = &mem.1;
        let v0 = mem[aligned_addr as usize];
        let v1 = mem[(aligned_addr + 1) as usize];
        let v2 = mem[(aligned_addr + 2) as usize];
        let v3 = mem[(aligned_addr + 3) as usize];
        let exp_v = ((v0 as u32) << 24) + ((v1 as u32) << 16) + ((v2 as u32) << 8) + (v3 as u32);
        write_instruction(
            &mut dummy_env,
            InstructionParts {
                op_code: 0b000010,
                rs: 0b11101,
                rt: 0b00100,
                rd: 0b00000,
                shamt: 0b00000,
                funct: 0b000000,
            },
        );
        interpret_itype(&mut dummy_env, ITypeInstruction::Load32);
        assert_eq!(dummy_env.registers.general_purpose[4], exp_v);
    }

    #[test]
    fn test_unit_addi_instruction() {
        let mut rng = o1_utils::tests::make_test_rng();
        // We only care about instruction parts and instruction pointer
        let mut dummy_env = dummy_env(&mut rng);
        // Instruction: 0b10001111101001000000000000000000
        // addi	a1,sp,4
        write_instruction(
            &mut dummy_env,
            InstructionParts {
                op_code: 0b000010,
                rs: 0b11101,
                rt: 0b00101,
                rd: 0b00000,
                shamt: 0b00000,
                funct: 0b000100,
            },
        );
        interpret_itype(&mut dummy_env, ITypeInstruction::AddImmediate);
        assert_eq!(
            dummy_env.registers.general_purpose[5],
            dummy_env.registers.general_purpose[29] + 4
        );
    }

    #[test]
    fn test_unit_lui_instruction() {
        let mut rng = o1_utils::tests::make_test_rng();
        // We only care about instruction parts and instruction pointer
        let mut dummy_env = dummy_env(&mut rng);
        // Instruction: 0b00111100000000010000000000001010
        // lui at, 0xa
        write_instruction(
            &mut dummy_env,
            InstructionParts {
                op_code: 0b000010,
                rs: 0b00000,
                rt: 0b00001,
                rd: 0b00000,
                shamt: 0b00000,
                funct: 0b001010,
            },
        );
        interpret_itype(&mut dummy_env, ITypeInstruction::LoadUpperImmediate);
        assert_eq!(dummy_env.registers.general_purpose[1], 0xa0000);
    }
}
