
VirtualQueue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f5c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  080030e4  080030e4  000130e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003174  08003174  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003174  08003174  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003174  08003174  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003174  08003174  00013174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003178  08003178  00013178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800317c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  2000000c  08003188  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000b4  08003188  000200b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000081c8  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000162a  00000000  00000000  00028204  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000750  00000000  00000000  00029830  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000688  00000000  00000000  00029f80  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002547f  00000000  00000000  0002a608  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000076f4  00000000  00000000  0004fa87  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e67df  00000000  00000000  0005717b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013d95a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b40  00000000  00000000  0013d9d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080030cc 	.word	0x080030cc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080030cc 	.word	0x080030cc

080001c8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80001ce:	2300      	movs	r3, #0
 80001d0:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d2:	2003      	movs	r0, #3
 80001d4:	f000 f93c 	bl	8000450 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80001d8:	2000      	movs	r0, #0
 80001da:	f000 f80d 	bl	80001f8 <HAL_InitTick>
 80001de:	4603      	mov	r3, r0
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d002      	beq.n	80001ea <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80001e4:	2301      	movs	r3, #1
 80001e6:	71fb      	strb	r3, [r7, #7]
 80001e8:	e001      	b.n	80001ee <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80001ea:	f002 fe2f 	bl	8002e4c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80001ee:	79fb      	ldrb	r3, [r7, #7]
}
 80001f0:	4618      	mov	r0, r3
 80001f2:	3708      	adds	r7, #8
 80001f4:	46bd      	mov	sp, r7
 80001f6:	bd80      	pop	{r7, pc}

080001f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	b084      	sub	sp, #16
 80001fc:	af00      	add	r7, sp, #0
 80001fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000200:	2300      	movs	r3, #0
 8000202:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000204:	4b16      	ldr	r3, [pc, #88]	; (8000260 <HAL_InitTick+0x68>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	2b00      	cmp	r3, #0
 800020a:	d022      	beq.n	8000252 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800020c:	4b15      	ldr	r3, [pc, #84]	; (8000264 <HAL_InitTick+0x6c>)
 800020e:	681a      	ldr	r2, [r3, #0]
 8000210:	4b13      	ldr	r3, [pc, #76]	; (8000260 <HAL_InitTick+0x68>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000218:	fbb1 f3f3 	udiv	r3, r1, r3
 800021c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000220:	4618      	mov	r0, r3
 8000222:	f000 f93c 	bl	800049e <HAL_SYSTICK_Config>
 8000226:	4603      	mov	r3, r0
 8000228:	2b00      	cmp	r3, #0
 800022a:	d10f      	bne.n	800024c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	2b0f      	cmp	r3, #15
 8000230:	d809      	bhi.n	8000246 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000232:	2200      	movs	r2, #0
 8000234:	6879      	ldr	r1, [r7, #4]
 8000236:	f04f 30ff 	mov.w	r0, #4294967295
 800023a:	f000 f914 	bl	8000466 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800023e:	4a0a      	ldr	r2, [pc, #40]	; (8000268 <HAL_InitTick+0x70>)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	6013      	str	r3, [r2, #0]
 8000244:	e007      	b.n	8000256 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000246:	2301      	movs	r3, #1
 8000248:	73fb      	strb	r3, [r7, #15]
 800024a:	e004      	b.n	8000256 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800024c:	2301      	movs	r3, #1
 800024e:	73fb      	strb	r3, [r7, #15]
 8000250:	e001      	b.n	8000256 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000252:	2301      	movs	r3, #1
 8000254:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000256:	7bfb      	ldrb	r3, [r7, #15]
}
 8000258:	4618      	mov	r0, r3
 800025a:	3710      	adds	r7, #16
 800025c:	46bd      	mov	sp, r7
 800025e:	bd80      	pop	{r7, pc}
 8000260:	20000004 	.word	0x20000004
 8000264:	20000008 	.word	0x20000008
 8000268:	20000000 	.word	0x20000000

0800026c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000270:	4b05      	ldr	r3, [pc, #20]	; (8000288 <HAL_IncTick+0x1c>)
 8000272:	681a      	ldr	r2, [r3, #0]
 8000274:	4b05      	ldr	r3, [pc, #20]	; (800028c <HAL_IncTick+0x20>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	4413      	add	r3, r2
 800027a:	4a03      	ldr	r2, [pc, #12]	; (8000288 <HAL_IncTick+0x1c>)
 800027c:	6013      	str	r3, [r2, #0]
}
 800027e:	bf00      	nop
 8000280:	46bd      	mov	sp, r7
 8000282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000286:	4770      	bx	lr
 8000288:	20000028 	.word	0x20000028
 800028c:	20000004 	.word	0x20000004

08000290 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000290:	b480      	push	{r7}
 8000292:	af00      	add	r7, sp, #0
  return uwTick;
 8000294:	4b03      	ldr	r3, [pc, #12]	; (80002a4 <HAL_GetTick+0x14>)
 8000296:	681b      	ldr	r3, [r3, #0]
}
 8000298:	4618      	mov	r0, r3
 800029a:	46bd      	mov	sp, r7
 800029c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a0:	4770      	bx	lr
 80002a2:	bf00      	nop
 80002a4:	20000028 	.word	0x20000028

080002a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b084      	sub	sp, #16
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80002b0:	f7ff ffee 	bl	8000290 <HAL_GetTick>
 80002b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002ba:	68fb      	ldr	r3, [r7, #12]
 80002bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80002c0:	d004      	beq.n	80002cc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80002c2:	4b09      	ldr	r3, [pc, #36]	; (80002e8 <HAL_Delay+0x40>)
 80002c4:	681b      	ldr	r3, [r3, #0]
 80002c6:	68fa      	ldr	r2, [r7, #12]
 80002c8:	4413      	add	r3, r2
 80002ca:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80002cc:	bf00      	nop
 80002ce:	f7ff ffdf 	bl	8000290 <HAL_GetTick>
 80002d2:	4602      	mov	r2, r0
 80002d4:	68bb      	ldr	r3, [r7, #8]
 80002d6:	1ad3      	subs	r3, r2, r3
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	429a      	cmp	r2, r3
 80002dc:	d8f7      	bhi.n	80002ce <HAL_Delay+0x26>
  {
  }
}
 80002de:	bf00      	nop
 80002e0:	3710      	adds	r7, #16
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	bf00      	nop
 80002e8:	20000004 	.word	0x20000004

080002ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80002ec:	b480      	push	{r7}
 80002ee:	b085      	sub	sp, #20
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	f003 0307 	and.w	r3, r3, #7
 80002fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002fc:	4b0c      	ldr	r3, [pc, #48]	; (8000330 <__NVIC_SetPriorityGrouping+0x44>)
 80002fe:	68db      	ldr	r3, [r3, #12]
 8000300:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000302:	68ba      	ldr	r2, [r7, #8]
 8000304:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000308:	4013      	ands	r3, r2
 800030a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800030c:	68fb      	ldr	r3, [r7, #12]
 800030e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000310:	68bb      	ldr	r3, [r7, #8]
 8000312:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000314:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000318:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800031c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800031e:	4a04      	ldr	r2, [pc, #16]	; (8000330 <__NVIC_SetPriorityGrouping+0x44>)
 8000320:	68bb      	ldr	r3, [r7, #8]
 8000322:	60d3      	str	r3, [r2, #12]
}
 8000324:	bf00      	nop
 8000326:	3714      	adds	r7, #20
 8000328:	46bd      	mov	sp, r7
 800032a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032e:	4770      	bx	lr
 8000330:	e000ed00 	.word	0xe000ed00

08000334 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000338:	4b04      	ldr	r3, [pc, #16]	; (800034c <__NVIC_GetPriorityGrouping+0x18>)
 800033a:	68db      	ldr	r3, [r3, #12]
 800033c:	0a1b      	lsrs	r3, r3, #8
 800033e:	f003 0307 	and.w	r3, r3, #7
}
 8000342:	4618      	mov	r0, r3
 8000344:	46bd      	mov	sp, r7
 8000346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034a:	4770      	bx	lr
 800034c:	e000ed00 	.word	0xe000ed00

08000350 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000350:	b480      	push	{r7}
 8000352:	b083      	sub	sp, #12
 8000354:	af00      	add	r7, sp, #0
 8000356:	4603      	mov	r3, r0
 8000358:	6039      	str	r1, [r7, #0]
 800035a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800035c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000360:	2b00      	cmp	r3, #0
 8000362:	db0a      	blt.n	800037a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000364:	683b      	ldr	r3, [r7, #0]
 8000366:	b2da      	uxtb	r2, r3
 8000368:	490c      	ldr	r1, [pc, #48]	; (800039c <__NVIC_SetPriority+0x4c>)
 800036a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800036e:	0112      	lsls	r2, r2, #4
 8000370:	b2d2      	uxtb	r2, r2
 8000372:	440b      	add	r3, r1
 8000374:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000378:	e00a      	b.n	8000390 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	b2da      	uxtb	r2, r3
 800037e:	4908      	ldr	r1, [pc, #32]	; (80003a0 <__NVIC_SetPriority+0x50>)
 8000380:	79fb      	ldrb	r3, [r7, #7]
 8000382:	f003 030f 	and.w	r3, r3, #15
 8000386:	3b04      	subs	r3, #4
 8000388:	0112      	lsls	r2, r2, #4
 800038a:	b2d2      	uxtb	r2, r2
 800038c:	440b      	add	r3, r1
 800038e:	761a      	strb	r2, [r3, #24]
}
 8000390:	bf00      	nop
 8000392:	370c      	adds	r7, #12
 8000394:	46bd      	mov	sp, r7
 8000396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039a:	4770      	bx	lr
 800039c:	e000e100 	.word	0xe000e100
 80003a0:	e000ed00 	.word	0xe000ed00

080003a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003a4:	b480      	push	{r7}
 80003a6:	b089      	sub	sp, #36	; 0x24
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	60f8      	str	r0, [r7, #12]
 80003ac:	60b9      	str	r1, [r7, #8]
 80003ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003b0:	68fb      	ldr	r3, [r7, #12]
 80003b2:	f003 0307 	and.w	r3, r3, #7
 80003b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003b8:	69fb      	ldr	r3, [r7, #28]
 80003ba:	f1c3 0307 	rsb	r3, r3, #7
 80003be:	2b04      	cmp	r3, #4
 80003c0:	bf28      	it	cs
 80003c2:	2304      	movcs	r3, #4
 80003c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003c6:	69fb      	ldr	r3, [r7, #28]
 80003c8:	3304      	adds	r3, #4
 80003ca:	2b06      	cmp	r3, #6
 80003cc:	d902      	bls.n	80003d4 <NVIC_EncodePriority+0x30>
 80003ce:	69fb      	ldr	r3, [r7, #28]
 80003d0:	3b03      	subs	r3, #3
 80003d2:	e000      	b.n	80003d6 <NVIC_EncodePriority+0x32>
 80003d4:	2300      	movs	r3, #0
 80003d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003d8:	f04f 32ff 	mov.w	r2, #4294967295
 80003dc:	69bb      	ldr	r3, [r7, #24]
 80003de:	fa02 f303 	lsl.w	r3, r2, r3
 80003e2:	43da      	mvns	r2, r3
 80003e4:	68bb      	ldr	r3, [r7, #8]
 80003e6:	401a      	ands	r2, r3
 80003e8:	697b      	ldr	r3, [r7, #20]
 80003ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003ec:	f04f 31ff 	mov.w	r1, #4294967295
 80003f0:	697b      	ldr	r3, [r7, #20]
 80003f2:	fa01 f303 	lsl.w	r3, r1, r3
 80003f6:	43d9      	mvns	r1, r3
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003fc:	4313      	orrs	r3, r2
         );
}
 80003fe:	4618      	mov	r0, r3
 8000400:	3724      	adds	r7, #36	; 0x24
 8000402:	46bd      	mov	sp, r7
 8000404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000408:	4770      	bx	lr
	...

0800040c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	3b01      	subs	r3, #1
 8000418:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800041c:	d301      	bcc.n	8000422 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800041e:	2301      	movs	r3, #1
 8000420:	e00f      	b.n	8000442 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000422:	4a0a      	ldr	r2, [pc, #40]	; (800044c <SysTick_Config+0x40>)
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	3b01      	subs	r3, #1
 8000428:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800042a:	210f      	movs	r1, #15
 800042c:	f04f 30ff 	mov.w	r0, #4294967295
 8000430:	f7ff ff8e 	bl	8000350 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000434:	4b05      	ldr	r3, [pc, #20]	; (800044c <SysTick_Config+0x40>)
 8000436:	2200      	movs	r2, #0
 8000438:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800043a:	4b04      	ldr	r3, [pc, #16]	; (800044c <SysTick_Config+0x40>)
 800043c:	2207      	movs	r2, #7
 800043e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000440:	2300      	movs	r3, #0
}
 8000442:	4618      	mov	r0, r3
 8000444:	3708      	adds	r7, #8
 8000446:	46bd      	mov	sp, r7
 8000448:	bd80      	pop	{r7, pc}
 800044a:	bf00      	nop
 800044c:	e000e010 	.word	0xe000e010

08000450 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000458:	6878      	ldr	r0, [r7, #4]
 800045a:	f7ff ff47 	bl	80002ec <__NVIC_SetPriorityGrouping>
}
 800045e:	bf00      	nop
 8000460:	3708      	adds	r7, #8
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}

08000466 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000466:	b580      	push	{r7, lr}
 8000468:	b086      	sub	sp, #24
 800046a:	af00      	add	r7, sp, #0
 800046c:	4603      	mov	r3, r0
 800046e:	60b9      	str	r1, [r7, #8]
 8000470:	607a      	str	r2, [r7, #4]
 8000472:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000474:	2300      	movs	r3, #0
 8000476:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000478:	f7ff ff5c 	bl	8000334 <__NVIC_GetPriorityGrouping>
 800047c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800047e:	687a      	ldr	r2, [r7, #4]
 8000480:	68b9      	ldr	r1, [r7, #8]
 8000482:	6978      	ldr	r0, [r7, #20]
 8000484:	f7ff ff8e 	bl	80003a4 <NVIC_EncodePriority>
 8000488:	4602      	mov	r2, r0
 800048a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800048e:	4611      	mov	r1, r2
 8000490:	4618      	mov	r0, r3
 8000492:	f7ff ff5d 	bl	8000350 <__NVIC_SetPriority>
}
 8000496:	bf00      	nop
 8000498:	3718      	adds	r7, #24
 800049a:	46bd      	mov	sp, r7
 800049c:	bd80      	pop	{r7, pc}

0800049e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800049e:	b580      	push	{r7, lr}
 80004a0:	b082      	sub	sp, #8
 80004a2:	af00      	add	r7, sp, #0
 80004a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80004a6:	6878      	ldr	r0, [r7, #4]
 80004a8:	f7ff ffb0 	bl	800040c <SysTick_Config>
 80004ac:	4603      	mov	r3, r0
}
 80004ae:	4618      	mov	r0, r3
 80004b0:	3708      	adds	r7, #8
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
	...

080004b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b087      	sub	sp, #28
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
 80004c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80004c2:	2300      	movs	r3, #0
 80004c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80004c6:	e17f      	b.n	80007c8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80004c8:	683b      	ldr	r3, [r7, #0]
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	2101      	movs	r1, #1
 80004ce:	697b      	ldr	r3, [r7, #20]
 80004d0:	fa01 f303 	lsl.w	r3, r1, r3
 80004d4:	4013      	ands	r3, r2
 80004d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80004d8:	68fb      	ldr	r3, [r7, #12]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	f000 8171 	beq.w	80007c2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004e0:	683b      	ldr	r3, [r7, #0]
 80004e2:	685b      	ldr	r3, [r3, #4]
 80004e4:	2b02      	cmp	r3, #2
 80004e6:	d003      	beq.n	80004f0 <HAL_GPIO_Init+0x38>
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	685b      	ldr	r3, [r3, #4]
 80004ec:	2b12      	cmp	r3, #18
 80004ee:	d123      	bne.n	8000538 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80004f0:	697b      	ldr	r3, [r7, #20]
 80004f2:	08da      	lsrs	r2, r3, #3
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	3208      	adds	r2, #8
 80004f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80004fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80004fe:	697b      	ldr	r3, [r7, #20]
 8000500:	f003 0307 	and.w	r3, r3, #7
 8000504:	009b      	lsls	r3, r3, #2
 8000506:	220f      	movs	r2, #15
 8000508:	fa02 f303 	lsl.w	r3, r2, r3
 800050c:	43db      	mvns	r3, r3
 800050e:	693a      	ldr	r2, [r7, #16]
 8000510:	4013      	ands	r3, r2
 8000512:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000514:	683b      	ldr	r3, [r7, #0]
 8000516:	691a      	ldr	r2, [r3, #16]
 8000518:	697b      	ldr	r3, [r7, #20]
 800051a:	f003 0307 	and.w	r3, r3, #7
 800051e:	009b      	lsls	r3, r3, #2
 8000520:	fa02 f303 	lsl.w	r3, r2, r3
 8000524:	693a      	ldr	r2, [r7, #16]
 8000526:	4313      	orrs	r3, r2
 8000528:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	08da      	lsrs	r2, r3, #3
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	3208      	adds	r2, #8
 8000532:	6939      	ldr	r1, [r7, #16]
 8000534:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800053e:	697b      	ldr	r3, [r7, #20]
 8000540:	005b      	lsls	r3, r3, #1
 8000542:	2203      	movs	r2, #3
 8000544:	fa02 f303 	lsl.w	r3, r2, r3
 8000548:	43db      	mvns	r3, r3
 800054a:	693a      	ldr	r2, [r7, #16]
 800054c:	4013      	ands	r3, r2
 800054e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	685b      	ldr	r3, [r3, #4]
 8000554:	f003 0203 	and.w	r2, r3, #3
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	005b      	lsls	r3, r3, #1
 800055c:	fa02 f303 	lsl.w	r3, r2, r3
 8000560:	693a      	ldr	r2, [r7, #16]
 8000562:	4313      	orrs	r3, r2
 8000564:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	693a      	ldr	r2, [r7, #16]
 800056a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800056c:	683b      	ldr	r3, [r7, #0]
 800056e:	685b      	ldr	r3, [r3, #4]
 8000570:	2b01      	cmp	r3, #1
 8000572:	d00b      	beq.n	800058c <HAL_GPIO_Init+0xd4>
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	685b      	ldr	r3, [r3, #4]
 8000578:	2b02      	cmp	r3, #2
 800057a:	d007      	beq.n	800058c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000580:	2b11      	cmp	r3, #17
 8000582:	d003      	beq.n	800058c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000584:	683b      	ldr	r3, [r7, #0]
 8000586:	685b      	ldr	r3, [r3, #4]
 8000588:	2b12      	cmp	r3, #18
 800058a:	d130      	bne.n	80005ee <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	689b      	ldr	r3, [r3, #8]
 8000590:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000592:	697b      	ldr	r3, [r7, #20]
 8000594:	005b      	lsls	r3, r3, #1
 8000596:	2203      	movs	r2, #3
 8000598:	fa02 f303 	lsl.w	r3, r2, r3
 800059c:	43db      	mvns	r3, r3
 800059e:	693a      	ldr	r2, [r7, #16]
 80005a0:	4013      	ands	r3, r2
 80005a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	68da      	ldr	r2, [r3, #12]
 80005a8:	697b      	ldr	r3, [r7, #20]
 80005aa:	005b      	lsls	r3, r3, #1
 80005ac:	fa02 f303 	lsl.w	r3, r2, r3
 80005b0:	693a      	ldr	r2, [r7, #16]
 80005b2:	4313      	orrs	r3, r2
 80005b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	693a      	ldr	r2, [r7, #16]
 80005ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	685b      	ldr	r3, [r3, #4]
 80005c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80005c2:	2201      	movs	r2, #1
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	fa02 f303 	lsl.w	r3, r2, r3
 80005ca:	43db      	mvns	r3, r3
 80005cc:	693a      	ldr	r2, [r7, #16]
 80005ce:	4013      	ands	r3, r2
 80005d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	091b      	lsrs	r3, r3, #4
 80005d8:	f003 0201 	and.w	r2, r3, #1
 80005dc:	697b      	ldr	r3, [r7, #20]
 80005de:	fa02 f303 	lsl.w	r3, r2, r3
 80005e2:	693a      	ldr	r2, [r7, #16]
 80005e4:	4313      	orrs	r3, r2
 80005e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	693a      	ldr	r2, [r7, #16]
 80005ec:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	685b      	ldr	r3, [r3, #4]
 80005f2:	f003 0303 	and.w	r3, r3, #3
 80005f6:	2b03      	cmp	r3, #3
 80005f8:	d118      	bne.n	800062c <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80005fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000600:	2201      	movs	r2, #1
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	fa02 f303 	lsl.w	r3, r2, r3
 8000608:	43db      	mvns	r3, r3
 800060a:	693a      	ldr	r2, [r7, #16]
 800060c:	4013      	ands	r3, r2
 800060e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	685b      	ldr	r3, [r3, #4]
 8000614:	08db      	lsrs	r3, r3, #3
 8000616:	f003 0201 	and.w	r2, r3, #1
 800061a:	697b      	ldr	r3, [r7, #20]
 800061c:	fa02 f303 	lsl.w	r3, r2, r3
 8000620:	693a      	ldr	r2, [r7, #16]
 8000622:	4313      	orrs	r3, r2
 8000624:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	693a      	ldr	r2, [r7, #16]
 800062a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	68db      	ldr	r3, [r3, #12]
 8000630:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	005b      	lsls	r3, r3, #1
 8000636:	2203      	movs	r2, #3
 8000638:	fa02 f303 	lsl.w	r3, r2, r3
 800063c:	43db      	mvns	r3, r3
 800063e:	693a      	ldr	r2, [r7, #16]
 8000640:	4013      	ands	r3, r2
 8000642:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	689a      	ldr	r2, [r3, #8]
 8000648:	697b      	ldr	r3, [r7, #20]
 800064a:	005b      	lsls	r3, r3, #1
 800064c:	fa02 f303 	lsl.w	r3, r2, r3
 8000650:	693a      	ldr	r2, [r7, #16]
 8000652:	4313      	orrs	r3, r2
 8000654:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	693a      	ldr	r2, [r7, #16]
 800065a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	685b      	ldr	r3, [r3, #4]
 8000660:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000664:	2b00      	cmp	r3, #0
 8000666:	f000 80ac 	beq.w	80007c2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800066a:	4b5e      	ldr	r3, [pc, #376]	; (80007e4 <HAL_GPIO_Init+0x32c>)
 800066c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800066e:	4a5d      	ldr	r2, [pc, #372]	; (80007e4 <HAL_GPIO_Init+0x32c>)
 8000670:	f043 0301 	orr.w	r3, r3, #1
 8000674:	6613      	str	r3, [r2, #96]	; 0x60
 8000676:	4b5b      	ldr	r3, [pc, #364]	; (80007e4 <HAL_GPIO_Init+0x32c>)
 8000678:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800067a:	f003 0301 	and.w	r3, r3, #1
 800067e:	60bb      	str	r3, [r7, #8]
 8000680:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000682:	4a59      	ldr	r2, [pc, #356]	; (80007e8 <HAL_GPIO_Init+0x330>)
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	089b      	lsrs	r3, r3, #2
 8000688:	3302      	adds	r3, #2
 800068a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800068e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	f003 0303 	and.w	r3, r3, #3
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	220f      	movs	r2, #15
 800069a:	fa02 f303 	lsl.w	r3, r2, r3
 800069e:	43db      	mvns	r3, r3
 80006a0:	693a      	ldr	r2, [r7, #16]
 80006a2:	4013      	ands	r3, r2
 80006a4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80006ac:	d025      	beq.n	80006fa <HAL_GPIO_Init+0x242>
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	4a4e      	ldr	r2, [pc, #312]	; (80007ec <HAL_GPIO_Init+0x334>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d01f      	beq.n	80006f6 <HAL_GPIO_Init+0x23e>
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	4a4d      	ldr	r2, [pc, #308]	; (80007f0 <HAL_GPIO_Init+0x338>)
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d019      	beq.n	80006f2 <HAL_GPIO_Init+0x23a>
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	4a4c      	ldr	r2, [pc, #304]	; (80007f4 <HAL_GPIO_Init+0x33c>)
 80006c2:	4293      	cmp	r3, r2
 80006c4:	d013      	beq.n	80006ee <HAL_GPIO_Init+0x236>
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	4a4b      	ldr	r2, [pc, #300]	; (80007f8 <HAL_GPIO_Init+0x340>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d00d      	beq.n	80006ea <HAL_GPIO_Init+0x232>
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	4a4a      	ldr	r2, [pc, #296]	; (80007fc <HAL_GPIO_Init+0x344>)
 80006d2:	4293      	cmp	r3, r2
 80006d4:	d007      	beq.n	80006e6 <HAL_GPIO_Init+0x22e>
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	4a49      	ldr	r2, [pc, #292]	; (8000800 <HAL_GPIO_Init+0x348>)
 80006da:	4293      	cmp	r3, r2
 80006dc:	d101      	bne.n	80006e2 <HAL_GPIO_Init+0x22a>
 80006de:	2306      	movs	r3, #6
 80006e0:	e00c      	b.n	80006fc <HAL_GPIO_Init+0x244>
 80006e2:	2307      	movs	r3, #7
 80006e4:	e00a      	b.n	80006fc <HAL_GPIO_Init+0x244>
 80006e6:	2305      	movs	r3, #5
 80006e8:	e008      	b.n	80006fc <HAL_GPIO_Init+0x244>
 80006ea:	2304      	movs	r3, #4
 80006ec:	e006      	b.n	80006fc <HAL_GPIO_Init+0x244>
 80006ee:	2303      	movs	r3, #3
 80006f0:	e004      	b.n	80006fc <HAL_GPIO_Init+0x244>
 80006f2:	2302      	movs	r3, #2
 80006f4:	e002      	b.n	80006fc <HAL_GPIO_Init+0x244>
 80006f6:	2301      	movs	r3, #1
 80006f8:	e000      	b.n	80006fc <HAL_GPIO_Init+0x244>
 80006fa:	2300      	movs	r3, #0
 80006fc:	697a      	ldr	r2, [r7, #20]
 80006fe:	f002 0203 	and.w	r2, r2, #3
 8000702:	0092      	lsls	r2, r2, #2
 8000704:	4093      	lsls	r3, r2
 8000706:	693a      	ldr	r2, [r7, #16]
 8000708:	4313      	orrs	r3, r2
 800070a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800070c:	4936      	ldr	r1, [pc, #216]	; (80007e8 <HAL_GPIO_Init+0x330>)
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	089b      	lsrs	r3, r3, #2
 8000712:	3302      	adds	r3, #2
 8000714:	693a      	ldr	r2, [r7, #16]
 8000716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800071a:	4b3a      	ldr	r3, [pc, #232]	; (8000804 <HAL_GPIO_Init+0x34c>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000720:	68fb      	ldr	r3, [r7, #12]
 8000722:	43db      	mvns	r3, r3
 8000724:	693a      	ldr	r2, [r7, #16]
 8000726:	4013      	ands	r3, r2
 8000728:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	685b      	ldr	r3, [r3, #4]
 800072e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000732:	2b00      	cmp	r3, #0
 8000734:	d003      	beq.n	800073e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000736:	693a      	ldr	r2, [r7, #16]
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	4313      	orrs	r3, r2
 800073c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800073e:	4a31      	ldr	r2, [pc, #196]	; (8000804 <HAL_GPIO_Init+0x34c>)
 8000740:	693b      	ldr	r3, [r7, #16]
 8000742:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000744:	4b2f      	ldr	r3, [pc, #188]	; (8000804 <HAL_GPIO_Init+0x34c>)
 8000746:	685b      	ldr	r3, [r3, #4]
 8000748:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	43db      	mvns	r3, r3
 800074e:	693a      	ldr	r2, [r7, #16]
 8000750:	4013      	ands	r3, r2
 8000752:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800075c:	2b00      	cmp	r3, #0
 800075e:	d003      	beq.n	8000768 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000760:	693a      	ldr	r2, [r7, #16]
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	4313      	orrs	r3, r2
 8000766:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000768:	4a26      	ldr	r2, [pc, #152]	; (8000804 <HAL_GPIO_Init+0x34c>)
 800076a:	693b      	ldr	r3, [r7, #16]
 800076c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800076e:	4b25      	ldr	r3, [pc, #148]	; (8000804 <HAL_GPIO_Init+0x34c>)
 8000770:	689b      	ldr	r3, [r3, #8]
 8000772:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	43db      	mvns	r3, r3
 8000778:	693a      	ldr	r2, [r7, #16]
 800077a:	4013      	ands	r3, r2
 800077c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	685b      	ldr	r3, [r3, #4]
 8000782:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000786:	2b00      	cmp	r3, #0
 8000788:	d003      	beq.n	8000792 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800078a:	693a      	ldr	r2, [r7, #16]
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	4313      	orrs	r3, r2
 8000790:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000792:	4a1c      	ldr	r2, [pc, #112]	; (8000804 <HAL_GPIO_Init+0x34c>)
 8000794:	693b      	ldr	r3, [r7, #16]
 8000796:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000798:	4b1a      	ldr	r3, [pc, #104]	; (8000804 <HAL_GPIO_Init+0x34c>)
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	43db      	mvns	r3, r3
 80007a2:	693a      	ldr	r2, [r7, #16]
 80007a4:	4013      	ands	r3, r2
 80007a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	685b      	ldr	r3, [r3, #4]
 80007ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d003      	beq.n	80007bc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80007b4:	693a      	ldr	r2, [r7, #16]
 80007b6:	68fb      	ldr	r3, [r7, #12]
 80007b8:	4313      	orrs	r3, r2
 80007ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80007bc:	4a11      	ldr	r2, [pc, #68]	; (8000804 <HAL_GPIO_Init+0x34c>)
 80007be:	693b      	ldr	r3, [r7, #16]
 80007c0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80007c2:	697b      	ldr	r3, [r7, #20]
 80007c4:	3301      	adds	r3, #1
 80007c6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	681a      	ldr	r2, [r3, #0]
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	fa22 f303 	lsr.w	r3, r2, r3
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	f47f ae78 	bne.w	80004c8 <HAL_GPIO_Init+0x10>
  }
}
 80007d8:	bf00      	nop
 80007da:	371c      	adds	r7, #28
 80007dc:	46bd      	mov	sp, r7
 80007de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e2:	4770      	bx	lr
 80007e4:	40021000 	.word	0x40021000
 80007e8:	40010000 	.word	0x40010000
 80007ec:	48000400 	.word	0x48000400
 80007f0:	48000800 	.word	0x48000800
 80007f4:	48000c00 	.word	0x48000c00
 80007f8:	48001000 	.word	0x48001000
 80007fc:	48001400 	.word	0x48001400
 8000800:	48001800 	.word	0x48001800
 8000804:	40010400 	.word	0x40010400

08000808 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
 8000810:	460b      	mov	r3, r1
 8000812:	807b      	strh	r3, [r7, #2]
 8000814:	4613      	mov	r3, r2
 8000816:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000818:	787b      	ldrb	r3, [r7, #1]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d003      	beq.n	8000826 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800081e:	887a      	ldrh	r2, [r7, #2]
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000824:	e002      	b.n	800082c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000826:	887a      	ldrh	r2, [r7, #2]
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800082c:	bf00      	nop
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr

08000838 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	460b      	mov	r3, r1
 8000842:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	695a      	ldr	r2, [r3, #20]
 8000848:	887b      	ldrh	r3, [r7, #2]
 800084a:	4013      	ands	r3, r2
 800084c:	2b00      	cmp	r3, #0
 800084e:	d003      	beq.n	8000858 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000850:	887a      	ldrh	r2, [r7, #2]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000856:	e002      	b.n	800085e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000858:	887a      	ldrh	r2, [r7, #2]
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	619a      	str	r2, [r3, #24]
}
 800085e:	bf00      	nop
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
	...

0800086c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b086      	sub	sp, #24
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d101      	bne.n	800087e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 800087a:	2301      	movs	r3, #1
 800087c:	e0af      	b.n	80009de <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000884:	b2db      	uxtb	r3, r3
 8000886:	2b00      	cmp	r3, #0
 8000888:	d106      	bne.n	8000898 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	2200      	movs	r2, #0
 800088e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8000892:	6878      	ldr	r0, [r7, #4]
 8000894:	f002 fafe 	bl	8002e94 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	2202      	movs	r2, #2
 800089c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	f022 0201 	bic.w	r2, r2, #1
 80008ae:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80008b0:	2300      	movs	r3, #0
 80008b2:	617b      	str	r3, [r7, #20]
 80008b4:	e00a      	b.n	80008cc <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681a      	ldr	r2, [r3, #0]
 80008ba:	697b      	ldr	r3, [r7, #20]
 80008bc:	3304      	adds	r3, #4
 80008be:	009b      	lsls	r3, r3, #2
 80008c0:	4413      	add	r3, r2
 80008c2:	2200      	movs	r2, #0
 80008c4:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	3301      	adds	r3, #1
 80008ca:	617b      	str	r3, [r7, #20]
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	2b0f      	cmp	r3, #15
 80008d0:	d9f1      	bls.n	80008b6 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	689a      	ldr	r2, [r3, #8]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	f042 0204 	orr.w	r2, r2, #4
 80008e0:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	685a      	ldr	r2, [r3, #4]
 80008e8:	4b3f      	ldr	r3, [pc, #252]	; (80009e8 <HAL_LCD_Init+0x17c>)
 80008ea:	4013      	ands	r3, r2
 80008ec:	687a      	ldr	r2, [r7, #4]
 80008ee:	6851      	ldr	r1, [r2, #4]
 80008f0:	687a      	ldr	r2, [r7, #4]
 80008f2:	6892      	ldr	r2, [r2, #8]
 80008f4:	4311      	orrs	r1, r2
 80008f6:	687a      	ldr	r2, [r7, #4]
 80008f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80008fa:	4311      	orrs	r1, r2
 80008fc:	687a      	ldr	r2, [r7, #4]
 80008fe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8000900:	4311      	orrs	r1, r2
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	69d2      	ldr	r2, [r2, #28]
 8000906:	4311      	orrs	r1, r2
 8000908:	687a      	ldr	r2, [r7, #4]
 800090a:	6a12      	ldr	r2, [r2, #32]
 800090c:	4311      	orrs	r1, r2
 800090e:	687a      	ldr	r2, [r7, #4]
 8000910:	6992      	ldr	r2, [r2, #24]
 8000912:	4311      	orrs	r1, r2
 8000914:	687a      	ldr	r2, [r7, #4]
 8000916:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000918:	4311      	orrs	r1, r2
 800091a:	687a      	ldr	r2, [r7, #4]
 800091c:	6812      	ldr	r2, [r2, #0]
 800091e:	430b      	orrs	r3, r1
 8000920:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8000922:	6878      	ldr	r0, [r7, #4]
 8000924:	f000 f94c 	bl	8000bc0 <LCD_WaitForSynchro>
 8000928:	4603      	mov	r3, r0
 800092a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 800092c:	7cfb      	ldrb	r3, [r7, #19]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d001      	beq.n	8000936 <HAL_LCD_Init+0xca>
  {
    return status;
 8000932:	7cfb      	ldrb	r3, [r7, #19]
 8000934:	e053      	b.n	80009de <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	68da      	ldr	r2, [r3, #12]
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	691b      	ldr	r3, [r3, #16]
 8000948:	431a      	orrs	r2, r3
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	695b      	ldr	r3, [r3, #20]
 800094e:	431a      	orrs	r2, r3
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000954:	431a      	orrs	r2, r3
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	430a      	orrs	r2, r1
 800095c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	f042 0201 	orr.w	r2, r2, #1
 800096c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800096e:	f7ff fc8f 	bl	8000290 <HAL_GetTick>
 8000972:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8000974:	e00c      	b.n	8000990 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000976:	f7ff fc8b 	bl	8000290 <HAL_GetTick>
 800097a:	4602      	mov	r2, r0
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	1ad3      	subs	r3, r2, r3
 8000980:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000984:	d904      	bls.n	8000990 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	2208      	movs	r2, #8
 800098a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800098c:	2303      	movs	r3, #3
 800098e:	e026      	b.n	80009de <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	689b      	ldr	r3, [r3, #8]
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	2b01      	cmp	r3, #1
 800099c:	d1eb      	bne.n	8000976 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 800099e:	f7ff fc77 	bl	8000290 <HAL_GetTick>
 80009a2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80009a4:	e00c      	b.n	80009c0 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80009a6:	f7ff fc73 	bl	8000290 <HAL_GetTick>
 80009aa:	4602      	mov	r2, r0
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	1ad3      	subs	r3, r2, r3
 80009b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80009b4:	d904      	bls.n	80009c0 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	2210      	movs	r2, #16
 80009ba:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80009bc:	2303      	movs	r3, #3
 80009be:	e00e      	b.n	80009de <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	689b      	ldr	r3, [r3, #8]
 80009c6:	f003 0310 	and.w	r3, r3, #16
 80009ca:	2b10      	cmp	r3, #16
 80009cc:	d1eb      	bne.n	80009a6 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	2200      	movs	r2, #0
 80009d2:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2201      	movs	r2, #1
 80009d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 80009dc:	7cfb      	ldrb	r3, [r7, #19]
}
 80009de:	4618      	mov	r0, r3
 80009e0:	3718      	adds	r7, #24
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	fc00000e 	.word	0xfc00000e

080009ec <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b086      	sub	sp, #24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
 80009f8:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000a00:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8000a02:	7dfb      	ldrb	r3, [r7, #23]
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d002      	beq.n	8000a0e <HAL_LCD_Write+0x22>
 8000a08:	7dfb      	ldrb	r3, [r7, #23]
 8000a0a:	2b02      	cmp	r3, #2
 8000a0c:	d144      	bne.n	8000a98 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	2b01      	cmp	r3, #1
 8000a18:	d12a      	bne.n	8000a70 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d101      	bne.n	8000a28 <HAL_LCD_Write+0x3c>
 8000a24:	2302      	movs	r3, #2
 8000a26:	e038      	b.n	8000a9a <HAL_LCD_Write+0xae>
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	2202      	movs	r2, #2
 8000a34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8000a38:	f7ff fc2a 	bl	8000290 <HAL_GetTick>
 8000a3c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000a3e:	e010      	b.n	8000a62 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000a40:	f7ff fc26 	bl	8000290 <HAL_GetTick>
 8000a44:	4602      	mov	r2, r0
 8000a46:	693b      	ldr	r3, [r7, #16]
 8000a48:	1ad3      	subs	r3, r2, r3
 8000a4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a4e:	d908      	bls.n	8000a62 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	2202      	movs	r2, #2
 8000a54:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	2200      	movs	r2, #0
 8000a5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8000a5e:	2303      	movs	r3, #3
 8000a60:	e01b      	b.n	8000a9a <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	689b      	ldr	r3, [r3, #8]
 8000a68:	f003 0304 	and.w	r3, r3, #4
 8000a6c:	2b04      	cmp	r3, #4
 8000a6e:	d0e7      	beq.n	8000a40 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	681a      	ldr	r2, [r3, #0]
 8000a74:	68bb      	ldr	r3, [r7, #8]
 8000a76:	3304      	adds	r3, #4
 8000a78:	009b      	lsls	r3, r3, #2
 8000a7a:	4413      	add	r3, r2
 8000a7c:	685a      	ldr	r2, [r3, #4]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	401a      	ands	r2, r3
 8000a82:	68fb      	ldr	r3, [r7, #12]
 8000a84:	6819      	ldr	r1, [r3, #0]
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	431a      	orrs	r2, r3
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	3304      	adds	r3, #4
 8000a8e:	009b      	lsls	r3, r3, #2
 8000a90:	440b      	add	r3, r1
 8000a92:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8000a94:	2300      	movs	r3, #0
 8000a96:	e000      	b.n	8000a9a <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8000a98:	2301      	movs	r3, #1
  }
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	3718      	adds	r7, #24
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b086      	sub	sp, #24
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000ab4:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8000ab6:	7cbb      	ldrb	r3, [r7, #18]
 8000ab8:	2b01      	cmp	r3, #1
 8000aba:	d002      	beq.n	8000ac2 <HAL_LCD_Clear+0x20>
 8000abc:	7cbb      	ldrb	r3, [r7, #18]
 8000abe:	2b02      	cmp	r3, #2
 8000ac0:	d140      	bne.n	8000b44 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000ac8:	2b01      	cmp	r3, #1
 8000aca:	d101      	bne.n	8000ad0 <HAL_LCD_Clear+0x2e>
 8000acc:	2302      	movs	r3, #2
 8000ace:	e03a      	b.n	8000b46 <HAL_LCD_Clear+0xa4>
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	2202      	movs	r2, #2
 8000adc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8000ae0:	f7ff fbd6 	bl	8000290 <HAL_GetTick>
 8000ae4:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000ae6:	e010      	b.n	8000b0a <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000ae8:	f7ff fbd2 	bl	8000290 <HAL_GetTick>
 8000aec:	4602      	mov	r2, r0
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	1ad3      	subs	r3, r2, r3
 8000af2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000af6:	d908      	bls.n	8000b0a <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2202      	movs	r2, #2
 8000afc:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	2200      	movs	r2, #0
 8000b02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8000b06:	2303      	movs	r3, #3
 8000b08:	e01d      	b.n	8000b46 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	689b      	ldr	r3, [r3, #8]
 8000b10:	f003 0304 	and.w	r3, r3, #4
 8000b14:	2b04      	cmp	r3, #4
 8000b16:	d0e7      	beq.n	8000ae8 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000b18:	2300      	movs	r3, #0
 8000b1a:	617b      	str	r3, [r7, #20]
 8000b1c:	e00a      	b.n	8000b34 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	3304      	adds	r3, #4
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	4413      	add	r3, r2
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	3301      	adds	r3, #1
 8000b32:	617b      	str	r3, [r7, #20]
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	2b0f      	cmp	r3, #15
 8000b38:	d9f1      	bls.n	8000b1e <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8000b3a:	6878      	ldr	r0, [r7, #4]
 8000b3c:	f000 f807 	bl	8000b4e <HAL_LCD_UpdateDisplayRequest>
 8000b40:	4603      	mov	r3, r0
 8000b42:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8000b44:	7cfb      	ldrb	r3, [r7, #19]
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3718      	adds	r7, #24
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}

08000b4e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8000b4e:	b580      	push	{r7, lr}
 8000b50:	b084      	sub	sp, #16
 8000b52:	af00      	add	r7, sp, #0
 8000b54:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	2208      	movs	r2, #8
 8000b5c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	689a      	ldr	r2, [r3, #8]
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	f042 0204 	orr.w	r2, r2, #4
 8000b6c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000b6e:	f7ff fb8f 	bl	8000290 <HAL_GetTick>
 8000b72:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8000b74:	e010      	b.n	8000b98 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000b76:	f7ff fb8b 	bl	8000290 <HAL_GetTick>
 8000b7a:	4602      	mov	r2, r0
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	1ad3      	subs	r3, r2, r3
 8000b80:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000b84:	d908      	bls.n	8000b98 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2204      	movs	r2, #4
 8000b8a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2200      	movs	r2, #0
 8000b90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8000b94:	2303      	movs	r3, #3
 8000b96:	e00f      	b.n	8000bb8 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	689b      	ldr	r3, [r3, #8]
 8000b9e:	f003 0308 	and.w	r3, r3, #8
 8000ba2:	2b08      	cmp	r3, #8
 8000ba4:	d1e7      	bne.n	8000b76 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	2201      	movs	r2, #1
 8000baa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8000bb6:	2300      	movs	r3, #0
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3710      	adds	r7, #16
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}

08000bc0 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000bc8:	f7ff fb62 	bl	8000290 <HAL_GetTick>
 8000bcc:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8000bce:	e00c      	b.n	8000bea <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8000bd0:	f7ff fb5e 	bl	8000290 <HAL_GetTick>
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	1ad3      	subs	r3, r2, r3
 8000bda:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000bde:	d904      	bls.n	8000bea <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	2201      	movs	r2, #1
 8000be4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8000be6:	2303      	movs	r3, #3
 8000be8:	e007      	b.n	8000bfa <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	689b      	ldr	r3, [r3, #8]
 8000bf0:	f003 0320 	and.w	r3, r3, #32
 8000bf4:	2b20      	cmp	r3, #32
 8000bf6:	d1eb      	bne.n	8000bd0 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8000bf8:	2300      	movs	r3, #0
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3710      	adds	r7, #16
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
	...

08000c04 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000c08:	4b04      	ldr	r3, [pc, #16]	; (8000c1c <HAL_PWREx_GetVoltageRange+0x18>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop
 8000c1c:	40007000 	.word	0x40007000

08000c20 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000c2e:	d130      	bne.n	8000c92 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000c30:	4b23      	ldr	r3, [pc, #140]	; (8000cc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000c38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000c3c:	d038      	beq.n	8000cb0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c3e:	4b20      	ldr	r3, [pc, #128]	; (8000cc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000c46:	4a1e      	ldr	r2, [pc, #120]	; (8000cc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c48:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c4c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000c4e:	4b1d      	ldr	r3, [pc, #116]	; (8000cc4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	2232      	movs	r2, #50	; 0x32
 8000c54:	fb02 f303 	mul.w	r3, r2, r3
 8000c58:	4a1b      	ldr	r2, [pc, #108]	; (8000cc8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8000c5e:	0c9b      	lsrs	r3, r3, #18
 8000c60:	3301      	adds	r3, #1
 8000c62:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c64:	e002      	b.n	8000c6c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	3b01      	subs	r3, #1
 8000c6a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c6c:	4b14      	ldr	r3, [pc, #80]	; (8000cc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c6e:	695b      	ldr	r3, [r3, #20]
 8000c70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c78:	d102      	bne.n	8000c80 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d1f2      	bne.n	8000c66 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c80:	4b0f      	ldr	r3, [pc, #60]	; (8000cc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c82:	695b      	ldr	r3, [r3, #20]
 8000c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c8c:	d110      	bne.n	8000cb0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000c8e:	2303      	movs	r3, #3
 8000c90:	e00f      	b.n	8000cb2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c92:	4b0b      	ldr	r3, [pc, #44]	; (8000cc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000c9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c9e:	d007      	beq.n	8000cb0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000ca0:	4b07      	ldr	r3, [pc, #28]	; (8000cc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000ca8:	4a05      	ldr	r2, [pc, #20]	; (8000cc0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000caa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cae:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000cb0:	2300      	movs	r3, #0
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3714      	adds	r7, #20
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	40007000 	.word	0x40007000
 8000cc4:	20000008 	.word	0x20000008
 8000cc8:	431bde83 	.word	0x431bde83

08000ccc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b088      	sub	sp, #32
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d101      	bne.n	8000cde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e39d      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000cde:	4ba4      	ldr	r3, [pc, #656]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	f003 030c 	and.w	r3, r3, #12
 8000ce6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000ce8:	4ba1      	ldr	r3, [pc, #644]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000cea:	68db      	ldr	r3, [r3, #12]
 8000cec:	f003 0303 	and.w	r3, r3, #3
 8000cf0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f003 0310 	and.w	r3, r3, #16
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	f000 80e1 	beq.w	8000ec2 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000d00:	69bb      	ldr	r3, [r7, #24]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d007      	beq.n	8000d16 <HAL_RCC_OscConfig+0x4a>
 8000d06:	69bb      	ldr	r3, [r7, #24]
 8000d08:	2b0c      	cmp	r3, #12
 8000d0a:	f040 8088 	bne.w	8000e1e <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	f040 8084 	bne.w	8000e1e <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000d16:	4b96      	ldr	r3, [pc, #600]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f003 0302 	and.w	r3, r3, #2
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d005      	beq.n	8000d2e <HAL_RCC_OscConfig+0x62>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	699b      	ldr	r3, [r3, #24]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d101      	bne.n	8000d2e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e375      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	6a1a      	ldr	r2, [r3, #32]
 8000d32:	4b8f      	ldr	r3, [pc, #572]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f003 0308 	and.w	r3, r3, #8
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d004      	beq.n	8000d48 <HAL_RCC_OscConfig+0x7c>
 8000d3e:	4b8c      	ldr	r3, [pc, #560]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000d46:	e005      	b.n	8000d54 <HAL_RCC_OscConfig+0x88>
 8000d48:	4b89      	ldr	r3, [pc, #548]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000d4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000d4e:	091b      	lsrs	r3, r3, #4
 8000d50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000d54:	4293      	cmp	r3, r2
 8000d56:	d223      	bcs.n	8000da0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6a1b      	ldr	r3, [r3, #32]
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f000 fcd1 	bl	8001704 <RCC_SetFlashLatencyFromMSIRange>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	e356      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d6c:	4b80      	ldr	r3, [pc, #512]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a7f      	ldr	r2, [pc, #508]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000d72:	f043 0308 	orr.w	r3, r3, #8
 8000d76:	6013      	str	r3, [r2, #0]
 8000d78:	4b7d      	ldr	r3, [pc, #500]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6a1b      	ldr	r3, [r3, #32]
 8000d84:	497a      	ldr	r1, [pc, #488]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000d86:	4313      	orrs	r3, r2
 8000d88:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d8a:	4b79      	ldr	r3, [pc, #484]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	69db      	ldr	r3, [r3, #28]
 8000d96:	021b      	lsls	r3, r3, #8
 8000d98:	4975      	ldr	r1, [pc, #468]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	604b      	str	r3, [r1, #4]
 8000d9e:	e022      	b.n	8000de6 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000da0:	4b73      	ldr	r3, [pc, #460]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a72      	ldr	r2, [pc, #456]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000da6:	f043 0308 	orr.w	r3, r3, #8
 8000daa:	6013      	str	r3, [r2, #0]
 8000dac:	4b70      	ldr	r3, [pc, #448]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	6a1b      	ldr	r3, [r3, #32]
 8000db8:	496d      	ldr	r1, [pc, #436]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000dbe:	4b6c      	ldr	r3, [pc, #432]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	69db      	ldr	r3, [r3, #28]
 8000dca:	021b      	lsls	r3, r3, #8
 8000dcc:	4968      	ldr	r1, [pc, #416]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6a1b      	ldr	r3, [r3, #32]
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f000 fc94 	bl	8001704 <RCC_SetFlashLatencyFromMSIRange>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	e319      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000de6:	f000 fc03 	bl	80015f0 <HAL_RCC_GetSysClockFreq>
 8000dea:	4601      	mov	r1, r0
 8000dec:	4b60      	ldr	r3, [pc, #384]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	091b      	lsrs	r3, r3, #4
 8000df2:	f003 030f 	and.w	r3, r3, #15
 8000df6:	4a5f      	ldr	r2, [pc, #380]	; (8000f74 <HAL_RCC_OscConfig+0x2a8>)
 8000df8:	5cd3      	ldrb	r3, [r2, r3]
 8000dfa:	f003 031f 	and.w	r3, r3, #31
 8000dfe:	fa21 f303 	lsr.w	r3, r1, r3
 8000e02:	4a5d      	ldr	r2, [pc, #372]	; (8000f78 <HAL_RCC_OscConfig+0x2ac>)
 8000e04:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000e06:	4b5d      	ldr	r3, [pc, #372]	; (8000f7c <HAL_RCC_OscConfig+0x2b0>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f7ff f9f4 	bl	80001f8 <HAL_InitTick>
 8000e10:	4603      	mov	r3, r0
 8000e12:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000e14:	7bfb      	ldrb	r3, [r7, #15]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d052      	beq.n	8000ec0 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8000e1a:	7bfb      	ldrb	r3, [r7, #15]
 8000e1c:	e2fd      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	699b      	ldr	r3, [r3, #24]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d032      	beq.n	8000e8c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000e26:	4b52      	ldr	r3, [pc, #328]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a51      	ldr	r2, [pc, #324]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000e2c:	f043 0301 	orr.w	r3, r3, #1
 8000e30:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e32:	f7ff fa2d 	bl	8000290 <HAL_GetTick>
 8000e36:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e38:	e008      	b.n	8000e4c <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e3a:	f7ff fa29 	bl	8000290 <HAL_GetTick>
 8000e3e:	4602      	mov	r2, r0
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	2b02      	cmp	r3, #2
 8000e46:	d901      	bls.n	8000e4c <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	e2e6      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e4c:	4b48      	ldr	r3, [pc, #288]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f003 0302 	and.w	r3, r3, #2
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d0f0      	beq.n	8000e3a <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e58:	4b45      	ldr	r3, [pc, #276]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a44      	ldr	r2, [pc, #272]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000e5e:	f043 0308 	orr.w	r3, r3, #8
 8000e62:	6013      	str	r3, [r2, #0]
 8000e64:	4b42      	ldr	r3, [pc, #264]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6a1b      	ldr	r3, [r3, #32]
 8000e70:	493f      	ldr	r1, [pc, #252]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000e72:	4313      	orrs	r3, r2
 8000e74:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e76:	4b3e      	ldr	r3, [pc, #248]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	69db      	ldr	r3, [r3, #28]
 8000e82:	021b      	lsls	r3, r3, #8
 8000e84:	493a      	ldr	r1, [pc, #232]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000e86:	4313      	orrs	r3, r2
 8000e88:	604b      	str	r3, [r1, #4]
 8000e8a:	e01a      	b.n	8000ec2 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000e8c:	4b38      	ldr	r3, [pc, #224]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a37      	ldr	r2, [pc, #220]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000e92:	f023 0301 	bic.w	r3, r3, #1
 8000e96:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e98:	f7ff f9fa 	bl	8000290 <HAL_GetTick>
 8000e9c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e9e:	e008      	b.n	8000eb2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ea0:	f7ff f9f6 	bl	8000290 <HAL_GetTick>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	1ad3      	subs	r3, r2, r3
 8000eaa:	2b02      	cmp	r3, #2
 8000eac:	d901      	bls.n	8000eb2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000eae:	2303      	movs	r3, #3
 8000eb0:	e2b3      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000eb2:	4b2f      	ldr	r3, [pc, #188]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f003 0302 	and.w	r3, r3, #2
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d1f0      	bne.n	8000ea0 <HAL_RCC_OscConfig+0x1d4>
 8000ebe:	e000      	b.n	8000ec2 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ec0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f003 0301 	and.w	r3, r3, #1
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d074      	beq.n	8000fb8 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000ece:	69bb      	ldr	r3, [r7, #24]
 8000ed0:	2b08      	cmp	r3, #8
 8000ed2:	d005      	beq.n	8000ee0 <HAL_RCC_OscConfig+0x214>
 8000ed4:	69bb      	ldr	r3, [r7, #24]
 8000ed6:	2b0c      	cmp	r3, #12
 8000ed8:	d10e      	bne.n	8000ef8 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	2b03      	cmp	r3, #3
 8000ede:	d10b      	bne.n	8000ef8 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ee0:	4b23      	ldr	r3, [pc, #140]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d064      	beq.n	8000fb6 <HAL_RCC_OscConfig+0x2ea>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d160      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	e290      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f00:	d106      	bne.n	8000f10 <HAL_RCC_OscConfig+0x244>
 8000f02:	4b1b      	ldr	r3, [pc, #108]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a1a      	ldr	r2, [pc, #104]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000f08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f0c:	6013      	str	r3, [r2, #0]
 8000f0e:	e01d      	b.n	8000f4c <HAL_RCC_OscConfig+0x280>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f18:	d10c      	bne.n	8000f34 <HAL_RCC_OscConfig+0x268>
 8000f1a:	4b15      	ldr	r3, [pc, #84]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a14      	ldr	r2, [pc, #80]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000f20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f24:	6013      	str	r3, [r2, #0]
 8000f26:	4b12      	ldr	r3, [pc, #72]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a11      	ldr	r2, [pc, #68]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000f2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f30:	6013      	str	r3, [r2, #0]
 8000f32:	e00b      	b.n	8000f4c <HAL_RCC_OscConfig+0x280>
 8000f34:	4b0e      	ldr	r3, [pc, #56]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	4a0d      	ldr	r2, [pc, #52]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000f3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f3e:	6013      	str	r3, [r2, #0]
 8000f40:	4b0b      	ldr	r3, [pc, #44]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a0a      	ldr	r2, [pc, #40]	; (8000f70 <HAL_RCC_OscConfig+0x2a4>)
 8000f46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d01c      	beq.n	8000f8e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f54:	f7ff f99c 	bl	8000290 <HAL_GetTick>
 8000f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f5a:	e011      	b.n	8000f80 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f5c:	f7ff f998 	bl	8000290 <HAL_GetTick>
 8000f60:	4602      	mov	r2, r0
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	2b64      	cmp	r3, #100	; 0x64
 8000f68:	d90a      	bls.n	8000f80 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	e255      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
 8000f6e:	bf00      	nop
 8000f70:	40021000 	.word	0x40021000
 8000f74:	08003134 	.word	0x08003134
 8000f78:	20000008 	.word	0x20000008
 8000f7c:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f80:	4bae      	ldr	r3, [pc, #696]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d0e7      	beq.n	8000f5c <HAL_RCC_OscConfig+0x290>
 8000f8c:	e014      	b.n	8000fb8 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f8e:	f7ff f97f 	bl	8000290 <HAL_GetTick>
 8000f92:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f94:	e008      	b.n	8000fa8 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f96:	f7ff f97b 	bl	8000290 <HAL_GetTick>
 8000f9a:	4602      	mov	r2, r0
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	2b64      	cmp	r3, #100	; 0x64
 8000fa2:	d901      	bls.n	8000fa8 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	e238      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000fa8:	4ba4      	ldr	r3, [pc, #656]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d1f0      	bne.n	8000f96 <HAL_RCC_OscConfig+0x2ca>
 8000fb4:	e000      	b.n	8000fb8 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fb6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f003 0302 	and.w	r3, r3, #2
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d060      	beq.n	8001086 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	2b04      	cmp	r3, #4
 8000fc8:	d005      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x30a>
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	2b0c      	cmp	r3, #12
 8000fce:	d119      	bne.n	8001004 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	2b02      	cmp	r3, #2
 8000fd4:	d116      	bne.n	8001004 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000fd6:	4b99      	ldr	r3, [pc, #612]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d005      	beq.n	8000fee <HAL_RCC_OscConfig+0x322>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	68db      	ldr	r3, [r3, #12]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d101      	bne.n	8000fee <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	e215      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fee:	4b93      	ldr	r3, [pc, #588]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	691b      	ldr	r3, [r3, #16]
 8000ffa:	061b      	lsls	r3, r3, #24
 8000ffc:	498f      	ldr	r1, [pc, #572]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8000ffe:	4313      	orrs	r3, r2
 8001000:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001002:	e040      	b.n	8001086 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d023      	beq.n	8001054 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800100c:	4b8b      	ldr	r3, [pc, #556]	; (800123c <HAL_RCC_OscConfig+0x570>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a8a      	ldr	r2, [pc, #552]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8001012:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001016:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001018:	f7ff f93a 	bl	8000290 <HAL_GetTick>
 800101c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800101e:	e008      	b.n	8001032 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001020:	f7ff f936 	bl	8000290 <HAL_GetTick>
 8001024:	4602      	mov	r2, r0
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	2b02      	cmp	r3, #2
 800102c:	d901      	bls.n	8001032 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800102e:	2303      	movs	r3, #3
 8001030:	e1f3      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001032:	4b82      	ldr	r3, [pc, #520]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800103a:	2b00      	cmp	r3, #0
 800103c:	d0f0      	beq.n	8001020 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800103e:	4b7f      	ldr	r3, [pc, #508]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	691b      	ldr	r3, [r3, #16]
 800104a:	061b      	lsls	r3, r3, #24
 800104c:	497b      	ldr	r1, [pc, #492]	; (800123c <HAL_RCC_OscConfig+0x570>)
 800104e:	4313      	orrs	r3, r2
 8001050:	604b      	str	r3, [r1, #4]
 8001052:	e018      	b.n	8001086 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001054:	4b79      	ldr	r3, [pc, #484]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4a78      	ldr	r2, [pc, #480]	; (800123c <HAL_RCC_OscConfig+0x570>)
 800105a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800105e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001060:	f7ff f916 	bl	8000290 <HAL_GetTick>
 8001064:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001066:	e008      	b.n	800107a <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001068:	f7ff f912 	bl	8000290 <HAL_GetTick>
 800106c:	4602      	mov	r2, r0
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b02      	cmp	r3, #2
 8001074:	d901      	bls.n	800107a <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e1cf      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800107a:	4b70      	ldr	r3, [pc, #448]	; (800123c <HAL_RCC_OscConfig+0x570>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001082:	2b00      	cmp	r3, #0
 8001084:	d1f0      	bne.n	8001068 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f003 0308 	and.w	r3, r3, #8
 800108e:	2b00      	cmp	r3, #0
 8001090:	d03c      	beq.n	800110c <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	695b      	ldr	r3, [r3, #20]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d01c      	beq.n	80010d4 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800109a:	4b68      	ldr	r3, [pc, #416]	; (800123c <HAL_RCC_OscConfig+0x570>)
 800109c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010a0:	4a66      	ldr	r2, [pc, #408]	; (800123c <HAL_RCC_OscConfig+0x570>)
 80010a2:	f043 0301 	orr.w	r3, r3, #1
 80010a6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010aa:	f7ff f8f1 	bl	8000290 <HAL_GetTick>
 80010ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010b0:	e008      	b.n	80010c4 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010b2:	f7ff f8ed 	bl	8000290 <HAL_GetTick>
 80010b6:	4602      	mov	r2, r0
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d901      	bls.n	80010c4 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80010c0:	2303      	movs	r3, #3
 80010c2:	e1aa      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010c4:	4b5d      	ldr	r3, [pc, #372]	; (800123c <HAL_RCC_OscConfig+0x570>)
 80010c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010ca:	f003 0302 	and.w	r3, r3, #2
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d0ef      	beq.n	80010b2 <HAL_RCC_OscConfig+0x3e6>
 80010d2:	e01b      	b.n	800110c <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010d4:	4b59      	ldr	r3, [pc, #356]	; (800123c <HAL_RCC_OscConfig+0x570>)
 80010d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80010da:	4a58      	ldr	r2, [pc, #352]	; (800123c <HAL_RCC_OscConfig+0x570>)
 80010dc:	f023 0301 	bic.w	r3, r3, #1
 80010e0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010e4:	f7ff f8d4 	bl	8000290 <HAL_GetTick>
 80010e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010ea:	e008      	b.n	80010fe <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010ec:	f7ff f8d0 	bl	8000290 <HAL_GetTick>
 80010f0:	4602      	mov	r2, r0
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d901      	bls.n	80010fe <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	e18d      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80010fe:	4b4f      	ldr	r3, [pc, #316]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8001100:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001104:	f003 0302 	and.w	r3, r3, #2
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1ef      	bne.n	80010ec <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 0304 	and.w	r3, r3, #4
 8001114:	2b00      	cmp	r3, #0
 8001116:	f000 80a5 	beq.w	8001264 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 800111a:	2300      	movs	r3, #0
 800111c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800111e:	4b47      	ldr	r3, [pc, #284]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8001120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001122:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d10d      	bne.n	8001146 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800112a:	4b44      	ldr	r3, [pc, #272]	; (800123c <HAL_RCC_OscConfig+0x570>)
 800112c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800112e:	4a43      	ldr	r2, [pc, #268]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8001130:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001134:	6593      	str	r3, [r2, #88]	; 0x58
 8001136:	4b41      	ldr	r3, [pc, #260]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8001138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800113a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800113e:	60bb      	str	r3, [r7, #8]
 8001140:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001142:	2301      	movs	r3, #1
 8001144:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001146:	4b3e      	ldr	r3, [pc, #248]	; (8001240 <HAL_RCC_OscConfig+0x574>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800114e:	2b00      	cmp	r3, #0
 8001150:	d118      	bne.n	8001184 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001152:	4b3b      	ldr	r3, [pc, #236]	; (8001240 <HAL_RCC_OscConfig+0x574>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a3a      	ldr	r2, [pc, #232]	; (8001240 <HAL_RCC_OscConfig+0x574>)
 8001158:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800115c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800115e:	f7ff f897 	bl	8000290 <HAL_GetTick>
 8001162:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001164:	e008      	b.n	8001178 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001166:	f7ff f893 	bl	8000290 <HAL_GetTick>
 800116a:	4602      	mov	r2, r0
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	2b02      	cmp	r3, #2
 8001172:	d901      	bls.n	8001178 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8001174:	2303      	movs	r3, #3
 8001176:	e150      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001178:	4b31      	ldr	r3, [pc, #196]	; (8001240 <HAL_RCC_OscConfig+0x574>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001180:	2b00      	cmp	r3, #0
 8001182:	d0f0      	beq.n	8001166 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	689b      	ldr	r3, [r3, #8]
 8001188:	2b01      	cmp	r3, #1
 800118a:	d108      	bne.n	800119e <HAL_RCC_OscConfig+0x4d2>
 800118c:	4b2b      	ldr	r3, [pc, #172]	; (800123c <HAL_RCC_OscConfig+0x570>)
 800118e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001192:	4a2a      	ldr	r2, [pc, #168]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8001194:	f043 0301 	orr.w	r3, r3, #1
 8001198:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800119c:	e024      	b.n	80011e8 <HAL_RCC_OscConfig+0x51c>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	2b05      	cmp	r3, #5
 80011a4:	d110      	bne.n	80011c8 <HAL_RCC_OscConfig+0x4fc>
 80011a6:	4b25      	ldr	r3, [pc, #148]	; (800123c <HAL_RCC_OscConfig+0x570>)
 80011a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011ac:	4a23      	ldr	r2, [pc, #140]	; (800123c <HAL_RCC_OscConfig+0x570>)
 80011ae:	f043 0304 	orr.w	r3, r3, #4
 80011b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80011b6:	4b21      	ldr	r3, [pc, #132]	; (800123c <HAL_RCC_OscConfig+0x570>)
 80011b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011bc:	4a1f      	ldr	r2, [pc, #124]	; (800123c <HAL_RCC_OscConfig+0x570>)
 80011be:	f043 0301 	orr.w	r3, r3, #1
 80011c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80011c6:	e00f      	b.n	80011e8 <HAL_RCC_OscConfig+0x51c>
 80011c8:	4b1c      	ldr	r3, [pc, #112]	; (800123c <HAL_RCC_OscConfig+0x570>)
 80011ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011ce:	4a1b      	ldr	r2, [pc, #108]	; (800123c <HAL_RCC_OscConfig+0x570>)
 80011d0:	f023 0301 	bic.w	r3, r3, #1
 80011d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80011d8:	4b18      	ldr	r3, [pc, #96]	; (800123c <HAL_RCC_OscConfig+0x570>)
 80011da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011de:	4a17      	ldr	r2, [pc, #92]	; (800123c <HAL_RCC_OscConfig+0x570>)
 80011e0:	f023 0304 	bic.w	r3, r3, #4
 80011e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d016      	beq.n	800121e <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011f0:	f7ff f84e 	bl	8000290 <HAL_GetTick>
 80011f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011f6:	e00a      	b.n	800120e <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011f8:	f7ff f84a 	bl	8000290 <HAL_GetTick>
 80011fc:	4602      	mov	r2, r0
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	f241 3288 	movw	r2, #5000	; 0x1388
 8001206:	4293      	cmp	r3, r2
 8001208:	d901      	bls.n	800120e <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	e105      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800120e:	4b0b      	ldr	r3, [pc, #44]	; (800123c <HAL_RCC_OscConfig+0x570>)
 8001210:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001214:	f003 0302 	and.w	r3, r3, #2
 8001218:	2b00      	cmp	r3, #0
 800121a:	d0ed      	beq.n	80011f8 <HAL_RCC_OscConfig+0x52c>
 800121c:	e019      	b.n	8001252 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800121e:	f7ff f837 	bl	8000290 <HAL_GetTick>
 8001222:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001224:	e00e      	b.n	8001244 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001226:	f7ff f833 	bl	8000290 <HAL_GetTick>
 800122a:	4602      	mov	r2, r0
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	f241 3288 	movw	r2, #5000	; 0x1388
 8001234:	4293      	cmp	r3, r2
 8001236:	d905      	bls.n	8001244 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001238:	2303      	movs	r3, #3
 800123a:	e0ee      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
 800123c:	40021000 	.word	0x40021000
 8001240:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001244:	4b77      	ldr	r3, [pc, #476]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 8001246:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1e9      	bne.n	8001226 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001252:	7ffb      	ldrb	r3, [r7, #31]
 8001254:	2b01      	cmp	r3, #1
 8001256:	d105      	bne.n	8001264 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001258:	4b72      	ldr	r3, [pc, #456]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 800125a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800125c:	4a71      	ldr	r2, [pc, #452]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 800125e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001262:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001268:	2b00      	cmp	r3, #0
 800126a:	f000 80d5 	beq.w	8001418 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800126e:	69bb      	ldr	r3, [r7, #24]
 8001270:	2b0c      	cmp	r3, #12
 8001272:	f000 808e 	beq.w	8001392 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800127a:	2b02      	cmp	r3, #2
 800127c:	d15b      	bne.n	8001336 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800127e:	4b69      	ldr	r3, [pc, #420]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4a68      	ldr	r2, [pc, #416]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 8001284:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001288:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800128a:	f7ff f801 	bl	8000290 <HAL_GetTick>
 800128e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001290:	e008      	b.n	80012a4 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001292:	f7fe fffd 	bl	8000290 <HAL_GetTick>
 8001296:	4602      	mov	r2, r0
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	2b02      	cmp	r3, #2
 800129e:	d901      	bls.n	80012a4 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 80012a0:	2303      	movs	r3, #3
 80012a2:	e0ba      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012a4:	4b5f      	ldr	r3, [pc, #380]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d1f0      	bne.n	8001292 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012b0:	4b5c      	ldr	r3, [pc, #368]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 80012b2:	68da      	ldr	r2, [r3, #12]
 80012b4:	4b5c      	ldr	r3, [pc, #368]	; (8001428 <HAL_RCC_OscConfig+0x75c>)
 80012b6:	4013      	ands	r3, r2
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80012c0:	3a01      	subs	r2, #1
 80012c2:	0112      	lsls	r2, r2, #4
 80012c4:	4311      	orrs	r1, r2
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80012ca:	0212      	lsls	r2, r2, #8
 80012cc:	4311      	orrs	r1, r2
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80012d2:	0852      	lsrs	r2, r2, #1
 80012d4:	3a01      	subs	r2, #1
 80012d6:	0552      	lsls	r2, r2, #21
 80012d8:	4311      	orrs	r1, r2
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80012de:	0852      	lsrs	r2, r2, #1
 80012e0:	3a01      	subs	r2, #1
 80012e2:	0652      	lsls	r2, r2, #25
 80012e4:	4311      	orrs	r1, r2
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80012ea:	0912      	lsrs	r2, r2, #4
 80012ec:	0452      	lsls	r2, r2, #17
 80012ee:	430a      	orrs	r2, r1
 80012f0:	494c      	ldr	r1, [pc, #304]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 80012f2:	4313      	orrs	r3, r2
 80012f4:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012f6:	4b4b      	ldr	r3, [pc, #300]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a4a      	ldr	r2, [pc, #296]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 80012fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001300:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001302:	4b48      	ldr	r3, [pc, #288]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 8001304:	68db      	ldr	r3, [r3, #12]
 8001306:	4a47      	ldr	r2, [pc, #284]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 8001308:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800130c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800130e:	f7fe ffbf 	bl	8000290 <HAL_GetTick>
 8001312:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001314:	e008      	b.n	8001328 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001316:	f7fe ffbb 	bl	8000290 <HAL_GetTick>
 800131a:	4602      	mov	r2, r0
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	1ad3      	subs	r3, r2, r3
 8001320:	2b02      	cmp	r3, #2
 8001322:	d901      	bls.n	8001328 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8001324:	2303      	movs	r3, #3
 8001326:	e078      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001328:	4b3e      	ldr	r3, [pc, #248]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001330:	2b00      	cmp	r3, #0
 8001332:	d0f0      	beq.n	8001316 <HAL_RCC_OscConfig+0x64a>
 8001334:	e070      	b.n	8001418 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001336:	4b3b      	ldr	r3, [pc, #236]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a3a      	ldr	r2, [pc, #232]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 800133c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001340:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8001342:	4b38      	ldr	r3, [pc, #224]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800134a:	2b00      	cmp	r3, #0
 800134c:	d105      	bne.n	800135a <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800134e:	4b35      	ldr	r3, [pc, #212]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	4a34      	ldr	r2, [pc, #208]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 8001354:	f023 0303 	bic.w	r3, r3, #3
 8001358:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800135a:	4b32      	ldr	r3, [pc, #200]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	4a31      	ldr	r2, [pc, #196]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 8001360:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001364:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001368:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800136a:	f7fe ff91 	bl	8000290 <HAL_GetTick>
 800136e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001370:	e008      	b.n	8001384 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001372:	f7fe ff8d 	bl	8000290 <HAL_GetTick>
 8001376:	4602      	mov	r2, r0
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	2b02      	cmp	r3, #2
 800137e:	d901      	bls.n	8001384 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8001380:	2303      	movs	r3, #3
 8001382:	e04a      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001384:	4b27      	ldr	r3, [pc, #156]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800138c:	2b00      	cmp	r3, #0
 800138e:	d1f0      	bne.n	8001372 <HAL_RCC_OscConfig+0x6a6>
 8001390:	e042      	b.n	8001418 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001396:	2b01      	cmp	r3, #1
 8001398:	d101      	bne.n	800139e <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 800139a:	2301      	movs	r3, #1
 800139c:	e03d      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 800139e:	4b21      	ldr	r3, [pc, #132]	; (8001424 <HAL_RCC_OscConfig+0x758>)
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	f003 0203 	and.w	r2, r3, #3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d130      	bne.n	8001414 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013bc:	3b01      	subs	r3, #1
 80013be:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d127      	bne.n	8001414 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013ce:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d11f      	bne.n	8001414 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013da:	687a      	ldr	r2, [r7, #4]
 80013dc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80013de:	2a07      	cmp	r2, #7
 80013e0:	bf14      	ite	ne
 80013e2:	2201      	movne	r2, #1
 80013e4:	2200      	moveq	r2, #0
 80013e6:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d113      	bne.n	8001414 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013f6:	085b      	lsrs	r3, r3, #1
 80013f8:	3b01      	subs	r3, #1
 80013fa:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d109      	bne.n	8001414 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800140a:	085b      	lsrs	r3, r3, #1
 800140c:	3b01      	subs	r3, #1
 800140e:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001410:	429a      	cmp	r2, r3
 8001412:	d001      	beq.n	8001418 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e000      	b.n	800141a <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3720      	adds	r7, #32
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40021000 	.word	0x40021000
 8001428:	f99d808c 	.word	0xf99d808c

0800142c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2b00      	cmp	r3, #0
 800143a:	d101      	bne.n	8001440 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800143c:	2301      	movs	r3, #1
 800143e:	e0c8      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001440:	4b66      	ldr	r3, [pc, #408]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f003 0307 	and.w	r3, r3, #7
 8001448:	683a      	ldr	r2, [r7, #0]
 800144a:	429a      	cmp	r2, r3
 800144c:	d910      	bls.n	8001470 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800144e:	4b63      	ldr	r3, [pc, #396]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f023 0207 	bic.w	r2, r3, #7
 8001456:	4961      	ldr	r1, [pc, #388]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	4313      	orrs	r3, r2
 800145c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800145e:	4b5f      	ldr	r3, [pc, #380]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0307 	and.w	r3, r3, #7
 8001466:	683a      	ldr	r2, [r7, #0]
 8001468:	429a      	cmp	r2, r3
 800146a:	d001      	beq.n	8001470 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e0b0      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0301 	and.w	r3, r3, #1
 8001478:	2b00      	cmp	r3, #0
 800147a:	d04c      	beq.n	8001516 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	2b03      	cmp	r3, #3
 8001482:	d107      	bne.n	8001494 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001484:	4b56      	ldr	r3, [pc, #344]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d121      	bne.n	80014d4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	e09e      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	2b02      	cmp	r3, #2
 800149a:	d107      	bne.n	80014ac <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800149c:	4b50      	ldr	r3, [pc, #320]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d115      	bne.n	80014d4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e092      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d107      	bne.n	80014c4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014b4:	4b4a      	ldr	r3, [pc, #296]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 0302 	and.w	r3, r3, #2
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d109      	bne.n	80014d4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e086      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014c4:	4b46      	ldr	r3, [pc, #280]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d101      	bne.n	80014d4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e07e      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80014d4:	4b42      	ldr	r3, [pc, #264]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	f023 0203 	bic.w	r2, r3, #3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	493f      	ldr	r1, [pc, #252]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 80014e2:	4313      	orrs	r3, r2
 80014e4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80014e6:	f7fe fed3 	bl	8000290 <HAL_GetTick>
 80014ea:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ec:	e00a      	b.n	8001504 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014ee:	f7fe fecf 	bl	8000290 <HAL_GetTick>
 80014f2:	4602      	mov	r2, r0
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d901      	bls.n	8001504 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001500:	2303      	movs	r3, #3
 8001502:	e066      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001504:	4b36      	ldr	r3, [pc, #216]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	f003 020c 	and.w	r2, r3, #12
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	429a      	cmp	r2, r3
 8001514:	d1eb      	bne.n	80014ee <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d008      	beq.n	8001534 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001522:	4b2f      	ldr	r3, [pc, #188]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	492c      	ldr	r1, [pc, #176]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 8001530:	4313      	orrs	r3, r2
 8001532:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001534:	4b29      	ldr	r3, [pc, #164]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 0307 	and.w	r3, r3, #7
 800153c:	683a      	ldr	r2, [r7, #0]
 800153e:	429a      	cmp	r2, r3
 8001540:	d210      	bcs.n	8001564 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001542:	4b26      	ldr	r3, [pc, #152]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f023 0207 	bic.w	r2, r3, #7
 800154a:	4924      	ldr	r1, [pc, #144]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	4313      	orrs	r3, r2
 8001550:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001552:	4b22      	ldr	r3, [pc, #136]	; (80015dc <HAL_RCC_ClockConfig+0x1b0>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0307 	and.w	r3, r3, #7
 800155a:	683a      	ldr	r2, [r7, #0]
 800155c:	429a      	cmp	r2, r3
 800155e:	d001      	beq.n	8001564 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001560:	2301      	movs	r3, #1
 8001562:	e036      	b.n	80015d2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0304 	and.w	r3, r3, #4
 800156c:	2b00      	cmp	r3, #0
 800156e:	d008      	beq.n	8001582 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001570:	4b1b      	ldr	r3, [pc, #108]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	68db      	ldr	r3, [r3, #12]
 800157c:	4918      	ldr	r1, [pc, #96]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 800157e:	4313      	orrs	r3, r2
 8001580:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0308 	and.w	r3, r3, #8
 800158a:	2b00      	cmp	r3, #0
 800158c:	d009      	beq.n	80015a2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800158e:	4b14      	ldr	r3, [pc, #80]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	691b      	ldr	r3, [r3, #16]
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	4910      	ldr	r1, [pc, #64]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 800159e:	4313      	orrs	r3, r2
 80015a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015a2:	f000 f825 	bl	80015f0 <HAL_RCC_GetSysClockFreq>
 80015a6:	4601      	mov	r1, r0
 80015a8:	4b0d      	ldr	r3, [pc, #52]	; (80015e0 <HAL_RCC_ClockConfig+0x1b4>)
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	091b      	lsrs	r3, r3, #4
 80015ae:	f003 030f 	and.w	r3, r3, #15
 80015b2:	4a0c      	ldr	r2, [pc, #48]	; (80015e4 <HAL_RCC_ClockConfig+0x1b8>)
 80015b4:	5cd3      	ldrb	r3, [r2, r3]
 80015b6:	f003 031f 	and.w	r3, r3, #31
 80015ba:	fa21 f303 	lsr.w	r3, r1, r3
 80015be:	4a0a      	ldr	r2, [pc, #40]	; (80015e8 <HAL_RCC_ClockConfig+0x1bc>)
 80015c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80015c2:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <HAL_RCC_ClockConfig+0x1c0>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7fe fe16 	bl	80001f8 <HAL_InitTick>
 80015cc:	4603      	mov	r3, r0
 80015ce:	72fb      	strb	r3, [r7, #11]

  return status;
 80015d0:	7afb      	ldrb	r3, [r7, #11]
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40022000 	.word	0x40022000
 80015e0:	40021000 	.word	0x40021000
 80015e4:	08003134 	.word	0x08003134
 80015e8:	20000008 	.word	0x20000008
 80015ec:	20000000 	.word	0x20000000

080015f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b089      	sub	sp, #36	; 0x24
 80015f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80015f6:	2300      	movs	r3, #0
 80015f8:	61fb      	str	r3, [r7, #28]
 80015fa:	2300      	movs	r3, #0
 80015fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015fe:	4b3d      	ldr	r3, [pc, #244]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	f003 030c 	and.w	r3, r3, #12
 8001606:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001608:	4b3a      	ldr	r3, [pc, #232]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	f003 0303 	and.w	r3, r3, #3
 8001610:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d005      	beq.n	8001624 <HAL_RCC_GetSysClockFreq+0x34>
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	2b0c      	cmp	r3, #12
 800161c:	d121      	bne.n	8001662 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d11e      	bne.n	8001662 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001624:	4b33      	ldr	r3, [pc, #204]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 0308 	and.w	r3, r3, #8
 800162c:	2b00      	cmp	r3, #0
 800162e:	d107      	bne.n	8001640 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001630:	4b30      	ldr	r3, [pc, #192]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001632:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001636:	0a1b      	lsrs	r3, r3, #8
 8001638:	f003 030f 	and.w	r3, r3, #15
 800163c:	61fb      	str	r3, [r7, #28]
 800163e:	e005      	b.n	800164c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001640:	4b2c      	ldr	r3, [pc, #176]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	091b      	lsrs	r3, r3, #4
 8001646:	f003 030f 	and.w	r3, r3, #15
 800164a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800164c:	4a2a      	ldr	r2, [pc, #168]	; (80016f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001654:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d10d      	bne.n	8001678 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001660:	e00a      	b.n	8001678 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	2b04      	cmp	r3, #4
 8001666:	d102      	bne.n	800166e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001668:	4b24      	ldr	r3, [pc, #144]	; (80016fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800166a:	61bb      	str	r3, [r7, #24]
 800166c:	e004      	b.n	8001678 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	2b08      	cmp	r3, #8
 8001672:	d101      	bne.n	8001678 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001674:	4b22      	ldr	r3, [pc, #136]	; (8001700 <HAL_RCC_GetSysClockFreq+0x110>)
 8001676:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	2b0c      	cmp	r3, #12
 800167c:	d133      	bne.n	80016e6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800167e:	4b1d      	ldr	r3, [pc, #116]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8001680:	68db      	ldr	r3, [r3, #12]
 8001682:	f003 0303 	and.w	r3, r3, #3
 8001686:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	2b02      	cmp	r3, #2
 800168c:	d002      	beq.n	8001694 <HAL_RCC_GetSysClockFreq+0xa4>
 800168e:	2b03      	cmp	r3, #3
 8001690:	d003      	beq.n	800169a <HAL_RCC_GetSysClockFreq+0xaa>
 8001692:	e005      	b.n	80016a0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001694:	4b19      	ldr	r3, [pc, #100]	; (80016fc <HAL_RCC_GetSysClockFreq+0x10c>)
 8001696:	617b      	str	r3, [r7, #20]
      break;
 8001698:	e005      	b.n	80016a6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800169a:	4b19      	ldr	r3, [pc, #100]	; (8001700 <HAL_RCC_GetSysClockFreq+0x110>)
 800169c:	617b      	str	r3, [r7, #20]
      break;
 800169e:	e002      	b.n	80016a6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	617b      	str	r3, [r7, #20]
      break;
 80016a4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016a6:	4b13      	ldr	r3, [pc, #76]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	091b      	lsrs	r3, r3, #4
 80016ac:	f003 0307 	and.w	r3, r3, #7
 80016b0:	3301      	adds	r3, #1
 80016b2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80016b4:	4b0f      	ldr	r3, [pc, #60]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	0a1b      	lsrs	r3, r3, #8
 80016ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80016be:	697a      	ldr	r2, [r7, #20]
 80016c0:	fb02 f203 	mul.w	r2, r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ca:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80016cc:	4b09      	ldr	r3, [pc, #36]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	0e5b      	lsrs	r3, r3, #25
 80016d2:	f003 0303 	and.w	r3, r3, #3
 80016d6:	3301      	adds	r3, #1
 80016d8:	005b      	lsls	r3, r3, #1
 80016da:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80016dc:	697a      	ldr	r2, [r7, #20]
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80016e4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80016e6:	69bb      	ldr	r3, [r7, #24]
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3724      	adds	r7, #36	; 0x24
 80016ec:	46bd      	mov	sp, r7
 80016ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f2:	4770      	bx	lr
 80016f4:	40021000 	.word	0x40021000
 80016f8:	08003144 	.word	0x08003144
 80016fc:	00f42400 	.word	0x00f42400
 8001700:	007a1200 	.word	0x007a1200

08001704 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b086      	sub	sp, #24
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800170c:	2300      	movs	r3, #0
 800170e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001710:	4b2a      	ldr	r3, [pc, #168]	; (80017bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001714:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001718:	2b00      	cmp	r3, #0
 800171a:	d003      	beq.n	8001724 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800171c:	f7ff fa72 	bl	8000c04 <HAL_PWREx_GetVoltageRange>
 8001720:	6178      	str	r0, [r7, #20]
 8001722:	e014      	b.n	800174e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001724:	4b25      	ldr	r3, [pc, #148]	; (80017bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001728:	4a24      	ldr	r2, [pc, #144]	; (80017bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800172a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800172e:	6593      	str	r3, [r2, #88]	; 0x58
 8001730:	4b22      	ldr	r3, [pc, #136]	; (80017bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001734:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800173c:	f7ff fa62 	bl	8000c04 <HAL_PWREx_GetVoltageRange>
 8001740:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001742:	4b1e      	ldr	r3, [pc, #120]	; (80017bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001746:	4a1d      	ldr	r2, [pc, #116]	; (80017bc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001748:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800174c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001754:	d10b      	bne.n	800176e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2b80      	cmp	r3, #128	; 0x80
 800175a:	d919      	bls.n	8001790 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2ba0      	cmp	r3, #160	; 0xa0
 8001760:	d902      	bls.n	8001768 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001762:	2302      	movs	r3, #2
 8001764:	613b      	str	r3, [r7, #16]
 8001766:	e013      	b.n	8001790 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001768:	2301      	movs	r3, #1
 800176a:	613b      	str	r3, [r7, #16]
 800176c:	e010      	b.n	8001790 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2b80      	cmp	r3, #128	; 0x80
 8001772:	d902      	bls.n	800177a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001774:	2303      	movs	r3, #3
 8001776:	613b      	str	r3, [r7, #16]
 8001778:	e00a      	b.n	8001790 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2b80      	cmp	r3, #128	; 0x80
 800177e:	d102      	bne.n	8001786 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001780:	2302      	movs	r3, #2
 8001782:	613b      	str	r3, [r7, #16]
 8001784:	e004      	b.n	8001790 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2b70      	cmp	r3, #112	; 0x70
 800178a:	d101      	bne.n	8001790 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800178c:	2301      	movs	r3, #1
 800178e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001790:	4b0b      	ldr	r3, [pc, #44]	; (80017c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f023 0207 	bic.w	r2, r3, #7
 8001798:	4909      	ldr	r1, [pc, #36]	; (80017c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	4313      	orrs	r3, r2
 800179e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80017a0:	4b07      	ldr	r3, [pc, #28]	; (80017c0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0307 	and.w	r3, r3, #7
 80017a8:	693a      	ldr	r2, [r7, #16]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d001      	beq.n	80017b2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
 80017b0:	e000      	b.n	80017b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40021000 	.word	0x40021000
 80017c0:	40022000 	.word	0x40022000

080017c4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80017cc:	2300      	movs	r3, #0
 80017ce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80017d0:	2300      	movs	r3, #0
 80017d2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d03f      	beq.n	8001860 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80017e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80017e8:	d01c      	beq.n	8001824 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80017ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80017ee:	d802      	bhi.n	80017f6 <HAL_RCCEx_PeriphCLKConfig+0x32>
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d00e      	beq.n	8001812 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80017f4:	e01f      	b.n	8001836 <HAL_RCCEx_PeriphCLKConfig+0x72>
 80017f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80017fa:	d003      	beq.n	8001804 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80017fc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001800:	d01c      	beq.n	800183c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8001802:	e018      	b.n	8001836 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001804:	4b85      	ldr	r3, [pc, #532]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001806:	68db      	ldr	r3, [r3, #12]
 8001808:	4a84      	ldr	r2, [pc, #528]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800180a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800180e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001810:	e015      	b.n	800183e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	3304      	adds	r3, #4
 8001816:	2100      	movs	r1, #0
 8001818:	4618      	mov	r0, r3
 800181a:	f000 fab9 	bl	8001d90 <RCCEx_PLLSAI1_Config>
 800181e:	4603      	mov	r3, r0
 8001820:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001822:	e00c      	b.n	800183e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	3320      	adds	r3, #32
 8001828:	2100      	movs	r1, #0
 800182a:	4618      	mov	r0, r3
 800182c:	f000 fba0 	bl	8001f70 <RCCEx_PLLSAI2_Config>
 8001830:	4603      	mov	r3, r0
 8001832:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001834:	e003      	b.n	800183e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	74fb      	strb	r3, [r7, #19]
      break;
 800183a:	e000      	b.n	800183e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800183c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800183e:	7cfb      	ldrb	r3, [r7, #19]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d10b      	bne.n	800185c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001844:	4b75      	ldr	r3, [pc, #468]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001846:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800184a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001852:	4972      	ldr	r1, [pc, #456]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001854:	4313      	orrs	r3, r2
 8001856:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800185a:	e001      	b.n	8001860 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800185c:	7cfb      	ldrb	r3, [r7, #19]
 800185e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d03f      	beq.n	80018ec <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001870:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001874:	d01c      	beq.n	80018b0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8001876:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800187a:	d802      	bhi.n	8001882 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 800187c:	2b00      	cmp	r3, #0
 800187e:	d00e      	beq.n	800189e <HAL_RCCEx_PeriphCLKConfig+0xda>
 8001880:	e01f      	b.n	80018c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8001882:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001886:	d003      	beq.n	8001890 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001888:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800188c:	d01c      	beq.n	80018c8 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800188e:	e018      	b.n	80018c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001890:	4b62      	ldr	r3, [pc, #392]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	4a61      	ldr	r2, [pc, #388]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001896:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800189a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800189c:	e015      	b.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	3304      	adds	r3, #4
 80018a2:	2100      	movs	r1, #0
 80018a4:	4618      	mov	r0, r3
 80018a6:	f000 fa73 	bl	8001d90 <RCCEx_PLLSAI1_Config>
 80018aa:	4603      	mov	r3, r0
 80018ac:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80018ae:	e00c      	b.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	3320      	adds	r3, #32
 80018b4:	2100      	movs	r1, #0
 80018b6:	4618      	mov	r0, r3
 80018b8:	f000 fb5a 	bl	8001f70 <RCCEx_PLLSAI2_Config>
 80018bc:	4603      	mov	r3, r0
 80018be:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80018c0:	e003      	b.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	74fb      	strb	r3, [r7, #19]
      break;
 80018c6:	e000      	b.n	80018ca <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80018c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80018ca:	7cfb      	ldrb	r3, [r7, #19]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d10b      	bne.n	80018e8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80018d0:	4b52      	ldr	r3, [pc, #328]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80018d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018d6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80018de:	494f      	ldr	r1, [pc, #316]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80018e0:	4313      	orrs	r3, r2
 80018e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80018e6:	e001      	b.n	80018ec <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80018e8:	7cfb      	ldrb	r3, [r7, #19]
 80018ea:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	f000 80a0 	beq.w	8001a3a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018fa:	2300      	movs	r3, #0
 80018fc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80018fe:	4b47      	ldr	r3, [pc, #284]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001906:	2b00      	cmp	r3, #0
 8001908:	d101      	bne.n	800190e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800190a:	2301      	movs	r3, #1
 800190c:	e000      	b.n	8001910 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800190e:	2300      	movs	r3, #0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d00d      	beq.n	8001930 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001914:	4b41      	ldr	r3, [pc, #260]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001916:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001918:	4a40      	ldr	r2, [pc, #256]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800191a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800191e:	6593      	str	r3, [r2, #88]	; 0x58
 8001920:	4b3e      	ldr	r3, [pc, #248]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001922:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001924:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001928:	60bb      	str	r3, [r7, #8]
 800192a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800192c:	2301      	movs	r3, #1
 800192e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001930:	4b3b      	ldr	r3, [pc, #236]	; (8001a20 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a3a      	ldr	r2, [pc, #232]	; (8001a20 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001936:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800193a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800193c:	f7fe fca8 	bl	8000290 <HAL_GetTick>
 8001940:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001942:	e009      	b.n	8001958 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001944:	f7fe fca4 	bl	8000290 <HAL_GetTick>
 8001948:	4602      	mov	r2, r0
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d902      	bls.n	8001958 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	74fb      	strb	r3, [r7, #19]
        break;
 8001956:	e005      	b.n	8001964 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001958:	4b31      	ldr	r3, [pc, #196]	; (8001a20 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001960:	2b00      	cmp	r3, #0
 8001962:	d0ef      	beq.n	8001944 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8001964:	7cfb      	ldrb	r3, [r7, #19]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d15c      	bne.n	8001a24 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800196a:	4b2c      	ldr	r3, [pc, #176]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800196c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001970:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001974:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d01f      	beq.n	80019bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001982:	697a      	ldr	r2, [r7, #20]
 8001984:	429a      	cmp	r2, r3
 8001986:	d019      	beq.n	80019bc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001988:	4b24      	ldr	r3, [pc, #144]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800198a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800198e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001992:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001994:	4b21      	ldr	r3, [pc, #132]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001996:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800199a:	4a20      	ldr	r2, [pc, #128]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800199c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80019a4:	4b1d      	ldr	r3, [pc, #116]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80019a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019aa:	4a1c      	ldr	r2, [pc, #112]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80019ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80019b4:	4a19      	ldr	r2, [pc, #100]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d016      	beq.n	80019f4 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c6:	f7fe fc63 	bl	8000290 <HAL_GetTick>
 80019ca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019cc:	e00b      	b.n	80019e6 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ce:	f7fe fc5f 	bl	8000290 <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80019dc:	4293      	cmp	r3, r2
 80019de:	d902      	bls.n	80019e6 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	74fb      	strb	r3, [r7, #19]
            break;
 80019e4:	e006      	b.n	80019f4 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019e6:	4b0d      	ldr	r3, [pc, #52]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80019e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019ec:	f003 0302 	and.w	r3, r3, #2
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d0ec      	beq.n	80019ce <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 80019f4:	7cfb      	ldrb	r3, [r7, #19]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d10c      	bne.n	8001a14 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80019fa:	4b08      	ldr	r3, [pc, #32]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80019fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a00:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001a0a:	4904      	ldr	r1, [pc, #16]	; (8001a1c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001a12:	e009      	b.n	8001a28 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001a14:	7cfb      	ldrb	r3, [r7, #19]
 8001a16:	74bb      	strb	r3, [r7, #18]
 8001a18:	e006      	b.n	8001a28 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8001a1a:	bf00      	nop
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001a24:	7cfb      	ldrb	r3, [r7, #19]
 8001a26:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a28:	7c7b      	ldrb	r3, [r7, #17]
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d105      	bne.n	8001a3a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a2e:	4b9e      	ldr	r3, [pc, #632]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a32:	4a9d      	ldr	r2, [pc, #628]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001a34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a38:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d00a      	beq.n	8001a5c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a46:	4b98      	ldr	r3, [pc, #608]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a4c:	f023 0203 	bic.w	r2, r3, #3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a54:	4994      	ldr	r1, [pc, #592]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f003 0302 	and.w	r3, r3, #2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d00a      	beq.n	8001a7e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001a68:	4b8f      	ldr	r3, [pc, #572]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a6e:	f023 020c 	bic.w	r2, r3, #12
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a76:	498c      	ldr	r1, [pc, #560]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 0304 	and.w	r3, r3, #4
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d00a      	beq.n	8001aa0 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001a8a:	4b87      	ldr	r3, [pc, #540]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a90:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a98:	4983      	ldr	r1, [pc, #524]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f003 0308 	and.w	r3, r3, #8
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d00a      	beq.n	8001ac2 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001aac:	4b7e      	ldr	r3, [pc, #504]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ab2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aba:	497b      	ldr	r1, [pc, #492]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001abc:	4313      	orrs	r3, r2
 8001abe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0310 	and.w	r3, r3, #16
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d00a      	beq.n	8001ae4 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001ace:	4b76      	ldr	r3, [pc, #472]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ad4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001adc:	4972      	ldr	r1, [pc, #456]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0320 	and.w	r3, r3, #32
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d00a      	beq.n	8001b06 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001af0:	4b6d      	ldr	r3, [pc, #436]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001af6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001afe:	496a      	ldr	r1, [pc, #424]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001b00:	4313      	orrs	r3, r2
 8001b02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d00a      	beq.n	8001b28 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001b12:	4b65      	ldr	r3, [pc, #404]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b18:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b20:	4961      	ldr	r1, [pc, #388]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d00a      	beq.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001b34:	4b5c      	ldr	r3, [pc, #368]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b3a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b42:	4959      	ldr	r1, [pc, #356]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001b44:	4313      	orrs	r3, r2
 8001b46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d00a      	beq.n	8001b6c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b56:	4b54      	ldr	r3, [pc, #336]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b5c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b64:	4950      	ldr	r1, [pc, #320]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001b66:	4313      	orrs	r3, r2
 8001b68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d00a      	beq.n	8001b8e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001b78:	4b4b      	ldr	r3, [pc, #300]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b7e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b86:	4948      	ldr	r1, [pc, #288]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d00a      	beq.n	8001bb0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001b9a:	4b43      	ldr	r3, [pc, #268]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ba0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ba8:	493f      	ldr	r1, [pc, #252]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001baa:	4313      	orrs	r3, r2
 8001bac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d028      	beq.n	8001c0e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001bbc:	4b3a      	ldr	r3, [pc, #232]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bc2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001bca:	4937      	ldr	r1, [pc, #220]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001bd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001bda:	d106      	bne.n	8001bea <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001bdc:	4b32      	ldr	r3, [pc, #200]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	4a31      	ldr	r2, [pc, #196]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001be2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001be6:	60d3      	str	r3, [r2, #12]
 8001be8:	e011      	b.n	8001c0e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001bee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001bf2:	d10c      	bne.n	8001c0e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	3304      	adds	r3, #4
 8001bf8:	2101      	movs	r1, #1
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f000 f8c8 	bl	8001d90 <RCCEx_PLLSAI1_Config>
 8001c00:	4603      	mov	r3, r0
 8001c02:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8001c04:	7cfb      	ldrb	r3, [r7, #19]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8001c0a:	7cfb      	ldrb	r3, [r7, #19]
 8001c0c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d028      	beq.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001c1a:	4b23      	ldr	r3, [pc, #140]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c20:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c28:	491f      	ldr	r1, [pc, #124]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001c38:	d106      	bne.n	8001c48 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c3a:	4b1b      	ldr	r3, [pc, #108]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	4a1a      	ldr	r2, [pc, #104]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001c40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001c44:	60d3      	str	r3, [r2, #12]
 8001c46:	e011      	b.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c4c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001c50:	d10c      	bne.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	3304      	adds	r3, #4
 8001c56:	2101      	movs	r1, #1
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f000 f899 	bl	8001d90 <RCCEx_PLLSAI1_Config>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001c62:	7cfb      	ldrb	r3, [r7, #19]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8001c68:	7cfb      	ldrb	r3, [r7, #19]
 8001c6a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d02b      	beq.n	8001cd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001c78:	4b0b      	ldr	r3, [pc, #44]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c7e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c86:	4908      	ldr	r1, [pc, #32]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c92:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001c96:	d109      	bne.n	8001cac <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c98:	4b03      	ldr	r3, [pc, #12]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	4a02      	ldr	r2, [pc, #8]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8001c9e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ca2:	60d3      	str	r3, [r2, #12]
 8001ca4:	e014      	b.n	8001cd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8001ca6:	bf00      	nop
 8001ca8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cb0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001cb4:	d10c      	bne.n	8001cd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	3304      	adds	r3, #4
 8001cba:	2101      	movs	r1, #1
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f000 f867 	bl	8001d90 <RCCEx_PLLSAI1_Config>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001cc6:	7cfb      	ldrb	r3, [r7, #19]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8001ccc:	7cfb      	ldrb	r3, [r7, #19]
 8001cce:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d02f      	beq.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001cdc:	4b2b      	ldr	r3, [pc, #172]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8001cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ce2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001cea:	4928      	ldr	r1, [pc, #160]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8001cec:	4313      	orrs	r3, r2
 8001cee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001cf6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001cfa:	d10d      	bne.n	8001d18 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	3304      	adds	r3, #4
 8001d00:	2102      	movs	r1, #2
 8001d02:	4618      	mov	r0, r3
 8001d04:	f000 f844 	bl	8001d90 <RCCEx_PLLSAI1_Config>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001d0c:	7cfb      	ldrb	r3, [r7, #19]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d014      	beq.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8001d12:	7cfb      	ldrb	r3, [r7, #19]
 8001d14:	74bb      	strb	r3, [r7, #18]
 8001d16:	e011      	b.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001d1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001d20:	d10c      	bne.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	3320      	adds	r3, #32
 8001d26:	2102      	movs	r1, #2
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f000 f921 	bl	8001f70 <RCCEx_PLLSAI2_Config>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8001d32:	7cfb      	ldrb	r3, [r7, #19]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8001d38:	7cfb      	ldrb	r3, [r7, #19]
 8001d3a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d00a      	beq.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8001d48:	4b10      	ldr	r3, [pc, #64]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8001d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d4e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001d56:	490d      	ldr	r1, [pc, #52]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d00b      	beq.n	8001d82 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001d6a:	4b08      	ldr	r3, [pc, #32]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8001d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d70:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d7a:	4904      	ldr	r1, [pc, #16]	; (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8001d82:	7cbb      	ldrb	r3, [r7, #18]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3718      	adds	r7, #24
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40021000 	.word	0x40021000

08001d90 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001d9e:	4b73      	ldr	r3, [pc, #460]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	f003 0303 	and.w	r3, r3, #3
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d018      	beq.n	8001ddc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001daa:	4b70      	ldr	r3, [pc, #448]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	f003 0203 	and.w	r2, r3, #3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d10d      	bne.n	8001dd6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
       ||
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d009      	beq.n	8001dd6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001dc2:	4b6a      	ldr	r3, [pc, #424]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	091b      	lsrs	r3, r3, #4
 8001dc8:	f003 0307 	and.w	r3, r3, #7
 8001dcc:	1c5a      	adds	r2, r3, #1
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
       ||
 8001dd2:	429a      	cmp	r2, r3
 8001dd4:	d044      	beq.n	8001e60 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	73fb      	strb	r3, [r7, #15]
 8001dda:	e041      	b.n	8001e60 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	2b02      	cmp	r3, #2
 8001de2:	d00c      	beq.n	8001dfe <RCCEx_PLLSAI1_Config+0x6e>
 8001de4:	2b03      	cmp	r3, #3
 8001de6:	d013      	beq.n	8001e10 <RCCEx_PLLSAI1_Config+0x80>
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d120      	bne.n	8001e2e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001dec:	4b5f      	ldr	r3, [pc, #380]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0302 	and.w	r3, r3, #2
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d11d      	bne.n	8001e34 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8001df8:	2301      	movs	r3, #1
 8001dfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001dfc:	e01a      	b.n	8001e34 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001dfe:	4b5b      	ldr	r3, [pc, #364]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d116      	bne.n	8001e38 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e0e:	e013      	b.n	8001e38 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001e10:	4b56      	ldr	r3, [pc, #344]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d10f      	bne.n	8001e3c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001e1c:	4b53      	ldr	r3, [pc, #332]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d109      	bne.n	8001e3c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8001e2c:	e006      	b.n	8001e3c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	73fb      	strb	r3, [r7, #15]
      break;
 8001e32:	e004      	b.n	8001e3e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8001e34:	bf00      	nop
 8001e36:	e002      	b.n	8001e3e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8001e38:	bf00      	nop
 8001e3a:	e000      	b.n	8001e3e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8001e3c:	bf00      	nop
    }

    if(status == HAL_OK)
 8001e3e:	7bfb      	ldrb	r3, [r7, #15]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d10d      	bne.n	8001e60 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001e44:	4b49      	ldr	r3, [pc, #292]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6819      	ldr	r1, [r3, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	3b01      	subs	r3, #1
 8001e56:	011b      	lsls	r3, r3, #4
 8001e58:	430b      	orrs	r3, r1
 8001e5a:	4944      	ldr	r1, [pc, #272]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8001e60:	7bfb      	ldrb	r3, [r7, #15]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d17d      	bne.n	8001f62 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001e66:	4b41      	ldr	r3, [pc, #260]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a40      	ldr	r2, [pc, #256]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e6c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001e70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e72:	f7fe fa0d 	bl	8000290 <HAL_GetTick>
 8001e76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001e78:	e009      	b.n	8001e8e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001e7a:	f7fe fa09 	bl	8000290 <HAL_GetTick>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d902      	bls.n	8001e8e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	73fb      	strb	r3, [r7, #15]
        break;
 8001e8c:	e005      	b.n	8001e9a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001e8e:	4b37      	ldr	r3, [pc, #220]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d1ef      	bne.n	8001e7a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8001e9a:	7bfb      	ldrb	r3, [r7, #15]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d160      	bne.n	8001f62 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d111      	bne.n	8001eca <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001ea6:	4b31      	ldr	r3, [pc, #196]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001ea8:	691b      	ldr	r3, [r3, #16]
 8001eaa:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8001eae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	6892      	ldr	r2, [r2, #8]
 8001eb6:	0211      	lsls	r1, r2, #8
 8001eb8:	687a      	ldr	r2, [r7, #4]
 8001eba:	68d2      	ldr	r2, [r2, #12]
 8001ebc:	0912      	lsrs	r2, r2, #4
 8001ebe:	0452      	lsls	r2, r2, #17
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	492a      	ldr	r1, [pc, #168]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	610b      	str	r3, [r1, #16]
 8001ec8:	e027      	b.n	8001f1a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d112      	bne.n	8001ef6 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001ed0:	4b26      	ldr	r3, [pc, #152]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001ed2:	691b      	ldr	r3, [r3, #16]
 8001ed4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8001ed8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	6892      	ldr	r2, [r2, #8]
 8001ee0:	0211      	lsls	r1, r2, #8
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	6912      	ldr	r2, [r2, #16]
 8001ee6:	0852      	lsrs	r2, r2, #1
 8001ee8:	3a01      	subs	r2, #1
 8001eea:	0552      	lsls	r2, r2, #21
 8001eec:	430a      	orrs	r2, r1
 8001eee:	491f      	ldr	r1, [pc, #124]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	610b      	str	r3, [r1, #16]
 8001ef4:	e011      	b.n	8001f1a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001ef6:	4b1d      	ldr	r3, [pc, #116]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001efe:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	6892      	ldr	r2, [r2, #8]
 8001f06:	0211      	lsls	r1, r2, #8
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	6952      	ldr	r2, [r2, #20]
 8001f0c:	0852      	lsrs	r2, r2, #1
 8001f0e:	3a01      	subs	r2, #1
 8001f10:	0652      	lsls	r2, r2, #25
 8001f12:	430a      	orrs	r2, r1
 8001f14:	4915      	ldr	r1, [pc, #84]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001f16:	4313      	orrs	r3, r2
 8001f18:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8001f1a:	4b14      	ldr	r3, [pc, #80]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a13      	ldr	r2, [pc, #76]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001f20:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001f24:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f26:	f7fe f9b3 	bl	8000290 <HAL_GetTick>
 8001f2a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001f2c:	e009      	b.n	8001f42 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001f2e:	f7fe f9af 	bl	8000290 <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d902      	bls.n	8001f42 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	73fb      	strb	r3, [r7, #15]
          break;
 8001f40:	e005      	b.n	8001f4e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8001f42:	4b0a      	ldr	r3, [pc, #40]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d0ef      	beq.n	8001f2e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8001f4e:	7bfb      	ldrb	r3, [r7, #15]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d106      	bne.n	8001f62 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8001f54:	4b05      	ldr	r3, [pc, #20]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001f56:	691a      	ldr	r2, [r3, #16]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	699b      	ldr	r3, [r3, #24]
 8001f5c:	4903      	ldr	r1, [pc, #12]	; (8001f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8001f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3710      	adds	r7, #16
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	40021000 	.word	0x40021000

08001f70 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001f7e:	4b68      	ldr	r3, [pc, #416]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	f003 0303 	and.w	r3, r3, #3
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d018      	beq.n	8001fbc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8001f8a:	4b65      	ldr	r3, [pc, #404]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 8001f8c:	68db      	ldr	r3, [r3, #12]
 8001f8e:	f003 0203 	and.w	r2, r3, #3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d10d      	bne.n	8001fb6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
       ||
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d009      	beq.n	8001fb6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8001fa2:	4b5f      	ldr	r3, [pc, #380]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	091b      	lsrs	r3, r3, #4
 8001fa8:	f003 0307 	and.w	r3, r3, #7
 8001fac:	1c5a      	adds	r2, r3, #1
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
       ||
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d044      	beq.n	8002040 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	73fb      	strb	r3, [r7, #15]
 8001fba:	e041      	b.n	8002040 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	2b02      	cmp	r3, #2
 8001fc2:	d00c      	beq.n	8001fde <RCCEx_PLLSAI2_Config+0x6e>
 8001fc4:	2b03      	cmp	r3, #3
 8001fc6:	d013      	beq.n	8001ff0 <RCCEx_PLLSAI2_Config+0x80>
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d120      	bne.n	800200e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001fcc:	4b54      	ldr	r3, [pc, #336]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d11d      	bne.n	8002014 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fdc:	e01a      	b.n	8002014 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001fde:	4b50      	ldr	r3, [pc, #320]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d116      	bne.n	8002018 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001fee:	e013      	b.n	8002018 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8001ff0:	4b4b      	ldr	r3, [pc, #300]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d10f      	bne.n	800201c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8001ffc:	4b48      	ldr	r3, [pc, #288]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d109      	bne.n	800201c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800200c:	e006      	b.n	800201c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800200e:	2301      	movs	r3, #1
 8002010:	73fb      	strb	r3, [r7, #15]
      break;
 8002012:	e004      	b.n	800201e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002014:	bf00      	nop
 8002016:	e002      	b.n	800201e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8002018:	bf00      	nop
 800201a:	e000      	b.n	800201e <RCCEx_PLLSAI2_Config+0xae>
      break;
 800201c:	bf00      	nop
    }

    if(status == HAL_OK)
 800201e:	7bfb      	ldrb	r3, [r7, #15]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d10d      	bne.n	8002040 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002024:	4b3e      	ldr	r3, [pc, #248]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6819      	ldr	r1, [r3, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	3b01      	subs	r3, #1
 8002036:	011b      	lsls	r3, r3, #4
 8002038:	430b      	orrs	r3, r1
 800203a:	4939      	ldr	r1, [pc, #228]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 800203c:	4313      	orrs	r3, r2
 800203e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002040:	7bfb      	ldrb	r3, [r7, #15]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d167      	bne.n	8002116 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002046:	4b36      	ldr	r3, [pc, #216]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a35      	ldr	r2, [pc, #212]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 800204c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002050:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002052:	f7fe f91d 	bl	8000290 <HAL_GetTick>
 8002056:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002058:	e009      	b.n	800206e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800205a:	f7fe f919 	bl	8000290 <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	2b02      	cmp	r3, #2
 8002066:	d902      	bls.n	800206e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	73fb      	strb	r3, [r7, #15]
        break;
 800206c:	e005      	b.n	800207a <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800206e:	4b2c      	ldr	r3, [pc, #176]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002076:	2b00      	cmp	r3, #0
 8002078:	d1ef      	bne.n	800205a <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800207a:	7bfb      	ldrb	r3, [r7, #15]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d14a      	bne.n	8002116 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d111      	bne.n	80020aa <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002086:	4b26      	ldr	r3, [pc, #152]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800208e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	6892      	ldr	r2, [r2, #8]
 8002096:	0211      	lsls	r1, r2, #8
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	68d2      	ldr	r2, [r2, #12]
 800209c:	0912      	lsrs	r2, r2, #4
 800209e:	0452      	lsls	r2, r2, #17
 80020a0:	430a      	orrs	r2, r1
 80020a2:	491f      	ldr	r1, [pc, #124]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 80020a4:	4313      	orrs	r3, r2
 80020a6:	614b      	str	r3, [r1, #20]
 80020a8:	e011      	b.n	80020ce <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80020aa:	4b1d      	ldr	r3, [pc, #116]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80020b2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	6892      	ldr	r2, [r2, #8]
 80020ba:	0211      	lsls	r1, r2, #8
 80020bc:	687a      	ldr	r2, [r7, #4]
 80020be:	6912      	ldr	r2, [r2, #16]
 80020c0:	0852      	lsrs	r2, r2, #1
 80020c2:	3a01      	subs	r2, #1
 80020c4:	0652      	lsls	r2, r2, #25
 80020c6:	430a      	orrs	r2, r1
 80020c8:	4915      	ldr	r1, [pc, #84]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80020ce:	4b14      	ldr	r3, [pc, #80]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a13      	ldr	r2, [pc, #76]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 80020d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020d8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020da:	f7fe f8d9 	bl	8000290 <HAL_GetTick>
 80020de:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80020e0:	e009      	b.n	80020f6 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80020e2:	f7fe f8d5 	bl	8000290 <HAL_GetTick>
 80020e6:	4602      	mov	r2, r0
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d902      	bls.n	80020f6 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	73fb      	strb	r3, [r7, #15]
          break;
 80020f4:	e005      	b.n	8002102 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80020f6:	4b0a      	ldr	r3, [pc, #40]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d0ef      	beq.n	80020e2 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8002102:	7bfb      	ldrb	r3, [r7, #15]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d106      	bne.n	8002116 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002108:	4b05      	ldr	r3, [pc, #20]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 800210a:	695a      	ldr	r2, [r3, #20]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	695b      	ldr	r3, [r3, #20]
 8002110:	4903      	ldr	r1, [pc, #12]	; (8002120 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002112:	4313      	orrs	r3, r2
 8002114:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002116:	7bfb      	ldrb	r3, [r7, #15]
}
 8002118:	4618      	mov	r0, r3
 800211a:	3710      	adds	r7, #16
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40021000 	.word	0x40021000

08002124 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002128:	f7fe f84e 	bl	80001c8 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_GLASS_Init();
 800212c:	f000 f90c 	bl	8002348 <BSP_LCD_GLASS_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002130:	f000 f814 	bl	800215c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002134:	f000 f8b6 	bl	80022a4 <MX_GPIO_Init>
  MX_LCD_Init();
 8002138:	f000 f87c 	bl	8002234 <MX_LCD_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_GLASS_DisplayString("Hello");
 800213c:	4805      	ldr	r0, [pc, #20]	; (8002154 <main+0x30>)
 800213e:	f000 f93d 	bl	80023bc <BSP_LCD_GLASS_DisplayString>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 8002142:	2104      	movs	r1, #4
 8002144:	4804      	ldr	r0, [pc, #16]	; (8002158 <main+0x34>)
 8002146:	f7fe fb77 	bl	8000838 <HAL_GPIO_TogglePin>
	  HAL_Delay(1111);
 800214a:	f240 4057 	movw	r0, #1111	; 0x457
 800214e:	f7fe f8ab 	bl	80002a8 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 8002152:	e7f6      	b.n	8002142 <main+0x1e>
 8002154:	080030e4 	.word	0x080030e4
 8002158:	48000400 	.word	0x48000400

0800215c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b0b8      	sub	sp, #224	; 0xe0
 8002160:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002162:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002166:	2244      	movs	r2, #68	; 0x44
 8002168:	2100      	movs	r1, #0
 800216a:	4618      	mov	r0, r3
 800216c:	f000 ffa6 	bl	80030bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002170:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
 800217a:	609a      	str	r2, [r3, #8]
 800217c:	60da      	str	r2, [r3, #12]
 800217e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002180:	463b      	mov	r3, r7
 8002182:	2288      	movs	r2, #136	; 0x88
 8002184:	2100      	movs	r1, #0
 8002186:	4618      	mov	r0, r3
 8002188:	f000 ff98 	bl	80030bc <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 800218c:	2318      	movs	r3, #24
 800218e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002192:	2301      	movs	r3, #1
 8002194:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002198:	2301      	movs	r3, #1
 800219a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800219e:	2300      	movs	r3, #0
 80021a0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80021a4:	2360      	movs	r3, #96	; 0x60
 80021a6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80021aa:	2300      	movs	r3, #0
 80021ac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021b0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7fe fd89 	bl	8000ccc <HAL_RCC_OscConfig>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d001      	beq.n	80021c4 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80021c0:	f000 f8ba 	bl	8002338 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021c4:	230f      	movs	r3, #15
 80021c6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80021ca:	2300      	movs	r3, #0
 80021cc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021d0:	2300      	movs	r3, #0
 80021d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80021d6:	2300      	movs	r3, #0
 80021d8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021dc:	2300      	movs	r3, #0
 80021de:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80021e2:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80021e6:	2100      	movs	r1, #0
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7ff f91f 	bl	800142c <HAL_RCC_ClockConfig>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d001      	beq.n	80021f8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80021f4:	f000 f8a0 	bl	8002338 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80021f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021fc:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80021fe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002202:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002206:	463b      	mov	r3, r7
 8002208:	4618      	mov	r0, r3
 800220a:	f7ff fadb 	bl	80017c4 <HAL_RCCEx_PeriphCLKConfig>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8002214:	f000 f890 	bl	8002338 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002218:	f44f 7000 	mov.w	r0, #512	; 0x200
 800221c:	f7fe fd00 	bl	8000c20 <HAL_PWREx_ControlVoltageScaling>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8002226:	f000 f887 	bl	8002338 <Error_Handler>
  }
}
 800222a:	bf00      	nop
 800222c:	37e0      	adds	r7, #224	; 0xe0
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
	...

08002234 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 8002238:	4b18      	ldr	r3, [pc, #96]	; (800229c <MX_LCD_Init+0x68>)
 800223a:	4a19      	ldr	r2, [pc, #100]	; (80022a0 <MX_LCD_Init+0x6c>)
 800223c:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 800223e:	4b17      	ldr	r3, [pc, #92]	; (800229c <MX_LCD_Init+0x68>)
 8002240:	2200      	movs	r2, #0
 8002242:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8002244:	4b15      	ldr	r3, [pc, #84]	; (800229c <MX_LCD_Init+0x68>)
 8002246:	2200      	movs	r2, #0
 8002248:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_2;
 800224a:	4b14      	ldr	r3, [pc, #80]	; (800229c <MX_LCD_Init+0x68>)
 800224c:	2204      	movs	r2, #4
 800224e:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8002250:	4b12      	ldr	r3, [pc, #72]	; (800229c <MX_LCD_Init+0x68>)
 8002252:	2200      	movs	r2, #0
 8002254:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8002256:	4b11      	ldr	r3, [pc, #68]	; (800229c <MX_LCD_Init+0x68>)
 8002258:	2200      	movs	r2, #0
 800225a:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 800225c:	4b0f      	ldr	r3, [pc, #60]	; (800229c <MX_LCD_Init+0x68>)
 800225e:	2200      	movs	r2, #0
 8002260:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8002262:	4b0e      	ldr	r3, [pc, #56]	; (800229c <MX_LCD_Init+0x68>)
 8002264:	2200      	movs	r2, #0
 8002266:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8002268:	4b0c      	ldr	r3, [pc, #48]	; (800229c <MX_LCD_Init+0x68>)
 800226a:	2200      	movs	r2, #0
 800226c:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800226e:	4b0b      	ldr	r3, [pc, #44]	; (800229c <MX_LCD_Init+0x68>)
 8002270:	2200      	movs	r2, #0
 8002272:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8002274:	4b09      	ldr	r3, [pc, #36]	; (800229c <MX_LCD_Init+0x68>)
 8002276:	2200      	movs	r2, #0
 8002278:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 800227a:	4b08      	ldr	r3, [pc, #32]	; (800229c <MX_LCD_Init+0x68>)
 800227c:	2200      	movs	r2, #0
 800227e:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8002280:	4b06      	ldr	r3, [pc, #24]	; (800229c <MX_LCD_Init+0x68>)
 8002282:	2200      	movs	r2, #0
 8002284:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8002286:	4805      	ldr	r0, [pc, #20]	; (800229c <MX_LCD_Init+0x68>)
 8002288:	f7fe faf0 	bl	800086c <HAL_LCD_Init>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8002292:	f000 f851 	bl	8002338 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	2000002c 	.word	0x2000002c
 80022a0:	40002400 	.word	0x40002400

080022a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b088      	sub	sp, #32
 80022a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022aa:	f107 030c 	add.w	r3, r7, #12
 80022ae:	2200      	movs	r2, #0
 80022b0:	601a      	str	r2, [r3, #0]
 80022b2:	605a      	str	r2, [r3, #4]
 80022b4:	609a      	str	r2, [r3, #8]
 80022b6:	60da      	str	r2, [r3, #12]
 80022b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022ba:	4b1d      	ldr	r3, [pc, #116]	; (8002330 <MX_GPIO_Init+0x8c>)
 80022bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022be:	4a1c      	ldr	r2, [pc, #112]	; (8002330 <MX_GPIO_Init+0x8c>)
 80022c0:	f043 0304 	orr.w	r3, r3, #4
 80022c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022c6:	4b1a      	ldr	r3, [pc, #104]	; (8002330 <MX_GPIO_Init+0x8c>)
 80022c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022ca:	f003 0304 	and.w	r3, r3, #4
 80022ce:	60bb      	str	r3, [r7, #8]
 80022d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022d2:	4b17      	ldr	r3, [pc, #92]	; (8002330 <MX_GPIO_Init+0x8c>)
 80022d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022d6:	4a16      	ldr	r2, [pc, #88]	; (8002330 <MX_GPIO_Init+0x8c>)
 80022d8:	f043 0302 	orr.w	r3, r3, #2
 80022dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022de:	4b14      	ldr	r3, [pc, #80]	; (8002330 <MX_GPIO_Init+0x8c>)
 80022e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022e2:	f003 0302 	and.w	r3, r3, #2
 80022e6:	607b      	str	r3, [r7, #4]
 80022e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ea:	4b11      	ldr	r3, [pc, #68]	; (8002330 <MX_GPIO_Init+0x8c>)
 80022ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022ee:	4a10      	ldr	r2, [pc, #64]	; (8002330 <MX_GPIO_Init+0x8c>)
 80022f0:	f043 0301 	orr.w	r3, r3, #1
 80022f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022f6:	4b0e      	ldr	r3, [pc, #56]	; (8002330 <MX_GPIO_Init+0x8c>)
 80022f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	603b      	str	r3, [r7, #0]
 8002300:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8002302:	2200      	movs	r2, #0
 8002304:	2104      	movs	r1, #4
 8002306:	480b      	ldr	r0, [pc, #44]	; (8002334 <MX_GPIO_Init+0x90>)
 8002308:	f7fe fa7e 	bl	8000808 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800230c:	2304      	movs	r3, #4
 800230e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002310:	2301      	movs	r3, #1
 8002312:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002314:	2300      	movs	r3, #0
 8002316:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002318:	2300      	movs	r3, #0
 800231a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800231c:	f107 030c 	add.w	r3, r7, #12
 8002320:	4619      	mov	r1, r3
 8002322:	4804      	ldr	r0, [pc, #16]	; (8002334 <MX_GPIO_Init+0x90>)
 8002324:	f7fe f8c8 	bl	80004b8 <HAL_GPIO_Init>

}
 8002328:	bf00      	nop
 800232a:	3720      	adds	r7, #32
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	40021000 	.word	0x40021000
 8002334:	48000400 	.word	0x48000400

08002338 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800233c:	bf00      	nop
 800233e:	46bd      	mov	sp, r7
 8002340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002344:	4770      	bx	lr
	...

08002348 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 800234c:	4b19      	ldr	r3, [pc, #100]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 800234e:	4a1a      	ldr	r2, [pc, #104]	; (80023b8 <BSP_LCD_GLASS_Init+0x70>)
 8002350:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8002352:	4b18      	ldr	r3, [pc, #96]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 8002354:	2200      	movs	r2, #0
 8002356:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8002358:	4b16      	ldr	r3, [pc, #88]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 800235a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800235e:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8002360:	4b14      	ldr	r3, [pc, #80]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 8002362:	220c      	movs	r2, #12
 8002364:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8002366:	4b13      	ldr	r3, [pc, #76]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 8002368:	2240      	movs	r2, #64	; 0x40
 800236a:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 800236c:	4b11      	ldr	r3, [pc, #68]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 800236e:	2200      	movs	r2, #0
 8002370:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8002372:	4b10      	ldr	r3, [pc, #64]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 8002374:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8002378:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 800237a:	4b0e      	ldr	r3, [pc, #56]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 800237c:	2200      	movs	r2, #0
 800237e:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8002380:	4b0c      	ldr	r3, [pc, #48]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 8002382:	2240      	movs	r2, #64	; 0x40
 8002384:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8002386:	4b0b      	ldr	r3, [pc, #44]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 8002388:	2200      	movs	r2, #0
 800238a:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 800238c:	4b09      	ldr	r3, [pc, #36]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 800238e:	2200      	movs	r2, #0
 8002390:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8002392:	4b08      	ldr	r3, [pc, #32]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 8002394:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002398:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800239a:	4b06      	ldr	r3, [pc, #24]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 800239c:	2200      	movs	r2, #0
 800239e:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80023a0:	4804      	ldr	r0, [pc, #16]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 80023a2:	f000 f843 	bl	800242c <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80023a6:	4803      	ldr	r0, [pc, #12]	; (80023b4 <BSP_LCD_GLASS_Init+0x6c>)
 80023a8:	f7fe fa60 	bl	800086c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80023ac:	f000 f834 	bl	8002418 <BSP_LCD_GLASS_Clear>
}
 80023b0:	bf00      	nop
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	20000078 	.word	0x20000078
 80023b8:	40002400 	.word	0x40002400

080023bc <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 80023c4:	2300      	movs	r3, #0
 80023c6:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80023c8:	e00b      	b.n	80023e2 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80023ca:	7bfb      	ldrb	r3, [r7, #15]
 80023cc:	2200      	movs	r2, #0
 80023ce:	2100      	movs	r1, #0
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f000 f9bb 	bl	800274c <WriteChar>

    /* Point on the next character */
    ptr++;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	3301      	adds	r3, #1
 80023da:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 80023dc:	7bfb      	ldrb	r3, [r7, #15]
 80023de:	3301      	adds	r3, #1
 80023e0:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	bf14      	ite	ne
 80023ea:	2301      	movne	r3, #1
 80023ec:	2300      	moveq	r3, #0
 80023ee:	b2da      	uxtb	r2, r3
 80023f0:	7bfb      	ldrb	r3, [r7, #15]
 80023f2:	2b05      	cmp	r3, #5
 80023f4:	bf94      	ite	ls
 80023f6:	2301      	movls	r3, #1
 80023f8:	2300      	movhi	r3, #0
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	4013      	ands	r3, r2
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	2b00      	cmp	r3, #0
 8002402:	d1e2      	bne.n	80023ca <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8002404:	4803      	ldr	r0, [pc, #12]	; (8002414 <BSP_LCD_GLASS_DisplayString+0x58>)
 8002406:	f7fe fba2 	bl	8000b4e <HAL_LCD_UpdateDisplayRequest>
}
 800240a:	bf00      	nop
 800240c:	3710      	adds	r7, #16
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20000078 	.word	0x20000078

08002418 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 800241c:	4802      	ldr	r0, [pc, #8]	; (8002428 <BSP_LCD_GLASS_Clear+0x10>)
 800241e:	f7fe fb40 	bl	8000aa2 <HAL_LCD_Clear>
}
 8002422:	bf00      	nop
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	20000078 	.word	0x20000078

0800242c <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b0c0      	sub	sp, #256	; 0x100
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8002434:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	605a      	str	r2, [r3, #4]
 800243e:	609a      	str	r2, [r3, #8]
 8002440:	60da      	str	r2, [r3, #12]
 8002442:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 8002444:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002448:	2244      	movs	r2, #68	; 0x44
 800244a:	2100      	movs	r1, #0
 800244c:	4618      	mov	r0, r3
 800244e:	f000 fe35 	bl	80030bc <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8002452:	f107 0320 	add.w	r3, r7, #32
 8002456:	2288      	movs	r2, #136	; 0x88
 8002458:	2100      	movs	r1, #0
 800245a:	4618      	mov	r0, r3
 800245c:	f000 fe2e 	bl	80030bc <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8002460:	4b51      	ldr	r3, [pc, #324]	; (80025a8 <LCD_MspInit+0x17c>)
 8002462:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002464:	4a50      	ldr	r2, [pc, #320]	; (80025a8 <LCD_MspInit+0x17c>)
 8002466:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800246a:	6593      	str	r3, [r2, #88]	; 0x58
 800246c:	4b4e      	ldr	r3, [pc, #312]	; (80025a8 <LCD_MspInit+0x17c>)
 800246e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002474:	61fb      	str	r3, [r7, #28]
 8002476:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8002478:	2304      	movs	r3, #4
 800247a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 800247e:	2300      	movs	r3, #0
 8002480:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8002484:	2301      	movs	r3, #1
 8002486:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800248a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800248e:	4618      	mov	r0, r3
 8002490:	f7fe fc1c 	bl	8000ccc <HAL_RCC_OscConfig>
 8002494:	4603      	mov	r3, r0
 8002496:	2b00      	cmp	r3, #0
 8002498:	d000      	beq.n	800249c <LCD_MspInit+0x70>
  { 
    while(1);
 800249a:	e7fe      	b.n	800249a <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800249c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024a0:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80024a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80024aa:	f107 0320 	add.w	r3, r7, #32
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff f988 	bl	80017c4 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024b4:	4b3c      	ldr	r3, [pc, #240]	; (80025a8 <LCD_MspInit+0x17c>)
 80024b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024b8:	4a3b      	ldr	r2, [pc, #236]	; (80025a8 <LCD_MspInit+0x17c>)
 80024ba:	f043 0301 	orr.w	r3, r3, #1
 80024be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024c0:	4b39      	ldr	r3, [pc, #228]	; (80025a8 <LCD_MspInit+0x17c>)
 80024c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024c4:	f003 0301 	and.w	r3, r3, #1
 80024c8:	61bb      	str	r3, [r7, #24]
 80024ca:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024cc:	4b36      	ldr	r3, [pc, #216]	; (80025a8 <LCD_MspInit+0x17c>)
 80024ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024d0:	4a35      	ldr	r2, [pc, #212]	; (80025a8 <LCD_MspInit+0x17c>)
 80024d2:	f043 0302 	orr.w	r3, r3, #2
 80024d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024d8:	4b33      	ldr	r3, [pc, #204]	; (80025a8 <LCD_MspInit+0x17c>)
 80024da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024dc:	f003 0302 	and.w	r3, r3, #2
 80024e0:	617b      	str	r3, [r7, #20]
 80024e2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024e4:	4b30      	ldr	r3, [pc, #192]	; (80025a8 <LCD_MspInit+0x17c>)
 80024e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024e8:	4a2f      	ldr	r2, [pc, #188]	; (80025a8 <LCD_MspInit+0x17c>)
 80024ea:	f043 0304 	orr.w	r3, r3, #4
 80024ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024f0:	4b2d      	ldr	r3, [pc, #180]	; (80025a8 <LCD_MspInit+0x17c>)
 80024f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024f4:	f003 0304 	and.w	r3, r3, #4
 80024f8:	613b      	str	r3, [r7, #16]
 80024fa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024fc:	4b2a      	ldr	r3, [pc, #168]	; (80025a8 <LCD_MspInit+0x17c>)
 80024fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002500:	4a29      	ldr	r2, [pc, #164]	; (80025a8 <LCD_MspInit+0x17c>)
 8002502:	f043 0308 	orr.w	r3, r3, #8
 8002506:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002508:	4b27      	ldr	r3, [pc, #156]	; (80025a8 <LCD_MspInit+0x17c>)
 800250a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800250c:	f003 0308 	and.w	r3, r3, #8
 8002510:	60fb      	str	r3, [r7, #12]
 8002512:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8002514:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002518:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 800251c:	2302      	movs	r3, #2
 800251e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8002522:	2300      	movs	r3, #0
 8002524:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 8002528:	2303      	movs	r3, #3
 800252a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800252e:	230b      	movs	r3, #11
 8002530:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8002534:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002538:	4619      	mov	r1, r3
 800253a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800253e:	f7fd ffbb 	bl	80004b8 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8002542:	f24f 2333 	movw	r3, #62003	; 0xf233
 8002546:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 800254a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800254e:	4619      	mov	r1, r3
 8002550:	4816      	ldr	r0, [pc, #88]	; (80025ac <LCD_MspInit+0x180>)
 8002552:	f7fd ffb1 	bl	80004b8 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8002556:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 800255a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800255e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002562:	4619      	mov	r1, r3
 8002564:	4812      	ldr	r0, [pc, #72]	; (80025b0 <LCD_MspInit+0x184>)
 8002566:	f7fd ffa7 	bl	80004b8 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 800256a:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800256e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8002572:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002576:	4619      	mov	r1, r3
 8002578:	480e      	ldr	r0, [pc, #56]	; (80025b4 <LCD_MspInit+0x188>)
 800257a:	f7fd ff9d 	bl	80004b8 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 800257e:	2002      	movs	r0, #2
 8002580:	f7fd fe92 	bl	80002a8 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8002584:	4b08      	ldr	r3, [pc, #32]	; (80025a8 <LCD_MspInit+0x17c>)
 8002586:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002588:	4a07      	ldr	r2, [pc, #28]	; (80025a8 <LCD_MspInit+0x17c>)
 800258a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800258e:	6593      	str	r3, [r2, #88]	; 0x58
 8002590:	4b05      	ldr	r3, [pc, #20]	; (80025a8 <LCD_MspInit+0x17c>)
 8002592:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002594:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002598:	60bb      	str	r3, [r7, #8]
 800259a:	68bb      	ldr	r3, [r7, #8]
}
 800259c:	bf00      	nop
 800259e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	40021000 	.word	0x40021000
 80025ac:	48000400 	.word	0x48000400
 80025b0:	48000800 	.word	0x48000800
 80025b4:	48000c00 	.word	0x48000c00

080025b8 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b085      	sub	sp, #20
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	460b      	mov	r3, r1
 80025c2:	70fb      	strb	r3, [r7, #3]
 80025c4:	4613      	mov	r3, r2
 80025c6:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80025c8:	2300      	movs	r3, #0
 80025ca:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80025cc:	2300      	movs	r3, #0
 80025ce:	737b      	strb	r3, [r7, #13]
 80025d0:	2300      	movs	r3, #0
 80025d2:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	2b2f      	cmp	r3, #47	; 0x2f
 80025da:	d04d      	beq.n	8002678 <Convert+0xc0>
 80025dc:	2b2f      	cmp	r3, #47	; 0x2f
 80025de:	dc11      	bgt.n	8002604 <Convert+0x4c>
 80025e0:	2b29      	cmp	r3, #41	; 0x29
 80025e2:	d02e      	beq.n	8002642 <Convert+0x8a>
 80025e4:	2b29      	cmp	r3, #41	; 0x29
 80025e6:	dc06      	bgt.n	80025f6 <Convert+0x3e>
 80025e8:	2b25      	cmp	r3, #37	; 0x25
 80025ea:	d04c      	beq.n	8002686 <Convert+0xce>
 80025ec:	2b28      	cmp	r3, #40	; 0x28
 80025ee:	d025      	beq.n	800263c <Convert+0x84>
 80025f0:	2b20      	cmp	r3, #32
 80025f2:	d01c      	beq.n	800262e <Convert+0x76>
 80025f4:	e057      	b.n	80026a6 <Convert+0xee>
 80025f6:	2b2b      	cmp	r3, #43	; 0x2b
 80025f8:	d03a      	beq.n	8002670 <Convert+0xb8>
 80025fa:	2b2b      	cmp	r3, #43	; 0x2b
 80025fc:	db1a      	blt.n	8002634 <Convert+0x7c>
 80025fe:	2b2d      	cmp	r3, #45	; 0x2d
 8002600:	d032      	beq.n	8002668 <Convert+0xb0>
 8002602:	e050      	b.n	80026a6 <Convert+0xee>
 8002604:	2b6d      	cmp	r3, #109	; 0x6d
 8002606:	d023      	beq.n	8002650 <Convert+0x98>
 8002608:	2b6d      	cmp	r3, #109	; 0x6d
 800260a:	dc04      	bgt.n	8002616 <Convert+0x5e>
 800260c:	2b39      	cmp	r3, #57	; 0x39
 800260e:	dd42      	ble.n	8002696 <Convert+0xde>
 8002610:	2b64      	cmp	r3, #100	; 0x64
 8002612:	d019      	beq.n	8002648 <Convert+0x90>
 8002614:	e047      	b.n	80026a6 <Convert+0xee>
 8002616:	2bb0      	cmp	r3, #176	; 0xb0
 8002618:	d031      	beq.n	800267e <Convert+0xc6>
 800261a:	2bb0      	cmp	r3, #176	; 0xb0
 800261c:	dc02      	bgt.n	8002624 <Convert+0x6c>
 800261e:	2b6e      	cmp	r3, #110	; 0x6e
 8002620:	d01a      	beq.n	8002658 <Convert+0xa0>
 8002622:	e040      	b.n	80026a6 <Convert+0xee>
 8002624:	2bb5      	cmp	r3, #181	; 0xb5
 8002626:	d01b      	beq.n	8002660 <Convert+0xa8>
 8002628:	2bff      	cmp	r3, #255	; 0xff
 800262a:	d030      	beq.n	800268e <Convert+0xd6>
 800262c:	e03b      	b.n	80026a6 <Convert+0xee>
    {
    case ' ' :
      ch = 0x00;
 800262e:	2300      	movs	r3, #0
 8002630:	81fb      	strh	r3, [r7, #14]
      break;
 8002632:	e057      	b.n	80026e4 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8002634:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8002638:	81fb      	strh	r3, [r7, #14]
      break;
 800263a:	e053      	b.n	80026e4 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 800263c:	2328      	movs	r3, #40	; 0x28
 800263e:	81fb      	strh	r3, [r7, #14]
      break;
 8002640:	e050      	b.n	80026e4 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 8002642:	2311      	movs	r3, #17
 8002644:	81fb      	strh	r3, [r7, #14]
      break;
 8002646:	e04d      	b.n	80026e4 <Convert+0x12c>
      
    case 'd' :
      ch = C_DMAP;
 8002648:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 800264c:	81fb      	strh	r3, [r7, #14]
      break;
 800264e:	e049      	b.n	80026e4 <Convert+0x12c>
    
    case 'm' :
      ch = C_MMAP;
 8002650:	f24b 2310 	movw	r3, #45584	; 0xb210
 8002654:	81fb      	strh	r3, [r7, #14]
      break;
 8002656:	e045      	b.n	80026e4 <Convert+0x12c>
    
    case 'n' :
      ch = C_NMAP;
 8002658:	f242 2310 	movw	r3, #8720	; 0x2210
 800265c:	81fb      	strh	r3, [r7, #14]
      break;
 800265e:	e041      	b.n	80026e4 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8002660:	f246 0384 	movw	r3, #24708	; 0x6084
 8002664:	81fb      	strh	r3, [r7, #14]
      break;
 8002666:	e03d      	b.n	80026e4 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8002668:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800266c:	81fb      	strh	r3, [r7, #14]
      break;
 800266e:	e039      	b.n	80026e4 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8002670:	f24a 0314 	movw	r3, #40980	; 0xa014
 8002674:	81fb      	strh	r3, [r7, #14]
      break;
 8002676:	e035      	b.n	80026e4 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8002678:	23c0      	movs	r3, #192	; 0xc0
 800267a:	81fb      	strh	r3, [r7, #14]
      break;  
 800267c:	e032      	b.n	80026e4 <Convert+0x12c>
      
    case '' :
      ch = C_PERCENT_1;
 800267e:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8002682:	81fb      	strh	r3, [r7, #14]
      break;  
 8002684:	e02e      	b.n	80026e4 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2; 
 8002686:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 800268a:	81fb      	strh	r3, [r7, #14]
      break;
 800268c:	e02a      	b.n	80026e4 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 800268e:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8002692:	81fb      	strh	r3, [r7, #14]
      break ;
 8002694:	e026      	b.n	80026e4 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	3b30      	subs	r3, #48	; 0x30
 800269c:	4a28      	ldr	r2, [pc, #160]	; (8002740 <Convert+0x188>)
 800269e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026a2:	81fb      	strh	r3, [r7, #14]
      break;
 80026a4:	e01e      	b.n	80026e4 <Convert+0x12c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	2b5a      	cmp	r3, #90	; 0x5a
 80026ac:	d80a      	bhi.n	80026c4 <Convert+0x10c>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	2b40      	cmp	r3, #64	; 0x40
 80026b4:	d906      	bls.n	80026c4 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	3b41      	subs	r3, #65	; 0x41
 80026bc:	4a21      	ldr	r2, [pc, #132]	; (8002744 <Convert+0x18c>)
 80026be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026c2:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	2b7a      	cmp	r3, #122	; 0x7a
 80026ca:	d80a      	bhi.n	80026e2 <Convert+0x12a>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	2b60      	cmp	r3, #96	; 0x60
 80026d2:	d906      	bls.n	80026e2 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	3b61      	subs	r3, #97	; 0x61
 80026da:	4a1a      	ldr	r2, [pc, #104]	; (8002744 <Convert+0x18c>)
 80026dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80026e0:	81fb      	strh	r3, [r7, #14]
      }
      break;
 80026e2:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 80026e4:	78fb      	ldrb	r3, [r7, #3]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d103      	bne.n	80026f2 <Convert+0x13a>
  {
    ch |= 0x0002;
 80026ea:	89fb      	ldrh	r3, [r7, #14]
 80026ec:	f043 0302 	orr.w	r3, r3, #2
 80026f0:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 80026f2:	78bb      	ldrb	r3, [r7, #2]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d103      	bne.n	8002700 <Convert+0x148>
  {
    ch |= 0x0020;
 80026f8:	89fb      	ldrh	r3, [r7, #14]
 80026fa:	f043 0320 	orr.w	r3, r3, #32
 80026fe:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8002700:	230c      	movs	r3, #12
 8002702:	737b      	strb	r3, [r7, #13]
 8002704:	2300      	movs	r3, #0
 8002706:	733b      	strb	r3, [r7, #12]
 8002708:	e010      	b.n	800272c <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 800270a:	89fa      	ldrh	r2, [r7, #14]
 800270c:	7b7b      	ldrb	r3, [r7, #13]
 800270e:	fa42 f303 	asr.w	r3, r2, r3
 8002712:	461a      	mov	r2, r3
 8002714:	7b3b      	ldrb	r3, [r7, #12]
 8002716:	f002 020f 	and.w	r2, r2, #15
 800271a:	490b      	ldr	r1, [pc, #44]	; (8002748 <Convert+0x190>)
 800271c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 8002720:	7b7b      	ldrb	r3, [r7, #13]
 8002722:	3b04      	subs	r3, #4
 8002724:	737b      	strb	r3, [r7, #13]
 8002726:	7b3b      	ldrb	r3, [r7, #12]
 8002728:	3301      	adds	r3, #1
 800272a:	733b      	strb	r3, [r7, #12]
 800272c:	7b3b      	ldrb	r3, [r7, #12]
 800272e:	2b03      	cmp	r3, #3
 8002730:	d9eb      	bls.n	800270a <Convert+0x152>
  }
}
 8002732:	bf00      	nop
 8002734:	3714      	adds	r7, #20
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
 800273e:	bf00      	nop
 8002740:	08003120 	.word	0x08003120
 8002744:	080030ec 	.word	0x080030ec
 8002748:	20000068 	.word	0x20000068

0800274c <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	4608      	mov	r0, r1
 8002756:	4611      	mov	r1, r2
 8002758:	461a      	mov	r2, r3
 800275a:	4603      	mov	r3, r0
 800275c:	70fb      	strb	r3, [r7, #3]
 800275e:	460b      	mov	r3, r1
 8002760:	70bb      	strb	r3, [r7, #2]
 8002762:	4613      	mov	r3, r2
 8002764:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 8002766:	2300      	movs	r3, #0
 8002768:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 800276a:	78ba      	ldrb	r2, [r7, #2]
 800276c:	78fb      	ldrb	r3, [r7, #3]
 800276e:	4619      	mov	r1, r3
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f7ff ff21 	bl	80025b8 <Convert>

  switch (Position)
 8002776:	787b      	ldrb	r3, [r7, #1]
 8002778:	2b05      	cmp	r3, #5
 800277a:	f200 835b 	bhi.w	8002e34 <WriteChar+0x6e8>
 800277e:	a201      	add	r2, pc, #4	; (adr r2, 8002784 <WriteChar+0x38>)
 8002780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002784:	0800279d 	.word	0x0800279d
 8002788:	08002897 	.word	0x08002897
 800278c:	080029b1 	.word	0x080029b1
 8002790:	08002ab3 	.word	0x08002ab3
 8002794:	08002be1 	.word	0x08002be1
 8002798:	08002d2b 	.word	0x08002d2b
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800279c:	4b80      	ldr	r3, [pc, #512]	; (80029a0 <WriteChar+0x254>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	011b      	lsls	r3, r3, #4
 80027a2:	f003 0210 	and.w	r2, r3, #16
 80027a6:	4b7e      	ldr	r3, [pc, #504]	; (80029a0 <WriteChar+0x254>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	085b      	lsrs	r3, r3, #1
 80027ac:	05db      	lsls	r3, r3, #23
 80027ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80027b2:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80027b4:	4b7a      	ldr	r3, [pc, #488]	; (80029a0 <WriteChar+0x254>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	089b      	lsrs	r3, r3, #2
 80027ba:	059b      	lsls	r3, r3, #22
 80027bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027c0:	431a      	orrs	r2, r3
 80027c2:	4b77      	ldr	r3, [pc, #476]	; (80029a0 <WriteChar+0x254>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80027ca:	4313      	orrs	r3, r2
 80027cc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	4a74      	ldr	r2, [pc, #464]	; (80029a4 <WriteChar+0x258>)
 80027d2:	2100      	movs	r1, #0
 80027d4:	4874      	ldr	r0, [pc, #464]	; (80029a8 <WriteChar+0x25c>)
 80027d6:	f7fe f909 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80027da:	4b71      	ldr	r3, [pc, #452]	; (80029a0 <WriteChar+0x254>)
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	011b      	lsls	r3, r3, #4
 80027e0:	f003 0210 	and.w	r2, r3, #16
 80027e4:	4b6e      	ldr	r3, [pc, #440]	; (80029a0 <WriteChar+0x254>)
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	085b      	lsrs	r3, r3, #1
 80027ea:	05db      	lsls	r3, r3, #23
 80027ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80027f0:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80027f2:	4b6b      	ldr	r3, [pc, #428]	; (80029a0 <WriteChar+0x254>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	089b      	lsrs	r3, r3, #2
 80027f8:	059b      	lsls	r3, r3, #22
 80027fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027fe:	431a      	orrs	r2, r3
 8002800:	4b67      	ldr	r3, [pc, #412]	; (80029a0 <WriteChar+0x254>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002808:	4313      	orrs	r3, r2
 800280a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	4a65      	ldr	r2, [pc, #404]	; (80029a4 <WriteChar+0x258>)
 8002810:	2102      	movs	r1, #2
 8002812:	4865      	ldr	r0, [pc, #404]	; (80029a8 <WriteChar+0x25c>)
 8002814:	f7fe f8ea 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002818:	4b61      	ldr	r3, [pc, #388]	; (80029a0 <WriteChar+0x254>)
 800281a:	689b      	ldr	r3, [r3, #8]
 800281c:	011b      	lsls	r3, r3, #4
 800281e:	f003 0210 	and.w	r2, r3, #16
 8002822:	4b5f      	ldr	r3, [pc, #380]	; (80029a0 <WriteChar+0x254>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	085b      	lsrs	r3, r3, #1
 8002828:	05db      	lsls	r3, r3, #23
 800282a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800282e:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002830:	4b5b      	ldr	r3, [pc, #364]	; (80029a0 <WriteChar+0x254>)
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	089b      	lsrs	r3, r3, #2
 8002836:	059b      	lsls	r3, r3, #22
 8002838:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800283c:	431a      	orrs	r2, r3
 800283e:	4b58      	ldr	r3, [pc, #352]	; (80029a0 <WriteChar+0x254>)
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002846:	4313      	orrs	r3, r2
 8002848:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	4a55      	ldr	r2, [pc, #340]	; (80029a4 <WriteChar+0x258>)
 800284e:	2104      	movs	r1, #4
 8002850:	4855      	ldr	r0, [pc, #340]	; (80029a8 <WriteChar+0x25c>)
 8002852:	f7fe f8cb 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002856:	4b52      	ldr	r3, [pc, #328]	; (80029a0 <WriteChar+0x254>)
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	011b      	lsls	r3, r3, #4
 800285c:	f003 0210 	and.w	r2, r3, #16
 8002860:	4b4f      	ldr	r3, [pc, #316]	; (80029a0 <WriteChar+0x254>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	085b      	lsrs	r3, r3, #1
 8002866:	05db      	lsls	r3, r3, #23
 8002868:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800286c:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800286e:	4b4c      	ldr	r3, [pc, #304]	; (80029a0 <WriteChar+0x254>)
 8002870:	68db      	ldr	r3, [r3, #12]
 8002872:	089b      	lsrs	r3, r3, #2
 8002874:	059b      	lsls	r3, r3, #22
 8002876:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800287a:	431a      	orrs	r2, r3
 800287c:	4b48      	ldr	r3, [pc, #288]	; (80029a0 <WriteChar+0x254>)
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002884:	4313      	orrs	r3, r2
 8002886:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	4a46      	ldr	r2, [pc, #280]	; (80029a4 <WriteChar+0x258>)
 800288c:	2106      	movs	r1, #6
 800288e:	4846      	ldr	r0, [pc, #280]	; (80029a8 <WriteChar+0x25c>)
 8002890:	f7fe f8ac 	bl	80009ec <HAL_LCD_Write>
      break;
 8002894:	e2cf      	b.n	8002e36 <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002896:	4b42      	ldr	r3, [pc, #264]	; (80029a0 <WriteChar+0x254>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	019b      	lsls	r3, r3, #6
 800289c:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80028a0:	4b3f      	ldr	r3, [pc, #252]	; (80029a0 <WriteChar+0x254>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	085b      	lsrs	r3, r3, #1
 80028a6:	035b      	lsls	r3, r3, #13
 80028a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028ac:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80028ae:	4b3c      	ldr	r3, [pc, #240]	; (80029a0 <WriteChar+0x254>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	089b      	lsrs	r3, r3, #2
 80028b4:	031b      	lsls	r3, r3, #12
 80028b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028ba:	431a      	orrs	r2, r3
 80028bc:	4b38      	ldr	r3, [pc, #224]	; (80029a0 <WriteChar+0x254>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	08db      	lsrs	r3, r3, #3
 80028c2:	015b      	lsls	r3, r3, #5
 80028c4:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80028c8:	4313      	orrs	r3, r2
 80028ca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	4a37      	ldr	r2, [pc, #220]	; (80029ac <WriteChar+0x260>)
 80028d0:	2100      	movs	r1, #0
 80028d2:	4835      	ldr	r0, [pc, #212]	; (80029a8 <WriteChar+0x25c>)
 80028d4:	f7fe f88a 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80028d8:	4b31      	ldr	r3, [pc, #196]	; (80029a0 <WriteChar+0x254>)
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	019b      	lsls	r3, r3, #6
 80028de:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80028e2:	4b2f      	ldr	r3, [pc, #188]	; (80029a0 <WriteChar+0x254>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	085b      	lsrs	r3, r3, #1
 80028e8:	035b      	lsls	r3, r3, #13
 80028ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028ee:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80028f0:	4b2b      	ldr	r3, [pc, #172]	; (80029a0 <WriteChar+0x254>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	089b      	lsrs	r3, r3, #2
 80028f6:	031b      	lsls	r3, r3, #12
 80028f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028fc:	431a      	orrs	r2, r3
 80028fe:	4b28      	ldr	r3, [pc, #160]	; (80029a0 <WriteChar+0x254>)
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	08db      	lsrs	r3, r3, #3
 8002904:	015b      	lsls	r3, r3, #5
 8002906:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800290a:	4313      	orrs	r3, r2
 800290c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	4a26      	ldr	r2, [pc, #152]	; (80029ac <WriteChar+0x260>)
 8002912:	2102      	movs	r1, #2
 8002914:	4824      	ldr	r0, [pc, #144]	; (80029a8 <WriteChar+0x25c>)
 8002916:	f7fe f869 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800291a:	4b21      	ldr	r3, [pc, #132]	; (80029a0 <WriteChar+0x254>)
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	019b      	lsls	r3, r3, #6
 8002920:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002924:	4b1e      	ldr	r3, [pc, #120]	; (80029a0 <WriteChar+0x254>)
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	085b      	lsrs	r3, r3, #1
 800292a:	035b      	lsls	r3, r3, #13
 800292c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002930:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002932:	4b1b      	ldr	r3, [pc, #108]	; (80029a0 <WriteChar+0x254>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	089b      	lsrs	r3, r3, #2
 8002938:	031b      	lsls	r3, r3, #12
 800293a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800293e:	431a      	orrs	r2, r3
 8002940:	4b17      	ldr	r3, [pc, #92]	; (80029a0 <WriteChar+0x254>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	08db      	lsrs	r3, r3, #3
 8002946:	015b      	lsls	r3, r3, #5
 8002948:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800294c:	4313      	orrs	r3, r2
 800294e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	4a16      	ldr	r2, [pc, #88]	; (80029ac <WriteChar+0x260>)
 8002954:	2104      	movs	r1, #4
 8002956:	4814      	ldr	r0, [pc, #80]	; (80029a8 <WriteChar+0x25c>)
 8002958:	f7fe f848 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800295c:	4b10      	ldr	r3, [pc, #64]	; (80029a0 <WriteChar+0x254>)
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	019b      	lsls	r3, r3, #6
 8002962:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002966:	4b0e      	ldr	r3, [pc, #56]	; (80029a0 <WriteChar+0x254>)
 8002968:	68db      	ldr	r3, [r3, #12]
 800296a:	085b      	lsrs	r3, r3, #1
 800296c:	035b      	lsls	r3, r3, #13
 800296e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002972:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002974:	4b0a      	ldr	r3, [pc, #40]	; (80029a0 <WriteChar+0x254>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	089b      	lsrs	r3, r3, #2
 800297a:	031b      	lsls	r3, r3, #12
 800297c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002980:	431a      	orrs	r2, r3
 8002982:	4b07      	ldr	r3, [pc, #28]	; (80029a0 <WriteChar+0x254>)
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	08db      	lsrs	r3, r3, #3
 8002988:	015b      	lsls	r3, r3, #5
 800298a:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800298e:	4313      	orrs	r3, r2
 8002990:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	4a05      	ldr	r2, [pc, #20]	; (80029ac <WriteChar+0x260>)
 8002996:	2106      	movs	r1, #6
 8002998:	4803      	ldr	r0, [pc, #12]	; (80029a8 <WriteChar+0x25c>)
 800299a:	f7fe f827 	bl	80009ec <HAL_LCD_Write>
      break;
 800299e:	e24a      	b.n	8002e36 <WriteChar+0x6ea>
 80029a0:	20000068 	.word	0x20000068
 80029a4:	ff3fffe7 	.word	0xff3fffe7
 80029a8:	20000078 	.word	0x20000078
 80029ac:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80029b0:	4b88      	ldr	r3, [pc, #544]	; (8002bd4 <WriteChar+0x488>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	03db      	lsls	r3, r3, #15
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	4b86      	ldr	r3, [pc, #536]	; (8002bd4 <WriteChar+0x488>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	085b      	lsrs	r3, r3, #1
 80029be:	075b      	lsls	r3, r3, #29
 80029c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80029c4:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80029c6:	4b83      	ldr	r3, [pc, #524]	; (8002bd4 <WriteChar+0x488>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	089b      	lsrs	r3, r3, #2
 80029cc:	071b      	lsls	r3, r3, #28
 80029ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029d2:	431a      	orrs	r2, r3
 80029d4:	4b7f      	ldr	r3, [pc, #508]	; (8002bd4 <WriteChar+0x488>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	08db      	lsrs	r3, r3, #3
 80029da:	039b      	lsls	r3, r3, #14
 80029dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	4a7c      	ldr	r2, [pc, #496]	; (8002bd8 <WriteChar+0x48c>)
 80029e8:	2100      	movs	r1, #0
 80029ea:	487c      	ldr	r0, [pc, #496]	; (8002bdc <WriteChar+0x490>)
 80029ec:	f7fd fffe 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80029f0:	4b78      	ldr	r3, [pc, #480]	; (8002bd4 <WriteChar+0x488>)
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	03db      	lsls	r3, r3, #15
 80029f6:	b29a      	uxth	r2, r3
 80029f8:	4b76      	ldr	r3, [pc, #472]	; (8002bd4 <WriteChar+0x488>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	085b      	lsrs	r3, r3, #1
 80029fe:	075b      	lsls	r3, r3, #29
 8002a00:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a04:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002a06:	4b73      	ldr	r3, [pc, #460]	; (8002bd4 <WriteChar+0x488>)
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	089b      	lsrs	r3, r3, #2
 8002a0c:	071b      	lsls	r3, r3, #28
 8002a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a12:	431a      	orrs	r2, r3
 8002a14:	4b6f      	ldr	r3, [pc, #444]	; (8002bd4 <WriteChar+0x488>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	08db      	lsrs	r3, r3, #3
 8002a1a:	039b      	lsls	r3, r3, #14
 8002a1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	4a6c      	ldr	r2, [pc, #432]	; (8002bd8 <WriteChar+0x48c>)
 8002a28:	2102      	movs	r1, #2
 8002a2a:	486c      	ldr	r0, [pc, #432]	; (8002bdc <WriteChar+0x490>)
 8002a2c:	f7fd ffde 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002a30:	4b68      	ldr	r3, [pc, #416]	; (8002bd4 <WriteChar+0x488>)
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	03db      	lsls	r3, r3, #15
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	4b66      	ldr	r3, [pc, #408]	; (8002bd4 <WriteChar+0x488>)
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	085b      	lsrs	r3, r3, #1
 8002a3e:	075b      	lsls	r3, r3, #29
 8002a40:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a44:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002a46:	4b63      	ldr	r3, [pc, #396]	; (8002bd4 <WriteChar+0x488>)
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	089b      	lsrs	r3, r3, #2
 8002a4c:	071b      	lsls	r3, r3, #28
 8002a4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a52:	431a      	orrs	r2, r3
 8002a54:	4b5f      	ldr	r3, [pc, #380]	; (8002bd4 <WriteChar+0x488>)
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	08db      	lsrs	r3, r3, #3
 8002a5a:	039b      	lsls	r3, r3, #14
 8002a5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	4a5c      	ldr	r2, [pc, #368]	; (8002bd8 <WriteChar+0x48c>)
 8002a68:	2104      	movs	r1, #4
 8002a6a:	485c      	ldr	r0, [pc, #368]	; (8002bdc <WriteChar+0x490>)
 8002a6c:	f7fd ffbe 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002a70:	4b58      	ldr	r3, [pc, #352]	; (8002bd4 <WriteChar+0x488>)
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	03db      	lsls	r3, r3, #15
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	4b56      	ldr	r3, [pc, #344]	; (8002bd4 <WriteChar+0x488>)
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	085b      	lsrs	r3, r3, #1
 8002a7e:	075b      	lsls	r3, r3, #29
 8002a80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a84:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002a86:	4b53      	ldr	r3, [pc, #332]	; (8002bd4 <WriteChar+0x488>)
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	089b      	lsrs	r3, r3, #2
 8002a8c:	071b      	lsls	r3, r3, #28
 8002a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a92:	431a      	orrs	r2, r3
 8002a94:	4b4f      	ldr	r3, [pc, #316]	; (8002bd4 <WriteChar+0x488>)
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	08db      	lsrs	r3, r3, #3
 8002a9a:	039b      	lsls	r3, r3, #14
 8002a9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	4a4c      	ldr	r2, [pc, #304]	; (8002bd8 <WriteChar+0x48c>)
 8002aa8:	2106      	movs	r1, #6
 8002aaa:	484c      	ldr	r0, [pc, #304]	; (8002bdc <WriteChar+0x490>)
 8002aac:	f7fd ff9e 	bl	80009ec <HAL_LCD_Write>
      break;
 8002ab0:	e1c1      	b.n	8002e36 <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002ab2:	4b48      	ldr	r3, [pc, #288]	; (8002bd4 <WriteChar+0x488>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	07da      	lsls	r2, r3, #31
 8002ab8:	4b46      	ldr	r3, [pc, #280]	; (8002bd4 <WriteChar+0x488>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	08db      	lsrs	r3, r3, #3
 8002abe:	079b      	lsls	r3, r3, #30
 8002ac0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002ace:	2100      	movs	r1, #0
 8002ad0:	4842      	ldr	r0, [pc, #264]	; (8002bdc <WriteChar+0x490>)
 8002ad2:	f7fd ff8b 	bl	80009ec <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002ad6:	4b3f      	ldr	r3, [pc, #252]	; (8002bd4 <WriteChar+0x488>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0202 	and.w	r2, r3, #2
 8002ade:	4b3d      	ldr	r3, [pc, #244]	; (8002bd4 <WriteChar+0x488>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	089b      	lsrs	r3, r3, #2
 8002ae4:	f003 0301 	and.w	r3, r3, #1
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	f06f 0203 	mvn.w	r2, #3
 8002af2:	2101      	movs	r1, #1
 8002af4:	4839      	ldr	r0, [pc, #228]	; (8002bdc <WriteChar+0x490>)
 8002af6:	f7fd ff79 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002afa:	4b36      	ldr	r3, [pc, #216]	; (8002bd4 <WriteChar+0x488>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	07da      	lsls	r2, r3, #31
 8002b00:	4b34      	ldr	r3, [pc, #208]	; (8002bd4 <WriteChar+0x488>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	08db      	lsrs	r3, r3, #3
 8002b06:	079b      	lsls	r3, r3, #30
 8002b08:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002b16:	2102      	movs	r1, #2
 8002b18:	4830      	ldr	r0, [pc, #192]	; (8002bdc <WriteChar+0x490>)
 8002b1a:	f7fd ff67 	bl	80009ec <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002b1e:	4b2d      	ldr	r3, [pc, #180]	; (8002bd4 <WriteChar+0x488>)
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f003 0202 	and.w	r2, r3, #2
 8002b26:	4b2b      	ldr	r3, [pc, #172]	; (8002bd4 <WriteChar+0x488>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	089b      	lsrs	r3, r3, #2
 8002b2c:	f003 0301 	and.w	r3, r3, #1
 8002b30:	4313      	orrs	r3, r2
 8002b32:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f06f 0203 	mvn.w	r2, #3
 8002b3a:	2103      	movs	r1, #3
 8002b3c:	4827      	ldr	r0, [pc, #156]	; (8002bdc <WriteChar+0x490>)
 8002b3e:	f7fd ff55 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002b42:	4b24      	ldr	r3, [pc, #144]	; (8002bd4 <WriteChar+0x488>)
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	07da      	lsls	r2, r3, #31
 8002b48:	4b22      	ldr	r3, [pc, #136]	; (8002bd4 <WriteChar+0x488>)
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	08db      	lsrs	r3, r3, #3
 8002b4e:	079b      	lsls	r3, r3, #30
 8002b50:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002b54:	4313      	orrs	r3, r2
 8002b56:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002b5e:	2104      	movs	r1, #4
 8002b60:	481e      	ldr	r0, [pc, #120]	; (8002bdc <WriteChar+0x490>)
 8002b62:	f7fd ff43 	bl	80009ec <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002b66:	4b1b      	ldr	r3, [pc, #108]	; (8002bd4 <WriteChar+0x488>)
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	f003 0202 	and.w	r2, r3, #2
 8002b6e:	4b19      	ldr	r3, [pc, #100]	; (8002bd4 <WriteChar+0x488>)
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	089b      	lsrs	r3, r3, #2
 8002b74:	f003 0301 	and.w	r3, r3, #1
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f06f 0203 	mvn.w	r2, #3
 8002b82:	2105      	movs	r1, #5
 8002b84:	4815      	ldr	r0, [pc, #84]	; (8002bdc <WriteChar+0x490>)
 8002b86:	f7fd ff31 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002b8a:	4b12      	ldr	r3, [pc, #72]	; (8002bd4 <WriteChar+0x488>)
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	07da      	lsls	r2, r3, #31
 8002b90:	4b10      	ldr	r3, [pc, #64]	; (8002bd4 <WriteChar+0x488>)
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	08db      	lsrs	r3, r3, #3
 8002b96:	079b      	lsls	r3, r3, #30
 8002b98:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002ba6:	2106      	movs	r1, #6
 8002ba8:	480c      	ldr	r0, [pc, #48]	; (8002bdc <WriteChar+0x490>)
 8002baa:	f7fd ff1f 	bl	80009ec <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002bae:	4b09      	ldr	r3, [pc, #36]	; (8002bd4 <WriteChar+0x488>)
 8002bb0:	68db      	ldr	r3, [r3, #12]
 8002bb2:	f003 0202 	and.w	r2, r3, #2
 8002bb6:	4b07      	ldr	r3, [pc, #28]	; (8002bd4 <WriteChar+0x488>)
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	089b      	lsrs	r3, r3, #2
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f06f 0203 	mvn.w	r2, #3
 8002bca:	2107      	movs	r1, #7
 8002bcc:	4803      	ldr	r0, [pc, #12]	; (8002bdc <WriteChar+0x490>)
 8002bce:	f7fd ff0d 	bl	80009ec <HAL_LCD_Write>
      break;
 8002bd2:	e130      	b.n	8002e36 <WriteChar+0x6ea>
 8002bd4:	20000068 	.word	0x20000068
 8002bd8:	cfff3fff 	.word	0xcfff3fff
 8002bdc:	20000078 	.word	0x20000078
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002be0:	4b97      	ldr	r3, [pc, #604]	; (8002e40 <WriteChar+0x6f4>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	085b      	lsrs	r3, r3, #1
 8002be6:	065b      	lsls	r3, r3, #25
 8002be8:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002bec:	4b94      	ldr	r3, [pc, #592]	; (8002e40 <WriteChar+0x6f4>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	089b      	lsrs	r3, r3, #2
 8002bf2:	061b      	lsls	r3, r3, #24
 8002bf4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002c02:	2100      	movs	r1, #0
 8002c04:	488f      	ldr	r0, [pc, #572]	; (8002e44 <WriteChar+0x6f8>)
 8002c06:	f7fd fef1 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002c0a:	4b8d      	ldr	r3, [pc, #564]	; (8002e40 <WriteChar+0x6f4>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	00db      	lsls	r3, r3, #3
 8002c10:	f003 0208 	and.w	r2, r3, #8
 8002c14:	4b8a      	ldr	r3, [pc, #552]	; (8002e40 <WriteChar+0x6f4>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	08db      	lsrs	r3, r3, #3
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	f003 0304 	and.w	r3, r3, #4
 8002c20:	4313      	orrs	r3, r2
 8002c22:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f06f 020c 	mvn.w	r2, #12
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	4885      	ldr	r0, [pc, #532]	; (8002e44 <WriteChar+0x6f8>)
 8002c2e:	f7fd fedd 	bl	80009ec <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002c32:	4b83      	ldr	r3, [pc, #524]	; (8002e40 <WriteChar+0x6f4>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	085b      	lsrs	r3, r3, #1
 8002c38:	065b      	lsls	r3, r3, #25
 8002c3a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002c3e:	4b80      	ldr	r3, [pc, #512]	; (8002e40 <WriteChar+0x6f4>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	089b      	lsrs	r3, r3, #2
 8002c44:	061b      	lsls	r3, r3, #24
 8002c46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002c54:	2102      	movs	r1, #2
 8002c56:	487b      	ldr	r0, [pc, #492]	; (8002e44 <WriteChar+0x6f8>)
 8002c58:	f7fd fec8 	bl	80009ec <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002c5c:	4b78      	ldr	r3, [pc, #480]	; (8002e40 <WriteChar+0x6f4>)
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	00db      	lsls	r3, r3, #3
 8002c62:	f003 0208 	and.w	r2, r3, #8
 8002c66:	4b76      	ldr	r3, [pc, #472]	; (8002e40 <WriteChar+0x6f4>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	08db      	lsrs	r3, r3, #3
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	f003 0304 	and.w	r3, r3, #4
 8002c72:	4313      	orrs	r3, r2
 8002c74:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	f06f 020c 	mvn.w	r2, #12
 8002c7c:	2103      	movs	r1, #3
 8002c7e:	4871      	ldr	r0, [pc, #452]	; (8002e44 <WriteChar+0x6f8>)
 8002c80:	f7fd feb4 	bl	80009ec <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002c84:	4b6e      	ldr	r3, [pc, #440]	; (8002e40 <WriteChar+0x6f4>)
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	085b      	lsrs	r3, r3, #1
 8002c8a:	065b      	lsls	r3, r3, #25
 8002c8c:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002c90:	4b6b      	ldr	r3, [pc, #428]	; (8002e40 <WriteChar+0x6f4>)
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	089b      	lsrs	r3, r3, #2
 8002c96:	061b      	lsls	r3, r3, #24
 8002c98:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002ca6:	2104      	movs	r1, #4
 8002ca8:	4866      	ldr	r0, [pc, #408]	; (8002e44 <WriteChar+0x6f8>)
 8002caa:	f7fd fe9f 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002cae:	4b64      	ldr	r3, [pc, #400]	; (8002e40 <WriteChar+0x6f4>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	00db      	lsls	r3, r3, #3
 8002cb4:	f003 0208 	and.w	r2, r3, #8
 8002cb8:	4b61      	ldr	r3, [pc, #388]	; (8002e40 <WriteChar+0x6f4>)
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	08db      	lsrs	r3, r3, #3
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	f003 0304 	and.w	r3, r3, #4
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f06f 020c 	mvn.w	r2, #12
 8002cce:	2105      	movs	r1, #5
 8002cd0:	485c      	ldr	r0, [pc, #368]	; (8002e44 <WriteChar+0x6f8>)
 8002cd2:	f7fd fe8b 	bl	80009ec <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002cd6:	4b5a      	ldr	r3, [pc, #360]	; (8002e40 <WriteChar+0x6f4>)
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	085b      	lsrs	r3, r3, #1
 8002cdc:	065b      	lsls	r3, r3, #25
 8002cde:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002ce2:	4b57      	ldr	r3, [pc, #348]	; (8002e40 <WriteChar+0x6f4>)
 8002ce4:	68db      	ldr	r3, [r3, #12]
 8002ce6:	089b      	lsrs	r3, r3, #2
 8002ce8:	061b      	lsls	r3, r3, #24
 8002cea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002cf8:	2106      	movs	r1, #6
 8002cfa:	4852      	ldr	r0, [pc, #328]	; (8002e44 <WriteChar+0x6f8>)
 8002cfc:	f7fd fe76 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002d00:	4b4f      	ldr	r3, [pc, #316]	; (8002e40 <WriteChar+0x6f4>)
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	00db      	lsls	r3, r3, #3
 8002d06:	f003 0208 	and.w	r2, r3, #8
 8002d0a:	4b4d      	ldr	r3, [pc, #308]	; (8002e40 <WriteChar+0x6f4>)
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	08db      	lsrs	r3, r3, #3
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	f003 0304 	and.w	r3, r3, #4
 8002d16:	4313      	orrs	r3, r2
 8002d18:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	f06f 020c 	mvn.w	r2, #12
 8002d20:	2107      	movs	r1, #7
 8002d22:	4848      	ldr	r0, [pc, #288]	; (8002e44 <WriteChar+0x6f8>)
 8002d24:	f7fd fe62 	bl	80009ec <HAL_LCD_Write>
      break;
 8002d28:	e085      	b.n	8002e36 <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002d2a:	4b45      	ldr	r3, [pc, #276]	; (8002e40 <WriteChar+0x6f4>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	045b      	lsls	r3, r3, #17
 8002d30:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002d34:	4b42      	ldr	r3, [pc, #264]	; (8002e40 <WriteChar+0x6f4>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	085b      	lsrs	r3, r3, #1
 8002d3a:	021b      	lsls	r3, r3, #8
 8002d3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d40:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002d42:	4b3f      	ldr	r3, [pc, #252]	; (8002e40 <WriteChar+0x6f4>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	089b      	lsrs	r3, r3, #2
 8002d48:	025b      	lsls	r3, r3, #9
 8002d4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d4e:	431a      	orrs	r2, r3
 8002d50:	4b3b      	ldr	r3, [pc, #236]	; (8002e40 <WriteChar+0x6f4>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	08db      	lsrs	r3, r3, #3
 8002d56:	069b      	lsls	r3, r3, #26
 8002d58:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	4a39      	ldr	r2, [pc, #228]	; (8002e48 <WriteChar+0x6fc>)
 8002d64:	2100      	movs	r1, #0
 8002d66:	4837      	ldr	r0, [pc, #220]	; (8002e44 <WriteChar+0x6f8>)
 8002d68:	f7fd fe40 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002d6c:	4b34      	ldr	r3, [pc, #208]	; (8002e40 <WriteChar+0x6f4>)
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	045b      	lsls	r3, r3, #17
 8002d72:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002d76:	4b32      	ldr	r3, [pc, #200]	; (8002e40 <WriteChar+0x6f4>)
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	085b      	lsrs	r3, r3, #1
 8002d7c:	021b      	lsls	r3, r3, #8
 8002d7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d82:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002d84:	4b2e      	ldr	r3, [pc, #184]	; (8002e40 <WriteChar+0x6f4>)
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	089b      	lsrs	r3, r3, #2
 8002d8a:	025b      	lsls	r3, r3, #9
 8002d8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d90:	431a      	orrs	r2, r3
 8002d92:	4b2b      	ldr	r3, [pc, #172]	; (8002e40 <WriteChar+0x6f4>)
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	08db      	lsrs	r3, r3, #3
 8002d98:	069b      	lsls	r3, r3, #26
 8002d9a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	4a28      	ldr	r2, [pc, #160]	; (8002e48 <WriteChar+0x6fc>)
 8002da6:	2102      	movs	r1, #2
 8002da8:	4826      	ldr	r0, [pc, #152]	; (8002e44 <WriteChar+0x6f8>)
 8002daa:	f7fd fe1f 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002dae:	4b24      	ldr	r3, [pc, #144]	; (8002e40 <WriteChar+0x6f4>)
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	045b      	lsls	r3, r3, #17
 8002db4:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002db8:	4b21      	ldr	r3, [pc, #132]	; (8002e40 <WriteChar+0x6f4>)
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	085b      	lsrs	r3, r3, #1
 8002dbe:	021b      	lsls	r3, r3, #8
 8002dc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dc4:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002dc6:	4b1e      	ldr	r3, [pc, #120]	; (8002e40 <WriteChar+0x6f4>)
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	089b      	lsrs	r3, r3, #2
 8002dcc:	025b      	lsls	r3, r3, #9
 8002dce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002dd2:	431a      	orrs	r2, r3
 8002dd4:	4b1a      	ldr	r3, [pc, #104]	; (8002e40 <WriteChar+0x6f4>)
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	08db      	lsrs	r3, r3, #3
 8002dda:	069b      	lsls	r3, r3, #26
 8002ddc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002de0:	4313      	orrs	r3, r2
 8002de2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	4a18      	ldr	r2, [pc, #96]	; (8002e48 <WriteChar+0x6fc>)
 8002de8:	2104      	movs	r1, #4
 8002dea:	4816      	ldr	r0, [pc, #88]	; (8002e44 <WriteChar+0x6f8>)
 8002dec:	f7fd fdfe 	bl	80009ec <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002df0:	4b13      	ldr	r3, [pc, #76]	; (8002e40 <WriteChar+0x6f4>)
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	045b      	lsls	r3, r3, #17
 8002df6:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002dfa:	4b11      	ldr	r3, [pc, #68]	; (8002e40 <WriteChar+0x6f4>)
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	085b      	lsrs	r3, r3, #1
 8002e00:	021b      	lsls	r3, r3, #8
 8002e02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e06:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002e08:	4b0d      	ldr	r3, [pc, #52]	; (8002e40 <WriteChar+0x6f4>)
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	089b      	lsrs	r3, r3, #2
 8002e0e:	025b      	lsls	r3, r3, #9
 8002e10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e14:	431a      	orrs	r2, r3
 8002e16:	4b0a      	ldr	r3, [pc, #40]	; (8002e40 <WriteChar+0x6f4>)
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	08db      	lsrs	r3, r3, #3
 8002e1c:	069b      	lsls	r3, r3, #26
 8002e1e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	4a07      	ldr	r2, [pc, #28]	; (8002e48 <WriteChar+0x6fc>)
 8002e2a:	2106      	movs	r1, #6
 8002e2c:	4805      	ldr	r0, [pc, #20]	; (8002e44 <WriteChar+0x6f8>)
 8002e2e:	f7fd fddd 	bl	80009ec <HAL_LCD_Write>
      break;
 8002e32:	e000      	b.n	8002e36 <WriteChar+0x6ea>
    
     default:
      break;
 8002e34:	bf00      	nop
  }
}
 8002e36:	bf00      	nop
 8002e38:	3710      	adds	r7, #16
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	20000068 	.word	0x20000068
 8002e44:	20000078 	.word	0x20000078
 8002e48:	fbfdfcff 	.word	0xfbfdfcff

08002e4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e52:	4b0f      	ldr	r3, [pc, #60]	; (8002e90 <HAL_MspInit+0x44>)
 8002e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e56:	4a0e      	ldr	r2, [pc, #56]	; (8002e90 <HAL_MspInit+0x44>)
 8002e58:	f043 0301 	orr.w	r3, r3, #1
 8002e5c:	6613      	str	r3, [r2, #96]	; 0x60
 8002e5e:	4b0c      	ldr	r3, [pc, #48]	; (8002e90 <HAL_MspInit+0x44>)
 8002e60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	607b      	str	r3, [r7, #4]
 8002e68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e6a:	4b09      	ldr	r3, [pc, #36]	; (8002e90 <HAL_MspInit+0x44>)
 8002e6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e6e:	4a08      	ldr	r2, [pc, #32]	; (8002e90 <HAL_MspInit+0x44>)
 8002e70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e74:	6593      	str	r3, [r2, #88]	; 0x58
 8002e76:	4b06      	ldr	r3, [pc, #24]	; (8002e90 <HAL_MspInit+0x44>)
 8002e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e7e:	603b      	str	r3, [r7, #0]
 8002e80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e82:	bf00      	nop
 8002e84:	370c      	adds	r7, #12
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	40021000 	.word	0x40021000

08002e94 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b08a      	sub	sp, #40	; 0x28
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e9c:	f107 0314 	add.w	r3, r7, #20
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	605a      	str	r2, [r3, #4]
 8002ea6:	609a      	str	r2, [r3, #8]
 8002ea8:	60da      	str	r2, [r3, #12]
 8002eaa:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a26      	ldr	r2, [pc, #152]	; (8002f4c <HAL_LCD_MspInit+0xb8>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d145      	bne.n	8002f42 <HAL_LCD_MspInit+0xae>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8002eb6:	4b26      	ldr	r3, [pc, #152]	; (8002f50 <HAL_LCD_MspInit+0xbc>)
 8002eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002eba:	4a25      	ldr	r2, [pc, #148]	; (8002f50 <HAL_LCD_MspInit+0xbc>)
 8002ebc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ec0:	6593      	str	r3, [r2, #88]	; 0x58
 8002ec2:	4b23      	ldr	r3, [pc, #140]	; (8002f50 <HAL_LCD_MspInit+0xbc>)
 8002ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ec6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002eca:	613b      	str	r3, [r7, #16]
 8002ecc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ece:	4b20      	ldr	r3, [pc, #128]	; (8002f50 <HAL_LCD_MspInit+0xbc>)
 8002ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ed2:	4a1f      	ldr	r2, [pc, #124]	; (8002f50 <HAL_LCD_MspInit+0xbc>)
 8002ed4:	f043 0304 	orr.w	r3, r3, #4
 8002ed8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002eda:	4b1d      	ldr	r3, [pc, #116]	; (8002f50 <HAL_LCD_MspInit+0xbc>)
 8002edc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ede:	f003 0304 	and.w	r3, r3, #4
 8002ee2:	60fb      	str	r3, [r7, #12]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ee6:	4b1a      	ldr	r3, [pc, #104]	; (8002f50 <HAL_LCD_MspInit+0xbc>)
 8002ee8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002eea:	4a19      	ldr	r2, [pc, #100]	; (8002f50 <HAL_LCD_MspInit+0xbc>)
 8002eec:	f043 0301 	orr.w	r3, r3, #1
 8002ef0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ef2:	4b17      	ldr	r3, [pc, #92]	; (8002f50 <HAL_LCD_MspInit+0xbc>)
 8002ef4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	60bb      	str	r3, [r7, #8]
 8002efc:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002efe:	2308      	movs	r3, #8
 8002f00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f02:	2302      	movs	r3, #2
 8002f04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f06:	2300      	movs	r3, #0
 8002f08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002f0e:	230b      	movs	r3, #11
 8002f10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f12:	f107 0314 	add.w	r3, r7, #20
 8002f16:	4619      	mov	r1, r3
 8002f18:	480e      	ldr	r0, [pc, #56]	; (8002f54 <HAL_LCD_MspInit+0xc0>)
 8002f1a:	f7fd facd 	bl	80004b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f1e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002f22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f24:	2302      	movs	r3, #2
 8002f26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002f30:	230b      	movs	r3, #11
 8002f32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f34:	f107 0314 	add.w	r3, r7, #20
 8002f38:	4619      	mov	r1, r3
 8002f3a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f3e:	f7fd fabb 	bl	80004b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8002f42:	bf00      	nop
 8002f44:	3728      	adds	r7, #40	; 0x28
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	40002400 	.word	0x40002400
 8002f50:	40021000 	.word	0x40021000
 8002f54:	48000800 	.word	0x48000800

08002f58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002f5c:	bf00      	nop
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr

08002f66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f66:	b480      	push	{r7}
 8002f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f6a:	e7fe      	b.n	8002f6a <HardFault_Handler+0x4>

08002f6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f70:	e7fe      	b.n	8002f70 <MemManage_Handler+0x4>

08002f72 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f72:	b480      	push	{r7}
 8002f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f76:	e7fe      	b.n	8002f76 <BusFault_Handler+0x4>

08002f78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f7c:	e7fe      	b.n	8002f7c <UsageFault_Handler+0x4>

08002f7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f7e:	b480      	push	{r7}
 8002f80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f82:	bf00      	nop
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f90:	bf00      	nop
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr

08002f9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f9a:	b480      	push	{r7}
 8002f9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f9e:	bf00      	nop
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fac:	f7fd f95e 	bl	800026c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fb0:	bf00      	nop
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002fb8:	4b17      	ldr	r3, [pc, #92]	; (8003018 <SystemInit+0x64>)
 8002fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fbe:	4a16      	ldr	r2, [pc, #88]	; (8003018 <SystemInit+0x64>)
 8002fc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002fc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002fc8:	4b14      	ldr	r3, [pc, #80]	; (800301c <SystemInit+0x68>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a13      	ldr	r2, [pc, #76]	; (800301c <SystemInit+0x68>)
 8002fce:	f043 0301 	orr.w	r3, r3, #1
 8002fd2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002fd4:	4b11      	ldr	r3, [pc, #68]	; (800301c <SystemInit+0x68>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002fda:	4b10      	ldr	r3, [pc, #64]	; (800301c <SystemInit+0x68>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a0f      	ldr	r2, [pc, #60]	; (800301c <SystemInit+0x68>)
 8002fe0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002fe4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002fe8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002fea:	4b0c      	ldr	r3, [pc, #48]	; (800301c <SystemInit+0x68>)
 8002fec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002ff0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002ff2:	4b0a      	ldr	r3, [pc, #40]	; (800301c <SystemInit+0x68>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a09      	ldr	r2, [pc, #36]	; (800301c <SystemInit+0x68>)
 8002ff8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ffc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002ffe:	4b07      	ldr	r3, [pc, #28]	; (800301c <SystemInit+0x68>)
 8003000:	2200      	movs	r2, #0
 8003002:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003004:	4b04      	ldr	r3, [pc, #16]	; (8003018 <SystemInit+0x64>)
 8003006:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800300a:	609a      	str	r2, [r3, #8]
#endif
}
 800300c:	bf00      	nop
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	e000ed00 	.word	0xe000ed00
 800301c:	40021000 	.word	0x40021000

08003020 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003020:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003058 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003024:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003026:	e003      	b.n	8003030 <LoopCopyDataInit>

08003028 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003028:	4b0c      	ldr	r3, [pc, #48]	; (800305c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800302a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800302c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800302e:	3104      	adds	r1, #4

08003030 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003030:	480b      	ldr	r0, [pc, #44]	; (8003060 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003032:	4b0c      	ldr	r3, [pc, #48]	; (8003064 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003034:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003036:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003038:	d3f6      	bcc.n	8003028 <CopyDataInit>
	ldr	r2, =_sbss
 800303a:	4a0b      	ldr	r2, [pc, #44]	; (8003068 <LoopForever+0x12>)
	b	LoopFillZerobss
 800303c:	e002      	b.n	8003044 <LoopFillZerobss>

0800303e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800303e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003040:	f842 3b04 	str.w	r3, [r2], #4

08003044 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003044:	4b09      	ldr	r3, [pc, #36]	; (800306c <LoopForever+0x16>)
	cmp	r2, r3
 8003046:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003048:	d3f9      	bcc.n	800303e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800304a:	f7ff ffb3 	bl	8002fb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800304e:	f000 f811 	bl	8003074 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003052:	f7ff f867 	bl	8002124 <main>

08003056 <LoopForever>:

LoopForever:
    b LoopForever
 8003056:	e7fe      	b.n	8003056 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003058:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800305c:	0800317c 	.word	0x0800317c
	ldr	r0, =_sdata
 8003060:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003064:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8003068:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 800306c:	200000b4 	.word	0x200000b4

08003070 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003070:	e7fe      	b.n	8003070 <ADC1_2_IRQHandler>
	...

08003074 <__libc_init_array>:
 8003074:	b570      	push	{r4, r5, r6, lr}
 8003076:	4e0d      	ldr	r6, [pc, #52]	; (80030ac <__libc_init_array+0x38>)
 8003078:	4c0d      	ldr	r4, [pc, #52]	; (80030b0 <__libc_init_array+0x3c>)
 800307a:	1ba4      	subs	r4, r4, r6
 800307c:	10a4      	asrs	r4, r4, #2
 800307e:	2500      	movs	r5, #0
 8003080:	42a5      	cmp	r5, r4
 8003082:	d109      	bne.n	8003098 <__libc_init_array+0x24>
 8003084:	4e0b      	ldr	r6, [pc, #44]	; (80030b4 <__libc_init_array+0x40>)
 8003086:	4c0c      	ldr	r4, [pc, #48]	; (80030b8 <__libc_init_array+0x44>)
 8003088:	f000 f820 	bl	80030cc <_init>
 800308c:	1ba4      	subs	r4, r4, r6
 800308e:	10a4      	asrs	r4, r4, #2
 8003090:	2500      	movs	r5, #0
 8003092:	42a5      	cmp	r5, r4
 8003094:	d105      	bne.n	80030a2 <__libc_init_array+0x2e>
 8003096:	bd70      	pop	{r4, r5, r6, pc}
 8003098:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800309c:	4798      	blx	r3
 800309e:	3501      	adds	r5, #1
 80030a0:	e7ee      	b.n	8003080 <__libc_init_array+0xc>
 80030a2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80030a6:	4798      	blx	r3
 80030a8:	3501      	adds	r5, #1
 80030aa:	e7f2      	b.n	8003092 <__libc_init_array+0x1e>
 80030ac:	08003174 	.word	0x08003174
 80030b0:	08003174 	.word	0x08003174
 80030b4:	08003174 	.word	0x08003174
 80030b8:	08003178 	.word	0x08003178

080030bc <memset>:
 80030bc:	4402      	add	r2, r0
 80030be:	4603      	mov	r3, r0
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d100      	bne.n	80030c6 <memset+0xa>
 80030c4:	4770      	bx	lr
 80030c6:	f803 1b01 	strb.w	r1, [r3], #1
 80030ca:	e7f9      	b.n	80030c0 <memset+0x4>

080030cc <_init>:
 80030cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030ce:	bf00      	nop
 80030d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030d2:	bc08      	pop	{r3}
 80030d4:	469e      	mov	lr, r3
 80030d6:	4770      	bx	lr

080030d8 <_fini>:
 80030d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030da:	bf00      	nop
 80030dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030de:	bc08      	pop	{r3}
 80030e0:	469e      	mov	lr, r3
 80030e2:	4770      	bx	lr
