#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb 12 22:35:23 2023
# Process ID: 84832
# Current directory: /home/florian/Desktop/proteus/toolchain/build/256bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/synth_1
# Command line: vivado -log ntt_memory_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ntt_memory_wrapper.tcl
# Log file: /home/florian/Desktop/proteus/toolchain/build/256bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/synth_1/ntt_memory_wrapper.vds
# Journal file: /home/florian/Desktop/proteus/toolchain/build/256bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ntt_memory_wrapper.tcl -notrace
Command: synth_design -top ntt_memory_wrapper -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 84858 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1886.656 ; gain = 149.688 ; free physical = 18426 ; free virtual = 27451
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ntt_memory_wrapper' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_memory_wrapper.v:3]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TOTAL_LATENCY bound to: 9 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_memory_wrapper.v:47]
INFO: [Synth 8-6157] synthesizing module 'ntt_mdc_wrapper' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_wrapper.v:3]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_wrapper.v:54]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v:3]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_0_ntt_nwc' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:4]
	Parameter LOGN bound to: 4 - type: integer 
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:17]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_0_ntt_nwc' (1#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:4]
INFO: [Synth 8-6157] synthesizing module 'tw_rom_0_intt_nwc' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:139]
	Parameter LOGN bound to: 4 - type: integer 
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:152]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_0_intt_nwc' (2#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:139]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper' (3#1) [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v:3]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_1_ntt_nwc' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:35]
	Parameter LOGN bound to: 4 - type: integer 
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:48]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:51]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_1_ntt_nwc' (4#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:35]
INFO: [Synth 8-6157] synthesizing module 'tw_rom_1_intt_nwc' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:171]
	Parameter LOGN bound to: 4 - type: integer 
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:184]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:187]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_1_intt_nwc' (5#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:171]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized0' (5#1) [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v:3]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_2_ntt_nwc' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:67]
	Parameter LOGN bound to: 4 - type: integer 
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:80]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:83]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_2_ntt_nwc' (6#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:67]
INFO: [Synth 8-6157] synthesizing module 'tw_rom_2_intt_nwc' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:204]
	Parameter LOGN bound to: 4 - type: integer 
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:217]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:220]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_2_intt_nwc' (7#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:204]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized1' (7#1) [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'tw_roms_wrapper__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v:3]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tw_rom_3_ntt_nwc' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:101]
	Parameter LOGN bound to: 4 - type: integer 
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:114]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:117]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_3_ntt_nwc' (8#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:101]
INFO: [Synth 8-6157] synthesizing module 'tw_rom_3_intt_nwc' [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:239]
	Parameter LOGN bound to: 4 - type: integer 
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:252]
INFO: [Synth 8-226] default block is never used [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:255]
INFO: [Synth 8-6155] done synthesizing module 'tw_rom_3_intt_nwc' (9#1) [/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v:239]
INFO: [Synth 8-6155] done synthesizing module 'tw_roms_wrapper__parameterized2' (9#1) [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'ntt_mdc_stage' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:3]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 0 - type: integer 
	Parameter STAGE_INPUT bound to: 16 - type: integer 
	Parameter N_HALF bound to: 8 - type: integer 
	Parameter N_QUARTER bound to: 4 - type: integer 
	Parameter DELAY_TOTAL bound to: 6 - type: integer 
	Parameter FIFO_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:50]
INFO: [Synth 8-6157] synthesizing module 'shiftreg' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 4 - type: integer 
	Parameter DATA bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:18]
INFO: [Synth 8-6155] done synthesizing module 'shiftreg' (10#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 6 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized0' (10#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 4 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized1' (10#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'bitreverse' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net a_rev in module/entity bitreverse does not have driver. [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:8]
INFO: [Synth 8-6155] done synthesizing module 'bitreverse' (11#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'a' does not match port width (2) of module 'bitreverse' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
WARNING: [Synth 8-689] width (4) of port connection 'a_rev' does not match port width (2) of module 'bitreverse' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
INFO: [Synth 8-6157] synthesizing module 'btf_unified' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 0 - type: integer 
	Parameter DELAY_TOTAL bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'modadd' [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v:8]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modadd' (12#1) [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v:8]
INFO: [Synth 8-6157] synthesizing module 'modsub' [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v:8]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modsub' (13#1) [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v:8]
INFO: [Synth 8-6157] synthesizing module 'modmul' [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v:8]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'intmul' [/home/florian/Desktop/proteus/toolchain/hw/common/intmul/intmul.sv:3]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 0 - type: integer 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DELAY_RED bound to: 3 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter NUM_W bound to: 11 - type: integer 
	Parameter NUM_H bound to: 16 - type: integer 
	Parameter NUM_T bound to: 176 - type: integer 
	Parameter SIZE_I bound to: 512 - type: integer 
	Parameter DEPTH bound to: 176 - type: integer 
	Parameter SIZE_O bound to: 520 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_tree' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 512 - type: integer 
	Parameter DEPTH bound to: 176 - type: integer 
	Parameter SIZE_O bound to: 520 - type: integer 
	Parameter CSA_NUM bound to: 58 - type: integer 
	Parameter NEW_DEPTH bound to: 118 - type: integer 
	Parameter NEW_SIZE_I bound to: 513 - type: integer 
	Parameter NEW_SIZE_O bound to: 520 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_2' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv:17]
	Parameter K bound to: 520 - type: integer 
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'csa_2' (14#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv:17]
INFO: [Synth 8-6157] synthesizing module 'csa_tree__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 513 - type: integer 
	Parameter DEPTH bound to: 118 - type: integer 
	Parameter SIZE_O bound to: 520 - type: integer 
	Parameter CSA_NUM bound to: 39 - type: integer 
	Parameter NEW_DEPTH bound to: 79 - type: integer 
	Parameter NEW_SIZE_I bound to: 514 - type: integer 
	Parameter NEW_SIZE_O bound to: 520 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_tree__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 514 - type: integer 
	Parameter DEPTH bound to: 79 - type: integer 
	Parameter SIZE_O bound to: 520 - type: integer 
	Parameter CSA_NUM bound to: 26 - type: integer 
	Parameter NEW_DEPTH bound to: 53 - type: integer 
	Parameter NEW_SIZE_I bound to: 515 - type: integer 
	Parameter NEW_SIZE_O bound to: 520 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_tree__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 515 - type: integer 
	Parameter DEPTH bound to: 53 - type: integer 
	Parameter SIZE_O bound to: 520 - type: integer 
	Parameter CSA_NUM bound to: 17 - type: integer 
	Parameter NEW_DEPTH bound to: 36 - type: integer 
	Parameter NEW_SIZE_I bound to: 516 - type: integer 
	Parameter NEW_SIZE_O bound to: 520 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_tree__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 516 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
	Parameter SIZE_O bound to: 520 - type: integer 
	Parameter CSA_NUM bound to: 12 - type: integer 
	Parameter NEW_DEPTH bound to: 24 - type: integer 
	Parameter NEW_SIZE_I bound to: 517 - type: integer 
	Parameter NEW_SIZE_O bound to: 520 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_tree__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 517 - type: integer 
	Parameter DEPTH bound to: 24 - type: integer 
	Parameter SIZE_O bound to: 520 - type: integer 
	Parameter CSA_NUM bound to: 8 - type: integer 
	Parameter NEW_DEPTH bound to: 16 - type: integer 
	Parameter NEW_SIZE_I bound to: 518 - type: integer 
	Parameter NEW_SIZE_O bound to: 520 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_tree__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 518 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter SIZE_O bound to: 520 - type: integer 
	Parameter CSA_NUM bound to: 5 - type: integer 
	Parameter NEW_DEPTH bound to: 11 - type: integer 
	Parameter NEW_SIZE_I bound to: 519 - type: integer 
	Parameter NEW_SIZE_O bound to: 520 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_tree__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 519 - type: integer 
	Parameter DEPTH bound to: 11 - type: integer 
	Parameter SIZE_O bound to: 520 - type: integer 
	Parameter CSA_NUM bound to: 3 - type: integer 
	Parameter NEW_DEPTH bound to: 8 - type: integer 
	Parameter NEW_SIZE_I bound to: 520 - type: integer 
	Parameter NEW_SIZE_O bound to: 520 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_tree__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 520 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter SIZE_O bound to: 520 - type: integer 
	Parameter CSA_NUM bound to: 2 - type: integer 
	Parameter NEW_DEPTH bound to: 6 - type: integer 
	Parameter NEW_SIZE_I bound to: 520 - type: integer 
	Parameter NEW_SIZE_O bound to: 520 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_tree__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 520 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter SIZE_O bound to: 520 - type: integer 
	Parameter CSA_NUM bound to: 2 - type: integer 
	Parameter NEW_DEPTH bound to: 4 - type: integer 
	Parameter NEW_SIZE_I bound to: 520 - type: integer 
	Parameter NEW_SIZE_O bound to: 520 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_tree__parameterized9' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 520 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter SIZE_O bound to: 520 - type: integer 
	Parameter CSA_NUM bound to: 1 - type: integer 
	Parameter NEW_DEPTH bound to: 3 - type: integer 
	Parameter NEW_SIZE_I bound to: 520 - type: integer 
	Parameter NEW_SIZE_O bound to: 520 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'csa_tree__parameterized10' [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
	Parameter SIZE_I bound to: 520 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter SIZE_O bound to: 520 - type: integer 
	Parameter CSA_NUM bound to: 1 - type: integer 
	Parameter NEW_DEPTH bound to: 2 - type: integer 
	Parameter NEW_SIZE_I bound to: 520 - type: integer 
	Parameter NEW_SIZE_O bound to: 520 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'csa_tree__parameterized10' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'csa_tree__parameterized9' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'csa_tree__parameterized8' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'csa_tree__parameterized7' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'csa_tree__parameterized6' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'csa_tree__parameterized5' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'csa_tree__parameterized4' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'csa_tree__parameterized3' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'csa_tree__parameterized2' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'csa_tree__parameterized1' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'csa_tree__parameterized0' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'csa_tree' (15#1) [/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'intmul' (16#1) [/home/florian/Desktop/proteus/toolchain/hw/common/intmul/intmul.sv:3]
WARNING: [Synth 8-3848] Net out_c in module/entity modmul does not have driver. [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v:36]
INFO: [Synth 8-6155] done synthesizing module 'modmul' (17#1) [/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v:8]
INFO: [Synth 8-6155] done synthesizing module 'btf_unified' (18#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
INFO: [Synth 8-6157] synthesizing module 'moddiv_by_2' [/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v:8]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 1 - type: integer 
	Parameter DATA bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized2' (18#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'moddiv_by_2' (19#1) [/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized3' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 10 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized3' (19#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized4' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 11 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized4' (19#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_mdc_stage' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'ntt_mdc_stage__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:3]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
	Parameter STAGE_INPUT bound to: 8 - type: integer 
	Parameter N_HALF bound to: 4 - type: integer 
	Parameter N_QUARTER bound to: 2 - type: integer 
	Parameter DELAY_TOTAL bound to: 6 - type: integer 
	Parameter FIFO_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized5' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 2 - type: integer 
	Parameter DATA bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized5' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized6' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 2 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized6' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized0' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'a' does not match port width (1) of module 'bitreverse__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
WARNING: [Synth 8-689] width (4) of port connection 'a_rev' does not match port width (1) of module 'bitreverse__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
INFO: [Synth 8-6157] synthesizing module 'btf_unified__parameterized0' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 1 - type: integer 
	Parameter DELAY_TOTAL bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_unified__parameterized0' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized7' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 8 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized7' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized8' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 9 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized8' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_mdc_stage__parameterized0' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'ntt_mdc_stage__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:3]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
	Parameter STAGE_INPUT bound to: 4 - type: integer 
	Parameter N_HALF bound to: 2 - type: integer 
	Parameter N_QUARTER bound to: 1 - type: integer 
	Parameter DELAY_TOTAL bound to: 6 - type: integer 
	Parameter FIFO_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized9' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 0 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized9' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized10' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 1 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized10' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized1' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'a' does not match port width (2) of module 'bitreverse__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
WARNING: [Synth 8-689] width (4) of port connection 'a_rev' does not match port width (2) of module 'bitreverse__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
INFO: [Synth 8-6157] synthesizing module 'btf_unified__parameterized1' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 2 - type: integer 
	Parameter DELAY_TOTAL bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_unified__parameterized1' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized11' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 7 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized11' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'ntt_mdc_stage__parameterized1' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:3]
INFO: [Synth 8-6157] synthesizing module 'ntt_mdc_stage__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:3]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 24 - type: integer 
	Parameter DSP_H bound to: 17 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter R_w bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter STAGE_INPUT bound to: 2 - type: integer 
	Parameter N_HALF bound to: 1 - type: integer 
	Parameter N_QUARTER bound to: 0 - type: integer 
	Parameter DELAY_TOTAL bound to: 6 - type: integer 
	Parameter FIFO_SIZE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shiftreg__parameterized12' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
	Parameter SHIFT bound to: 0 - type: integer 
	Parameter DATA bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftreg__parameterized12' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:8]
INFO: [Synth 8-6157] synthesizing module 'bitreverse__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
	Parameter LOGN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitreverse__parameterized2' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'a' does not match port width (3) of module 'bitreverse__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
WARNING: [Synth 8-689] width (4) of port connection 'a_rev' does not match port width (3) of module 'bitreverse__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
INFO: [Synth 8-6157] synthesizing module 'btf_unified__parameterized2' [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
	Parameter LOGQ bound to: 256 - type: integer 
	Parameter LOGN bound to: 4 - type: integer 
	Parameter IS_Q_FIXED bound to: 0 - type: integer 
	Parameter Q bound to: 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter DELAY_ADD bound to: 2 - type: integer 
	Parameter DELAY_SUB bound to: 2 - type: integer 
	Parameter DELAY_MUL bound to: 2 - type: integer 
	Parameter DSP_W bound to: 0 - type: integer 
	Parameter DSP_H bound to: 0 - type: integer 
	Parameter DELAY_RED bound to: 2 - type: integer 
	Parameter TYPE_RED bound to: 0 - type: integer 
	Parameter W bound to: 16 - type: integer 
	Parameter L bound to: 4 - type: integer 
	Parameter MULLAT bound to: 1 - type: integer 
	Parameter ADDPIP bound to: 0 - type: integer 
	Parameter DELAY_DIV2 bound to: 1 - type: integer 
	Parameter DELAY_BRAM bound to: 1 - type: integer 
	Parameter DELAY_BROM bound to: 1 - type: integer 
	Parameter DELAY_FIFO bound to: 1 - type: integer 
	Parameter BTF_GS bound to: 0 - type: integer 
	Parameter STAGE bound to: 3 - type: integer 
	Parameter DELAY_TOTAL bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btf_unified__parameterized2' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v:8]
WARNING: [Synth 8-6014] Unused sequential element counter_sw_reg was removed.  [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:105]
INFO: [Synth 8-6155] done synthesizing module 'ntt_mdc_stage__parameterized2' (20#1) [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ntt_mdc_wrapper' (21#1) [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_wrapper.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ntt_memory_wrapper' (22#1) [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_memory_wrapper.v:3]
WARNING: [Synth 8-3917] design ntt_memory_wrapper has port write_address[9] driven by constant 0
WARNING: [Synth 8-3917] design ntt_memory_wrapper has port write_address[8] driven by constant 0
WARNING: [Synth 8-3917] design ntt_memory_wrapper has port write_address[7] driven by constant 0
WARNING: [Synth 8-3917] design ntt_memory_wrapper has port write_address[6] driven by constant 0
WARNING: [Synth 8-3917] design ntt_memory_wrapper has port write_address[5] driven by constant 0
WARNING: [Synth 8-3917] design ntt_memory_wrapper has port write_address[4] driven by constant 0
WARNING: [Synth 8-3917] design ntt_memory_wrapper has port write_address[3] driven by constant 0
WARNING: [Synth 8-3331] design moddiv_by_2 has unconnected port q[1]
WARNING: [Synth 8-3331] design moddiv_by_2 has unconnected port q[0]
WARNING: [Synth 8-3331] design intmul has unconnected port rst
WARNING: [Synth 8-3331] design intmul has unconnected port q[255]
WARNING: [Synth 8-3331] design intmul has unconnected port q[254]
WARNING: [Synth 8-3331] design intmul has unconnected port q[253]
WARNING: [Synth 8-3331] design intmul has unconnected port q[252]
WARNING: [Synth 8-3331] design intmul has unconnected port q[251]
WARNING: [Synth 8-3331] design intmul has unconnected port q[250]
WARNING: [Synth 8-3331] design intmul has unconnected port q[249]
WARNING: [Synth 8-3331] design intmul has unconnected port q[248]
WARNING: [Synth 8-3331] design intmul has unconnected port q[247]
WARNING: [Synth 8-3331] design intmul has unconnected port q[246]
WARNING: [Synth 8-3331] design intmul has unconnected port q[245]
WARNING: [Synth 8-3331] design intmul has unconnected port q[244]
WARNING: [Synth 8-3331] design intmul has unconnected port q[243]
WARNING: [Synth 8-3331] design intmul has unconnected port q[242]
WARNING: [Synth 8-3331] design intmul has unconnected port q[241]
WARNING: [Synth 8-3331] design intmul has unconnected port q[240]
WARNING: [Synth 8-3331] design intmul has unconnected port q[239]
WARNING: [Synth 8-3331] design intmul has unconnected port q[238]
WARNING: [Synth 8-3331] design intmul has unconnected port q[237]
WARNING: [Synth 8-3331] design intmul has unconnected port q[236]
WARNING: [Synth 8-3331] design intmul has unconnected port q[235]
WARNING: [Synth 8-3331] design intmul has unconnected port q[234]
WARNING: [Synth 8-3331] design intmul has unconnected port q[233]
WARNING: [Synth 8-3331] design intmul has unconnected port q[232]
WARNING: [Synth 8-3331] design intmul has unconnected port q[231]
WARNING: [Synth 8-3331] design intmul has unconnected port q[230]
WARNING: [Synth 8-3331] design intmul has unconnected port q[229]
WARNING: [Synth 8-3331] design intmul has unconnected port q[228]
WARNING: [Synth 8-3331] design intmul has unconnected port q[227]
WARNING: [Synth 8-3331] design intmul has unconnected port q[226]
WARNING: [Synth 8-3331] design intmul has unconnected port q[225]
WARNING: [Synth 8-3331] design intmul has unconnected port q[224]
WARNING: [Synth 8-3331] design intmul has unconnected port q[223]
WARNING: [Synth 8-3331] design intmul has unconnected port q[222]
WARNING: [Synth 8-3331] design intmul has unconnected port q[221]
WARNING: [Synth 8-3331] design intmul has unconnected port q[220]
WARNING: [Synth 8-3331] design intmul has unconnected port q[219]
WARNING: [Synth 8-3331] design intmul has unconnected port q[218]
WARNING: [Synth 8-3331] design intmul has unconnected port q[217]
WARNING: [Synth 8-3331] design intmul has unconnected port q[216]
WARNING: [Synth 8-3331] design intmul has unconnected port q[215]
WARNING: [Synth 8-3331] design intmul has unconnected port q[214]
WARNING: [Synth 8-3331] design intmul has unconnected port q[213]
WARNING: [Synth 8-3331] design intmul has unconnected port q[212]
WARNING: [Synth 8-3331] design intmul has unconnected port q[211]
WARNING: [Synth 8-3331] design intmul has unconnected port q[210]
WARNING: [Synth 8-3331] design intmul has unconnected port q[209]
WARNING: [Synth 8-3331] design intmul has unconnected port q[208]
WARNING: [Synth 8-3331] design intmul has unconnected port q[207]
WARNING: [Synth 8-3331] design intmul has unconnected port q[206]
WARNING: [Synth 8-3331] design intmul has unconnected port q[205]
WARNING: [Synth 8-3331] design intmul has unconnected port q[204]
WARNING: [Synth 8-3331] design intmul has unconnected port q[203]
WARNING: [Synth 8-3331] design intmul has unconnected port q[202]
WARNING: [Synth 8-3331] design intmul has unconnected port q[201]
WARNING: [Synth 8-3331] design intmul has unconnected port q[200]
WARNING: [Synth 8-3331] design intmul has unconnected port q[199]
WARNING: [Synth 8-3331] design intmul has unconnected port q[198]
WARNING: [Synth 8-3331] design intmul has unconnected port q[197]
WARNING: [Synth 8-3331] design intmul has unconnected port q[196]
WARNING: [Synth 8-3331] design intmul has unconnected port q[195]
WARNING: [Synth 8-3331] design intmul has unconnected port q[194]
WARNING: [Synth 8-3331] design intmul has unconnected port q[193]
WARNING: [Synth 8-3331] design intmul has unconnected port q[192]
WARNING: [Synth 8-3331] design intmul has unconnected port q[191]
WARNING: [Synth 8-3331] design intmul has unconnected port q[190]
WARNING: [Synth 8-3331] design intmul has unconnected port q[189]
WARNING: [Synth 8-3331] design intmul has unconnected port q[188]
WARNING: [Synth 8-3331] design intmul has unconnected port q[187]
WARNING: [Synth 8-3331] design intmul has unconnected port q[186]
WARNING: [Synth 8-3331] design intmul has unconnected port q[185]
WARNING: [Synth 8-3331] design intmul has unconnected port q[184]
WARNING: [Synth 8-3331] design intmul has unconnected port q[183]
WARNING: [Synth 8-3331] design intmul has unconnected port q[182]
WARNING: [Synth 8-3331] design intmul has unconnected port q[181]
WARNING: [Synth 8-3331] design intmul has unconnected port q[180]
WARNING: [Synth 8-3331] design intmul has unconnected port q[179]
WARNING: [Synth 8-3331] design intmul has unconnected port q[178]
WARNING: [Synth 8-3331] design intmul has unconnected port q[177]
WARNING: [Synth 8-3331] design intmul has unconnected port q[176]
WARNING: [Synth 8-3331] design intmul has unconnected port q[175]
WARNING: [Synth 8-3331] design intmul has unconnected port q[174]
WARNING: [Synth 8-3331] design intmul has unconnected port q[173]
WARNING: [Synth 8-3331] design intmul has unconnected port q[172]
WARNING: [Synth 8-3331] design intmul has unconnected port q[171]
WARNING: [Synth 8-3331] design intmul has unconnected port q[170]
WARNING: [Synth 8-3331] design intmul has unconnected port q[169]
WARNING: [Synth 8-3331] design intmul has unconnected port q[168]
WARNING: [Synth 8-3331] design intmul has unconnected port q[167]
WARNING: [Synth 8-3331] design intmul has unconnected port q[166]
WARNING: [Synth 8-3331] design intmul has unconnected port q[165]
WARNING: [Synth 8-3331] design intmul has unconnected port q[164]
WARNING: [Synth 8-3331] design intmul has unconnected port q[163]
WARNING: [Synth 8-3331] design intmul has unconnected port q[162]
WARNING: [Synth 8-3331] design intmul has unconnected port q[161]
WARNING: [Synth 8-3331] design intmul has unconnected port q[160]
WARNING: [Synth 8-3331] design intmul has unconnected port q[159]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2047.406 ; gain = 310.438 ; free physical = 18336 ; free virtual = 27351
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.219 ; gain = 331.250 ; free physical = 18350 ; free virtual = 27366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2068.219 ; gain = 331.250 ; free physical = 18350 ; free virtual = 27366
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Finished Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4317.484 ; gain = 0.000 ; free physical = 16139 ; free virtual = 25155
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4317.484 ; gain = 0.000 ; free physical = 16123 ; free virtual = 25138
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 18261 ; free virtual = 27277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 18261 ; free virtual = 27277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:00:46 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 18261 ; free virtual = 27277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:00 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 18155 ; free virtual = 27228
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/DELAY_INTT_EN' (shiftreg__parameterized0) to 'NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/DELAY_SW_ENABLE'
INFO: [Synth 8-223] decloning instance 'NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/DELAY_INTT_EN' (shiftreg__parameterized6) to 'NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/DELAY_START'
INFO: [Synth 8-223] decloning instance 'NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/DELAY_INTT_EN' (shiftreg__parameterized9) to 'NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/DELAY_START'
INFO: [Synth 8-223] decloning instance 'NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/DELAY_SW_ENABLE' (shiftreg__parameterized0) to 'NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/DELAY_FINISH_FNTT'

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |csa_tree__parameterized3__GB0      |           1|     59731|
|2     |csa_tree__parameterized3__GB1      |           1|     10388|
|3     |csa_tree__parameterized3__GB2      |           1|     18179|
|4     |csa_tree__parameterized2__GC0      |           1|     44149|
|5     |csa_tree__parameterized1__GC0      |           1|     67522|
|6     |csa_tree__parameterized0__GCB0     |           1|     62328|
|7     |csa_tree__parameterized0__GCB1     |           1|     18179|
|8     |csa_tree__parameterized0__GCB2     |           1|     20776|
|9     |csa_tree__GCB0                     |           1|     57134|
|10    |csa_tree__GCB1                     |           1|     15582|
|11    |csa_tree__GCB2                     |           1|     20776|
|12    |csa_tree__GCB3                     |           1|     25970|
|13    |csa_tree__GCB4                     |           1|     31164|
|14    |intmul__GC0                        |           1|      2223|
|15    |btf_unified__GC0                   |           1|      7687|
|16    |ntt_mdc_stage__GC0                 |           1|      9321|
|17    |btf_unified__parameterized0__GC0   |           1|      7687|
|18    |ntt_mdc_stage__parameterized0__GC0 |           1|      8290|
|19    |btf_unified__parameterized1__GC0   |           1|      7687|
|20    |ntt_mdc_stage__parameterized1__GC0 |           1|      7776|
|21    |btf_unified__parameterized2__GC0   |           1|      7687|
|22    |ntt_mdc_stage__parameterized2__GC0 |           1|      6698|
|23    |ntt_mdc_wrapper__GC0               |           1|      8252|
|24    |ntt_memory_wrapper__GC0            |           1|       100|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    512 Bit       Adders := 4     
	   2 Input    257 Bit       Adders := 4     
	   3 Input    257 Bit       Adders := 8     
	   2 Input    256 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 361224
	   2 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 696   
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 4     
	              257 Bit    Registers := 8     
	              256 Bit    Registers := 70    
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 124   
+---Muxes : 
	   2 Input    256 Bit        Muxes := 84    
	   2 Input      4 Bit        Muxes := 13    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ntt_memory_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module csa_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__49 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__50 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__51 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__52 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__53 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__54 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__55 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__56 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__57 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__58 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__59 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__60 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__61 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__62 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__63 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__65 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__66 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__67 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__68 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__69 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__70 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__71 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__72 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__73 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__74 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__75 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__76 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__77 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__78 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__79 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__80 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__81 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__82 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__83 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__84 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__85 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__86 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__87 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__88 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__89 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__90 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__91 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__92 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__93 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__94 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__95 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__96 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__97 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__98 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__99 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__100 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__101 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__102 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__103 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__104 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__105 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__106 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__107 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__108 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__109 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__110 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__111 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__112 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__113 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__114 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__115 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__116 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__117 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__118 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__119 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__120 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__121 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__122 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__123 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__124 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__125 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__126 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__127 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__128 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__129 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__130 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__131 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__132 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__133 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__134 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__135 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__136 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__137 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__138 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__139 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__140 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__141 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__142 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__143 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__144 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__145 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__146 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__147 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__148 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__149 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__150 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__151 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__152 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__153 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__154 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__155 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__156 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__157 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__158 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__159 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__160 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__161 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__162 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__163 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__164 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__165 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__166 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__167 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__168 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__169 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__170 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__171 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__172 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2__173 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module csa_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 519   
	   3 Input      1 Bit       Adders := 1     
Module intmul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    512 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
Module modadd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    257 Bit       Adders := 1     
	   3 Input    257 Bit       Adders := 1     
+---Registers : 
	              257 Bit    Registers := 1     
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module modsub__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    257 Bit       Adders := 1     
	   2 Input    256 Bit       Adders := 1     
+---Registers : 
	              257 Bit    Registers := 1     
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module shiftreg__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 4     
Module btf_unified 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
Module shiftreg__2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 4     
Module shiftreg__3 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 4     
Module shiftreg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module shiftreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module shiftreg__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module shiftreg__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module shiftreg__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module shiftreg__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module ntt_mdc_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module modadd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    257 Bit       Adders := 1     
	   3 Input    257 Bit       Adders := 1     
+---Registers : 
	              257 Bit    Registers := 1     
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module modsub__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    257 Bit       Adders := 1     
	   2 Input    256 Bit       Adders := 1     
+---Registers : 
	              257 Bit    Registers := 1     
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module shiftreg__4 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 4     
Module btf_unified__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
Module shiftreg__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
Module shiftreg__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
Module shiftreg__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shiftreg__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module shiftreg__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module shiftreg__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module shiftreg__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module shiftreg__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module ntt_mdc_stage__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module modadd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    257 Bit       Adders := 1     
	   3 Input    257 Bit       Adders := 1     
+---Registers : 
	              257 Bit    Registers := 1     
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module modsub__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    257 Bit       Adders := 1     
	   2 Input    256 Bit       Adders := 1     
+---Registers : 
	              257 Bit    Registers := 1     
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module shiftreg__5 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 4     
Module btf_unified__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
Module shiftreg__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module shiftreg__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module shiftreg__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module shiftreg__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shiftreg__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module shiftreg__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module shiftreg__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module shiftreg__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
Module ntt_mdc_stage__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module modadd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    257 Bit       Adders := 1     
	   3 Input    257 Bit       Adders := 1     
+---Registers : 
	              257 Bit    Registers := 1     
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module modsub 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    257 Bit       Adders := 1     
	   2 Input    256 Bit       Adders := 1     
+---Registers : 
	              257 Bit    Registers := 1     
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module shiftreg 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 4     
Module btf_unified__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
Module shiftreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module shiftreg__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module shiftreg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module shiftreg__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module ntt_mdc_stage__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module tw_rom_0_ntt_nwc 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module tw_rom_0_intt_nwc 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module tw_roms_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module tw_rom_1_ntt_nwc 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module tw_rom_1_intt_nwc 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module tw_roms_wrapper__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module tw_rom_2_ntt_nwc 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module tw_rom_2_intt_nwc 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module tw_roms_wrapper__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module tw_roms_wrapper__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module ntt_mdc_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 14    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module shiftreg__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP genblk3[0].genblk1[0].MUL_reg[0], operation Mode is: (A*B)'.
DSP Report: register genblk3[0].genblk1[0].MUL_reg[0] is absorbed into DSP genblk3[0].genblk1[0].MUL_reg[0].
DSP Report: operator p_0_out is absorbed into DSP genblk3[0].genblk1[0].MUL_reg[0].
DSP Report: Generating DSP genblk3[0].genblk1[1].MUL_reg[1], operation Mode is: (A*B)'.
DSP Report: register genblk3[0].genblk1[1].MUL_reg[1] is absorbed into DSP genblk3[0].genblk1[1].MUL_reg[1].
DSP Report: operator p_0_out is absorbed into DSP genblk3[0].genblk1[1].MUL_reg[1].
DSP Report: Generating DSP genblk3[0].genblk1[2].MUL_reg[2], operation Mode is: (A*B)'.
DSP Report: register genblk3[0].genblk1[2].MUL_reg[2] is absorbed into DSP genblk3[0].genblk1[2].MUL_reg[2].
DSP Report: operator p_0_out is absorbed into DSP genblk3[0].genblk1[2].MUL_reg[2].
DSP Report: Generating DSP genblk3[0].genblk1[3].MUL_reg[3], operation Mode is: (A*B)'.
DSP Report: register genblk3[0].genblk1[3].MUL_reg[3] is absorbed into DSP genblk3[0].genblk1[3].MUL_reg[3].
DSP Report: operator p_0_out is absorbed into DSP genblk3[0].genblk1[3].MUL_reg[3].
DSP Report: Generating DSP genblk3[0].genblk1[4].MUL_reg[4], operation Mode is: (A*B)'.
DSP Report: register genblk3[0].genblk1[4].MUL_reg[4] is absorbed into DSP genblk3[0].genblk1[4].MUL_reg[4].
DSP Report: operator p_0_out is absorbed into DSP genblk3[0].genblk1[4].MUL_reg[4].
DSP Report: Generating DSP genblk3[0].genblk1[5].MUL_reg[5], operation Mode is: (A*B)'.
DSP Report: register genblk3[0].genblk1[5].MUL_reg[5] is absorbed into DSP genblk3[0].genblk1[5].MUL_reg[5].
DSP Report: operator p_0_out is absorbed into DSP genblk3[0].genblk1[5].MUL_reg[5].
DSP Report: Generating DSP genblk3[0].genblk1[6].MUL_reg[6], operation Mode is: (A*B)'.
DSP Report: register genblk3[0].genblk1[6].MUL_reg[6] is absorbed into DSP genblk3[0].genblk1[6].MUL_reg[6].
DSP Report: operator p_0_out is absorbed into DSP genblk3[0].genblk1[6].MUL_reg[6].
DSP Report: Generating DSP genblk3[0].genblk1[7].MUL_reg[7], operation Mode is: (A*B)'.
DSP Report: register genblk3[0].genblk1[7].MUL_reg[7] is absorbed into DSP genblk3[0].genblk1[7].MUL_reg[7].
DSP Report: operator p_0_out is absorbed into DSP genblk3[0].genblk1[7].MUL_reg[7].
DSP Report: Generating DSP genblk3[0].genblk1[8].MUL_reg[8], operation Mode is: (A*B)'.
DSP Report: register genblk3[0].genblk1[8].MUL_reg[8] is absorbed into DSP genblk3[0].genblk1[8].MUL_reg[8].
DSP Report: operator p_0_out is absorbed into DSP genblk3[0].genblk1[8].MUL_reg[8].
DSP Report: Generating DSP genblk3[0].genblk1[9].MUL_reg[9], operation Mode is: (A*B)'.
DSP Report: register genblk3[0].genblk1[9].MUL_reg[9] is absorbed into DSP genblk3[0].genblk1[9].MUL_reg[9].
DSP Report: operator p_0_out is absorbed into DSP genblk3[0].genblk1[9].MUL_reg[9].
DSP Report: Generating DSP genblk3[0].genblk1[10].MUL_reg[10], operation Mode is: (A*B)'.
DSP Report: register genblk3[0].genblk1[10].MUL_reg[10] is absorbed into DSP genblk3[0].genblk1[10].MUL_reg[10].
DSP Report: operator p_0_out is absorbed into DSP genblk3[0].genblk1[10].MUL_reg[10].
DSP Report: Generating DSP genblk3[1].genblk1[0].MUL_reg[11], operation Mode is: (A*B)'.
DSP Report: register genblk3[1].genblk1[0].MUL_reg[11] is absorbed into DSP genblk3[1].genblk1[0].MUL_reg[11].
DSP Report: operator p_0_out is absorbed into DSP genblk3[1].genblk1[0].MUL_reg[11].
DSP Report: Generating DSP genblk3[1].genblk1[1].MUL_reg[12], operation Mode is: (A*B)'.
DSP Report: register genblk3[1].genblk1[1].MUL_reg[12] is absorbed into DSP genblk3[1].genblk1[1].MUL_reg[12].
DSP Report: operator p_0_out is absorbed into DSP genblk3[1].genblk1[1].MUL_reg[12].
DSP Report: Generating DSP genblk3[1].genblk1[2].MUL_reg[13], operation Mode is: (A*B)'.
DSP Report: register genblk3[1].genblk1[2].MUL_reg[13] is absorbed into DSP genblk3[1].genblk1[2].MUL_reg[13].
DSP Report: operator p_0_out is absorbed into DSP genblk3[1].genblk1[2].MUL_reg[13].
DSP Report: Generating DSP genblk3[1].genblk1[3].MUL_reg[14], operation Mode is: (A*B)'.
DSP Report: register genblk3[1].genblk1[3].MUL_reg[14] is absorbed into DSP genblk3[1].genblk1[3].MUL_reg[14].
DSP Report: operator p_0_out is absorbed into DSP genblk3[1].genblk1[3].MUL_reg[14].
DSP Report: Generating DSP genblk3[1].genblk1[4].MUL_reg[15], operation Mode is: (A*B)'.
DSP Report: register genblk3[1].genblk1[4].MUL_reg[15] is absorbed into DSP genblk3[1].genblk1[4].MUL_reg[15].
DSP Report: operator p_0_out is absorbed into DSP genblk3[1].genblk1[4].MUL_reg[15].
DSP Report: Generating DSP genblk3[1].genblk1[5].MUL_reg[16], operation Mode is: (A*B)'.
DSP Report: register genblk3[1].genblk1[5].MUL_reg[16] is absorbed into DSP genblk3[1].genblk1[5].MUL_reg[16].
DSP Report: operator p_0_out is absorbed into DSP genblk3[1].genblk1[5].MUL_reg[16].
DSP Report: Generating DSP genblk3[1].genblk1[6].MUL_reg[17], operation Mode is: (A*B)'.
DSP Report: register genblk3[1].genblk1[6].MUL_reg[17] is absorbed into DSP genblk3[1].genblk1[6].MUL_reg[17].
DSP Report: operator p_0_out is absorbed into DSP genblk3[1].genblk1[6].MUL_reg[17].
DSP Report: Generating DSP genblk3[1].genblk1[7].MUL_reg[18], operation Mode is: (A*B)'.
DSP Report: register genblk3[1].genblk1[7].MUL_reg[18] is absorbed into DSP genblk3[1].genblk1[7].MUL_reg[18].
DSP Report: operator p_0_out is absorbed into DSP genblk3[1].genblk1[7].MUL_reg[18].
DSP Report: Generating DSP genblk3[1].genblk1[8].MUL_reg[19], operation Mode is: (A*B)'.
DSP Report: register genblk3[1].genblk1[8].MUL_reg[19] is absorbed into DSP genblk3[1].genblk1[8].MUL_reg[19].
DSP Report: operator p_0_out is absorbed into DSP genblk3[1].genblk1[8].MUL_reg[19].
DSP Report: Generating DSP genblk3[1].genblk1[9].MUL_reg[20], operation Mode is: (A*B)'.
DSP Report: register genblk3[1].genblk1[9].MUL_reg[20] is absorbed into DSP genblk3[1].genblk1[9].MUL_reg[20].
DSP Report: operator p_0_out is absorbed into DSP genblk3[1].genblk1[9].MUL_reg[20].
DSP Report: Generating DSP genblk3[1].genblk1[10].MUL_reg[21], operation Mode is: (A*B)'.
DSP Report: register genblk3[1].genblk1[10].MUL_reg[21] is absorbed into DSP genblk3[1].genblk1[10].MUL_reg[21].
DSP Report: operator p_0_out is absorbed into DSP genblk3[1].genblk1[10].MUL_reg[21].
DSP Report: Generating DSP genblk3[2].genblk1[0].MUL_reg[22], operation Mode is: (A*B)'.
DSP Report: register genblk3[2].genblk1[0].MUL_reg[22] is absorbed into DSP genblk3[2].genblk1[0].MUL_reg[22].
DSP Report: operator p_0_out is absorbed into DSP genblk3[2].genblk1[0].MUL_reg[22].
DSP Report: Generating DSP genblk3[2].genblk1[1].MUL_reg[23], operation Mode is: (A*B)'.
DSP Report: register genblk3[2].genblk1[1].MUL_reg[23] is absorbed into DSP genblk3[2].genblk1[1].MUL_reg[23].
DSP Report: operator p_0_out is absorbed into DSP genblk3[2].genblk1[1].MUL_reg[23].
DSP Report: Generating DSP genblk3[2].genblk1[2].MUL_reg[24], operation Mode is: (A*B)'.
DSP Report: register genblk3[2].genblk1[2].MUL_reg[24] is absorbed into DSP genblk3[2].genblk1[2].MUL_reg[24].
DSP Report: operator p_0_out is absorbed into DSP genblk3[2].genblk1[2].MUL_reg[24].
DSP Report: Generating DSP genblk3[2].genblk1[3].MUL_reg[25], operation Mode is: (A*B)'.
DSP Report: register genblk3[2].genblk1[3].MUL_reg[25] is absorbed into DSP genblk3[2].genblk1[3].MUL_reg[25].
DSP Report: operator p_0_out is absorbed into DSP genblk3[2].genblk1[3].MUL_reg[25].
DSP Report: Generating DSP genblk3[2].genblk1[4].MUL_reg[26], operation Mode is: (A*B)'.
DSP Report: register genblk3[2].genblk1[4].MUL_reg[26] is absorbed into DSP genblk3[2].genblk1[4].MUL_reg[26].
DSP Report: operator p_0_out is absorbed into DSP genblk3[2].genblk1[4].MUL_reg[26].
DSP Report: Generating DSP genblk3[2].genblk1[5].MUL_reg[27], operation Mode is: (A*B)'.
DSP Report: register genblk3[2].genblk1[5].MUL_reg[27] is absorbed into DSP genblk3[2].genblk1[5].MUL_reg[27].
DSP Report: operator p_0_out is absorbed into DSP genblk3[2].genblk1[5].MUL_reg[27].
DSP Report: Generating DSP genblk3[2].genblk1[6].MUL_reg[28], operation Mode is: (A*B)'.
DSP Report: register genblk3[2].genblk1[6].MUL_reg[28] is absorbed into DSP genblk3[2].genblk1[6].MUL_reg[28].
DSP Report: operator p_0_out is absorbed into DSP genblk3[2].genblk1[6].MUL_reg[28].
DSP Report: Generating DSP genblk3[2].genblk1[7].MUL_reg[29], operation Mode is: (A*B)'.
DSP Report: register genblk3[2].genblk1[7].MUL_reg[29] is absorbed into DSP genblk3[2].genblk1[7].MUL_reg[29].
DSP Report: operator p_0_out is absorbed into DSP genblk3[2].genblk1[7].MUL_reg[29].
DSP Report: Generating DSP genblk3[2].genblk1[8].MUL_reg[30], operation Mode is: (A*B)'.
DSP Report: register genblk3[2].genblk1[8].MUL_reg[30] is absorbed into DSP genblk3[2].genblk1[8].MUL_reg[30].
DSP Report: operator p_0_out is absorbed into DSP genblk3[2].genblk1[8].MUL_reg[30].
DSP Report: Generating DSP genblk3[2].genblk1[9].MUL_reg[31], operation Mode is: (A*B)'.
DSP Report: register genblk3[2].genblk1[9].MUL_reg[31] is absorbed into DSP genblk3[2].genblk1[9].MUL_reg[31].
DSP Report: operator p_0_out is absorbed into DSP genblk3[2].genblk1[9].MUL_reg[31].
DSP Report: Generating DSP genblk3[2].genblk1[10].MUL_reg[32], operation Mode is: (A*B)'.
DSP Report: register genblk3[2].genblk1[10].MUL_reg[32] is absorbed into DSP genblk3[2].genblk1[10].MUL_reg[32].
DSP Report: operator p_0_out is absorbed into DSP genblk3[2].genblk1[10].MUL_reg[32].
DSP Report: Generating DSP genblk3[3].genblk1[0].MUL_reg[33], operation Mode is: (A*B)'.
DSP Report: register genblk3[3].genblk1[0].MUL_reg[33] is absorbed into DSP genblk3[3].genblk1[0].MUL_reg[33].
DSP Report: operator p_0_out is absorbed into DSP genblk3[3].genblk1[0].MUL_reg[33].
DSP Report: Generating DSP genblk3[3].genblk1[1].MUL_reg[34], operation Mode is: (A*B)'.
DSP Report: register genblk3[3].genblk1[1].MUL_reg[34] is absorbed into DSP genblk3[3].genblk1[1].MUL_reg[34].
DSP Report: operator p_0_out is absorbed into DSP genblk3[3].genblk1[1].MUL_reg[34].
DSP Report: Generating DSP genblk3[3].genblk1[2].MUL_reg[35], operation Mode is: (A*B)'.
DSP Report: register genblk3[3].genblk1[2].MUL_reg[35] is absorbed into DSP genblk3[3].genblk1[2].MUL_reg[35].
DSP Report: operator p_0_out is absorbed into DSP genblk3[3].genblk1[2].MUL_reg[35].
DSP Report: Generating DSP genblk3[3].genblk1[3].MUL_reg[36], operation Mode is: (A*B)'.
DSP Report: register genblk3[3].genblk1[3].MUL_reg[36] is absorbed into DSP genblk3[3].genblk1[3].MUL_reg[36].
DSP Report: operator p_0_out is absorbed into DSP genblk3[3].genblk1[3].MUL_reg[36].
DSP Report: Generating DSP genblk3[3].genblk1[4].MUL_reg[37], operation Mode is: (A*B)'.
DSP Report: register genblk3[3].genblk1[4].MUL_reg[37] is absorbed into DSP genblk3[3].genblk1[4].MUL_reg[37].
DSP Report: operator p_0_out is absorbed into DSP genblk3[3].genblk1[4].MUL_reg[37].
DSP Report: Generating DSP genblk3[3].genblk1[5].MUL_reg[38], operation Mode is: (A*B)'.
DSP Report: register genblk3[3].genblk1[5].MUL_reg[38] is absorbed into DSP genblk3[3].genblk1[5].MUL_reg[38].
DSP Report: operator p_0_out is absorbed into DSP genblk3[3].genblk1[5].MUL_reg[38].
DSP Report: Generating DSP genblk3[3].genblk1[6].MUL_reg[39], operation Mode is: (A*B)'.
DSP Report: register genblk3[3].genblk1[6].MUL_reg[39] is absorbed into DSP genblk3[3].genblk1[6].MUL_reg[39].
DSP Report: operator p_0_out is absorbed into DSP genblk3[3].genblk1[6].MUL_reg[39].
DSP Report: Generating DSP genblk3[3].genblk1[7].MUL_reg[40], operation Mode is: (A*B)'.
DSP Report: register genblk3[3].genblk1[7].MUL_reg[40] is absorbed into DSP genblk3[3].genblk1[7].MUL_reg[40].
DSP Report: operator p_0_out is absorbed into DSP genblk3[3].genblk1[7].MUL_reg[40].
DSP Report: Generating DSP genblk3[3].genblk1[8].MUL_reg[41], operation Mode is: (A*B)'.
DSP Report: register genblk3[3].genblk1[8].MUL_reg[41] is absorbed into DSP genblk3[3].genblk1[8].MUL_reg[41].
DSP Report: operator p_0_out is absorbed into DSP genblk3[3].genblk1[8].MUL_reg[41].
DSP Report: Generating DSP genblk3[3].genblk1[9].MUL_reg[42], operation Mode is: (A*B)'.
DSP Report: register genblk3[3].genblk1[9].MUL_reg[42] is absorbed into DSP genblk3[3].genblk1[9].MUL_reg[42].
DSP Report: operator p_0_out is absorbed into DSP genblk3[3].genblk1[9].MUL_reg[42].
DSP Report: Generating DSP genblk3[3].genblk1[10].MUL_reg[43], operation Mode is: (A*B)'.
DSP Report: register genblk3[3].genblk1[10].MUL_reg[43] is absorbed into DSP genblk3[3].genblk1[10].MUL_reg[43].
DSP Report: operator p_0_out is absorbed into DSP genblk3[3].genblk1[10].MUL_reg[43].
DSP Report: Generating DSP genblk3[4].genblk1[0].MUL_reg[44], operation Mode is: (A*B)'.
DSP Report: register genblk3[4].genblk1[0].MUL_reg[44] is absorbed into DSP genblk3[4].genblk1[0].MUL_reg[44].
DSP Report: operator p_0_out is absorbed into DSP genblk3[4].genblk1[0].MUL_reg[44].
DSP Report: Generating DSP genblk3[4].genblk1[1].MUL_reg[45], operation Mode is: (A*B)'.
DSP Report: register genblk3[4].genblk1[1].MUL_reg[45] is absorbed into DSP genblk3[4].genblk1[1].MUL_reg[45].
DSP Report: operator p_0_out is absorbed into DSP genblk3[4].genblk1[1].MUL_reg[45].
DSP Report: Generating DSP genblk3[4].genblk1[2].MUL_reg[46], operation Mode is: (A*B)'.
DSP Report: register genblk3[4].genblk1[2].MUL_reg[46] is absorbed into DSP genblk3[4].genblk1[2].MUL_reg[46].
DSP Report: operator p_0_out is absorbed into DSP genblk3[4].genblk1[2].MUL_reg[46].
DSP Report: Generating DSP genblk3[4].genblk1[3].MUL_reg[47], operation Mode is: (A*B)'.
DSP Report: register genblk3[4].genblk1[3].MUL_reg[47] is absorbed into DSP genblk3[4].genblk1[3].MUL_reg[47].
DSP Report: operator p_0_out is absorbed into DSP genblk3[4].genblk1[3].MUL_reg[47].
DSP Report: Generating DSP genblk3[4].genblk1[4].MUL_reg[48], operation Mode is: (A*B)'.
DSP Report: register genblk3[4].genblk1[4].MUL_reg[48] is absorbed into DSP genblk3[4].genblk1[4].MUL_reg[48].
DSP Report: operator p_0_out is absorbed into DSP genblk3[4].genblk1[4].MUL_reg[48].
DSP Report: Generating DSP genblk3[4].genblk1[5].MUL_reg[49], operation Mode is: (A*B)'.
DSP Report: register genblk3[4].genblk1[5].MUL_reg[49] is absorbed into DSP genblk3[4].genblk1[5].MUL_reg[49].
DSP Report: operator p_0_out is absorbed into DSP genblk3[4].genblk1[5].MUL_reg[49].
DSP Report: Generating DSP genblk3[4].genblk1[6].MUL_reg[50], operation Mode is: (A*B)'.
DSP Report: register genblk3[4].genblk1[6].MUL_reg[50] is absorbed into DSP genblk3[4].genblk1[6].MUL_reg[50].
DSP Report: operator p_0_out is absorbed into DSP genblk3[4].genblk1[6].MUL_reg[50].
DSP Report: Generating DSP genblk3[4].genblk1[7].MUL_reg[51], operation Mode is: (A*B)'.
DSP Report: register genblk3[4].genblk1[7].MUL_reg[51] is absorbed into DSP genblk3[4].genblk1[7].MUL_reg[51].
DSP Report: operator p_0_out is absorbed into DSP genblk3[4].genblk1[7].MUL_reg[51].
DSP Report: Generating DSP genblk3[4].genblk1[8].MUL_reg[52], operation Mode is: (A*B)'.
DSP Report: register genblk3[4].genblk1[8].MUL_reg[52] is absorbed into DSP genblk3[4].genblk1[8].MUL_reg[52].
DSP Report: operator p_0_out is absorbed into DSP genblk3[4].genblk1[8].MUL_reg[52].
DSP Report: Generating DSP genblk3[4].genblk1[9].MUL_reg[53], operation Mode is: (A*B)'.
DSP Report: register genblk3[4].genblk1[9].MUL_reg[53] is absorbed into DSP genblk3[4].genblk1[9].MUL_reg[53].
DSP Report: operator p_0_out is absorbed into DSP genblk3[4].genblk1[9].MUL_reg[53].
DSP Report: Generating DSP genblk3[4].genblk1[10].MUL_reg[54], operation Mode is: (A*B)'.
DSP Report: register genblk3[4].genblk1[10].MUL_reg[54] is absorbed into DSP genblk3[4].genblk1[10].MUL_reg[54].
DSP Report: operator p_0_out is absorbed into DSP genblk3[4].genblk1[10].MUL_reg[54].
DSP Report: Generating DSP genblk3[5].genblk1[0].MUL_reg[55], operation Mode is: (A*B)'.
DSP Report: register genblk3[5].genblk1[0].MUL_reg[55] is absorbed into DSP genblk3[5].genblk1[0].MUL_reg[55].
DSP Report: operator p_0_out is absorbed into DSP genblk3[5].genblk1[0].MUL_reg[55].
DSP Report: Generating DSP genblk3[5].genblk1[1].MUL_reg[56], operation Mode is: (A*B)'.
DSP Report: register genblk3[5].genblk1[1].MUL_reg[56] is absorbed into DSP genblk3[5].genblk1[1].MUL_reg[56].
DSP Report: operator p_0_out is absorbed into DSP genblk3[5].genblk1[1].MUL_reg[56].
DSP Report: Generating DSP genblk3[5].genblk1[2].MUL_reg[57], operation Mode is: (A*B)'.
DSP Report: register genblk3[5].genblk1[2].MUL_reg[57] is absorbed into DSP genblk3[5].genblk1[2].MUL_reg[57].
DSP Report: operator p_0_out is absorbed into DSP genblk3[5].genblk1[2].MUL_reg[57].
DSP Report: Generating DSP genblk3[5].genblk1[3].MUL_reg[58], operation Mode is: (A*B)'.
DSP Report: register genblk3[5].genblk1[3].MUL_reg[58] is absorbed into DSP genblk3[5].genblk1[3].MUL_reg[58].
DSP Report: operator p_0_out is absorbed into DSP genblk3[5].genblk1[3].MUL_reg[58].
DSP Report: Generating DSP genblk3[5].genblk1[4].MUL_reg[59], operation Mode is: (A*B)'.
DSP Report: register genblk3[5].genblk1[4].MUL_reg[59] is absorbed into DSP genblk3[5].genblk1[4].MUL_reg[59].
DSP Report: operator p_0_out is absorbed into DSP genblk3[5].genblk1[4].MUL_reg[59].
DSP Report: Generating DSP genblk3[5].genblk1[5].MUL_reg[60], operation Mode is: (A*B)'.
DSP Report: register genblk3[5].genblk1[5].MUL_reg[60] is absorbed into DSP genblk3[5].genblk1[5].MUL_reg[60].
DSP Report: operator p_0_out is absorbed into DSP genblk3[5].genblk1[5].MUL_reg[60].
DSP Report: Generating DSP genblk3[5].genblk1[6].MUL_reg[61], operation Mode is: (A*B)'.
DSP Report: register genblk3[5].genblk1[6].MUL_reg[61] is absorbed into DSP genblk3[5].genblk1[6].MUL_reg[61].
DSP Report: operator p_0_out is absorbed into DSP genblk3[5].genblk1[6].MUL_reg[61].
DSP Report: Generating DSP genblk3[5].genblk1[7].MUL_reg[62], operation Mode is: (A*B)'.
DSP Report: register genblk3[5].genblk1[7].MUL_reg[62] is absorbed into DSP genblk3[5].genblk1[7].MUL_reg[62].
DSP Report: operator p_0_out is absorbed into DSP genblk3[5].genblk1[7].MUL_reg[62].
DSP Report: Generating DSP genblk3[5].genblk1[8].MUL_reg[63], operation Mode is: (A*B)'.
DSP Report: register genblk3[5].genblk1[8].MUL_reg[63] is absorbed into DSP genblk3[5].genblk1[8].MUL_reg[63].
DSP Report: operator p_0_out is absorbed into DSP genblk3[5].genblk1[8].MUL_reg[63].
DSP Report: Generating DSP genblk3[5].genblk1[9].MUL_reg[64], operation Mode is: (A*B)'.
DSP Report: register genblk3[5].genblk1[9].MUL_reg[64] is absorbed into DSP genblk3[5].genblk1[9].MUL_reg[64].
DSP Report: operator p_0_out is absorbed into DSP genblk3[5].genblk1[9].MUL_reg[64].
DSP Report: Generating DSP genblk3[5].genblk1[10].MUL_reg[65], operation Mode is: (A*B)'.
DSP Report: register genblk3[5].genblk1[10].MUL_reg[65] is absorbed into DSP genblk3[5].genblk1[10].MUL_reg[65].
DSP Report: operator p_0_out is absorbed into DSP genblk3[5].genblk1[10].MUL_reg[65].
DSP Report: Generating DSP genblk3[6].genblk1[0].MUL_reg[66], operation Mode is: (A*B)'.
DSP Report: register genblk3[6].genblk1[0].MUL_reg[66] is absorbed into DSP genblk3[6].genblk1[0].MUL_reg[66].
DSP Report: operator p_0_out is absorbed into DSP genblk3[6].genblk1[0].MUL_reg[66].
DSP Report: Generating DSP genblk3[6].genblk1[1].MUL_reg[67], operation Mode is: (A*B)'.
DSP Report: register genblk3[6].genblk1[1].MUL_reg[67] is absorbed into DSP genblk3[6].genblk1[1].MUL_reg[67].
DSP Report: operator p_0_out is absorbed into DSP genblk3[6].genblk1[1].MUL_reg[67].
DSP Report: Generating DSP genblk3[6].genblk1[2].MUL_reg[68], operation Mode is: (A*B)'.
DSP Report: register genblk3[6].genblk1[2].MUL_reg[68] is absorbed into DSP genblk3[6].genblk1[2].MUL_reg[68].
DSP Report: operator p_0_out is absorbed into DSP genblk3[6].genblk1[2].MUL_reg[68].
DSP Report: Generating DSP genblk3[6].genblk1[3].MUL_reg[69], operation Mode is: (A*B)'.
DSP Report: register genblk3[6].genblk1[3].MUL_reg[69] is absorbed into DSP genblk3[6].genblk1[3].MUL_reg[69].
DSP Report: operator p_0_out is absorbed into DSP genblk3[6].genblk1[3].MUL_reg[69].
DSP Report: Generating DSP genblk3[6].genblk1[4].MUL_reg[70], operation Mode is: (A*B)'.
DSP Report: register genblk3[6].genblk1[4].MUL_reg[70] is absorbed into DSP genblk3[6].genblk1[4].MUL_reg[70].
DSP Report: operator p_0_out is absorbed into DSP genblk3[6].genblk1[4].MUL_reg[70].
DSP Report: Generating DSP genblk3[6].genblk1[5].MUL_reg[71], operation Mode is: (A*B)'.
DSP Report: register genblk3[6].genblk1[5].MUL_reg[71] is absorbed into DSP genblk3[6].genblk1[5].MUL_reg[71].
DSP Report: operator p_0_out is absorbed into DSP genblk3[6].genblk1[5].MUL_reg[71].
DSP Report: Generating DSP genblk3[6].genblk1[6].MUL_reg[72], operation Mode is: (A*B)'.
DSP Report: register genblk3[6].genblk1[6].MUL_reg[72] is absorbed into DSP genblk3[6].genblk1[6].MUL_reg[72].
DSP Report: operator p_0_out is absorbed into DSP genblk3[6].genblk1[6].MUL_reg[72].
DSP Report: Generating DSP genblk3[6].genblk1[7].MUL_reg[73], operation Mode is: (A*B)'.
DSP Report: register genblk3[6].genblk1[7].MUL_reg[73] is absorbed into DSP genblk3[6].genblk1[7].MUL_reg[73].
DSP Report: operator p_0_out is absorbed into DSP genblk3[6].genblk1[7].MUL_reg[73].
DSP Report: Generating DSP genblk3[6].genblk1[8].MUL_reg[74], operation Mode is: (A*B)'.
DSP Report: register genblk3[6].genblk1[8].MUL_reg[74] is absorbed into DSP genblk3[6].genblk1[8].MUL_reg[74].
DSP Report: operator p_0_out is absorbed into DSP genblk3[6].genblk1[8].MUL_reg[74].
DSP Report: Generating DSP genblk3[6].genblk1[9].MUL_reg[75], operation Mode is: (A*B)'.
DSP Report: register genblk3[6].genblk1[9].MUL_reg[75] is absorbed into DSP genblk3[6].genblk1[9].MUL_reg[75].
DSP Report: operator p_0_out is absorbed into DSP genblk3[6].genblk1[9].MUL_reg[75].
DSP Report: Generating DSP genblk3[6].genblk1[10].MUL_reg[76], operation Mode is: (A*B)'.
DSP Report: register genblk3[6].genblk1[10].MUL_reg[76] is absorbed into DSP genblk3[6].genblk1[10].MUL_reg[76].
DSP Report: operator p_0_out is absorbed into DSP genblk3[6].genblk1[10].MUL_reg[76].
DSP Report: Generating DSP genblk3[7].genblk1[0].MUL_reg[77], operation Mode is: (A*B)'.
DSP Report: register genblk3[7].genblk1[0].MUL_reg[77] is absorbed into DSP genblk3[7].genblk1[0].MUL_reg[77].
DSP Report: operator p_0_out is absorbed into DSP genblk3[7].genblk1[0].MUL_reg[77].
DSP Report: Generating DSP genblk3[7].genblk1[1].MUL_reg[78], operation Mode is: (A*B)'.
DSP Report: register genblk3[7].genblk1[1].MUL_reg[78] is absorbed into DSP genblk3[7].genblk1[1].MUL_reg[78].
DSP Report: operator p_0_out is absorbed into DSP genblk3[7].genblk1[1].MUL_reg[78].
DSP Report: Generating DSP genblk3[7].genblk1[2].MUL_reg[79], operation Mode is: (A*B)'.
DSP Report: register genblk3[7].genblk1[2].MUL_reg[79] is absorbed into DSP genblk3[7].genblk1[2].MUL_reg[79].
DSP Report: operator p_0_out is absorbed into DSP genblk3[7].genblk1[2].MUL_reg[79].
DSP Report: Generating DSP genblk3[7].genblk1[3].MUL_reg[80], operation Mode is: (A*B)'.
DSP Report: register genblk3[7].genblk1[3].MUL_reg[80] is absorbed into DSP genblk3[7].genblk1[3].MUL_reg[80].
DSP Report: operator p_0_out is absorbed into DSP genblk3[7].genblk1[3].MUL_reg[80].
DSP Report: Generating DSP genblk3[7].genblk1[4].MUL_reg[81], operation Mode is: (A*B)'.
DSP Report: register genblk3[7].genblk1[4].MUL_reg[81] is absorbed into DSP genblk3[7].genblk1[4].MUL_reg[81].
DSP Report: operator p_0_out is absorbed into DSP genblk3[7].genblk1[4].MUL_reg[81].
DSP Report: Generating DSP genblk3[7].genblk1[5].MUL_reg[82], operation Mode is: (A*B)'.
DSP Report: register genblk3[7].genblk1[5].MUL_reg[82] is absorbed into DSP genblk3[7].genblk1[5].MUL_reg[82].
DSP Report: operator p_0_out is absorbed into DSP genblk3[7].genblk1[5].MUL_reg[82].
DSP Report: Generating DSP genblk3[7].genblk1[6].MUL_reg[83], operation Mode is: (A*B)'.
DSP Report: register genblk3[7].genblk1[6].MUL_reg[83] is absorbed into DSP genblk3[7].genblk1[6].MUL_reg[83].
DSP Report: operator p_0_out is absorbed into DSP genblk3[7].genblk1[6].MUL_reg[83].
DSP Report: Generating DSP genblk3[7].genblk1[7].MUL_reg[84], operation Mode is: (A*B)'.
DSP Report: register genblk3[7].genblk1[7].MUL_reg[84] is absorbed into DSP genblk3[7].genblk1[7].MUL_reg[84].
DSP Report: operator p_0_out is absorbed into DSP genblk3[7].genblk1[7].MUL_reg[84].
DSP Report: Generating DSP genblk3[7].genblk1[8].MUL_reg[85], operation Mode is: (A*B)'.
DSP Report: register genblk3[7].genblk1[8].MUL_reg[85] is absorbed into DSP genblk3[7].genblk1[8].MUL_reg[85].
DSP Report: operator p_0_out is absorbed into DSP genblk3[7].genblk1[8].MUL_reg[85].
DSP Report: Generating DSP genblk3[7].genblk1[9].MUL_reg[86], operation Mode is: (A*B)'.
DSP Report: register genblk3[7].genblk1[9].MUL_reg[86] is absorbed into DSP genblk3[7].genblk1[9].MUL_reg[86].
DSP Report: operator p_0_out is absorbed into DSP genblk3[7].genblk1[9].MUL_reg[86].
DSP Report: Generating DSP genblk3[7].genblk1[10].MUL_reg[87], operation Mode is: (A*B)'.
DSP Report: register genblk3[7].genblk1[10].MUL_reg[87] is absorbed into DSP genblk3[7].genblk1[10].MUL_reg[87].
DSP Report: operator p_0_out is absorbed into DSP genblk3[7].genblk1[10].MUL_reg[87].
DSP Report: Generating DSP genblk3[8].genblk1[0].MUL_reg[88], operation Mode is: (A*B)'.
DSP Report: register genblk3[8].genblk1[0].MUL_reg[88] is absorbed into DSP genblk3[8].genblk1[0].MUL_reg[88].
DSP Report: operator p_0_out is absorbed into DSP genblk3[8].genblk1[0].MUL_reg[88].
DSP Report: Generating DSP genblk3[8].genblk1[1].MUL_reg[89], operation Mode is: (A*B)'.
DSP Report: register genblk3[8].genblk1[1].MUL_reg[89] is absorbed into DSP genblk3[8].genblk1[1].MUL_reg[89].
DSP Report: operator p_0_out is absorbed into DSP genblk3[8].genblk1[1].MUL_reg[89].
DSP Report: Generating DSP genblk3[8].genblk1[2].MUL_reg[90], operation Mode is: (A*B)'.
DSP Report: register genblk3[8].genblk1[2].MUL_reg[90] is absorbed into DSP genblk3[8].genblk1[2].MUL_reg[90].
DSP Report: operator p_0_out is absorbed into DSP genblk3[8].genblk1[2].MUL_reg[90].
DSP Report: Generating DSP genblk3[8].genblk1[3].MUL_reg[91], operation Mode is: (A*B)'.
DSP Report: register genblk3[8].genblk1[3].MUL_reg[91] is absorbed into DSP genblk3[8].genblk1[3].MUL_reg[91].
DSP Report: operator p_0_out is absorbed into DSP genblk3[8].genblk1[3].MUL_reg[91].
DSP Report: Generating DSP genblk3[8].genblk1[4].MUL_reg[92], operation Mode is: (A*B)'.
DSP Report: register genblk3[8].genblk1[4].MUL_reg[92] is absorbed into DSP genblk3[8].genblk1[4].MUL_reg[92].
DSP Report: operator p_0_out is absorbed into DSP genblk3[8].genblk1[4].MUL_reg[92].
DSP Report: Generating DSP genblk3[8].genblk1[5].MUL_reg[93], operation Mode is: (A*B)'.
DSP Report: register genblk3[8].genblk1[5].MUL_reg[93] is absorbed into DSP genblk3[8].genblk1[5].MUL_reg[93].
DSP Report: operator p_0_out is absorbed into DSP genblk3[8].genblk1[5].MUL_reg[93].
DSP Report: Generating DSP genblk3[8].genblk1[6].MUL_reg[94], operation Mode is: (A*B)'.
DSP Report: register genblk3[8].genblk1[6].MUL_reg[94] is absorbed into DSP genblk3[8].genblk1[6].MUL_reg[94].
DSP Report: operator p_0_out is absorbed into DSP genblk3[8].genblk1[6].MUL_reg[94].
DSP Report: Generating DSP genblk3[8].genblk1[7].MUL_reg[95], operation Mode is: (A*B)'.
DSP Report: register genblk3[8].genblk1[7].MUL_reg[95] is absorbed into DSP genblk3[8].genblk1[7].MUL_reg[95].
DSP Report: operator p_0_out is absorbed into DSP genblk3[8].genblk1[7].MUL_reg[95].
DSP Report: Generating DSP genblk3[8].genblk1[8].MUL_reg[96], operation Mode is: (A*B)'.
DSP Report: register genblk3[8].genblk1[8].MUL_reg[96] is absorbed into DSP genblk3[8].genblk1[8].MUL_reg[96].
DSP Report: operator p_0_out is absorbed into DSP genblk3[8].genblk1[8].MUL_reg[96].
DSP Report: Generating DSP genblk3[8].genblk1[9].MUL_reg[97], operation Mode is: (A*B)'.
DSP Report: register genblk3[8].genblk1[9].MUL_reg[97] is absorbed into DSP genblk3[8].genblk1[9].MUL_reg[97].
DSP Report: operator p_0_out is absorbed into DSP genblk3[8].genblk1[9].MUL_reg[97].
DSP Report: Generating DSP genblk3[8].genblk1[10].MUL_reg[98], operation Mode is: (A*B)'.
DSP Report: register genblk3[8].genblk1[10].MUL_reg[98] is absorbed into DSP genblk3[8].genblk1[10].MUL_reg[98].
DSP Report: operator p_0_out is absorbed into DSP genblk3[8].genblk1[10].MUL_reg[98].
DSP Report: Generating DSP genblk3[9].genblk1[0].MUL_reg[99], operation Mode is: (A*B)'.
DSP Report: register genblk3[9].genblk1[0].MUL_reg[99] is absorbed into DSP genblk3[9].genblk1[0].MUL_reg[99].
DSP Report: operator p_0_out is absorbed into DSP genblk3[9].genblk1[0].MUL_reg[99].
DSP Report: Generating DSP genblk3[9].genblk1[1].MUL_reg[100], operation Mode is: (A*B)'.
DSP Report: register genblk3[9].genblk1[1].MUL_reg[100] is absorbed into DSP genblk3[9].genblk1[1].MUL_reg[100].
DSP Report: operator p_0_out is absorbed into DSP genblk3[9].genblk1[1].MUL_reg[100].
DSP Report: Generating DSP genblk3[9].genblk1[2].MUL_reg[101], operation Mode is: (A*B)'.
DSP Report: register genblk3[9].genblk1[2].MUL_reg[101] is absorbed into DSP genblk3[9].genblk1[2].MUL_reg[101].
DSP Report: operator p_0_out is absorbed into DSP genblk3[9].genblk1[2].MUL_reg[101].
DSP Report: Generating DSP genblk3[9].genblk1[3].MUL_reg[102], operation Mode is: (A*B)'.
DSP Report: register genblk3[9].genblk1[3].MUL_reg[102] is absorbed into DSP genblk3[9].genblk1[3].MUL_reg[102].
DSP Report: operator p_0_out is absorbed into DSP genblk3[9].genblk1[3].MUL_reg[102].
DSP Report: Generating DSP genblk3[9].genblk1[4].MUL_reg[103], operation Mode is: (A*B)'.
DSP Report: register genblk3[9].genblk1[4].MUL_reg[103] is absorbed into DSP genblk3[9].genblk1[4].MUL_reg[103].
DSP Report: operator p_0_out is absorbed into DSP genblk3[9].genblk1[4].MUL_reg[103].
DSP Report: Generating DSP genblk3[9].genblk1[5].MUL_reg[104], operation Mode is: (A*B)'.
DSP Report: register genblk3[9].genblk1[5].MUL_reg[104] is absorbed into DSP genblk3[9].genblk1[5].MUL_reg[104].
DSP Report: operator p_0_out is absorbed into DSP genblk3[9].genblk1[5].MUL_reg[104].
DSP Report: Generating DSP genblk3[9].genblk1[6].MUL_reg[105], operation Mode is: (A*B)'.
DSP Report: register genblk3[9].genblk1[6].MUL_reg[105] is absorbed into DSP genblk3[9].genblk1[6].MUL_reg[105].
DSP Report: operator p_0_out is absorbed into DSP genblk3[9].genblk1[6].MUL_reg[105].
DSP Report: Generating DSP genblk3[9].genblk1[7].MUL_reg[106], operation Mode is: (A*B)'.
DSP Report: register genblk3[9].genblk1[7].MUL_reg[106] is absorbed into DSP genblk3[9].genblk1[7].MUL_reg[106].
DSP Report: operator p_0_out is absorbed into DSP genblk3[9].genblk1[7].MUL_reg[106].
DSP Report: Generating DSP genblk3[9].genblk1[8].MUL_reg[107], operation Mode is: (A*B)'.
DSP Report: register genblk3[9].genblk1[8].MUL_reg[107] is absorbed into DSP genblk3[9].genblk1[8].MUL_reg[107].
DSP Report: operator p_0_out is absorbed into DSP genblk3[9].genblk1[8].MUL_reg[107].
DSP Report: Generating DSP genblk3[9].genblk1[9].MUL_reg[108], operation Mode is: (A*B)'.
DSP Report: register genblk3[9].genblk1[9].MUL_reg[108] is absorbed into DSP genblk3[9].genblk1[9].MUL_reg[108].
DSP Report: operator p_0_out is absorbed into DSP genblk3[9].genblk1[9].MUL_reg[108].
DSP Report: Generating DSP genblk3[9].genblk1[10].MUL_reg[109], operation Mode is: (A*B)'.
DSP Report: register genblk3[9].genblk1[10].MUL_reg[109] is absorbed into DSP genblk3[9].genblk1[10].MUL_reg[109].
DSP Report: operator p_0_out is absorbed into DSP genblk3[9].genblk1[10].MUL_reg[109].
DSP Report: Generating DSP genblk3[10].genblk1[0].MUL_reg[110], operation Mode is: (A*B)'.
DSP Report: register genblk3[10].genblk1[0].MUL_reg[110] is absorbed into DSP genblk3[10].genblk1[0].MUL_reg[110].
DSP Report: operator p_0_out is absorbed into DSP genblk3[10].genblk1[0].MUL_reg[110].
DSP Report: Generating DSP genblk3[10].genblk1[1].MUL_reg[111], operation Mode is: (A*B)'.
DSP Report: register genblk3[10].genblk1[1].MUL_reg[111] is absorbed into DSP genblk3[10].genblk1[1].MUL_reg[111].
DSP Report: operator p_0_out is absorbed into DSP genblk3[10].genblk1[1].MUL_reg[111].
DSP Report: Generating DSP genblk3[10].genblk1[2].MUL_reg[112], operation Mode is: (A*B)'.
DSP Report: register genblk3[10].genblk1[2].MUL_reg[112] is absorbed into DSP genblk3[10].genblk1[2].MUL_reg[112].
DSP Report: operator p_0_out is absorbed into DSP genblk3[10].genblk1[2].MUL_reg[112].
DSP Report: Generating DSP genblk3[10].genblk1[3].MUL_reg[113], operation Mode is: (A*B)'.
DSP Report: register genblk3[10].genblk1[3].MUL_reg[113] is absorbed into DSP genblk3[10].genblk1[3].MUL_reg[113].
DSP Report: operator p_0_out is absorbed into DSP genblk3[10].genblk1[3].MUL_reg[113].
DSP Report: Generating DSP genblk3[10].genblk1[4].MUL_reg[114], operation Mode is: (A*B)'.
DSP Report: register genblk3[10].genblk1[4].MUL_reg[114] is absorbed into DSP genblk3[10].genblk1[4].MUL_reg[114].
DSP Report: operator p_0_out is absorbed into DSP genblk3[10].genblk1[4].MUL_reg[114].
DSP Report: Generating DSP genblk3[10].genblk1[5].MUL_reg[115], operation Mode is: (A*B)'.
DSP Report: register genblk3[10].genblk1[5].MUL_reg[115] is absorbed into DSP genblk3[10].genblk1[5].MUL_reg[115].
DSP Report: operator p_0_out is absorbed into DSP genblk3[10].genblk1[5].MUL_reg[115].
DSP Report: Generating DSP genblk3[10].genblk1[6].MUL_reg[116], operation Mode is: (A*B)'.
DSP Report: register genblk3[10].genblk1[6].MUL_reg[116] is absorbed into DSP genblk3[10].genblk1[6].MUL_reg[116].
DSP Report: operator p_0_out is absorbed into DSP genblk3[10].genblk1[6].MUL_reg[116].
DSP Report: Generating DSP genblk3[10].genblk1[7].MUL_reg[117], operation Mode is: (A*B)'.
DSP Report: register genblk3[10].genblk1[7].MUL_reg[117] is absorbed into DSP genblk3[10].genblk1[7].MUL_reg[117].
DSP Report: operator p_0_out is absorbed into DSP genblk3[10].genblk1[7].MUL_reg[117].
DSP Report: Generating DSP genblk3[10].genblk1[8].MUL_reg[118], operation Mode is: (A*B)'.
DSP Report: register genblk3[10].genblk1[8].MUL_reg[118] is absorbed into DSP genblk3[10].genblk1[8].MUL_reg[118].
DSP Report: operator p_0_out is absorbed into DSP genblk3[10].genblk1[8].MUL_reg[118].
DSP Report: Generating DSP genblk3[10].genblk1[9].MUL_reg[119], operation Mode is: (A*B)'.
DSP Report: register genblk3[10].genblk1[9].MUL_reg[119] is absorbed into DSP genblk3[10].genblk1[9].MUL_reg[119].
DSP Report: operator p_0_out is absorbed into DSP genblk3[10].genblk1[9].MUL_reg[119].
DSP Report: Generating DSP genblk3[10].genblk1[10].MUL_reg[120], operation Mode is: (A*B)'.
DSP Report: register genblk3[10].genblk1[10].MUL_reg[120] is absorbed into DSP genblk3[10].genblk1[10].MUL_reg[120].
DSP Report: operator p_0_out is absorbed into DSP genblk3[10].genblk1[10].MUL_reg[120].
DSP Report: Generating DSP genblk3[11].genblk1[0].MUL_reg[121], operation Mode is: (A*B)'.
DSP Report: register genblk3[11].genblk1[0].MUL_reg[121] is absorbed into DSP genblk3[11].genblk1[0].MUL_reg[121].
DSP Report: operator p_0_out is absorbed into DSP genblk3[11].genblk1[0].MUL_reg[121].
DSP Report: Generating DSP genblk3[11].genblk1[1].MUL_reg[122], operation Mode is: (A*B)'.
DSP Report: register genblk3[11].genblk1[1].MUL_reg[122] is absorbed into DSP genblk3[11].genblk1[1].MUL_reg[122].
DSP Report: operator p_0_out is absorbed into DSP genblk3[11].genblk1[1].MUL_reg[122].
DSP Report: Generating DSP genblk3[11].genblk1[2].MUL_reg[123], operation Mode is: (A*B)'.
DSP Report: register genblk3[11].genblk1[2].MUL_reg[123] is absorbed into DSP genblk3[11].genblk1[2].MUL_reg[123].
DSP Report: operator p_0_out is absorbed into DSP genblk3[11].genblk1[2].MUL_reg[123].
DSP Report: Generating DSP genblk3[11].genblk1[3].MUL_reg[124], operation Mode is: (A*B)'.
DSP Report: register genblk3[11].genblk1[3].MUL_reg[124] is absorbed into DSP genblk3[11].genblk1[3].MUL_reg[124].
DSP Report: operator p_0_out is absorbed into DSP genblk3[11].genblk1[3].MUL_reg[124].
DSP Report: Generating DSP genblk3[11].genblk1[4].MUL_reg[125], operation Mode is: (A*B)'.
DSP Report: register genblk3[11].genblk1[4].MUL_reg[125] is absorbed into DSP genblk3[11].genblk1[4].MUL_reg[125].
DSP Report: operator p_0_out is absorbed into DSP genblk3[11].genblk1[4].MUL_reg[125].
DSP Report: Generating DSP genblk3[11].genblk1[5].MUL_reg[126], operation Mode is: (A*B)'.
DSP Report: register genblk3[11].genblk1[5].MUL_reg[126] is absorbed into DSP genblk3[11].genblk1[5].MUL_reg[126].
DSP Report: operator p_0_out is absorbed into DSP genblk3[11].genblk1[5].MUL_reg[126].
DSP Report: Generating DSP genblk3[11].genblk1[6].MUL_reg[127], operation Mode is: (A*B)'.
DSP Report: register genblk3[11].genblk1[6].MUL_reg[127] is absorbed into DSP genblk3[11].genblk1[6].MUL_reg[127].
DSP Report: operator p_0_out is absorbed into DSP genblk3[11].genblk1[6].MUL_reg[127].
DSP Report: Generating DSP genblk3[11].genblk1[7].MUL_reg[128], operation Mode is: (A*B)'.
DSP Report: register genblk3[11].genblk1[7].MUL_reg[128] is absorbed into DSP genblk3[11].genblk1[7].MUL_reg[128].
DSP Report: operator p_0_out is absorbed into DSP genblk3[11].genblk1[7].MUL_reg[128].
DSP Report: Generating DSP genblk3[11].genblk1[8].MUL_reg[129], operation Mode is: (A*B)'.
DSP Report: register genblk3[11].genblk1[8].MUL_reg[129] is absorbed into DSP genblk3[11].genblk1[8].MUL_reg[129].
DSP Report: operator p_0_out is absorbed into DSP genblk3[11].genblk1[8].MUL_reg[129].
DSP Report: Generating DSP genblk3[11].genblk1[9].MUL_reg[130], operation Mode is: (A*B)'.
DSP Report: register genblk3[11].genblk1[9].MUL_reg[130] is absorbed into DSP genblk3[11].genblk1[9].MUL_reg[130].
DSP Report: operator p_0_out is absorbed into DSP genblk3[11].genblk1[9].MUL_reg[130].
DSP Report: Generating DSP genblk3[11].genblk1[10].MUL_reg[131], operation Mode is: (A*B)'.
DSP Report: register genblk3[11].genblk1[10].MUL_reg[131] is absorbed into DSP genblk3[11].genblk1[10].MUL_reg[131].
DSP Report: operator p_0_out is absorbed into DSP genblk3[11].genblk1[10].MUL_reg[131].
DSP Report: Generating DSP genblk3[12].genblk1[0].MUL_reg[132], operation Mode is: (A*B)'.
DSP Report: register genblk3[12].genblk1[0].MUL_reg[132] is absorbed into DSP genblk3[12].genblk1[0].MUL_reg[132].
DSP Report: operator p_0_out is absorbed into DSP genblk3[12].genblk1[0].MUL_reg[132].
DSP Report: Generating DSP genblk3[12].genblk1[1].MUL_reg[133], operation Mode is: (A*B)'.
DSP Report: register genblk3[12].genblk1[1].MUL_reg[133] is absorbed into DSP genblk3[12].genblk1[1].MUL_reg[133].
DSP Report: operator p_0_out is absorbed into DSP genblk3[12].genblk1[1].MUL_reg[133].
DSP Report: Generating DSP genblk3[12].genblk1[2].MUL_reg[134], operation Mode is: (A*B)'.
DSP Report: register genblk3[12].genblk1[2].MUL_reg[134] is absorbed into DSP genblk3[12].genblk1[2].MUL_reg[134].
DSP Report: operator p_0_out is absorbed into DSP genblk3[12].genblk1[2].MUL_reg[134].
DSP Report: Generating DSP genblk3[12].genblk1[3].MUL_reg[135], operation Mode is: (A*B)'.
DSP Report: register genblk3[12].genblk1[3].MUL_reg[135] is absorbed into DSP genblk3[12].genblk1[3].MUL_reg[135].
DSP Report: operator p_0_out is absorbed into DSP genblk3[12].genblk1[3].MUL_reg[135].
DSP Report: Generating DSP genblk3[12].genblk1[4].MUL_reg[136], operation Mode is: (A*B)'.
DSP Report: register genblk3[12].genblk1[4].MUL_reg[136] is absorbed into DSP genblk3[12].genblk1[4].MUL_reg[136].
DSP Report: operator p_0_out is absorbed into DSP genblk3[12].genblk1[4].MUL_reg[136].
DSP Report: Generating DSP genblk3[12].genblk1[5].MUL_reg[137], operation Mode is: (A*B)'.
DSP Report: register genblk3[12].genblk1[5].MUL_reg[137] is absorbed into DSP genblk3[12].genblk1[5].MUL_reg[137].
DSP Report: operator p_0_out is absorbed into DSP genblk3[12].genblk1[5].MUL_reg[137].
DSP Report: Generating DSP genblk3[12].genblk1[6].MUL_reg[138], operation Mode is: (A*B)'.
DSP Report: register genblk3[12].genblk1[6].MUL_reg[138] is absorbed into DSP genblk3[12].genblk1[6].MUL_reg[138].
DSP Report: operator p_0_out is absorbed into DSP genblk3[12].genblk1[6].MUL_reg[138].
DSP Report: Generating DSP genblk3[12].genblk1[7].MUL_reg[139], operation Mode is: (A*B)'.
DSP Report: register genblk3[12].genblk1[7].MUL_reg[139] is absorbed into DSP genblk3[12].genblk1[7].MUL_reg[139].
DSP Report: operator p_0_out is absorbed into DSP genblk3[12].genblk1[7].MUL_reg[139].
DSP Report: Generating DSP genblk3[12].genblk1[8].MUL_reg[140], operation Mode is: (A*B)'.
DSP Report: register genblk3[12].genblk1[8].MUL_reg[140] is absorbed into DSP genblk3[12].genblk1[8].MUL_reg[140].
DSP Report: operator p_0_out is absorbed into DSP genblk3[12].genblk1[8].MUL_reg[140].
DSP Report: Generating DSP genblk3[12].genblk1[9].MUL_reg[141], operation Mode is: (A*B)'.
DSP Report: register genblk3[12].genblk1[9].MUL_reg[141] is absorbed into DSP genblk3[12].genblk1[9].MUL_reg[141].
DSP Report: operator p_0_out is absorbed into DSP genblk3[12].genblk1[9].MUL_reg[141].
DSP Report: Generating DSP genblk3[12].genblk1[10].MUL_reg[142], operation Mode is: (A*B)'.
DSP Report: register genblk3[12].genblk1[10].MUL_reg[142] is absorbed into DSP genblk3[12].genblk1[10].MUL_reg[142].
DSP Report: operator p_0_out is absorbed into DSP genblk3[12].genblk1[10].MUL_reg[142].
DSP Report: Generating DSP genblk3[13].genblk1[0].MUL_reg[143], operation Mode is: (A*B)'.
DSP Report: register genblk3[13].genblk1[0].MUL_reg[143] is absorbed into DSP genblk3[13].genblk1[0].MUL_reg[143].
DSP Report: operator p_0_out is absorbed into DSP genblk3[13].genblk1[0].MUL_reg[143].
DSP Report: Generating DSP genblk3[13].genblk1[1].MUL_reg[144], operation Mode is: (A*B)'.
DSP Report: register genblk3[13].genblk1[1].MUL_reg[144] is absorbed into DSP genblk3[13].genblk1[1].MUL_reg[144].
DSP Report: operator p_0_out is absorbed into DSP genblk3[13].genblk1[1].MUL_reg[144].
DSP Report: Generating DSP genblk3[13].genblk1[2].MUL_reg[145], operation Mode is: (A*B)'.
DSP Report: register genblk3[13].genblk1[2].MUL_reg[145] is absorbed into DSP genblk3[13].genblk1[2].MUL_reg[145].
DSP Report: operator p_0_out is absorbed into DSP genblk3[13].genblk1[2].MUL_reg[145].
DSP Report: Generating DSP genblk3[13].genblk1[3].MUL_reg[146], operation Mode is: (A*B)'.
DSP Report: register genblk3[13].genblk1[3].MUL_reg[146] is absorbed into DSP genblk3[13].genblk1[3].MUL_reg[146].
DSP Report: operator p_0_out is absorbed into DSP genblk3[13].genblk1[3].MUL_reg[146].
DSP Report: Generating DSP genblk3[13].genblk1[4].MUL_reg[147], operation Mode is: (A*B)'.
DSP Report: register genblk3[13].genblk1[4].MUL_reg[147] is absorbed into DSP genblk3[13].genblk1[4].MUL_reg[147].
DSP Report: operator p_0_out is absorbed into DSP genblk3[13].genblk1[4].MUL_reg[147].
DSP Report: Generating DSP genblk3[13].genblk1[5].MUL_reg[148], operation Mode is: (A*B)'.
DSP Report: register genblk3[13].genblk1[5].MUL_reg[148] is absorbed into DSP genblk3[13].genblk1[5].MUL_reg[148].
DSP Report: operator p_0_out is absorbed into DSP genblk3[13].genblk1[5].MUL_reg[148].
DSP Report: Generating DSP genblk3[13].genblk1[6].MUL_reg[149], operation Mode is: (A*B)'.
DSP Report: register genblk3[13].genblk1[6].MUL_reg[149] is absorbed into DSP genblk3[13].genblk1[6].MUL_reg[149].
DSP Report: operator p_0_out is absorbed into DSP genblk3[13].genblk1[6].MUL_reg[149].
DSP Report: Generating DSP genblk3[13].genblk1[7].MUL_reg[150], operation Mode is: (A*B)'.
DSP Report: register genblk3[13].genblk1[7].MUL_reg[150] is absorbed into DSP genblk3[13].genblk1[7].MUL_reg[150].
DSP Report: operator p_0_out is absorbed into DSP genblk3[13].genblk1[7].MUL_reg[150].
DSP Report: Generating DSP genblk3[13].genblk1[8].MUL_reg[151], operation Mode is: (A*B)'.
DSP Report: register genblk3[13].genblk1[8].MUL_reg[151] is absorbed into DSP genblk3[13].genblk1[8].MUL_reg[151].
DSP Report: operator p_0_out is absorbed into DSP genblk3[13].genblk1[8].MUL_reg[151].
DSP Report: Generating DSP genblk3[13].genblk1[9].MUL_reg[152], operation Mode is: (A*B)'.
DSP Report: register genblk3[13].genblk1[9].MUL_reg[152] is absorbed into DSP genblk3[13].genblk1[9].MUL_reg[152].
DSP Report: operator p_0_out is absorbed into DSP genblk3[13].genblk1[9].MUL_reg[152].
DSP Report: Generating DSP genblk3[13].genblk1[10].MUL_reg[153], operation Mode is: (A*B)'.
DSP Report: register genblk3[13].genblk1[10].MUL_reg[153] is absorbed into DSP genblk3[13].genblk1[10].MUL_reg[153].
DSP Report: operator p_0_out is absorbed into DSP genblk3[13].genblk1[10].MUL_reg[153].
DSP Report: Generating DSP genblk3[14].genblk1[0].MUL_reg[154], operation Mode is: (A*B)'.
DSP Report: register genblk3[14].genblk1[0].MUL_reg[154] is absorbed into DSP genblk3[14].genblk1[0].MUL_reg[154].
DSP Report: operator p_0_out is absorbed into DSP genblk3[14].genblk1[0].MUL_reg[154].
DSP Report: Generating DSP genblk3[14].genblk1[1].MUL_reg[155], operation Mode is: (A*B)'.
DSP Report: register genblk3[14].genblk1[1].MUL_reg[155] is absorbed into DSP genblk3[14].genblk1[1].MUL_reg[155].
DSP Report: operator p_0_out is absorbed into DSP genblk3[14].genblk1[1].MUL_reg[155].
DSP Report: Generating DSP genblk3[14].genblk1[2].MUL_reg[156], operation Mode is: (A*B)'.
DSP Report: register genblk3[14].genblk1[2].MUL_reg[156] is absorbed into DSP genblk3[14].genblk1[2].MUL_reg[156].
DSP Report: operator p_0_out is absorbed into DSP genblk3[14].genblk1[2].MUL_reg[156].
DSP Report: Generating DSP genblk3[14].genblk1[3].MUL_reg[157], operation Mode is: (A*B)'.
DSP Report: register genblk3[14].genblk1[3].MUL_reg[157] is absorbed into DSP genblk3[14].genblk1[3].MUL_reg[157].
DSP Report: operator p_0_out is absorbed into DSP genblk3[14].genblk1[3].MUL_reg[157].
DSP Report: Generating DSP genblk3[14].genblk1[4].MUL_reg[158], operation Mode is: (A*B)'.
DSP Report: register genblk3[14].genblk1[4].MUL_reg[158] is absorbed into DSP genblk3[14].genblk1[4].MUL_reg[158].
DSP Report: operator p_0_out is absorbed into DSP genblk3[14].genblk1[4].MUL_reg[158].
DSP Report: Generating DSP genblk3[14].genblk1[5].MUL_reg[159], operation Mode is: (A*B)'.
DSP Report: register genblk3[14].genblk1[5].MUL_reg[159] is absorbed into DSP genblk3[14].genblk1[5].MUL_reg[159].
DSP Report: operator p_0_out is absorbed into DSP genblk3[14].genblk1[5].MUL_reg[159].
DSP Report: Generating DSP genblk3[14].genblk1[6].MUL_reg[160], operation Mode is: (A*B)'.
DSP Report: register genblk3[14].genblk1[6].MUL_reg[160] is absorbed into DSP genblk3[14].genblk1[6].MUL_reg[160].
DSP Report: operator p_0_out is absorbed into DSP genblk3[14].genblk1[6].MUL_reg[160].
DSP Report: Generating DSP genblk3[14].genblk1[7].MUL_reg[161], operation Mode is: (A*B)'.
DSP Report: register genblk3[14].genblk1[7].MUL_reg[161] is absorbed into DSP genblk3[14].genblk1[7].MUL_reg[161].
DSP Report: operator p_0_out is absorbed into DSP genblk3[14].genblk1[7].MUL_reg[161].
DSP Report: Generating DSP genblk3[14].genblk1[8].MUL_reg[162], operation Mode is: (A*B)'.
DSP Report: register genblk3[14].genblk1[8].MUL_reg[162] is absorbed into DSP genblk3[14].genblk1[8].MUL_reg[162].
DSP Report: operator p_0_out is absorbed into DSP genblk3[14].genblk1[8].MUL_reg[162].
DSP Report: Generating DSP genblk3[14].genblk1[9].MUL_reg[163], operation Mode is: (A*B)'.
DSP Report: register genblk3[14].genblk1[9].MUL_reg[163] is absorbed into DSP genblk3[14].genblk1[9].MUL_reg[163].
DSP Report: operator p_0_out is absorbed into DSP genblk3[14].genblk1[9].MUL_reg[163].
DSP Report: Generating DSP genblk3[14].genblk1[10].MUL_reg[164], operation Mode is: (A*B)'.
DSP Report: register genblk3[14].genblk1[10].MUL_reg[164] is absorbed into DSP genblk3[14].genblk1[10].MUL_reg[164].
DSP Report: operator p_0_out is absorbed into DSP genblk3[14].genblk1[10].MUL_reg[164].
INFO: [Synth 8-4471] merging register 'DELAY_START/shift_array_reg[0][0:0]' into 'DELAY_INTT_EN/shift_array_reg[0][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:30]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[0].shift_array_reg[1][0:0]' into 'DELAY_INTT_EN/DELAY_BLOCK[0].shift_array_reg[1][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_START/DELAY_BLOCK[1].shift_array_reg[2][0:0]' into 'DELAY_INTT_EN/DELAY_BLOCK[1].shift_array_reg[2][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/shift_array_reg[0][0:0]' into 'DELAY_INTT_EN/shift_array_reg[0][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:30]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[0].shift_array_reg[1][0:0]' into 'DELAY_INTT_EN/DELAY_BLOCK[0].shift_array_reg[1][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[1].shift_array_reg[2][0:0]' into 'DELAY_INTT_EN/DELAY_BLOCK[1].shift_array_reg[2][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[2].shift_array_reg[3][0:0]' into 'DELAY_INTT_EN/DELAY_BLOCK[2].shift_array_reg[3][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[3].shift_array_reg[4][0:0]' into 'DELAY_INTT_EN/DELAY_BLOCK[3].shift_array_reg[4][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[4].shift_array_reg[5][0:0]' into 'DELAY_INTT_EN/DELAY_BLOCK[4].shift_array_reg[5][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/shift_array_reg[0][0:0]' into 'DELAY_INTT_EN/shift_array_reg[0][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:30]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[0].shift_array_reg[1][0:0]' into 'DELAY_INTT_EN/DELAY_BLOCK[0].shift_array_reg[1][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[1].shift_array_reg[2][0:0]' into 'DELAY_INTT_EN/DELAY_BLOCK[1].shift_array_reg[2][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[2].shift_array_reg[3][0:0]' into 'DELAY_INTT_EN/DELAY_BLOCK[2].shift_array_reg[3][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[3].shift_array_reg[4][0:0]' into 'DELAY_INTT_EN/DELAY_BLOCK[3].shift_array_reg[4][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[4].shift_array_reg[5][0:0]' into 'DELAY_INTT_EN/DELAY_BLOCK[4].shift_array_reg[5][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[5].shift_array_reg[6][0:0]' into 'DELAY_FINISH_FNTT/DELAY_BLOCK[5].shift_array_reg[6][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[6].shift_array_reg[7][0:0]' into 'DELAY_FINISH_FNTT/DELAY_BLOCK[6].shift_array_reg[7][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[7].shift_array_reg[8][0:0]' into 'DELAY_FINISH_FNTT/DELAY_BLOCK[7].shift_array_reg[8][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[8].shift_array_reg[9][0:0]' into 'DELAY_FINISH_FNTT/DELAY_BLOCK[8].shift_array_reg[9][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_SW_ENABLE/shift_array_reg[0][0:0]' into 'DELAY_INTT_EN/shift_array_reg[0][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:30]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/shift_array_reg[0][0:0]' into 'DELAY_INTT_EN/shift_array_reg[0][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:30]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[0].shift_array_reg[1][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[0].shift_array_reg[1][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[1].shift_array_reg[2][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[1].shift_array_reg[2][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[2].shift_array_reg[3][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[2].shift_array_reg[3][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[3].shift_array_reg[4][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[3].shift_array_reg[4][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[4].shift_array_reg[5][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[4].shift_array_reg[5][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/shift_array_reg[0][0:0]' into 'DELAY_INTT_EN/shift_array_reg[0][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:30]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[0].shift_array_reg[1][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[0].shift_array_reg[1][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[1].shift_array_reg[2][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[1].shift_array_reg[2][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[2].shift_array_reg[3][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[2].shift_array_reg[3][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[3].shift_array_reg[4][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[3].shift_array_reg[4][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[4].shift_array_reg[5][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[4].shift_array_reg[5][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[5].shift_array_reg[6][0:0]' into 'DELAY_FINISH_FNTT/DELAY_BLOCK[5].shift_array_reg[6][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[6].shift_array_reg[7][0:0]' into 'DELAY_FINISH_FNTT/DELAY_BLOCK[6].shift_array_reg[7][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/shift_array_reg[0][0:0]' into 'DELAY_SW_ENABLE/shift_array_reg[0][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:30]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[0].shift_array_reg[1][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[0].shift_array_reg[1][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[1].shift_array_reg[2][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[1].shift_array_reg[2][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[2].shift_array_reg[3][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[2].shift_array_reg[3][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[3].shift_array_reg[4][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[3].shift_array_reg[4][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_FNTT/DELAY_BLOCK[4].shift_array_reg[5][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[4].shift_array_reg[5][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/shift_array_reg[0][0:0]' into 'DELAY_SW_ENABLE/shift_array_reg[0][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:30]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[0].shift_array_reg[1][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[0].shift_array_reg[1][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[1].shift_array_reg[2][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[1].shift_array_reg[2][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[2].shift_array_reg[3][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[2].shift_array_reg[3][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[3].shift_array_reg[4][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[3].shift_array_reg[4][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[4].shift_array_reg[5][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[4].shift_array_reg[5][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[5].shift_array_reg[6][0:0]' into 'DELAY_FINISH_FNTT/DELAY_BLOCK[5].shift_array_reg[6][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/shift_array_reg[0][0:0]' into 'DELAY_SW_ENABLE/shift_array_reg[0][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:30]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[0].shift_array_reg[1][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[0].shift_array_reg[1][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[1].shift_array_reg[2][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[1].shift_array_reg[2][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[2].shift_array_reg[3][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[2].shift_array_reg[3][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[3].shift_array_reg[4][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[3].shift_array_reg[4][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
INFO: [Synth 8-4471] merging register 'DELAY_FINISH_INTT/DELAY_BLOCK[4].shift_array_reg[5][0:0]' into 'DELAY_SW_ENABLE/DELAY_BLOCK[4].shift_array_reg[5][0:0]' [/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v:38]
WARNING: [Synth 8-3917] design ntt_memory_wrapper has port write_address[9] driven by constant 0
WARNING: [Synth 8-3917] design ntt_memory_wrapper has port write_address[8] driven by constant 0
WARNING: [Synth 8-3917] design ntt_memory_wrapper has port write_address[7] driven by constant 0
WARNING: [Synth 8-3917] design ntt_memory_wrapper has port write_address[6] driven by constant 0
WARNING: [Synth 8-3917] design ntt_memory_wrapper has port write_address[5] driven by constant 0
WARNING: [Synth 8-3917] design ntt_memory_wrapper has port write_address[4] driven by constant 0
WARNING: [Synth 8-3917] design ntt_memory_wrapper has port write_address[3] driven by constant 0
INFO: [Synth 8-3886] merging instance 'intmul__GC0:/genblk3[15].genblk1[10].MUL_reg[175][16]' (FD) to 'intmul__GC0:/genblk3[15].genblk1[9].MUL_reg[174][24]'
INFO: [Synth 8-3886] merging instance 'intmul__GC0:/genblk3[15].genblk1[9].MUL_reg[174][24]' (FD) to 'intmul__GC0:/genblk3[15].genblk1[7].MUL_reg[172][24]'
INFO: [Synth 8-3886] merging instance 'intmul__GC0:/genblk3[15].genblk1[8].MUL_reg[173][24]' (FD) to 'intmul__GC0:/genblk3[15].genblk1[7].MUL_reg[172][24]'
INFO: [Synth 8-3886] merging instance 'intmul__GC0:/genblk3[15].genblk1[7].MUL_reg[172][24]' (FD) to 'intmul__GC0:/genblk3[15].genblk1[5].MUL_reg[170][24]'
INFO: [Synth 8-3886] merging instance 'intmul__GC0:/genblk3[15].genblk1[6].MUL_reg[171][24]' (FD) to 'intmul__GC0:/genblk3[15].genblk1[5].MUL_reg[170][24]'
INFO: [Synth 8-3886] merging instance 'intmul__GC0:/genblk3[15].genblk1[5].MUL_reg[170][24]' (FD) to 'intmul__GC0:/genblk3[15].genblk1[3].MUL_reg[168][24]'
INFO: [Synth 8-3886] merging instance 'intmul__GC0:/genblk3[15].genblk1[4].MUL_reg[169][24]' (FD) to 'intmul__GC0:/genblk3[15].genblk1[3].MUL_reg[168][24]'
INFO: [Synth 8-3886] merging instance 'intmul__GC0:/genblk3[15].genblk1[3].MUL_reg[168][24]' (FD) to 'intmul__GC0:/genblk3[15].genblk1[1].MUL_reg[166][24]'
INFO: [Synth 8-3886] merging instance 'intmul__GC0:/genblk3[15].genblk1[2].MUL_reg[167][24]' (FD) to 'intmul__GC0:/genblk3[15].genblk1[1].MUL_reg[166][24]'
INFO: [Synth 8-3886] merging instance 'intmul__GC0:/genblk3[15].genblk1[1].MUL_reg[166][24]' (FD) to 'intmul__GC0:/genblk3[15].genblk1[0].MUL_reg[165][24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (intmul__GC0:/\genblk3[15].genblk1[0].MUL_reg[165][24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[1]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[13]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[1]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[2] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[2]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[3]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[4]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[6]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[6]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[9] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[10]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[16]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[10]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[12] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[13]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[19]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[13]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[19]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[16]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[21]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[16]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[21]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[18] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[19]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[19]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[20] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[21]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[21]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[25]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[24] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[25]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[25]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[30]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[28] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[29]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[32]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[29]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[32]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[30]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[30]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[31]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[34]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[31]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[34]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[32]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[35]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[32]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[35]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[33] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[34]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[36]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[34]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[36]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[35]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[41]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[35]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[41]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[36]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[39]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[36]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[39]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[38] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[39]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[47]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[39]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[47]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[40] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[40] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[41]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[43]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[41]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[43]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[42] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[42] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[43]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[44]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[43]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[44]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[44]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[46]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[44]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[46]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[45] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[46]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[48]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[46]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[48]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[47]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[53]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[47]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[53]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[48]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[49]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[48]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[49]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[49]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[52]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[49]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[52]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[50] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[51] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[52]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[54]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[52]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[54]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[53]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[55]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[53]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[55]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[54]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[57]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[54]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[57]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[55]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[65]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[55]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[65]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[56] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[57]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[67]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[57]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[67]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[64] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[64] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[65]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[69]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[65]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[69]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[66] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[67]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[79]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[67]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[79]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[68] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[68] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[69]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[70]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[69]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[70]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[70]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[73]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[70]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[73]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[71] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[72] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[73]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[74]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[73]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[74]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[74]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[77]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[74]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[77]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[76] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[77]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[82]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[77]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[82]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[78] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[78] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[79]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[80]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[79]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[80]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[80]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[81]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[80]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[81]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[81]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[84]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[81]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[84]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[82]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[93]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[82]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[93]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[83] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[84]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[88]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[84]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[88]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[85] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[85] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[86] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[87] )
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[88]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[95]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[88]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[95]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[90] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/itw1/brom_out_reg[91] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (NTT_MDC_WRAPPERi_65/\genblk2[1].TW_ROM/tw1/brom_out_reg[91] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[93]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[103]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[93]' (FDR) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[103]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[95]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[98]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/tw1/brom_out_reg[95]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[98]'
INFO: [Synth 8-3886] merging instance 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[98]' (FDS) to 'NTT_MDC_WRAPPERi_65/genblk2[1].TW_ROM/itw1/brom_out_reg[104]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:07 ; elapsed = 00:05:04 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 13999 ; free virtual = 23278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+---------------------------------+---------------+----------------+
|Module Name        | RTL Object                      | Depth x Width | Implemented As | 
+-------------------+---------------------------------+---------------+----------------+
|tw_rom_2_ntt_nwc   | brom_out                        | 4x16          | LUT            | 
|tw_rom_2_intt_nwc  | brom_out                        | 4x16          | LUT            | 
|tw_rom_3_ntt_nwc   | brom_out                        | 8x163         | LUT            | 
|tw_rom_3_intt_nwc  | brom_out                        | 8x162         | LUT            | 
|ntt_memory_wrapper | genblk2[3].TW_ROM/tw3/brom_out  | 8x163         | LUT            | 
|ntt_memory_wrapper | genblk2[3].TW_ROM/itw3/brom_out | 8x162         | LUT            | 
|ntt_memory_wrapper | genblk2[2].TW_ROM/tw2/brom_out  | 4x16          | LUT            | 
|ntt_memory_wrapper | genblk2[2].TW_ROM/itw2/brom_out | 4x16          | LUT            | 
+-------------------+---------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|intmul      | (A*B)'      | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |csa_tree__parameterized3__GB0      |           4|     83220|
|2     |csa_tree__parameterized3__GB1      |           4|     14448|
|3     |csa_tree__parameterized3__GB2      |           4|     25284|
|4     |csa_tree__parameterized2__GC0      |           4|     61285|
|5     |csa_tree__parameterized1__GC0      |           4|     93548|
|6     |csa_tree__parameterized0__GCB0     |           4|     86184|
|7     |csa_tree__parameterized0__GCB1     |           4|     25137|
|8     |csa_tree__parameterized0__GCB2     |           4|     28728|
|9     |csa_tree__GCB0                     |           4|     78848|
|10    |csa_tree__GCB1                     |           4|     21504|
|11    |csa_tree__GCB2                     |           4|     28672|
|12    |csa_tree__GCB3                     |           4|     35840|
|13    |csa_tree__GCB4                     |           4|     43008|
|14    |intmul__GC0                        |           4|       933|
|15    |btf_unified__GC0                   |           1|      8454|
|16    |ntt_mdc_stage__GC0                 |           1|     12462|
|17    |btf_unified__parameterized0__GC0   |           1|      8454|
|18    |ntt_mdc_stage__parameterized0__GC0 |           1|     11429|
|19    |btf_unified__parameterized1__GC0   |           1|      8454|
|20    |ntt_mdc_stage__parameterized1__GC0 |           1|     10916|
|21    |btf_unified__parameterized2__GC0   |           1|      8454|
|22    |ntt_mdc_stage__parameterized2__GC0 |           1|      5789|
|23    |ntt_mdc_wrapper__GC0               |           1|     10182|
|24    |ntt_memory_wrapper__GC0            |           1|        96|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:25 ; elapsed = 00:05:22 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 13566 ; free virtual = 23103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:35 ; elapsed = 00:05:32 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 14007 ; free virtual = 23541
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |btf_unified__parameterized0__GC0   |           1|      7686|
|2     |ntt_mdc_stage__parameterized0__GC0 |           1|     11404|
|3     |btf_unified__parameterized2__GC0   |           1|      7686|
|4     |ntt_mdc_stage__parameterized2__GC0 |           1|      5763|
|5     |ntt_mdc_wrapper__GC0               |           1|      7697|
|6     |ntt_memory_wrapper__GC0            |           1|        96|
|7     |ntt_memory_wrapper_GT0             |           1|     18576|
|8     |ntt_memory_wrapper_GT0__1          |           1|     20119|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:42 ; elapsed = 00:05:48 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 13469 ; free virtual = 23012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |btf_unified__parameterized0__GC0   |           1|      4870|
|2     |ntt_mdc_stage__parameterized0__GC0 |           1|      5264|
|3     |btf_unified__parameterized2__GC0   |           1|      4870|
|4     |ntt_mdc_stage__parameterized2__GC0 |           1|      3722|
|5     |ntt_mdc_wrapper__GC0               |           1|      2567|
|6     |ntt_memory_wrapper__GC0            |           1|        60|
|7     |ntt_memory_wrapper_GT0             |           1|      9106|
|8     |ntt_memory_wrapper_GT0__1          |           1|     10650|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:46 ; elapsed = 00:05:52 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 13454 ; free virtual = 23018
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:46 ; elapsed = 00:05:52 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 13455 ; free virtual = 23018
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:49 ; elapsed = 00:05:55 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 13454 ; free virtual = 23017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:50 ; elapsed = 00:05:55 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 13454 ; free virtual = 23017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:50 ; elapsed = 00:05:56 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 13447 ; free virtual = 23010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:50 ; elapsed = 00:05:56 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 13447 ; free virtual = 23010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ntt_memory_wrapper | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[2].shift_array_reg[3][255] | 4      | 1537  | NO           | NO                 | YES               | 1537   | 0       | 
|ntt_memory_wrapper | NTT_MDC_WRAPPER/genblk3[1].NTT_MDC_STAGE/DELAY_SW_ENABLE/DELAY_BLOCK[4].shift_array_reg[5][0]       | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|ntt_memory_wrapper | NTT_MDC_WRAPPER/genblk3[3].NTT_MDC_STAGE/DELAY_SW_ENABLE/DELAY_BLOCK[4].shift_array_reg[5][0]       | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ntt_memory_wrapper | DELAY_START/DELAY_BLOCK[8].shift_array_reg[9][0]                                                    | 10     | 1     | NO           | YES                | YES               | 1      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1548|
|3     |LUT1   |     6|
|4     |LUT2   |  1032|
|5     |LUT3   |  8492|
|6     |LUT4   |  2562|
|7     |LUT5   |  5138|
|8     |LUT6   |  3072|
|9     |SRL16E |  1542|
|10    |FDRE   | 13413|
|11    |IBUF   |   773|
|12    |OBUF   |   534|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+------------------------------+------+
|      |Instance                       |Module                        |Cells |
+------+-------------------------------+------------------------------+------+
|1     |top                            |                              | 38113|
|2     |  DELAY_START                  |shiftreg__parameterized3      |     4|
|3     |  NTT_MDC_WRAPPER              |ntt_mdc_wrapper               | 36753|
|4     |    \genblk3[0].NTT_MDC_STAGE  |ntt_mdc_stage                 |  9644|
|5     |      BTF_UNIFIED              |btf_unified                   |  5199|
|6     |        MOD_ADD                |modadd_31                     |  1413|
|7     |        MOD_SUB                |modsub_32                     |  1671|
|8     |        SHIFT_A                |shiftreg_33                   |  2115|
|9     |      DELAY_FINISH_FNTT        |shiftreg__parameterized3_23   |     2|
|10    |      DELAY_FINISH_INTT        |shiftreg__parameterized4      |     2|
|11    |      DELAY_INTT_EN            |shiftreg__parameterized0_24   |    10|
|12    |      FIFO_0                   |shiftreg_25                   |  1023|
|13    |      FIFO_1                   |shiftreg_26                   |   835|
|14    |      MODDIV_0                 |moddiv_by_2_27                |   512|
|15    |        BUFFER_DIV2            |shiftreg__parameterized2_30   |   512|
|16    |      MODDIV_1                 |moddiv_by_2_28                |   512|
|17    |        BUFFER_DIV2            |shiftreg__parameterized2_29   |   512|
|18    |    \genblk3[1].NTT_MDC_STAGE  |ntt_mdc_stage__parameterized0 |  9637|
|19    |      BTF_UNIFIED              |btf_unified__parameterized0   |  4108|
|20    |        MOD_ADD                |modadd_20                     |  1091|
|21    |        MOD_SUB                |modsub_21                     |  1667|
|22    |        SHIFT_A                |shiftreg_22                   |  1350|
|23    |      DELAY_FINISH_FNTT        |shiftreg__parameterized7_13   |     2|
|24    |      DELAY_FINISH_INTT        |shiftreg__parameterized8      |     2|
|25    |      DELAY_SW_ENABLE          |shiftreg__parameterized0_14   |     8|
|26    |      FIFO_0                   |shiftreg__parameterized5      |  1024|
|27    |      FIFO_1                   |shiftreg__parameterized5_15   |  1922|
|28    |      MODDIV_0                 |moddiv_by_2_16                |   512|
|29    |        BUFFER_DIV2            |shiftreg__parameterized2_19   |   512|
|30    |      MODDIV_1                 |moddiv_by_2_17                |   512|
|31    |        BUFFER_DIV2            |shiftreg__parameterized2_18   |   512|
|32    |    \genblk3[2].NTT_MDC_STAGE  |ntt_mdc_stage__parameterized1 |  9640|
|33    |      BTF_UNIFIED              |btf_unified__parameterized1   |  5199|
|34    |        MOD_ADD                |modadd_10                     |  1413|
|35    |        MOD_SUB                |modsub_11                     |  1671|
|36    |        SHIFT_A                |shiftreg_12                   |  2115|
|37    |      DELAY_FINISH_FNTT        |shiftreg__parameterized11_2   |     1|
|38    |      DELAY_FINISH_INTT        |shiftreg__parameterized7      |     2|
|39    |      DELAY_SW_ENABLE          |shiftreg__parameterized0_3    |     9|
|40    |      FIFO_0                   |shiftreg__parameterized2_4    |   767|
|41    |      FIFO_1                   |shiftreg__parameterized2_5    |   579|
|42    |      MODDIV_0                 |moddiv_by_2_6                 |   512|
|43    |        BUFFER_DIV2            |shiftreg__parameterized2_9    |   512|
|44    |      MODDIV_1                 |moddiv_by_2_7                 |   512|
|45    |        BUFFER_DIV2            |shiftreg__parameterized2_8    |   512|
|46    |    \genblk3[3].NTT_MDC_STAGE  |ntt_mdc_stage__parameterized2 |  7830|
|47    |      BTF_UNIFIED              |btf_unified__parameterized2   |  5518|
|48    |        MOD_ADD                |modadd                        |  1412|
|49    |        MOD_SUB                |modsub                        |  1667|
|50    |        SHIFT_A                |shiftreg                      |  2439|
|51    |      DELAY_FINISH_INTT        |shiftreg__parameterized11     |     2|
|52    |      DELAY_SW_ENABLE          |shiftreg__parameterized0      |     2|
|53    |      MODDIV_0                 |moddiv_by_2                   |   512|
|54    |        BUFFER_DIV2            |shiftreg__parameterized2_1    |   512|
|55    |      MODDIV_1                 |moddiv_by_2_0                 |   256|
|56    |        BUFFER_DIV2            |shiftreg__parameterized2      |   256|
+------+-------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:50 ; elapsed = 00:05:56 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 13447 ; free virtual = 23010
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:57 ; elapsed = 00:05:19 . Memory (MB): peak = 4325.484 ; gain = 331.250 ; free physical = 17286 ; free virtual = 26850
Synthesis Optimization Complete : Time (s): cpu = 00:04:51 ; elapsed = 00:05:58 . Memory (MB): peak = 4325.484 ; gain = 2588.516 ; free physical = 17301 ; free virtual = 26850
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1548 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4349.496 ; gain = 0.000 ; free physical = 17248 ; free virtual = 26796
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
407 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:01 ; elapsed = 00:06:09 . Memory (MB): peak = 4349.496 ; gain = 2983.188 ; free physical = 17513 ; free virtual = 27062
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4349.496 ; gain = 0.000 ; free physical = 17514 ; free virtual = 27062
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/256bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/synth_1/ntt_memory_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4373.508 ; gain = 24.012 ; free physical = 17522 ; free virtual = 27077
INFO: [runtcl-4] Executing : report_utilization -file ntt_memory_wrapper_utilization_synth.rpt -pb ntt_memory_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 12 22:41:44 2023...
