// Seed: 799141403
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2;
  logic id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd23
) (
    output supply0 id_0
);
  parameter id_2 = -1;
  assign id_0 = 1 == id_2;
  wire _id_3;
  wire [id_3 : id_3] id_4, id_5, id_6;
  wire id_7;
  assign id_7 = id_5;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_4,
      id_2,
      id_4
  );
  id_8[1] (
      -1'd0 == ""
  );
endmodule
