// Seed: 1141435143
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output supply0 id_2,
    input uwire id_3,
    input supply1 id_4
    , id_9,
    input wire id_5,
    output wand id_6,
    output tri0 id_7
);
  assign id_9 = $signed(46);
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd32,
    parameter id_8 = 32'd16,
    parameter id_9 = 32'd66
) (
    input wire _id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri id_3,
    input supply1 id_4,
    output wand id_5,
    input tri1 id_6,
    input tri id_7,
    input supply0 _id_8,
    output supply1 _id_9
    , id_12,
    output supply1 id_10
);
  wire id_13, id_14;
  logic [id_9  -  1 'd0 : id_8  <  id_0] id_15;
  assign id_13 = id_7;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_2,
      id_6,
      id_4,
      id_7,
      id_3,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
