{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623163976055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623163976063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 15:52:55 2021 " "Processing started: Tue Jun 08 15:52:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623163976063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623163976063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623163976063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623163976576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623163976576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcounter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcounter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCounter4-Behav " "Found design unit 1: PCounter4-Behav" {  } { { "PCounter4.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/PCounter4.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985893 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCounter4 " "Found entity 1: PCounter4" {  } { { "PCounter4.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/PCounter4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623163985893 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/Mux.vhd" 7 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1623163985896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-Behav " "Found design unit 1: Mux-Behav" {  } { { "Mux.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/Mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985897 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/Mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623163985897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/Bin7SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985900 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/Bin7SegDecoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623163985900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegeneratorn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegeneratorn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGeneratorN-Behavioral " "Found design unit 1: PulseGeneratorN-Behavioral" {  } { { "PulseGeneratorN.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/PulseGeneratorN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985904 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGeneratorN " "Found entity 1: PulseGeneratorN" {  } { { "PulseGeneratorN.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/PulseGeneratorN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623163985904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/DebounceUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985908 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/DebounceUnit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623163985908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chronometertop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chronometertop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ChronometerTop-Behavioral " "Found design unit 1: ChronometerTop-Behavioral" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985912 ""} { "Info" "ISGN_ENTITY_NAME" "1 ChronometerTop " "Found entity 1: ChronometerTop" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623163985912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterN-Behavioral " "Found design unit 1: RegisterN-Behavioral" {  } { { "RegisterN.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/RegisterN.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985916 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterN " "Found entity 1: RegisterN" {  } { { "RegisterN.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/RegisterN.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623163985916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaycntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayCntrl-Behavioral " "Found design unit 1: DisplayCntrl-Behavioral" {  } { { "DisplayCntrl.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/DisplayCntrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985920 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayCntrl " "Found entity 1: DisplayCntrl" {  } { { "DisplayCntrl.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/DisplayCntrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623163985920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ClkDividerN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985924 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ClkDividerN.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623163985924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder3_8-Behavioral " "Found design unit 1: Decoder3_8-Behavioral" {  } { { "Decoder3_8.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/Decoder3_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985927 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder3_8 " "Found entity 1: Decoder3_8" {  } { { "Decoder3_8.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/Decoder3_8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623163985927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623163985927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChronometerTop " "Elaborating entity \"ChronometerTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623163985981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_start_stop ChronometerTop.vhd(21) " "Verilog HDL or VHDL warning at ChronometerTop.vhd(21): object \"s_start_stop\" assigned a value but never read" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1623163985987 "|ChronometerTop"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 8 ChronometerTop.vhd(122) " "VHDL expression error at ChronometerTop.vhd(122): expression has 4 elements, but must have 8 elements" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 122 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1623163985989 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 8 ChronometerTop.vhd(123) " "VHDL expression error at ChronometerTop.vhd(123): expression has 4 elements, but must have 8 elements" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 123 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1623163985989 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 8 ChronometerTop.vhd(124) " "VHDL expression error at ChronometerTop.vhd(124): expression has 4 elements, but must have 8 elements" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 124 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1623163985989 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 8 ChronometerTop.vhd(125) " "VHDL expression error at ChronometerTop.vhd(125): expression has 4 elements, but must have 8 elements" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 125 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1623163985989 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 8 ChronometerTop.vhd(126) " "VHDL expression error at ChronometerTop.vhd(126): expression has 4 elements, but must have 8 elements" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 126 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1623163985989 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 8 ChronometerTop.vhd(127) " "VHDL expression error at ChronometerTop.vhd(127): expression has 4 elements, but must have 8 elements" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 127 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1623163985989 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1110\" 4 8 ChronometerTop.vhd(128) " "VHDL Expression error at ChronometerTop.vhd(128): expression \"\"1110\"\" has 4 elements ; expected 8 elements." {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 128 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1623163985989 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"1111\" 4 8 ChronometerTop.vhd(129) " "VHDL Expression error at ChronometerTop.vhd(129): expression \"\"1111\"\" has 4 elements ; expected 8 elements." {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 129 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1623163985989 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_LEFT_BOUND_OF_SLICE" "3 2 downto 0 ChronometerTop.vhd(130) " "VHDL error at ChronometerTop.vhd(130): left bound (3) of slice must belong to range (2 downto 0) of corresponding object" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 130 0 0 } }  } 0 10393 "VHDL error at %3!s!: left bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Analysis & Synthesis" 0 -1 1623163985989 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "4 8 ChronometerTop.vhd(131) " "VHDL expression error at ChronometerTop.vhd(131): expression has 4 elements, but must have 8 elements" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 131 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1623163985990 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "dataIn0 ChronometerTop.vhd(121) " "VHDL error at ChronometerTop.vhd(121): formal port or parameter \"dataIn0\" must have actual or default value" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 121 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1623163985990 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "dataIn1 ChronometerTop.vhd(121) " "VHDL error at ChronometerTop.vhd(121): formal port or parameter \"dataIn1\" must have actual or default value" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 121 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1623163985990 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "dataIn2 ChronometerTop.vhd(121) " "VHDL error at ChronometerTop.vhd(121): formal port or parameter \"dataIn2\" must have actual or default value" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 121 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1623163985990 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "dataIn3 ChronometerTop.vhd(121) " "VHDL error at ChronometerTop.vhd(121): formal port or parameter \"dataIn3\" must have actual or default value" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 121 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1623163985990 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "dataIn4 ChronometerTop.vhd(121) " "VHDL error at ChronometerTop.vhd(121): formal port or parameter \"dataIn4\" must have actual or default value" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 121 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1623163985990 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "dataIn5 ChronometerTop.vhd(121) " "VHDL error at ChronometerTop.vhd(121): formal port or parameter \"dataIn5\" must have actual or default value" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 121 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1623163985990 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "dataIn6 ChronometerTop.vhd(121) " "VHDL error at ChronometerTop.vhd(121): formal port or parameter \"dataIn6\" must have actual or default value" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 121 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1623163985990 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "dataIn7 ChronometerTop.vhd(121) " "VHDL error at ChronometerTop.vhd(121): formal port or parameter \"dataIn7\" must have actual or default value" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 121 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1623163985990 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "sel ChronometerTop.vhd(121) " "VHDL error at ChronometerTop.vhd(121): formal port or parameter \"sel\" must have actual or default value" {  } { { "ChronometerTop.vhd" "" { Text "C:/Users/gonca/OneDrive/Documents/Repositorios/LSD_ProjFinal/project/ChronometerTop.vhd" 121 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1623163985990 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623163985991 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623163986090 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 08 15:53:06 2021 " "Processing ended: Tue Jun 08 15:53:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623163986090 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623163986090 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623163986090 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623163986090 ""}
