library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity deco7seg is
    Port (
        digit : in STD_LOGIC_VECTOR(3 downto 0);
        segments : out STD_LOGIC_VECTOR(6 downto 0) -- a, b, c, d, e, f, g
    );
end deco7seg;

architecture Behavioral of deco7seg is
begin
    process(digit)
    begin
        case digit is
            when "0000" => segments <= "0000001"; -- 0
            when "0001" => segments <= "1001111"; -- 1
            when "0010" => segments <= "0010010"; -- 2
            when "0011" => segments <= "0000110"; -- 3
            when "0100" => segments <= "1001100"; -- 4
            when "0101" => segments <= "0100100"; -- 5
            when "0110" => segments <= "0100000"; -- 6
            when "0111" => segments <= "0001111"; -- 7
            when "1000" => segments <= "0000000"; -- 8
            when "1001" => segments <= "0000100"; -- 9
            when others => segments <= "1111111"; -- OFF
        end case;
    end process;
end Behavioral;