QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
Start time: 11:10:25 on May 30,2024
vlog -timescale=1ns/1ns -sv "+acc" -incr -f filelist_tb.f -assertdebug "+define+SEQ=TEST_11" "+define+NUM=3" -l vlog_tb.log 
** Note: (vlog-2286) ../sim/top.sv(7): Using implicit +incdir+C:/questasim64_10.7c/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package top_sv_unit
-- Compiling interface intf
-- Compiling module top
-- Scanning library directory '../sim'
-- Compiling module i2c_slave_model

Referenced (but uncompiled) modules or primitives:
	i2c_top

Top level modules:
	top
End time: 11:10:25 on May 30,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
