{"vcs1":{"timestamp_begin":1769668631.795618864, "rt":7.59, "ut":7.34, "st":0.19}}
{"vcselab":{"timestamp_begin":1769668639.439124868, "rt":0.30, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769668639.773146475, "rt":0.23, "ut":0.13, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769668631.539278394}
{"VCS_COMP_START_TIME": 1769668631.539278394}
{"VCS_COMP_END_TIME": 1769668640.074293422}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 353392}}
{"vcselab": {"peak_mem": 173708}}
