{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715519319779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715519319782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 21:08:39 2024 " "Processing started: Sun May 12 21:08:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715519319782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715519319782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off C4MB_test -c C4MB_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off C4MB_test -c C4MB_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715519319782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1715519320008 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "C4MB_test_8_1200mv_85c_slow.vo F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/ simulation " "Generated file C4MB_test_8_1200mv_85c_slow.vo in folder \"F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715519320099 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "C4MB_test_8_1200mv_0c_slow.vo F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/ simulation " "Generated file C4MB_test_8_1200mv_0c_slow.vo in folder \"F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715519320131 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "C4MB_test_min_1200mv_0c_fast.vo F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/ simulation " "Generated file C4MB_test_min_1200mv_0c_fast.vo in folder \"F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715519320163 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "C4MB_test.vo F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/ simulation " "Generated file C4MB_test.vo in folder \"F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715519320197 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "C4MB_test_8_1200mv_85c_v_slow.sdo F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/ simulation " "Generated file C4MB_test_8_1200mv_85c_v_slow.sdo in folder \"F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715519320227 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "C4MB_test_8_1200mv_0c_v_slow.sdo F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/ simulation " "Generated file C4MB_test_8_1200mv_0c_v_slow.sdo in folder \"F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715519320254 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "C4MB_test_min_1200mv_0c_v_fast.sdo F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/ simulation " "Generated file C4MB_test_min_1200mv_0c_v_fast.sdo in folder \"F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715519320283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "C4MB_test_v.sdo F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/ simulation " "Generated file C4MB_test_v.sdo in folder \"F:/embeded_learning/race/project/FPGA_code/uart4.0/C4MB/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715519320312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715519320339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 21:08:40 2024 " "Processing ended: Sun May 12 21:08:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715519320339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715519320339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715519320339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715519320339 ""}
