-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is AXILikeInteconnectModule_TopLevel_DuplexMux, clock frequency is 1Hz, Embedded
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity AXILikeInteconnectModule_TopLevel_DuplexMux is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		iLeft0 : in unsigned (11 downto 0);
		iLeft1 : in unsigned (11 downto 0);
		iLeft2 : in unsigned (11 downto 0);
		iLeft3 : in unsigned (11 downto 0);
		iLeft4 : in unsigned (11 downto 0);
		iLeft5 : in unsigned (11 downto 0);
		iLeft6 : in unsigned (11 downto 0);
		iLeft7 : in unsigned (11 downto 0);
		iLeftAddr : in unsigned (2 downto 0);
		iLeftAddrValid : in std_logic;
		iRight0 : in unsigned (9 downto 0);
		iRight1 : in unsigned (9 downto 0);
		iRight2 : in unsigned (9 downto 0);
		iRight3 : in unsigned (9 downto 0);
		iRightAddr : in unsigned (1 downto 0);
		iRightAddrValid : in std_logic;
		oLeft0 : out unsigned (11 downto 0);
		oLeft1 : out unsigned (11 downto 0);
		oLeft2 : out unsigned (11 downto 0);
		oLeft3 : out unsigned (11 downto 0);
		oMuxLeftData : out unsigned (11 downto 0);
		oMuxRightData : out unsigned (9 downto 0);
		oRight0 : out unsigned (9 downto 0);
		oRight1 : out unsigned (9 downto 0);
		oRight2 : out unsigned (9 downto 0);
		oRight3 : out unsigned (9 downto 0);
		oRight4 : out unsigned (9 downto 0);
		oRight5 : out unsigned (9 downto 0);
		oRight6 : out unsigned (9 downto 0);
		oRight7 : out unsigned (9 downto 0)
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of AXILikeInteconnectModule_TopLevel_DuplexMux is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	-- true is a reserved name, declaration skipped
	-- false is a reserved name, declaration skipped
	constant leftCount : signed(4 downto 0) := "01000";
	constant rightCount : signed(3 downto 0) := "0100";
	constant Prefilled0 : unsigned(0 downto 0) := "0";
	constant Prefilled1 : unsigned(0 downto 0) := "1";
	constant Prefilled2 : unsigned(1 downto 0) := "10";
	constant Prefilled3 : unsigned(1 downto 0) := "11";
	constant Prefilled4 : unsigned(2 downto 0) := "100";
	constant Prefilled5 : unsigned(2 downto 0) := "101";
	constant Prefilled6 : unsigned(2 downto 0) := "110";
	constant Prefilled7 : unsigned(2 downto 0) := "111";
	signal Inputs_iLeftAddr : unsigned(2 downto 0) := (others => '0');
	signal Inputs_iLeftAddrValid : std_logic := '0';
	signal Inputs_iRightAddr : unsigned(1 downto 0) := (others => '0');
	signal Inputs_iRightAddrValid : std_logic := '0';
	signal mEmptyLeftData_Addr : unsigned(1 downto 0) := (others => '0');
	signal mEmptyLeftData_IsActive : std_logic := '0';
	signal mEmptyLeftData_Payload_Data : unsigned(7 downto 0) := (others => '0');
	signal mEmptyLeftData_Payload_DataFlag : std_logic := '0';
	signal mEmptyRightData_IsActive : std_logic := '0';
	signal mEmptyRightData_Payload_Data : unsigned(7 downto 0) := (others => '0');
	signal mEmptyRightData_Payload_DataFlag : std_logic := '0';
	signal mMuxLeftData_Addr : unsigned(1 downto 0) := (others => '0');
	signal mMuxLeftData_IsActive : std_logic := '0';
	signal mMuxLeftData_Payload_Data : unsigned(7 downto 0) := (others => '0');
	signal mMuxLeftData_Payload_DataFlag : std_logic := '0';
	signal mMuxRightData_IsActive : std_logic := '0';
	signal mMuxRightData_Payload_Data : unsigned(7 downto 0) := (others => '0');
	signal mMuxRightData_Payload_DataFlag : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprLhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprRhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprLhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprRhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprLhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprRhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprLhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprRhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprRhs : signed(3 downto 0) := "0000";
	type Inputs_iLeftArray is array (0 to 7) of unsigned (11 downto 0);
	signal Inputs_iLeft : Inputs_iLeftArray := (others => (others => '0'));
	type Inputs_iRightArray is array (0 to 3) of unsigned (9 downto 0);
	signal Inputs_iRight : Inputs_iRightArray := (others => (others => '0'));
	type mOutLeftDataArray is array (0 to 3) of unsigned (11 downto 0);
	signal mOutLeftData : mOutLeftDataArray := (others => (others => '0'));
	type mOutRightDataArray is array (0 to 7) of unsigned (9 downto 0);
	signal mOutRightData : mOutRightDataArray := (others => (others => '0'));
begin
	FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprLhs, FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprRhs, FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprLhs, FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprRhs, FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprLhs, FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprRhs, FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprLhs, FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprRhs, FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprLhs, FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprRhs, FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprRhs'length + 1))) else '0';
	process (FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_1, FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_2)
	begin
		FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr <= FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_1 AND FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_2;
	end process;
	process (FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_1, FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_2)
	begin
		FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr <= FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_1 AND FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_2;
	end process;
	process (FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_1, FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_2)
	begin
		FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr <= FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_1 AND FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_2;
	end process;
	process (FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_1, FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_2)
	begin
		FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr <= FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_1 AND FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_1, FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_2)
	begin
		FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr <= FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_1 AND FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_2;
	end process;
	process (Inputs_iLeft, Inputs_iLeftAddrValid, mEmptyLeftData_Addr, mEmptyLeftData_IsActive, mEmptyLeftData_Payload_Data, mEmptyLeftData_Payload_DataFlag)
	begin
		if Inputs_iLeftAddrValid = '1' then
			mMuxLeftData_Payload_DataFlag <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(11);
			mMuxLeftData_Payload_Data <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(10 downto 3);
			mMuxLeftData_IsActive <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(2);
			mMuxLeftData_Addr <= Inputs_iLeft(TO_INTEGER(Inputs_iLeftAddr))(1 downto 0);
		else
			mMuxLeftData_Addr <= mEmptyLeftData_Addr;
			mMuxLeftData_IsActive <= mEmptyLeftData_IsActive;
			mMuxLeftData_Payload_Data <= mEmptyLeftData_Payload_Data;
			mMuxLeftData_Payload_DataFlag <= mEmptyLeftData_Payload_DataFlag;
		end if;
	end process;
	process (FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr, mEmptyLeftData_Addr, mEmptyLeftData_IsActive, mEmptyLeftData_Payload_Data, mEmptyLeftData_Payload_DataFlag, mMuxLeftData_Addr, mMuxLeftData_IsActive, mMuxLeftData_Payload_Data, mMuxLeftData_Payload_DataFlag)
	begin
		if FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr = '1' then
			mOutLeftData(0)(11) <= mMuxLeftData_Payload_DataFlag;
			mOutLeftData(0)(10 downto 3) <= mMuxLeftData_Payload_Data;
			mOutLeftData(0)(2) <= mMuxLeftData_IsActive;
			mOutLeftData(0)(1 downto 0) <= mMuxLeftData_Addr;
		else
			mOutLeftData(0)(11) <= mEmptyLeftData_Payload_DataFlag;
			mOutLeftData(0)(10 downto 3) <= mEmptyLeftData_Payload_Data;
			mOutLeftData(0)(2) <= mEmptyLeftData_IsActive;
			mOutLeftData(0)(1 downto 0) <= mEmptyLeftData_Addr;
		end if;
	end process;
	process (FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr, mEmptyLeftData_Addr, mEmptyLeftData_IsActive, mEmptyLeftData_Payload_Data, mEmptyLeftData_Payload_DataFlag, mMuxLeftData_Addr, mMuxLeftData_IsActive, mMuxLeftData_Payload_Data, mMuxLeftData_Payload_DataFlag)
	begin
		if FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr = '1' then
			mOutLeftData(1)(11) <= mMuxLeftData_Payload_DataFlag;
			mOutLeftData(1)(10 downto 3) <= mMuxLeftData_Payload_Data;
			mOutLeftData(1)(2) <= mMuxLeftData_IsActive;
			mOutLeftData(1)(1 downto 0) <= mMuxLeftData_Addr;
		else
			mOutLeftData(1)(11) <= mEmptyLeftData_Payload_DataFlag;
			mOutLeftData(1)(10 downto 3) <= mEmptyLeftData_Payload_Data;
			mOutLeftData(1)(2) <= mEmptyLeftData_IsActive;
			mOutLeftData(1)(1 downto 0) <= mEmptyLeftData_Addr;
		end if;
	end process;
	process (FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr, mEmptyLeftData_Addr, mEmptyLeftData_IsActive, mEmptyLeftData_Payload_Data, mEmptyLeftData_Payload_DataFlag, mMuxLeftData_Addr, mMuxLeftData_IsActive, mMuxLeftData_Payload_Data, mMuxLeftData_Payload_DataFlag)
	begin
		if FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr = '1' then
			mOutLeftData(2)(11) <= mMuxLeftData_Payload_DataFlag;
			mOutLeftData(2)(10 downto 3) <= mMuxLeftData_Payload_Data;
			mOutLeftData(2)(2) <= mMuxLeftData_IsActive;
			mOutLeftData(2)(1 downto 0) <= mMuxLeftData_Addr;
		else
			mOutLeftData(2)(11) <= mEmptyLeftData_Payload_DataFlag;
			mOutLeftData(2)(10 downto 3) <= mEmptyLeftData_Payload_Data;
			mOutLeftData(2)(2) <= mEmptyLeftData_IsActive;
			mOutLeftData(2)(1 downto 0) <= mEmptyLeftData_Addr;
		end if;
	end process;
	process (FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr, mEmptyLeftData_Addr, mEmptyLeftData_IsActive, mEmptyLeftData_Payload_Data, mEmptyLeftData_Payload_DataFlag, mMuxLeftData_Addr, mMuxLeftData_IsActive, mMuxLeftData_Payload_Data, mMuxLeftData_Payload_DataFlag)
	begin
		if FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr = '1' then
			mOutLeftData(3)(11) <= mMuxLeftData_Payload_DataFlag;
			mOutLeftData(3)(10 downto 3) <= mMuxLeftData_Payload_Data;
			mOutLeftData(3)(2) <= mMuxLeftData_IsActive;
			mOutLeftData(3)(1 downto 0) <= mMuxLeftData_Addr;
		else
			mOutLeftData(3)(11) <= mEmptyLeftData_Payload_DataFlag;
			mOutLeftData(3)(10 downto 3) <= mEmptyLeftData_Payload_Data;
			mOutLeftData(3)(2) <= mEmptyLeftData_IsActive;
			mOutLeftData(3)(1 downto 0) <= mEmptyLeftData_Addr;
		end if;
	end process;
	process (Inputs_iRight, Inputs_iRightAddrValid, mEmptyRightData_IsActive, mEmptyRightData_Payload_Data, mEmptyRightData_Payload_DataFlag)
	begin
		if Inputs_iRightAddrValid = '1' then
			mMuxRightData_Payload_DataFlag <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(9);
			mMuxRightData_Payload_Data <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(8 downto 1);
			mMuxRightData_IsActive <= Inputs_iRight(TO_INTEGER(Inputs_iRightAddr))(0);
		else
			mMuxRightData_IsActive <= mEmptyRightData_IsActive;
			mMuxRightData_Payload_Data <= mEmptyRightData_Payload_Data;
			mMuxRightData_Payload_DataFlag <= mEmptyRightData_Payload_DataFlag;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_IsActive, mEmptyRightData_Payload_Data, mEmptyRightData_Payload_DataFlag, mMuxRightData_IsActive, mMuxRightData_Payload_Data, mMuxRightData_Payload_DataFlag)
	begin
		if FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(0)(9) <= mMuxRightData_Payload_DataFlag;
			mOutRightData(0)(8 downto 1) <= mMuxRightData_Payload_Data;
			mOutRightData(0)(0) <= mMuxRightData_IsActive;
		else
			mOutRightData(0)(9) <= mEmptyRightData_Payload_DataFlag;
			mOutRightData(0)(8 downto 1) <= mEmptyRightData_Payload_Data;
			mOutRightData(0)(0) <= mEmptyRightData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_IsActive, mEmptyRightData_Payload_Data, mEmptyRightData_Payload_DataFlag, mMuxRightData_IsActive, mMuxRightData_Payload_Data, mMuxRightData_Payload_DataFlag)
	begin
		if FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(1)(9) <= mMuxRightData_Payload_DataFlag;
			mOutRightData(1)(8 downto 1) <= mMuxRightData_Payload_Data;
			mOutRightData(1)(0) <= mMuxRightData_IsActive;
		else
			mOutRightData(1)(9) <= mEmptyRightData_Payload_DataFlag;
			mOutRightData(1)(8 downto 1) <= mEmptyRightData_Payload_Data;
			mOutRightData(1)(0) <= mEmptyRightData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_IsActive, mEmptyRightData_Payload_Data, mEmptyRightData_Payload_DataFlag, mMuxRightData_IsActive, mMuxRightData_Payload_Data, mMuxRightData_Payload_DataFlag)
	begin
		if FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(2)(9) <= mMuxRightData_Payload_DataFlag;
			mOutRightData(2)(8 downto 1) <= mMuxRightData_Payload_Data;
			mOutRightData(2)(0) <= mMuxRightData_IsActive;
		else
			mOutRightData(2)(9) <= mEmptyRightData_Payload_DataFlag;
			mOutRightData(2)(8 downto 1) <= mEmptyRightData_Payload_Data;
			mOutRightData(2)(0) <= mEmptyRightData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_IsActive, mEmptyRightData_Payload_Data, mEmptyRightData_Payload_DataFlag, mMuxRightData_IsActive, mMuxRightData_Payload_Data, mMuxRightData_Payload_DataFlag)
	begin
		if FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(3)(9) <= mMuxRightData_Payload_DataFlag;
			mOutRightData(3)(8 downto 1) <= mMuxRightData_Payload_Data;
			mOutRightData(3)(0) <= mMuxRightData_IsActive;
		else
			mOutRightData(3)(9) <= mEmptyRightData_Payload_DataFlag;
			mOutRightData(3)(8 downto 1) <= mEmptyRightData_Payload_Data;
			mOutRightData(3)(0) <= mEmptyRightData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_IsActive, mEmptyRightData_Payload_Data, mEmptyRightData_Payload_DataFlag, mMuxRightData_IsActive, mMuxRightData_Payload_Data, mMuxRightData_Payload_DataFlag)
	begin
		if FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(4)(9) <= mMuxRightData_Payload_DataFlag;
			mOutRightData(4)(8 downto 1) <= mMuxRightData_Payload_Data;
			mOutRightData(4)(0) <= mMuxRightData_IsActive;
		else
			mOutRightData(4)(9) <= mEmptyRightData_Payload_DataFlag;
			mOutRightData(4)(8 downto 1) <= mEmptyRightData_Payload_Data;
			mOutRightData(4)(0) <= mEmptyRightData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_IsActive, mEmptyRightData_Payload_Data, mEmptyRightData_Payload_DataFlag, mMuxRightData_IsActive, mMuxRightData_Payload_Data, mMuxRightData_Payload_DataFlag)
	begin
		if FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(5)(9) <= mMuxRightData_Payload_DataFlag;
			mOutRightData(5)(8 downto 1) <= mMuxRightData_Payload_Data;
			mOutRightData(5)(0) <= mMuxRightData_IsActive;
		else
			mOutRightData(5)(9) <= mEmptyRightData_Payload_DataFlag;
			mOutRightData(5)(8 downto 1) <= mEmptyRightData_Payload_Data;
			mOutRightData(5)(0) <= mEmptyRightData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_IsActive, mEmptyRightData_Payload_Data, mEmptyRightData_Payload_DataFlag, mMuxRightData_IsActive, mMuxRightData_Payload_Data, mMuxRightData_Payload_DataFlag)
	begin
		if FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(6)(9) <= mMuxRightData_Payload_DataFlag;
			mOutRightData(6)(8 downto 1) <= mMuxRightData_Payload_Data;
			mOutRightData(6)(0) <= mMuxRightData_IsActive;
		else
			mOutRightData(6)(9) <= mEmptyRightData_Payload_DataFlag;
			mOutRightData(6)(8 downto 1) <= mEmptyRightData_Payload_Data;
			mOutRightData(6)(0) <= mEmptyRightData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr, mEmptyRightData_IsActive, mEmptyRightData_Payload_Data, mEmptyRightData_Payload_DataFlag, mMuxRightData_IsActive, mMuxRightData_Payload_Data, mMuxRightData_Payload_DataFlag)
	begin
		if FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr = '1' then
			mOutRightData(7)(9) <= mMuxRightData_Payload_DataFlag;
			mOutRightData(7)(8 downto 1) <= mMuxRightData_Payload_Data;
			mOutRightData(7)(0) <= mMuxRightData_IsActive;
		else
			mOutRightData(7)(9) <= mEmptyRightData_Payload_DataFlag;
			mOutRightData(7)(8 downto 1) <= mEmptyRightData_Payload_Data;
			mOutRightData(7)(0) <= mEmptyRightData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_Expr, FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_Expr, FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_Expr, FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_Expr, FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_Expr, iLeft0, iLeft1, iLeft2, iLeft3, iLeft4, iLeft5, iLeft6, iLeft7, iLeftAddr, iLeftAddrValid, Inputs_iLeftAddr, Inputs_iLeftAddrValid, Inputs_iRightAddr, Inputs_iRightAddrValid, iRight0, iRight1, iRight2, iRight3, iRightAddr, iRightAddrValid, mMuxLeftData_Addr, mMuxLeftData_IsActive, mMuxLeftData_Payload_Data, mMuxLeftData_Payload_DataFlag, mMuxRightData_IsActive, mMuxRightData_Payload_Data, mMuxRightData_Payload_DataFlag, mOutLeftData, mOutRightData)
	begin
		FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprLhs(2) <= '0';
		FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprLhs(1 downto 0) <= signed(Inputs_iRightAddr);
		FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprRhs(2 downto 1) <= (others => '0');
		FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_ExprRhs(0) <= Prefilled0(0);
		FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprLhs(2) <= '0';
		FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprLhs(1 downto 0) <= signed(Inputs_iRightAddr);
		FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprRhs(2 downto 1) <= (others => '0');
		FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_ExprRhs(0) <= Prefilled1(0);
		FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprLhs(2) <= '0';
		FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprLhs(1 downto 0) <= signed(Inputs_iRightAddr);
		FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprRhs(2) <= '0';
		FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_ExprRhs(1 downto 0) <= signed(Prefilled2);
		FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprLhs(2) <= '0';
		FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprLhs(1 downto 0) <= signed(Inputs_iRightAddr);
		FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprRhs(2) <= '0';
		FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_ExprRhs(1 downto 0) <= signed(Prefilled3);
		FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprRhs(3 downto 1) <= (others => '0');
		FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_ExprRhs(0) <= Prefilled0(0);
		FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprRhs(3 downto 1) <= (others => '0');
		FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_ExprRhs(0) <= Prefilled1(0);
		FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprRhs(3 downto 2) <= (others => '0');
		FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_ExprRhs(1 downto 0) <= signed(Prefilled2);
		FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprRhs(3 downto 2) <= (others => '0');
		FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_ExprRhs(1 downto 0) <= signed(Prefilled3);
		FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprRhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_ExprRhs(2 downto 0) <= signed(Prefilled4);
		FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprRhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_ExprRhs(2 downto 0) <= signed(Prefilled5);
		FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprRhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_ExprRhs(2 downto 0) <= signed(Prefilled6);
		FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprLhs(2 downto 0) <= signed(Inputs_iLeftAddr);
		FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprRhs(3) <= '0';
		FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_ExprRhs(2 downto 0) <= signed(Prefilled7);
		FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_1 <= Inputs_iRightAddrValid;
		FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F21T78_Expr_2 <= FullDuplexMuxModule_L94F13L104T14_0_FullDuplexMuxModule_L96F47T78_Expr;
		FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_1 <= Inputs_iRightAddrValid;
		FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F21T78_Expr_2 <= FullDuplexMuxModule_L94F13L104T14_1_FullDuplexMuxModule_L96F47T78_Expr;
		FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_1 <= Inputs_iRightAddrValid;
		FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F21T78_Expr_2 <= FullDuplexMuxModule_L94F13L104T14_2_FullDuplexMuxModule_L96F47T78_Expr;
		FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_1 <= Inputs_iRightAddrValid;
		FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F21T78_Expr_2 <= FullDuplexMuxModule_L94F13L104T14_3_FullDuplexMuxModule_L96F47T78_Expr;
		FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_0_FullDuplexMuxModule_L120F46T75_Expr;
		FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_1_FullDuplexMuxModule_L120F46T75_Expr;
		FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_2_FullDuplexMuxModule_L120F46T75_Expr;
		FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_3_FullDuplexMuxModule_L120F46T75_Expr;
		FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_4_FullDuplexMuxModule_L120F46T75_Expr;
		FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_5_FullDuplexMuxModule_L120F46T75_Expr;
		FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_6_FullDuplexMuxModule_L120F46T75_Expr;
		FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_1 <= Inputs_iLeftAddrValid;
		FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F21T75_Expr_2 <= FullDuplexMuxModule_L118F13L128T14_7_FullDuplexMuxModule_L120F46T75_Expr;
		Inputs_iLeft(0) <= iLeft0;
		Inputs_iLeft(1) <= iLeft1;
		Inputs_iLeft(2) <= iLeft2;
		Inputs_iLeft(3) <= iLeft3;
		Inputs_iLeft(4) <= iLeft4;
		Inputs_iLeft(5) <= iLeft5;
		Inputs_iLeft(6) <= iLeft6;
		Inputs_iLeft(7) <= iLeft7;
		Inputs_iLeftAddr <= iLeftAddr;
		Inputs_iLeftAddrValid <= iLeftAddrValid;
		Inputs_iRight(0) <= iRight0;
		Inputs_iRight(1) <= iRight1;
		Inputs_iRight(2) <= iRight2;
		Inputs_iRight(3) <= iRight3;
		Inputs_iRightAddr <= iRightAddr;
		Inputs_iRightAddrValid <= iRightAddrValid;
		oLeft0 <= mOutLeftData(0);
		oLeft1 <= mOutLeftData(1);
		oLeft2 <= mOutLeftData(2);
		oLeft3 <= mOutLeftData(3);
		oMuxLeftData(11) <= mMuxLeftData_Payload_DataFlag;
		oMuxLeftData(10 downto 3) <= mMuxLeftData_Payload_Data;
		oMuxLeftData(2) <= mMuxLeftData_IsActive;
		oMuxLeftData(1 downto 0) <= mMuxLeftData_Addr;
		oMuxRightData(9) <= mMuxRightData_Payload_DataFlag;
		oMuxRightData(8 downto 1) <= mMuxRightData_Payload_Data;
		oMuxRightData(0) <= mMuxRightData_IsActive;
		oRight0 <= mOutRightData(0);
		oRight1 <= mOutRightData(1);
		oRight2 <= mOutRightData(2);
		oRight3 <= mOutRightData(3);
		oRight4 <= mOutRightData(4);
		oRight5 <= mOutRightData(5);
		oRight6 <= mOutRightData(6);
		oRight7 <= mOutRightData(7);
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
