lib_name: span_ion
cell_name: preamp
pins: [ "VREF", "VOUT", "IIN", "VDD", "VSS", "RST", "RSTb" ]
instances:
  XAMP:
    lib_name: bag2_analog
    cell_name: amp_folded_cascode
    instpins:
      VPMIDA:
        direction: output
        net_name: "VPMIDA"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VPMIDB:
        direction: output
        net_name: "VPMIDB"
        num_bits: 1
      VNMIDA:
        direction: output
        net_name: "VNMIDA"
        num_bits: 1
      VOUTN:
        direction: output
        net_name: "VOUTN"
        num_bits: 1
      VOUTP:
        direction: output
        net_name: "VOUTP"
        num_bits: 1
      VNMIDB:
        direction: output
        net_name: "VNMIDB"
        num_bits: 1
      VOUT:
        direction: output
        net_name: "VOUT"
        num_bits: 1
      VGTAIL:
        direction: input
        net_name: "VGTAIL"
        num_bits: 1
      VINN:
        direction: input
        net_name: "IIN"
        num_bits: 1
      VINP:
        direction: input
        net_name: "VREF"
        num_bits: 1
      VGP<1:0>:
        direction: inputOutput
        net_name: "VGP<1:0>"
        num_bits: 2
      VGN<1:0>:
        direction: inputOutput
        net_name: "VGN<1:0>"
        num_bits: 2
  XR:
    lib_name: bag2_analog
    cell_name: res_multistrip
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "IIN"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "VOUT"
        num_bits: 1
      BULK:
        direction: inputOutput
        net_name: "BULK"
        num_bits: 1
  PIN6:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  XC:
    lib_name: bag2_wrappers
    cell_name: cap_ideal
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "IIN"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "VOUT"
        num_bits: 1
  XSW:
    lib_name: bag2_analog
    cell_name: switch_mos
    instpins:
      BN:
        direction: input
        net_name: "VSS"
        num_bits: 1
      CTRLb:
        direction: input
        net_name: "RSTb"
        num_bits: 1
      CTRL:
        direction: input
        net_name: "RST"
        num_bits: 1
      BP:
        direction: input
        net_name: "VDD"
        num_bits: 1
      S:
        direction: inputOutput
        net_name: "VOUT"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "IIN"
        num_bits: 1
