#-----------------------------------------------------------
# Vivado v2015.2.1 (64-bit)
# SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
# IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
# Start of session at: Fri Feb 12 11:52:25 2016
# Process ID: 9320
# Log file: C:/Users/Peter/Documents/15_16Sophomore/EECE2030/hello_LED/vivado.log
# Journal file: C:/Users/Peter/Documents/15_16Sophomore/EECE2030/hello_LED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Peter/Documents/15_16Sophomore/EECE2030/hello_LED/hello_LED.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_top_hello_led' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Peter/Documents/15_16Sophomore/EECE2030/hello_LED/hello_LED.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_top_hello_led_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/hello_LED/hello_LED.srcs/sources_1/new/hello_led.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity hello_led
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/hello_LED/hello_LED.srcs/sources_1/new/top_hello_led.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_hello_led
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Peter/Documents/15_16Sophomore/EECE2030/hello_LED/hello_LED.srcs/sim_1/new/tb_top_hello_led.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_top_hello_led
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Peter/Documents/15_16Sophomore/EECE2030/hello_LED/hello_LED.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto cfb957ebd6be42e7b490ad09a9c85bde --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_hello_led_behav xil_defaultlib.tb_top_hello_led -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.hello_led [hello_led_default]
Compiling architecture behavioral of entity xil_defaultlib.top_hello_led [top_hello_led_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_top_hello_led
Waiting for 2 sub-compilation(s) to finish...
ERROR: [XSIM 43-3345] Unable to remove previous simulation file xsim.dir/tb_top_hello_led_behav/xsimk.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: Access is denied: "xsim.dir/tb_top_hello_led_behav/xsimk.exe".
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-99] Step results log file:'C:/Users/Peter/Documents/15_16Sophomore/EECE2030/hello_LED/hello_LED.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Peter/Documents/15_16Sophomore/EECE2030/hello_LED/hello_LED.sim/sim_1/behav/elaborate.log' file for more information.
