
Module2_Interrupt_Button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061f8  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  080063b4  080063b4  000163b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006424  08006424  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08006424  08006424  00016424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800642c  0800642c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800642c  0800642c  0001642c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006430  08006430  00016430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006434  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004fc  2000000c  08006440  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000508  08006440  00020508  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000192b8  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c51  00000000  00000000  00039337  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015c0  00000000  00000000  0003bf88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010f6  00000000  00000000  0003d548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002cb2b  00000000  00000000  0003e63e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a886  00000000  00000000  0006b169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00118f84  00000000  00000000  000859ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005d98  00000000  00000000  0019e974  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000088  00000000  00000000  001a470c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800639c 	.word	0x0800639c

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	0800639c 	.word	0x0800639c

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b970 	b.w	80004f4 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9e08      	ldr	r6, [sp, #32]
 8000232:	460d      	mov	r5, r1
 8000234:	4604      	mov	r4, r0
 8000236:	460f      	mov	r7, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4694      	mov	ip, r2
 8000240:	d965      	bls.n	800030e <__udivmoddi4+0xe2>
 8000242:	fab2 f382 	clz	r3, r2
 8000246:	b143      	cbz	r3, 800025a <__udivmoddi4+0x2e>
 8000248:	fa02 fc03 	lsl.w	ip, r2, r3
 800024c:	f1c3 0220 	rsb	r2, r3, #32
 8000250:	409f      	lsls	r7, r3
 8000252:	fa20 f202 	lsr.w	r2, r0, r2
 8000256:	4317      	orrs	r7, r2
 8000258:	409c      	lsls	r4, r3
 800025a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800025e:	fa1f f58c 	uxth.w	r5, ip
 8000262:	fbb7 f1fe 	udiv	r1, r7, lr
 8000266:	0c22      	lsrs	r2, r4, #16
 8000268:	fb0e 7711 	mls	r7, lr, r1, r7
 800026c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000270:	fb01 f005 	mul.w	r0, r1, r5
 8000274:	4290      	cmp	r0, r2
 8000276:	d90a      	bls.n	800028e <__udivmoddi4+0x62>
 8000278:	eb1c 0202 	adds.w	r2, ip, r2
 800027c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000280:	f080 811c 	bcs.w	80004bc <__udivmoddi4+0x290>
 8000284:	4290      	cmp	r0, r2
 8000286:	f240 8119 	bls.w	80004bc <__udivmoddi4+0x290>
 800028a:	3902      	subs	r1, #2
 800028c:	4462      	add	r2, ip
 800028e:	1a12      	subs	r2, r2, r0
 8000290:	b2a4      	uxth	r4, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800029e:	fb00 f505 	mul.w	r5, r0, r5
 80002a2:	42a5      	cmp	r5, r4
 80002a4:	d90a      	bls.n	80002bc <__udivmoddi4+0x90>
 80002a6:	eb1c 0404 	adds.w	r4, ip, r4
 80002aa:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ae:	f080 8107 	bcs.w	80004c0 <__udivmoddi4+0x294>
 80002b2:	42a5      	cmp	r5, r4
 80002b4:	f240 8104 	bls.w	80004c0 <__udivmoddi4+0x294>
 80002b8:	4464      	add	r4, ip
 80002ba:	3802      	subs	r0, #2
 80002bc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c0:	1b64      	subs	r4, r4, r5
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11e      	cbz	r6, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40dc      	lsrs	r4, r3
 80002c8:	2300      	movs	r3, #0
 80002ca:	e9c6 4300 	strd	r4, r3, [r6]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d908      	bls.n	80002e8 <__udivmoddi4+0xbc>
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	f000 80ed 	beq.w	80004b6 <__udivmoddi4+0x28a>
 80002dc:	2100      	movs	r1, #0
 80002de:	e9c6 0500 	strd	r0, r5, [r6]
 80002e2:	4608      	mov	r0, r1
 80002e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e8:	fab3 f183 	clz	r1, r3
 80002ec:	2900      	cmp	r1, #0
 80002ee:	d149      	bne.n	8000384 <__udivmoddi4+0x158>
 80002f0:	42ab      	cmp	r3, r5
 80002f2:	d302      	bcc.n	80002fa <__udivmoddi4+0xce>
 80002f4:	4282      	cmp	r2, r0
 80002f6:	f200 80f8 	bhi.w	80004ea <__udivmoddi4+0x2be>
 80002fa:	1a84      	subs	r4, r0, r2
 80002fc:	eb65 0203 	sbc.w	r2, r5, r3
 8000300:	2001      	movs	r0, #1
 8000302:	4617      	mov	r7, r2
 8000304:	2e00      	cmp	r6, #0
 8000306:	d0e2      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000308:	e9c6 4700 	strd	r4, r7, [r6]
 800030c:	e7df      	b.n	80002ce <__udivmoddi4+0xa2>
 800030e:	b902      	cbnz	r2, 8000312 <__udivmoddi4+0xe6>
 8000310:	deff      	udf	#255	; 0xff
 8000312:	fab2 f382 	clz	r3, r2
 8000316:	2b00      	cmp	r3, #0
 8000318:	f040 8090 	bne.w	800043c <__udivmoddi4+0x210>
 800031c:	1a8a      	subs	r2, r1, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f fe8c 	uxth.w	lr, ip
 8000326:	2101      	movs	r1, #1
 8000328:	fbb2 f5f7 	udiv	r5, r2, r7
 800032c:	fb07 2015 	mls	r0, r7, r5, r2
 8000330:	0c22      	lsrs	r2, r4, #16
 8000332:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000336:	fb0e f005 	mul.w	r0, lr, r5
 800033a:	4290      	cmp	r0, r2
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x124>
 800033e:	eb1c 0202 	adds.w	r2, ip, r2
 8000342:	f105 38ff 	add.w	r8, r5, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x122>
 8000348:	4290      	cmp	r0, r2
 800034a:	f200 80cb 	bhi.w	80004e4 <__udivmoddi4+0x2b8>
 800034e:	4645      	mov	r5, r8
 8000350:	1a12      	subs	r2, r2, r0
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb2 f0f7 	udiv	r0, r2, r7
 8000358:	fb07 2210 	mls	r2, r7, r0, r2
 800035c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000360:	fb0e fe00 	mul.w	lr, lr, r0
 8000364:	45a6      	cmp	lr, r4
 8000366:	d908      	bls.n	800037a <__udivmoddi4+0x14e>
 8000368:	eb1c 0404 	adds.w	r4, ip, r4
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x14c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f200 80bb 	bhi.w	80004ee <__udivmoddi4+0x2c2>
 8000378:	4610      	mov	r0, r2
 800037a:	eba4 040e 	sub.w	r4, r4, lr
 800037e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000382:	e79f      	b.n	80002c4 <__udivmoddi4+0x98>
 8000384:	f1c1 0720 	rsb	r7, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 fc07 	lsr.w	ip, r2, r7
 800038e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000392:	fa05 f401 	lsl.w	r4, r5, r1
 8000396:	fa20 f307 	lsr.w	r3, r0, r7
 800039a:	40fd      	lsrs	r5, r7
 800039c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003a0:	4323      	orrs	r3, r4
 80003a2:	fbb5 f8f9 	udiv	r8, r5, r9
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	fb09 5518 	mls	r5, r9, r8, r5
 80003ae:	0c1c      	lsrs	r4, r3, #16
 80003b0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003b4:	fb08 f50e 	mul.w	r5, r8, lr
 80003b8:	42a5      	cmp	r5, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	fa00 f001 	lsl.w	r0, r0, r1
 80003c2:	d90b      	bls.n	80003dc <__udivmoddi4+0x1b0>
 80003c4:	eb1c 0404 	adds.w	r4, ip, r4
 80003c8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003cc:	f080 8088 	bcs.w	80004e0 <__udivmoddi4+0x2b4>
 80003d0:	42a5      	cmp	r5, r4
 80003d2:	f240 8085 	bls.w	80004e0 <__udivmoddi4+0x2b4>
 80003d6:	f1a8 0802 	sub.w	r8, r8, #2
 80003da:	4464      	add	r4, ip
 80003dc:	1b64      	subs	r4, r4, r5
 80003de:	b29d      	uxth	r5, r3
 80003e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e4:	fb09 4413 	mls	r4, r9, r3, r4
 80003e8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003ec:	fb03 fe0e 	mul.w	lr, r3, lr
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x1da>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f103 35ff 	add.w	r5, r3, #4294967295
 80003fc:	d26c      	bcs.n	80004d8 <__udivmoddi4+0x2ac>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	d96a      	bls.n	80004d8 <__udivmoddi4+0x2ac>
 8000402:	3b02      	subs	r3, #2
 8000404:	4464      	add	r4, ip
 8000406:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800040a:	fba3 9502 	umull	r9, r5, r3, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	42ac      	cmp	r4, r5
 8000414:	46c8      	mov	r8, r9
 8000416:	46ae      	mov	lr, r5
 8000418:	d356      	bcc.n	80004c8 <__udivmoddi4+0x29c>
 800041a:	d053      	beq.n	80004c4 <__udivmoddi4+0x298>
 800041c:	b156      	cbz	r6, 8000434 <__udivmoddi4+0x208>
 800041e:	ebb0 0208 	subs.w	r2, r0, r8
 8000422:	eb64 040e 	sbc.w	r4, r4, lr
 8000426:	fa04 f707 	lsl.w	r7, r4, r7
 800042a:	40ca      	lsrs	r2, r1
 800042c:	40cc      	lsrs	r4, r1
 800042e:	4317      	orrs	r7, r2
 8000430:	e9c6 7400 	strd	r7, r4, [r6]
 8000434:	4618      	mov	r0, r3
 8000436:	2100      	movs	r1, #0
 8000438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043c:	f1c3 0120 	rsb	r1, r3, #32
 8000440:	fa02 fc03 	lsl.w	ip, r2, r3
 8000444:	fa20 f201 	lsr.w	r2, r0, r1
 8000448:	fa25 f101 	lsr.w	r1, r5, r1
 800044c:	409d      	lsls	r5, r3
 800044e:	432a      	orrs	r2, r5
 8000450:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000454:	fa1f fe8c 	uxth.w	lr, ip
 8000458:	fbb1 f0f7 	udiv	r0, r1, r7
 800045c:	fb07 1510 	mls	r5, r7, r0, r1
 8000460:	0c11      	lsrs	r1, r2, #16
 8000462:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000466:	fb00 f50e 	mul.w	r5, r0, lr
 800046a:	428d      	cmp	r5, r1
 800046c:	fa04 f403 	lsl.w	r4, r4, r3
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x258>
 8000472:	eb1c 0101 	adds.w	r1, ip, r1
 8000476:	f100 38ff 	add.w	r8, r0, #4294967295
 800047a:	d22f      	bcs.n	80004dc <__udivmoddi4+0x2b0>
 800047c:	428d      	cmp	r5, r1
 800047e:	d92d      	bls.n	80004dc <__udivmoddi4+0x2b0>
 8000480:	3802      	subs	r0, #2
 8000482:	4461      	add	r1, ip
 8000484:	1b49      	subs	r1, r1, r5
 8000486:	b292      	uxth	r2, r2
 8000488:	fbb1 f5f7 	udiv	r5, r1, r7
 800048c:	fb07 1115 	mls	r1, r7, r5, r1
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	fb05 f10e 	mul.w	r1, r5, lr
 8000498:	4291      	cmp	r1, r2
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x282>
 800049c:	eb1c 0202 	adds.w	r2, ip, r2
 80004a0:	f105 38ff 	add.w	r8, r5, #4294967295
 80004a4:	d216      	bcs.n	80004d4 <__udivmoddi4+0x2a8>
 80004a6:	4291      	cmp	r1, r2
 80004a8:	d914      	bls.n	80004d4 <__udivmoddi4+0x2a8>
 80004aa:	3d02      	subs	r5, #2
 80004ac:	4462      	add	r2, ip
 80004ae:	1a52      	subs	r2, r2, r1
 80004b0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004b4:	e738      	b.n	8000328 <__udivmoddi4+0xfc>
 80004b6:	4631      	mov	r1, r6
 80004b8:	4630      	mov	r0, r6
 80004ba:	e708      	b.n	80002ce <__udivmoddi4+0xa2>
 80004bc:	4639      	mov	r1, r7
 80004be:	e6e6      	b.n	800028e <__udivmoddi4+0x62>
 80004c0:	4610      	mov	r0, r2
 80004c2:	e6fb      	b.n	80002bc <__udivmoddi4+0x90>
 80004c4:	4548      	cmp	r0, r9
 80004c6:	d2a9      	bcs.n	800041c <__udivmoddi4+0x1f0>
 80004c8:	ebb9 0802 	subs.w	r8, r9, r2
 80004cc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004d0:	3b01      	subs	r3, #1
 80004d2:	e7a3      	b.n	800041c <__udivmoddi4+0x1f0>
 80004d4:	4645      	mov	r5, r8
 80004d6:	e7ea      	b.n	80004ae <__udivmoddi4+0x282>
 80004d8:	462b      	mov	r3, r5
 80004da:	e794      	b.n	8000406 <__udivmoddi4+0x1da>
 80004dc:	4640      	mov	r0, r8
 80004de:	e7d1      	b.n	8000484 <__udivmoddi4+0x258>
 80004e0:	46d0      	mov	r8, sl
 80004e2:	e77b      	b.n	80003dc <__udivmoddi4+0x1b0>
 80004e4:	3d02      	subs	r5, #2
 80004e6:	4462      	add	r2, ip
 80004e8:	e732      	b.n	8000350 <__udivmoddi4+0x124>
 80004ea:	4608      	mov	r0, r1
 80004ec:	e70a      	b.n	8000304 <__udivmoddi4+0xd8>
 80004ee:	4464      	add	r4, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e742      	b.n	800037a <__udivmoddi4+0x14e>

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b084      	sub	sp, #16
 80004fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fe:	f001 f9de 	bl	80018be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000502:	f000 f897 	bl	8000634 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000506:	f000 f8f3 	bl	80006f0 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800050a:	f000 fc45 	bl	8000d98 <MX_GPIO_Init>
  MX_ADC1_Init();
 800050e:	f000 f91f 	bl	8000750 <MX_ADC1_Init>
  MX_DFSDM1_Init();
 8000512:	f000 f981 	bl	8000818 <MX_DFSDM1_Init>
  MX_I2C1_Init();
 8000516:	f000 f9b7 	bl	8000888 <MX_I2C1_Init>
  MX_I2C2_Init();
 800051a:	f000 f9f3 	bl	8000904 <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 800051e:	f000 fa2f 	bl	8000980 <MX_OCTOSPI1_Init>
  MX_SPI1_Init();
 8000522:	f000 fa83 	bl	8000a2c <MX_SPI1_Init>
  MX_SPI3_Init();
 8000526:	f000 fabf 	bl	8000aa8 <MX_SPI3_Init>
  MX_UART4_Init();
 800052a:	f000 fafb 	bl	8000b24 <MX_UART4_Init>
  MX_USART1_UART_Init();
 800052e:	f000 fb45 	bl	8000bbc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000532:	f000 fb8f 	bl	8000c54 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000536:	f000 fbdb 	bl	8000cf0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 800053a:	f000 fc25 	bl	8000d88 <MX_USB_OTG_FS_USB_Init>
  /* USER CODE BEGIN 2 */
  MyLED2_init();
 800053e:	f000 fd6d 	bl	800101c <MyLED2_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	while (SOS_transmission == 1){
 8000542:	bf00      	nop
 8000544:	4b39      	ldr	r3, [pc, #228]	; (800062c <main+0x134>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	2b01      	cmp	r3, #1
 800054a:	d0fb      	beq.n	8000544 <main+0x4c>
		//activated when the button is pushed
	}

	for (int j=0;j<3;j++){
 800054c:	2300      	movs	r3, #0
 800054e:	60fb      	str	r3, [r7, #12]
 8000550:	e065      	b.n	800061e <main+0x126>
		//transmit SOS three times

	  //Sending 'S'
	  for (int i=0;i<3;i++){
 8000552:	2300      	movs	r3, #0
 8000554:	60bb      	str	r3, [r7, #8]
 8000556:	e016      	b.n	8000586 <main+0x8e>
		  //light up the LED for a DOT
		  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
		  // Write a 1 to Bit 14 of GPIOB ODR (Output Data Register)
		  GPIOB->ODR |= (1 << 14);
 8000558:	4b35      	ldr	r3, [pc, #212]	; (8000630 <main+0x138>)
 800055a:	695b      	ldr	r3, [r3, #20]
 800055c:	4a34      	ldr	r2, [pc, #208]	; (8000630 <main+0x138>)
 800055e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000562:	6153      	str	r3, [r2, #20]

		  HAL_Delay(300);
 8000564:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000568:	f001 fa1e 	bl	80019a8 <HAL_Delay>
		  //turn off the LED for spacing
		  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
		  //Write a 0 to Bit 14 of GPIOB ODR (Output Data Register)
		  GPIOB->ODR &= ~(1 << 14);
 800056c:	4b30      	ldr	r3, [pc, #192]	; (8000630 <main+0x138>)
 800056e:	695b      	ldr	r3, [r3, #20]
 8000570:	4a2f      	ldr	r2, [pc, #188]	; (8000630 <main+0x138>)
 8000572:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000576:	6153      	str	r3, [r2, #20]

		  HAL_Delay(300);
 8000578:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800057c:	f001 fa14 	bl	80019a8 <HAL_Delay>
	  for (int i=0;i<3;i++){
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	3301      	adds	r3, #1
 8000584:	60bb      	str	r3, [r7, #8]
 8000586:	68bb      	ldr	r3, [r7, #8]
 8000588:	2b02      	cmp	r3, #2
 800058a:	dde5      	ble.n	8000558 <main+0x60>
	  }
	  //three time units between characters (two additional units)
	  HAL_Delay(300*2);
 800058c:	f44f 7016 	mov.w	r0, #600	; 0x258
 8000590:	f001 fa0a 	bl	80019a8 <HAL_Delay>

	  //Sending 'O'
	  for (int i=0;i<3;i++){
 8000594:	2300      	movs	r3, #0
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	e016      	b.n	80005c8 <main+0xd0>
	  	//light up the LED for a DASH
		  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
		  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
		  // Write a 1 to Bit 14 of GPIOB ODR (Output Data Register)
		  GPIOB->ODR |= (1 << 14);
 800059a:	4b25      	ldr	r3, [pc, #148]	; (8000630 <main+0x138>)
 800059c:	695b      	ldr	r3, [r3, #20]
 800059e:	4a24      	ldr	r2, [pc, #144]	; (8000630 <main+0x138>)
 80005a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005a4:	6153      	str	r3, [r2, #20]

		  HAL_Delay(300*3);
 80005a6:	f44f 7061 	mov.w	r0, #900	; 0x384
 80005aa:	f001 f9fd 	bl	80019a8 <HAL_Delay>
		  //turn off the LED for spacing
		  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
		  //Write a 0 to Bit 14 of GPIOB ODR (Output Data Register)
		  GPIOB->ODR &= ~(1 << 14);
 80005ae:	4b20      	ldr	r3, [pc, #128]	; (8000630 <main+0x138>)
 80005b0:	695b      	ldr	r3, [r3, #20]
 80005b2:	4a1f      	ldr	r2, [pc, #124]	; (8000630 <main+0x138>)
 80005b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80005b8:	6153      	str	r3, [r2, #20]
		  HAL_Delay(300);
 80005ba:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80005be:	f001 f9f3 	bl	80019a8 <HAL_Delay>
	  for (int i=0;i<3;i++){
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	3301      	adds	r3, #1
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2b02      	cmp	r3, #2
 80005cc:	dde5      	ble.n	800059a <main+0xa2>
	  }
	  //three time units between characters (two additional units)
	  HAL_Delay(300*2);
 80005ce:	f44f 7016 	mov.w	r0, #600	; 0x258
 80005d2:	f001 f9e9 	bl	80019a8 <HAL_Delay>

	  //Sending 'S'
	  for (int i=0;i<3;i++){
 80005d6:	2300      	movs	r3, #0
 80005d8:	603b      	str	r3, [r7, #0]
 80005da:	e016      	b.n	800060a <main+0x112>
		  //light up the LED for a DOT
		  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
		  // Write a 1 to Bit 14 of GPIOB ODR (Output Data Register)
		  GPIOB->ODR |= (1 << 14);
 80005dc:	4b14      	ldr	r3, [pc, #80]	; (8000630 <main+0x138>)
 80005de:	695b      	ldr	r3, [r3, #20]
 80005e0:	4a13      	ldr	r2, [pc, #76]	; (8000630 <main+0x138>)
 80005e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005e6:	6153      	str	r3, [r2, #20]

		  HAL_Delay(300);
 80005e8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80005ec:	f001 f9dc 	bl	80019a8 <HAL_Delay>
		  //turn off the LED for spacing
		  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
		  //Write a 0 to Bit 14 of GPIOB ODR (Output Data Register)
		  GPIOB->ODR &= ~(1 << 14);
 80005f0:	4b0f      	ldr	r3, [pc, #60]	; (8000630 <main+0x138>)
 80005f2:	695b      	ldr	r3, [r3, #20]
 80005f4:	4a0e      	ldr	r2, [pc, #56]	; (8000630 <main+0x138>)
 80005f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80005fa:	6153      	str	r3, [r2, #20]

		  HAL_Delay(300);
 80005fc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000600:	f001 f9d2 	bl	80019a8 <HAL_Delay>
	  for (int i=0;i<3;i++){
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	3301      	adds	r3, #1
 8000608:	603b      	str	r3, [r7, #0]
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	2b02      	cmp	r3, #2
 800060e:	dde5      	ble.n	80005dc <main+0xe4>
	  }
	  //seven time units between words (six additional units)
	  HAL_Delay(300*6);
 8000610:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 8000614:	f001 f9c8 	bl	80019a8 <HAL_Delay>
	for (int j=0;j<3;j++){
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	3301      	adds	r3, #1
 800061c:	60fb      	str	r3, [r7, #12]
 800061e:	68fb      	ldr	r3, [r7, #12]
 8000620:	2b02      	cmp	r3, #2
 8000622:	dd96      	ble.n	8000552 <main+0x5a>
  }
  SOS_transmission = 0;
 8000624:	4b01      	ldr	r3, [pc, #4]	; (800062c <main+0x134>)
 8000626:	2200      	movs	r2, #0
 8000628:	601a      	str	r2, [r3, #0]
	while (SOS_transmission == 1){
 800062a:	e78a      	b.n	8000542 <main+0x4a>
 800062c:	20000028 	.word	0x20000028
 8000630:	48000400 	.word	0x48000400

08000634 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b096      	sub	sp, #88	; 0x58
 8000638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063a:	f107 0314 	add.w	r3, r7, #20
 800063e:	2244      	movs	r2, #68	; 0x44
 8000640:	2100      	movs	r1, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f005 fe7e 	bl	8006344 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000648:	463b      	mov	r3, r7
 800064a:	2200      	movs	r2, #0
 800064c:	601a      	str	r2, [r3, #0]
 800064e:	605a      	str	r2, [r3, #4]
 8000650:	609a      	str	r2, [r3, #8]
 8000652:	60da      	str	r2, [r3, #12]
 8000654:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000656:	f44f 7000 	mov.w	r0, #512	; 0x200
 800065a:	f003 fac3 	bl	8003be4 <HAL_PWREx_ControlVoltageScaling>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000664:	f000 fd1c 	bl	80010a0 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000668:	f003 fa8c 	bl	8003b84 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800066c:	4b1f      	ldr	r3, [pc, #124]	; (80006ec <SystemClock_Config+0xb8>)
 800066e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000672:	4a1e      	ldr	r2, [pc, #120]	; (80006ec <SystemClock_Config+0xb8>)
 8000674:	f023 0318 	bic.w	r3, r3, #24
 8000678:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 800067c:	2316      	movs	r3, #22
 800067e:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000680:	2301      	movs	r3, #1
 8000682:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000684:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000688:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068a:	2340      	movs	r3, #64	; 0x40
 800068c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800068e:	2301      	movs	r3, #1
 8000690:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000692:	2300      	movs	r3, #0
 8000694:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000696:	2360      	movs	r3, #96	; 0x60
 8000698:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800069a:	2300      	movs	r3, #0
 800069c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800069e:	f107 0314 	add.w	r3, r7, #20
 80006a2:	4618      	mov	r0, r3
 80006a4:	f003 fb42 	bl	8003d2c <HAL_RCC_OscConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80006ae:	f000 fcf7 	bl	80010a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b2:	230f      	movs	r3, #15
 80006b4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006b6:	2301      	movs	r3, #1
 80006b8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ba:	2300      	movs	r3, #0
 80006bc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006be:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 80006c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 80006c4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80006c8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006ca:	463b      	mov	r3, r7
 80006cc:	2100      	movs	r1, #0
 80006ce:	4618      	mov	r0, r3
 80006d0:	f003 ff46 	bl	8004560 <HAL_RCC_ClockConfig>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006da:	f000 fce1 	bl	80010a0 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80006de:	f004 fd2d 	bl	800513c <HAL_RCCEx_EnableMSIPLLMode>
}
 80006e2:	bf00      	nop
 80006e4:	3758      	adds	r7, #88	; 0x58
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40021000 	.word	0x40021000

080006f0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b0a6      	sub	sp, #152	; 0x98
 80006f4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	2294      	movs	r2, #148	; 0x94
 80006fa:	2100      	movs	r1, #0
 80006fc:	4618      	mov	r0, r3
 80006fe:	f005 fe21 	bl	8006344 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 8000702:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000706:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000708:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800070c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000710:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000714:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000716:	2301      	movs	r3, #1
 8000718:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800071a:	2301      	movs	r3, #1
 800071c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800071e:	2318      	movs	r3, #24
 8000720:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000722:	2302      	movs	r3, #2
 8000724:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000726:	2302      	movs	r3, #2
 8000728:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800072a:	2302      	movs	r3, #2
 800072c:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 800072e:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8000732:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	4618      	mov	r0, r3
 8000738:	f004 f9d0 	bl	8004adc <HAL_RCCEx_PeriphCLKConfig>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000742:	f000 fcad 	bl	80010a0 <Error_Handler>
  }
}
 8000746:	bf00      	nop
 8000748:	3798      	adds	r7, #152	; 0x98
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
	...

08000750 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b086      	sub	sp, #24
 8000754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000756:	463b      	mov	r3, r7
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
 8000762:	611a      	str	r2, [r3, #16]
 8000764:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000766:	4b29      	ldr	r3, [pc, #164]	; (800080c <MX_ADC1_Init+0xbc>)
 8000768:	4a29      	ldr	r2, [pc, #164]	; (8000810 <MX_ADC1_Init+0xc0>)
 800076a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800076c:	4b27      	ldr	r3, [pc, #156]	; (800080c <MX_ADC1_Init+0xbc>)
 800076e:	2200      	movs	r2, #0
 8000770:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000772:	4b26      	ldr	r3, [pc, #152]	; (800080c <MX_ADC1_Init+0xbc>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000778:	4b24      	ldr	r3, [pc, #144]	; (800080c <MX_ADC1_Init+0xbc>)
 800077a:	2200      	movs	r2, #0
 800077c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800077e:	4b23      	ldr	r3, [pc, #140]	; (800080c <MX_ADC1_Init+0xbc>)
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000784:	4b21      	ldr	r3, [pc, #132]	; (800080c <MX_ADC1_Init+0xbc>)
 8000786:	2204      	movs	r2, #4
 8000788:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800078a:	4b20      	ldr	r3, [pc, #128]	; (800080c <MX_ADC1_Init+0xbc>)
 800078c:	2200      	movs	r2, #0
 800078e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000790:	4b1e      	ldr	r3, [pc, #120]	; (800080c <MX_ADC1_Init+0xbc>)
 8000792:	2200      	movs	r2, #0
 8000794:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000796:	4b1d      	ldr	r3, [pc, #116]	; (800080c <MX_ADC1_Init+0xbc>)
 8000798:	2201      	movs	r2, #1
 800079a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800079c:	4b1b      	ldr	r3, [pc, #108]	; (800080c <MX_ADC1_Init+0xbc>)
 800079e:	2200      	movs	r2, #0
 80007a0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007a4:	4b19      	ldr	r3, [pc, #100]	; (800080c <MX_ADC1_Init+0xbc>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007aa:	4b18      	ldr	r3, [pc, #96]	; (800080c <MX_ADC1_Init+0xbc>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007b0:	4b16      	ldr	r3, [pc, #88]	; (800080c <MX_ADC1_Init+0xbc>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007b8:	4b14      	ldr	r3, [pc, #80]	; (800080c <MX_ADC1_Init+0xbc>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80007be:	4b13      	ldr	r3, [pc, #76]	; (800080c <MX_ADC1_Init+0xbc>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007c6:	4811      	ldr	r0, [pc, #68]	; (800080c <MX_ADC1_Init+0xbc>)
 80007c8:	f001 fab2 	bl	8001d30 <HAL_ADC_Init>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 80007d2:	f000 fc65 	bl	80010a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007d6:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <MX_ADC1_Init+0xc4>)
 80007d8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007da:	2306      	movs	r3, #6
 80007dc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007de:	2300      	movs	r3, #0
 80007e0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007e2:	237f      	movs	r3, #127	; 0x7f
 80007e4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007e6:	2304      	movs	r3, #4
 80007e8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80007ea:	2300      	movs	r3, #0
 80007ec:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ee:	463b      	mov	r3, r7
 80007f0:	4619      	mov	r1, r3
 80007f2:	4806      	ldr	r0, [pc, #24]	; (800080c <MX_ADC1_Init+0xbc>)
 80007f4:	f001 fbe2 	bl	8001fbc <HAL_ADC_ConfigChannel>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80007fe:	f000 fc4f 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000802:	bf00      	nop
 8000804:	3718      	adds	r7, #24
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	2000002c 	.word	0x2000002c
 8000810:	50040000 	.word	0x50040000
 8000814:	04300002 	.word	0x04300002

08000818 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 800081c:	4b18      	ldr	r3, [pc, #96]	; (8000880 <MX_DFSDM1_Init+0x68>)
 800081e:	4a19      	ldr	r2, [pc, #100]	; (8000884 <MX_DFSDM1_Init+0x6c>)
 8000820:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8000822:	4b17      	ldr	r3, [pc, #92]	; (8000880 <MX_DFSDM1_Init+0x68>)
 8000824:	2201      	movs	r2, #1
 8000826:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000828:	4b15      	ldr	r3, [pc, #84]	; (8000880 <MX_DFSDM1_Init+0x68>)
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 800082e:	4b14      	ldr	r3, [pc, #80]	; (8000880 <MX_DFSDM1_Init+0x68>)
 8000830:	2202      	movs	r2, #2
 8000832:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000834:	4b12      	ldr	r3, [pc, #72]	; (8000880 <MX_DFSDM1_Init+0x68>)
 8000836:	2200      	movs	r2, #0
 8000838:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800083a:	4b11      	ldr	r3, [pc, #68]	; (8000880 <MX_DFSDM1_Init+0x68>)
 800083c:	2200      	movs	r2, #0
 800083e:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000840:	4b0f      	ldr	r3, [pc, #60]	; (8000880 <MX_DFSDM1_Init+0x68>)
 8000842:	2200      	movs	r2, #0
 8000844:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000846:	4b0e      	ldr	r3, [pc, #56]	; (8000880 <MX_DFSDM1_Init+0x68>)
 8000848:	2200      	movs	r2, #0
 800084a:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800084c:	4b0c      	ldr	r3, [pc, #48]	; (8000880 <MX_DFSDM1_Init+0x68>)
 800084e:	2204      	movs	r2, #4
 8000850:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000852:	4b0b      	ldr	r3, [pc, #44]	; (8000880 <MX_DFSDM1_Init+0x68>)
 8000854:	2200      	movs	r2, #0
 8000856:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8000858:	4b09      	ldr	r3, [pc, #36]	; (8000880 <MX_DFSDM1_Init+0x68>)
 800085a:	2201      	movs	r2, #1
 800085c:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 800085e:	4b08      	ldr	r3, [pc, #32]	; (8000880 <MX_DFSDM1_Init+0x68>)
 8000860:	2200      	movs	r2, #0
 8000862:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8000864:	4b06      	ldr	r3, [pc, #24]	; (8000880 <MX_DFSDM1_Init+0x68>)
 8000866:	2200      	movs	r2, #0
 8000868:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 800086a:	4805      	ldr	r0, [pc, #20]	; (8000880 <MX_DFSDM1_Init+0x68>)
 800086c:	f002 f8b4 	bl	80029d8 <HAL_DFSDM_ChannelInit>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 8000876:	f000 fc13 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 800087a:	bf00      	nop
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	20000094 	.word	0x20000094
 8000884:	40016040 	.word	0x40016040

08000888 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800088c:	4b1b      	ldr	r3, [pc, #108]	; (80008fc <MX_I2C1_Init+0x74>)
 800088e:	4a1c      	ldr	r2, [pc, #112]	; (8000900 <MX_I2C1_Init+0x78>)
 8000890:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8000892:	4b1a      	ldr	r3, [pc, #104]	; (80008fc <MX_I2C1_Init+0x74>)
 8000894:	f640 6214 	movw	r2, #3604	; 0xe14
 8000898:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800089a:	4b18      	ldr	r3, [pc, #96]	; (80008fc <MX_I2C1_Init+0x74>)
 800089c:	2200      	movs	r2, #0
 800089e:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008a0:	4b16      	ldr	r3, [pc, #88]	; (80008fc <MX_I2C1_Init+0x74>)
 80008a2:	2201      	movs	r2, #1
 80008a4:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008a6:	4b15      	ldr	r3, [pc, #84]	; (80008fc <MX_I2C1_Init+0x74>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80008ac:	4b13      	ldr	r3, [pc, #76]	; (80008fc <MX_I2C1_Init+0x74>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008b2:	4b12      	ldr	r3, [pc, #72]	; (80008fc <MX_I2C1_Init+0x74>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008b8:	4b10      	ldr	r3, [pc, #64]	; (80008fc <MX_I2C1_Init+0x74>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008be:	4b0f      	ldr	r3, [pc, #60]	; (80008fc <MX_I2C1_Init+0x74>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008c4:	480d      	ldr	r0, [pc, #52]	; (80008fc <MX_I2C1_Init+0x74>)
 80008c6:	f002 fb55 	bl	8002f74 <HAL_I2C_Init>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008d0:	f000 fbe6 	bl	80010a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008d4:	2100      	movs	r1, #0
 80008d6:	4809      	ldr	r0, [pc, #36]	; (80008fc <MX_I2C1_Init+0x74>)
 80008d8:	f002 fbe7 	bl	80030aa <HAL_I2CEx_ConfigAnalogFilter>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80008e2:	f000 fbdd 	bl	80010a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80008e6:	2100      	movs	r1, #0
 80008e8:	4804      	ldr	r0, [pc, #16]	; (80008fc <MX_I2C1_Init+0x74>)
 80008ea:	f002 fc29 	bl	8003140 <HAL_I2CEx_ConfigDigitalFilter>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80008f4:	f000 fbd4 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008f8:	bf00      	nop
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	200000cc 	.word	0x200000cc
 8000900:	40005400 	.word	0x40005400

08000904 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000908:	4b1b      	ldr	r3, [pc, #108]	; (8000978 <MX_I2C2_Init+0x74>)
 800090a:	4a1c      	ldr	r2, [pc, #112]	; (800097c <MX_I2C2_Init+0x78>)
 800090c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 800090e:	4b1a      	ldr	r3, [pc, #104]	; (8000978 <MX_I2C2_Init+0x74>)
 8000910:	f640 6214 	movw	r2, #3604	; 0xe14
 8000914:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000916:	4b18      	ldr	r3, [pc, #96]	; (8000978 <MX_I2C2_Init+0x74>)
 8000918:	2200      	movs	r2, #0
 800091a:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800091c:	4b16      	ldr	r3, [pc, #88]	; (8000978 <MX_I2C2_Init+0x74>)
 800091e:	2201      	movs	r2, #1
 8000920:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000922:	4b15      	ldr	r3, [pc, #84]	; (8000978 <MX_I2C2_Init+0x74>)
 8000924:	2200      	movs	r2, #0
 8000926:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000928:	4b13      	ldr	r3, [pc, #76]	; (8000978 <MX_I2C2_Init+0x74>)
 800092a:	2200      	movs	r2, #0
 800092c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800092e:	4b12      	ldr	r3, [pc, #72]	; (8000978 <MX_I2C2_Init+0x74>)
 8000930:	2200      	movs	r2, #0
 8000932:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000934:	4b10      	ldr	r3, [pc, #64]	; (8000978 <MX_I2C2_Init+0x74>)
 8000936:	2200      	movs	r2, #0
 8000938:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800093a:	4b0f      	ldr	r3, [pc, #60]	; (8000978 <MX_I2C2_Init+0x74>)
 800093c:	2200      	movs	r2, #0
 800093e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000940:	480d      	ldr	r0, [pc, #52]	; (8000978 <MX_I2C2_Init+0x74>)
 8000942:	f002 fb17 	bl	8002f74 <HAL_I2C_Init>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800094c:	f000 fba8 	bl	80010a0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000950:	2100      	movs	r1, #0
 8000952:	4809      	ldr	r0, [pc, #36]	; (8000978 <MX_I2C2_Init+0x74>)
 8000954:	f002 fba9 	bl	80030aa <HAL_I2CEx_ConfigAnalogFilter>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800095e:	f000 fb9f 	bl	80010a0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000962:	2100      	movs	r1, #0
 8000964:	4804      	ldr	r0, [pc, #16]	; (8000978 <MX_I2C2_Init+0x74>)
 8000966:	f002 fbeb 	bl	8003140 <HAL_I2CEx_ConfigDigitalFilter>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8000970:	f000 fb96 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000974:	bf00      	nop
 8000976:	bd80      	pop	{r7, pc}
 8000978:	20000120 	.word	0x20000120
 800097c:	40005800 	.word	0x40005800

08000980 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b086      	sub	sp, #24
 8000984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 8000986:	1d3b      	adds	r3, r7, #4
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
 8000992:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000994:	4b23      	ldr	r3, [pc, #140]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 8000996:	4a24      	ldr	r2, [pc, #144]	; (8000a28 <MX_OCTOSPI1_Init+0xa8>)
 8000998:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 800099a:	4b22      	ldr	r3, [pc, #136]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 800099c:	2201      	movs	r2, #1
 800099e:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 80009a0:	4b20      	ldr	r3, [pc, #128]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 80009a6:	4b1f      	ldr	r3, [pc, #124]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 80009a8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80009ac:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 80009ae:	4b1d      	ldr	r3, [pc, #116]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 80009b0:	2220      	movs	r2, #32
 80009b2:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 80009b4:	4b1b      	ldr	r3, [pc, #108]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 80009ba:	4b1a      	ldr	r3, [pc, #104]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 80009bc:	2200      	movs	r2, #0
 80009be:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 80009c0:	4b18      	ldr	r3, [pc, #96]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 80009c6:	4b17      	ldr	r3, [pc, #92]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 80009c8:	2201      	movs	r2, #1
 80009ca:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80009cc:	4b15      	ldr	r3, [pc, #84]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 80009d2:	4b14      	ldr	r3, [pc, #80]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 80009d8:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 80009da:	2200      	movs	r2, #0
 80009dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80009de:	4b11      	ldr	r3, [pc, #68]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 80009e0:	2208      	movs	r2, #8
 80009e2:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80009e4:	480f      	ldr	r0, [pc, #60]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 80009e6:	f002 fbf7 	bl	80031d8 <HAL_OSPI_Init>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 80009f0:	f000 fb56 	bl	80010a0 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 80009f4:	2301      	movs	r3, #1
 80009f6:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 80009f8:	2301      	movs	r3, #1
 80009fa:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 80009fc:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8000a00:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000a02:	1d3b      	adds	r3, r7, #4
 8000a04:	f241 3288 	movw	r2, #5000	; 0x1388
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4806      	ldr	r0, [pc, #24]	; (8000a24 <MX_OCTOSPI1_Init+0xa4>)
 8000a0c:	f002 fc9e 	bl	800334c <HAL_OSPIM_Config>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 8000a16:	f000 fb43 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000a1a:	bf00      	nop
 8000a1c:	3718      	adds	r7, #24
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	bf00      	nop
 8000a24:	20000174 	.word	0x20000174
 8000a28:	a0001000 	.word	0xa0001000

08000a2c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a30:	4b1b      	ldr	r3, [pc, #108]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a32:	4a1c      	ldr	r2, [pc, #112]	; (8000aa4 <MX_SPI1_Init+0x78>)
 8000a34:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a36:	4b1a      	ldr	r3, [pc, #104]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a38:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a3c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a3e:	4b18      	ldr	r3, [pc, #96]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000a44:	4b16      	ldr	r3, [pc, #88]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a46:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000a4a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a4c:	4b14      	ldr	r3, [pc, #80]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a52:	4b13      	ldr	r3, [pc, #76]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a58:	4b11      	ldr	r3, [pc, #68]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a5a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a5e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000a60:	4b0f      	ldr	r3, [pc, #60]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a62:	2208      	movs	r2, #8
 8000a64:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a66:	4b0e      	ldr	r3, [pc, #56]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a6c:	4b0c      	ldr	r3, [pc, #48]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a72:	4b0b      	ldr	r3, [pc, #44]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000a78:	4b09      	ldr	r3, [pc, #36]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a7a:	2207      	movs	r2, #7
 8000a7c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a7e:	4b08      	ldr	r3, [pc, #32]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a84:	4b06      	ldr	r3, [pc, #24]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a86:	2208      	movs	r2, #8
 8000a88:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000a8a:	4805      	ldr	r0, [pc, #20]	; (8000aa0 <MX_SPI1_Init+0x74>)
 8000a8c:	f004 fd4e 	bl	800552c <HAL_SPI_Init>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000a96:	f000 fb03 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000a9a:	bf00      	nop
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	200001c4 	.word	0x200001c4
 8000aa4:	40013000 	.word	0x40013000

08000aa8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000aac:	4b1b      	ldr	r3, [pc, #108]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000aae:	4a1c      	ldr	r2, [pc, #112]	; (8000b20 <MX_SPI3_Init+0x78>)
 8000ab0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000ab2:	4b1a      	ldr	r3, [pc, #104]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000ab4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000ab8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000aba:	4b18      	ldr	r3, [pc, #96]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000ac0:	4b16      	ldr	r3, [pc, #88]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000ac2:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000ac6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ac8:	4b14      	ldr	r3, [pc, #80]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ace:	4b13      	ldr	r3, [pc, #76]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000ad4:	4b11      	ldr	r3, [pc, #68]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000ad6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ada:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000adc:	4b0f      	ldr	r3, [pc, #60]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000ade:	2208      	movs	r2, #8
 8000ae0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ae8:	4b0c      	ldr	r3, [pc, #48]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000aee:	4b0b      	ldr	r3, [pc, #44]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000af4:	4b09      	ldr	r3, [pc, #36]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000af6:	2207      	movs	r2, #7
 8000af8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000afa:	4b08      	ldr	r3, [pc, #32]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b00:	4b06      	ldr	r3, [pc, #24]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000b02:	2208      	movs	r2, #8
 8000b04:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000b06:	4805      	ldr	r0, [pc, #20]	; (8000b1c <MX_SPI3_Init+0x74>)
 8000b08:	f004 fd10 	bl	800552c <HAL_SPI_Init>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000b12:	f000 fac5 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000b16:	bf00      	nop
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	20000228 	.word	0x20000228
 8000b20:	40003c00 	.word	0x40003c00

08000b24 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000b28:	4b22      	ldr	r3, [pc, #136]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000b2a:	4a23      	ldr	r2, [pc, #140]	; (8000bb8 <MX_UART4_Init+0x94>)
 8000b2c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000b2e:	4b21      	ldr	r3, [pc, #132]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000b30:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b34:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000b36:	4b1f      	ldr	r3, [pc, #124]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000b3c:	4b1d      	ldr	r3, [pc, #116]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000b42:	4b1c      	ldr	r3, [pc, #112]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000b48:	4b1a      	ldr	r3, [pc, #104]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000b4a:	220c      	movs	r2, #12
 8000b4c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b4e:	4b19      	ldr	r3, [pc, #100]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b54:	4b17      	ldr	r3, [pc, #92]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b5a:	4b16      	ldr	r3, [pc, #88]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b60:	4b14      	ldr	r3, [pc, #80]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b66:	4b13      	ldr	r3, [pc, #76]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000b6c:	4811      	ldr	r0, [pc, #68]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000b6e:	f004 fd80 	bl	8005672 <HAL_UART_Init>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000b78:	f000 fa92 	bl	80010a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b7c:	2100      	movs	r1, #0
 8000b7e:	480d      	ldr	r0, [pc, #52]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000b80:	f005 fb16 	bl	80061b0 <HAL_UARTEx_SetTxFifoThreshold>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d001      	beq.n	8000b8e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000b8a:	f000 fa89 	bl	80010a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b8e:	2100      	movs	r1, #0
 8000b90:	4808      	ldr	r0, [pc, #32]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000b92:	f005 fb4b 	bl	800622c <HAL_UARTEx_SetRxFifoThreshold>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000b9c:	f000 fa80 	bl	80010a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000ba0:	4804      	ldr	r0, [pc, #16]	; (8000bb4 <MX_UART4_Init+0x90>)
 8000ba2:	f005 facc 	bl	800613e <HAL_UARTEx_DisableFifoMode>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000bac:	f000 fa78 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000bb0:	bf00      	nop
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	2000028c 	.word	0x2000028c
 8000bb8:	40004c00 	.word	0x40004c00

08000bbc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000bc0:	4b22      	ldr	r3, [pc, #136]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000bc2:	4a23      	ldr	r2, [pc, #140]	; (8000c50 <MX_USART1_UART_Init+0x94>)
 8000bc4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000bc6:	4b21      	ldr	r3, [pc, #132]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000bc8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000bcc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bce:	4b1f      	ldr	r3, [pc, #124]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000bd4:	4b1d      	ldr	r3, [pc, #116]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000bda:	4b1c      	ldr	r3, [pc, #112]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000be0:	4b1a      	ldr	r3, [pc, #104]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000be2:	220c      	movs	r2, #12
 8000be4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000be6:	4b19      	ldr	r3, [pc, #100]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bec:	4b17      	ldr	r3, [pc, #92]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bf2:	4b16      	ldr	r3, [pc, #88]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000bf8:	4b14      	ldr	r3, [pc, #80]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bfe:	4b13      	ldr	r3, [pc, #76]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c04:	4811      	ldr	r0, [pc, #68]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000c06:	f004 fd34 	bl	8005672 <HAL_UART_Init>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000c10:	f000 fa46 	bl	80010a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c14:	2100      	movs	r1, #0
 8000c16:	480d      	ldr	r0, [pc, #52]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000c18:	f005 faca 	bl	80061b0 <HAL_UARTEx_SetTxFifoThreshold>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000c22:	f000 fa3d 	bl	80010a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c26:	2100      	movs	r1, #0
 8000c28:	4808      	ldr	r0, [pc, #32]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000c2a:	f005 faff 	bl	800622c <HAL_UARTEx_SetRxFifoThreshold>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d001      	beq.n	8000c38 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000c34:	f000 fa34 	bl	80010a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000c38:	4804      	ldr	r0, [pc, #16]	; (8000c4c <MX_USART1_UART_Init+0x90>)
 8000c3a:	f005 fa80 	bl	800613e <HAL_UARTEx_DisableFifoMode>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000c44:	f000 fa2c 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000c48:	bf00      	nop
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	20000320 	.word	0x20000320
 8000c50:	40013800 	.word	0x40013800

08000c54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c58:	4b23      	ldr	r3, [pc, #140]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000c5a:	4a24      	ldr	r2, [pc, #144]	; (8000cec <MX_USART2_UART_Init+0x98>)
 8000c5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c5e:	4b22      	ldr	r3, [pc, #136]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000c60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c66:	4b20      	ldr	r3, [pc, #128]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c6c:	4b1e      	ldr	r3, [pc, #120]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c72:	4b1d      	ldr	r3, [pc, #116]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c78:	4b1b      	ldr	r3, [pc, #108]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8000c7e:	4b1a      	ldr	r3, [pc, #104]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000c80:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000c84:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c86:	4b18      	ldr	r3, [pc, #96]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c8c:	4b16      	ldr	r3, [pc, #88]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c92:	4b15      	ldr	r3, [pc, #84]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c98:	4b13      	ldr	r3, [pc, #76]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c9e:	4812      	ldr	r0, [pc, #72]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000ca0:	f004 fce7 	bl	8005672 <HAL_UART_Init>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8000caa:	f000 f9f9 	bl	80010a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cae:	2100      	movs	r1, #0
 8000cb0:	480d      	ldr	r0, [pc, #52]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000cb2:	f005 fa7d 	bl	80061b0 <HAL_UARTEx_SetTxFifoThreshold>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8000cbc:	f000 f9f0 	bl	80010a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	4809      	ldr	r0, [pc, #36]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000cc4:	f005 fab2 	bl	800622c <HAL_UARTEx_SetRxFifoThreshold>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8000cce:	f000 f9e7 	bl	80010a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000cd2:	4805      	ldr	r0, [pc, #20]	; (8000ce8 <MX_USART2_UART_Init+0x94>)
 8000cd4:	f005 fa33 	bl	800613e <HAL_UARTEx_DisableFifoMode>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8000cde:	f000 f9df 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	200003b4 	.word	0x200003b4
 8000cec:	40004400 	.word	0x40004400

08000cf0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000cf4:	4b22      	ldr	r3, [pc, #136]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000cf6:	4a23      	ldr	r2, [pc, #140]	; (8000d84 <MX_USART3_UART_Init+0x94>)
 8000cf8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000cfa:	4b21      	ldr	r3, [pc, #132]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000cfc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000d00:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d02:	4b1f      	ldr	r3, [pc, #124]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d08:	4b1d      	ldr	r3, [pc, #116]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d0e:	4b1c      	ldr	r3, [pc, #112]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d14:	4b1a      	ldr	r3, [pc, #104]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000d16:	220c      	movs	r2, #12
 8000d18:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d1a:	4b19      	ldr	r3, [pc, #100]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d20:	4b17      	ldr	r3, [pc, #92]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d26:	4b16      	ldr	r3, [pc, #88]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d2c:	4b14      	ldr	r3, [pc, #80]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d32:	4b13      	ldr	r3, [pc, #76]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d38:	4811      	ldr	r0, [pc, #68]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000d3a:	f004 fc9a 	bl	8005672 <HAL_UART_Init>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000d44:	f000 f9ac 	bl	80010a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d48:	2100      	movs	r1, #0
 8000d4a:	480d      	ldr	r0, [pc, #52]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000d4c:	f005 fa30 	bl	80061b0 <HAL_UARTEx_SetTxFifoThreshold>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000d56:	f000 f9a3 	bl	80010a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	4808      	ldr	r0, [pc, #32]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000d5e:	f005 fa65 	bl	800622c <HAL_UARTEx_SetRxFifoThreshold>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000d68:	f000 f99a 	bl	80010a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000d6c:	4804      	ldr	r0, [pc, #16]	; (8000d80 <MX_USART3_UART_Init+0x90>)
 8000d6e:	f005 f9e6 	bl	800613e <HAL_UARTEx_DisableFifoMode>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000d78:	f000 f992 	bl	80010a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d7c:	bf00      	nop
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20000448 	.word	0x20000448
 8000d84:	40004800 	.word	0x40004800

08000d88 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
	...

08000d98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b08c      	sub	sp, #48	; 0x30
 8000d9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9e:	f107 031c 	add.w	r3, r7, #28
 8000da2:	2200      	movs	r2, #0
 8000da4:	601a      	str	r2, [r3, #0]
 8000da6:	605a      	str	r2, [r3, #4]
 8000da8:	609a      	str	r2, [r3, #8]
 8000daa:	60da      	str	r2, [r3, #12]
 8000dac:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dae:	4b96      	ldr	r3, [pc, #600]	; (8001008 <MX_GPIO_Init+0x270>)
 8000db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db2:	4a95      	ldr	r2, [pc, #596]	; (8001008 <MX_GPIO_Init+0x270>)
 8000db4:	f043 0310 	orr.w	r3, r3, #16
 8000db8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dba:	4b93      	ldr	r3, [pc, #588]	; (8001008 <MX_GPIO_Init+0x270>)
 8000dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dbe:	f003 0310 	and.w	r3, r3, #16
 8000dc2:	61bb      	str	r3, [r7, #24]
 8000dc4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dc6:	4b90      	ldr	r3, [pc, #576]	; (8001008 <MX_GPIO_Init+0x270>)
 8000dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dca:	4a8f      	ldr	r2, [pc, #572]	; (8001008 <MX_GPIO_Init+0x270>)
 8000dcc:	f043 0304 	orr.w	r3, r3, #4
 8000dd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dd2:	4b8d      	ldr	r3, [pc, #564]	; (8001008 <MX_GPIO_Init+0x270>)
 8000dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dd6:	f003 0304 	and.w	r3, r3, #4
 8000dda:	617b      	str	r3, [r7, #20]
 8000ddc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dde:	4b8a      	ldr	r3, [pc, #552]	; (8001008 <MX_GPIO_Init+0x270>)
 8000de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000de2:	4a89      	ldr	r2, [pc, #548]	; (8001008 <MX_GPIO_Init+0x270>)
 8000de4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000de8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dea:	4b87      	ldr	r3, [pc, #540]	; (8001008 <MX_GPIO_Init+0x270>)
 8000dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000df2:	613b      	str	r3, [r7, #16]
 8000df4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df6:	4b84      	ldr	r3, [pc, #528]	; (8001008 <MX_GPIO_Init+0x270>)
 8000df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dfa:	4a83      	ldr	r2, [pc, #524]	; (8001008 <MX_GPIO_Init+0x270>)
 8000dfc:	f043 0301 	orr.w	r3, r3, #1
 8000e00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e02:	4b81      	ldr	r3, [pc, #516]	; (8001008 <MX_GPIO_Init+0x270>)
 8000e04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e0e:	4b7e      	ldr	r3, [pc, #504]	; (8001008 <MX_GPIO_Init+0x270>)
 8000e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e12:	4a7d      	ldr	r2, [pc, #500]	; (8001008 <MX_GPIO_Init+0x270>)
 8000e14:	f043 0302 	orr.w	r3, r3, #2
 8000e18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e1a:	4b7b      	ldr	r3, [pc, #492]	; (8001008 <MX_GPIO_Init+0x270>)
 8000e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e1e:	f003 0302 	and.w	r3, r3, #2
 8000e22:	60bb      	str	r3, [r7, #8]
 8000e24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e26:	4b78      	ldr	r3, [pc, #480]	; (8001008 <MX_GPIO_Init+0x270>)
 8000e28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e2a:	4a77      	ldr	r2, [pc, #476]	; (8001008 <MX_GPIO_Init+0x270>)
 8000e2c:	f043 0308 	orr.w	r3, r3, #8
 8000e30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e32:	4b75      	ldr	r3, [pc, #468]	; (8001008 <MX_GPIO_Init+0x270>)
 8000e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e36:	f003 0308 	and.w	r3, r3, #8
 8000e3a:	607b      	str	r3, [r7, #4]
 8000e3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f240 1105 	movw	r1, #261	; 0x105
 8000e44:	4871      	ldr	r0, [pc, #452]	; (800100c <MX_GPIO_Init+0x274>)
 8000e46:	f002 f865 	bl	8002f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f248 111c 	movw	r1, #33052	; 0x811c
 8000e50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e54:	f002 f85e 	bl	8002f14 <HAL_GPIO_WritePin>
                          |ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f24f 0134 	movw	r1, #61492	; 0xf034
 8000e5e:	486c      	ldr	r0, [pc, #432]	; (8001010 <MX_GPIO_Init+0x278>)
 8000e60:	f002 f858 	bl	8002f14 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 8000e64:	2200      	movs	r2, #0
 8000e66:	f242 0183 	movw	r1, #8323	; 0x2083
 8000e6a:	486a      	ldr	r0, [pc, #424]	; (8001014 <MX_GPIO_Init+0x27c>)
 8000e6c:	f002 f852 	bl	8002f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8000e70:	2200      	movs	r2, #0
 8000e72:	f44f 7110 	mov.w	r1, #576	; 0x240
 8000e76:	4868      	ldr	r0, [pc, #416]	; (8001018 <MX_GPIO_Init+0x280>)
 8000e78:	f002 f84c 	bl	8002f14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8000e7c:	f240 1305 	movw	r3, #261	; 0x105
 8000e80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e82:	2301      	movs	r3, #1
 8000e84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e86:	2300      	movs	r3, #0
 8000e88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e8e:	f107 031c 	add.w	r3, r7, #28
 8000e92:	4619      	mov	r1, r3
 8000e94:	485d      	ldr	r0, [pc, #372]	; (800100c <MX_GPIO_Init+0x274>)
 8000e96:	f001 feab 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin
                           ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 8000e9a:	237a      	movs	r3, #122	; 0x7a
 8000e9c:	61fb      	str	r3, [r7, #28]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e9e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ea2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ea8:	f107 031c 	add.w	r3, r7, #28
 8000eac:	4619      	mov	r1, r3
 8000eae:	4857      	ldr	r0, [pc, #348]	; (800100c <MX_GPIO_Init+0x274>)
 8000eb0:	f001 fe9e 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_EXTI13_Pin VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8000eb4:	f44f 5306 	mov.w	r3, #8576	; 0x2180
 8000eb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000eba:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ebe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ec4:	f107 031c 	add.w	r3, r7, #28
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4853      	ldr	r0, [pc, #332]	; (8001018 <MX_GPIO_Init+0x280>)
 8000ecc:	f001 fe90 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin ARD_D4_Pin ARD_D7_Pin SPBTLE_RF_RST_Pin
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8000ed0:	f248 131c 	movw	r3, #33052	; 0x811c
 8000ed4:	61fb      	str	r3, [r7, #28]
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eda:	2300      	movs	r3, #0
 8000edc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee2:	f107 031c 	add.w	r3, r7, #28
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eec:	f001 fe80 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ef4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ef8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efa:	2300      	movs	r3, #0
 8000efc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000efe:	f107 031c 	add.w	r3, r7, #28
 8000f02:	4619      	mov	r1, r3
 8000f04:	4842      	ldr	r0, [pc, #264]	; (8001010 <MX_GPIO_Init+0x278>)
 8000f06:	f001 fe73 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0e:	2302      	movs	r3, #2
 8000f10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f12:	2300      	movs	r3, #0
 8000f14:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f16:	2300      	movs	r3, #0
 8000f18:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000f1e:	f107 031c 	add.w	r3, r7, #28
 8000f22:	4619      	mov	r1, r3
 8000f24:	483a      	ldr	r0, [pc, #232]	; (8001010 <MX_GPIO_Init+0x278>)
 8000f26:	f001 fe63 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin SPSGRF_915_SDN_Pin
                           ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8000f2a:	f24b 0334 	movw	r3, #45108	; 0xb034
 8000f2e:	61fb      	str	r3, [r7, #28]
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f30:	2301      	movs	r3, #1
 8000f32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3c:	f107 031c 	add.w	r3, r7, #28
 8000f40:	4619      	mov	r1, r3
 8000f42:	4833      	ldr	r0, [pc, #204]	; (8001010 <MX_GPIO_Init+0x278>)
 8000f44:	f001 fe54 	bl	8002bf0 <HAL_GPIO_Init>
  //GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  //HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin
                           HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI2_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 8000f48:	f64d 4304 	movw	r3, #56324	; 0xdc04
 8000f4c:	61fb      	str	r3, [r7, #28]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f4e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000f52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f54:	2300      	movs	r3, #0
 8000f56:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f58:	f107 031c 	add.w	r3, r7, #28
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	482d      	ldr	r0, [pc, #180]	; (8001014 <MX_GPIO_Init+0x27c>)
 8000f60:	f001 fe46 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET_Pin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 8000f64:	f242 0383 	movw	r3, #8323	; 0x2083
 8000f68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f72:	2300      	movs	r3, #0
 8000f74:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f76:	f107 031c 	add.w	r3, r7, #28
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4825      	ldr	r0, [pc, #148]	; (8001014 <MX_GPIO_Init+0x27c>)
 8000f7e:	f001 fe37 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8000f82:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000f86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f90:	2300      	movs	r3, #0
 8000f92:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f94:	f107 031c 	add.w	r3, r7, #28
 8000f98:	4619      	mov	r1, r3
 8000f9a:	481f      	ldr	r0, [pc, #124]	; (8001018 <MX_GPIO_Init+0x280>)
 8000f9c:	f001 fe28 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8000fa0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000fa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000faa:	2300      	movs	r3, #0
 8000fac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000fae:	f107 031c 	add.w	r3, r7, #28
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fb8:	f001 fe1a 	bl	8002bf0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8000fbc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000fc0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000fce:	230a      	movs	r3, #10
 8000fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd2:	f107 031c 	add.w	r3, r7, #28
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fdc:	f001 fe08 	bl	8002bf0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	2017      	movs	r0, #23
 8000fe6:	f001 fcc0 	bl	800296a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000fea:	2017      	movs	r0, #23
 8000fec:	f001 fcd9 	bl	80029a2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	2028      	movs	r0, #40	; 0x28
 8000ff6:	f001 fcb8 	bl	800296a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ffa:	2028      	movs	r0, #40	; 0x28
 8000ffc:	f001 fcd1 	bl	80029a2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001000:	bf00      	nop
 8001002:	3730      	adds	r7, #48	; 0x30
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40021000 	.word	0x40021000
 800100c:	48001000 	.word	0x48001000
 8001010:	48000400 	.word	0x48000400
 8001014:	48000c00 	.word	0x48000c00
 8001018:	48000800 	.word	0x48000800

0800101c <MyLED2_init>:
*/



static void MyLED2_init(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
	//01: general purpose output
	//MODER Bit 29 and Bit 28
	//GPIOB->MODER &= ~(1 << 29);
	//GPIOB->MODER |= (1 << 28);
	// RESET both bits 29 and 28 to 0
	GPIOB->MODER &= ~(0x3 << 28);
 8001020:	4b16      	ldr	r3, [pc, #88]	; (800107c <MyLED2_init+0x60>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a15      	ldr	r2, [pc, #84]	; (800107c <MyLED2_init+0x60>)
 8001026:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800102a:	6013      	str	r3, [r2, #0]
	//SET the values
	GPIOB->MODER |= (0x1 << 28);
 800102c:	4b13      	ldr	r3, [pc, #76]	; (800107c <MyLED2_init+0x60>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a12      	ldr	r2, [pc, #72]	; (800107c <MyLED2_init+0x60>)
 8001032:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001036:	6013      	str	r3, [r2, #0]


	//configure the Output Type Register
	//0: Push-Pull
	//OTYPER Bit 14
	GPIOB->OTYPER &= ~(1 << 14);
 8001038:	4b10      	ldr	r3, [pc, #64]	; (800107c <MyLED2_init+0x60>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	4a0f      	ldr	r2, [pc, #60]	; (800107c <MyLED2_init+0x60>)
 800103e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001042:	6053      	str	r3, [r2, #4]
	//Configure the Speed Register
	//11: Very High Speed
	//OSPEEDR Bit 29 and Bit 28

	// RESET both bits 29 and 28 to 0
	GPIOB->OSPEEDR &= ~(0x3 << 28);
 8001044:	4b0d      	ldr	r3, [pc, #52]	; (800107c <MyLED2_init+0x60>)
 8001046:	689b      	ldr	r3, [r3, #8]
 8001048:	4a0c      	ldr	r2, [pc, #48]	; (800107c <MyLED2_init+0x60>)
 800104a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800104e:	6093      	str	r3, [r2, #8]
	//SET the values
	GPIOB->OSPEEDR |= (0x3 << 28);
 8001050:	4b0a      	ldr	r3, [pc, #40]	; (800107c <MyLED2_init+0x60>)
 8001052:	689b      	ldr	r3, [r3, #8]
 8001054:	4a09      	ldr	r2, [pc, #36]	; (800107c <MyLED2_init+0x60>)
 8001056:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 800105a:	6093      	str	r3, [r2, #8]

	//Configure pull-up/pull-down register
	//00: No pull-up/pull-down
	//PUPDR Bit 29 and Bit 28
	//RESET both bits 29 and 28 to 0
	GPIOB->PUPDR &= ~(0x3 << 28);
 800105c:	4b07      	ldr	r3, [pc, #28]	; (800107c <MyLED2_init+0x60>)
 800105e:	68db      	ldr	r3, [r3, #12]
 8001060:	4a06      	ldr	r2, [pc, #24]	; (800107c <MyLED2_init+0x60>)
 8001062:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001066:	60d3      	str	r3, [r2, #12]
	//SET the values
	GPIOB->PUPDR |= (0x0 << 28);
 8001068:	4b04      	ldr	r3, [pc, #16]	; (800107c <MyLED2_init+0x60>)
 800106a:	4a04      	ldr	r2, [pc, #16]	; (800107c <MyLED2_init+0x60>)
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	60d3      	str	r3, [r2, #12]
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	48000400 	.word	0x48000400

08001080 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	80fb      	strh	r3, [r7, #6]
	//set a flag to initiate SOS transmission
	SOS_transmission = 1;
 800108a:	4b04      	ldr	r3, [pc, #16]	; (800109c <HAL_GPIO_EXTI_Callback+0x1c>)
 800108c:	2201      	movs	r2, #1
 800108e:	601a      	str	r2, [r3, #0]

}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	20000028 	.word	0x20000028

080010a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010a4:	b672      	cpsid	i
}
 80010a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010a8:	e7fe      	b.n	80010a8 <Error_Handler+0x8>
	...

080010ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010b2:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <HAL_MspInit+0x44>)
 80010b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010b6:	4a0e      	ldr	r2, [pc, #56]	; (80010f0 <HAL_MspInit+0x44>)
 80010b8:	f043 0301 	orr.w	r3, r3, #1
 80010bc:	6613      	str	r3, [r2, #96]	; 0x60
 80010be:	4b0c      	ldr	r3, [pc, #48]	; (80010f0 <HAL_MspInit+0x44>)
 80010c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ca:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <HAL_MspInit+0x44>)
 80010cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010ce:	4a08      	ldr	r2, [pc, #32]	; (80010f0 <HAL_MspInit+0x44>)
 80010d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010d4:	6593      	str	r3, [r2, #88]	; 0x58
 80010d6:	4b06      	ldr	r3, [pc, #24]	; (80010f0 <HAL_MspInit+0x44>)
 80010d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010de:	603b      	str	r3, [r7, #0]
 80010e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010e2:	bf00      	nop
 80010e4:	370c      	adds	r7, #12
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	40021000 	.word	0x40021000

080010f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b08a      	sub	sp, #40	; 0x28
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]
 800110a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a15      	ldr	r2, [pc, #84]	; (8001168 <HAL_ADC_MspInit+0x74>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d123      	bne.n	800115e <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001116:	4b15      	ldr	r3, [pc, #84]	; (800116c <HAL_ADC_MspInit+0x78>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800111a:	4a14      	ldr	r2, [pc, #80]	; (800116c <HAL_ADC_MspInit+0x78>)
 800111c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001120:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001122:	4b12      	ldr	r3, [pc, #72]	; (800116c <HAL_ADC_MspInit+0x78>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001126:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800112a:	613b      	str	r3, [r7, #16]
 800112c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800112e:	4b0f      	ldr	r3, [pc, #60]	; (800116c <HAL_ADC_MspInit+0x78>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001132:	4a0e      	ldr	r2, [pc, #56]	; (800116c <HAL_ADC_MspInit+0x78>)
 8001134:	f043 0304 	orr.w	r3, r3, #4
 8001138:	64d3      	str	r3, [r2, #76]	; 0x4c
 800113a:	4b0c      	ldr	r3, [pc, #48]	; (800116c <HAL_ADC_MspInit+0x78>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800113e:	f003 0304 	and.w	r3, r3, #4
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001146:	233f      	movs	r3, #63	; 0x3f
 8001148:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800114a:	230b      	movs	r3, #11
 800114c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001152:	f107 0314 	add.w	r3, r7, #20
 8001156:	4619      	mov	r1, r3
 8001158:	4805      	ldr	r0, [pc, #20]	; (8001170 <HAL_ADC_MspInit+0x7c>)
 800115a:	f001 fd49 	bl	8002bf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800115e:	bf00      	nop
 8001160:	3728      	adds	r7, #40	; 0x28
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	50040000 	.word	0x50040000
 800116c:	40021000 	.word	0x40021000
 8001170:	48000800 	.word	0x48000800

08001174 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b0ae      	sub	sp, #184	; 0xb8
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800117c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	605a      	str	r2, [r3, #4]
 8001186:	609a      	str	r2, [r3, #8]
 8001188:	60da      	str	r2, [r3, #12]
 800118a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800118c:	f107 0310 	add.w	r3, r7, #16
 8001190:	2294      	movs	r2, #148	; 0x94
 8001192:	2100      	movs	r1, #0
 8001194:	4618      	mov	r0, r3
 8001196:	f005 f8d5 	bl	8006344 <memset>
  if(DFSDM1_Init == 0)
 800119a:	4b25      	ldr	r3, [pc, #148]	; (8001230 <HAL_DFSDM_ChannelMspInit+0xbc>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d142      	bne.n	8001228 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80011a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011a6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80011a8:	2300      	movs	r3, #0
 80011aa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011ae:	f107 0310 	add.w	r3, r7, #16
 80011b2:	4618      	mov	r0, r3
 80011b4:	f003 fc92 	bl	8004adc <HAL_RCCEx_PeriphCLKConfig>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80011be:	f7ff ff6f 	bl	80010a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80011c2:	4b1c      	ldr	r3, [pc, #112]	; (8001234 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80011c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011c6:	4a1b      	ldr	r2, [pc, #108]	; (8001234 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80011c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011cc:	6613      	str	r3, [r2, #96]	; 0x60
 80011ce:	4b19      	ldr	r3, [pc, #100]	; (8001234 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80011d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80011d6:	60fb      	str	r3, [r7, #12]
 80011d8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80011da:	4b16      	ldr	r3, [pc, #88]	; (8001234 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80011dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011de:	4a15      	ldr	r2, [pc, #84]	; (8001234 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80011e0:	f043 0310 	orr.w	r3, r3, #16
 80011e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011e6:	4b13      	ldr	r3, [pc, #76]	; (8001234 <HAL_DFSDM_ChannelMspInit+0xc0>)
 80011e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ea:	f003 0310 	and.w	r3, r3, #16
 80011ee:	60bb      	str	r3, [r7, #8]
 80011f0:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80011f2:	f44f 7320 	mov.w	r3, #640	; 0x280
 80011f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fa:	2302      	movs	r3, #2
 80011fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001206:	2300      	movs	r3, #0
 8001208:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800120c:	2306      	movs	r3, #6
 800120e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001212:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001216:	4619      	mov	r1, r3
 8001218:	4807      	ldr	r0, [pc, #28]	; (8001238 <HAL_DFSDM_ChannelMspInit+0xc4>)
 800121a:	f001 fce9 	bl	8002bf0 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 800121e:	4b04      	ldr	r3, [pc, #16]	; (8001230 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	3301      	adds	r3, #1
 8001224:	4a02      	ldr	r2, [pc, #8]	; (8001230 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001226:	6013      	str	r3, [r2, #0]
  }

}
 8001228:	bf00      	nop
 800122a:	37b8      	adds	r7, #184	; 0xb8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	200004dc 	.word	0x200004dc
 8001234:	40021000 	.word	0x40021000
 8001238:	48001000 	.word	0x48001000

0800123c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b0b0      	sub	sp, #192	; 0xc0
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001244:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
 800124c:	605a      	str	r2, [r3, #4]
 800124e:	609a      	str	r2, [r3, #8]
 8001250:	60da      	str	r2, [r3, #12]
 8001252:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001254:	f107 0318 	add.w	r3, r7, #24
 8001258:	2294      	movs	r2, #148	; 0x94
 800125a:	2100      	movs	r1, #0
 800125c:	4618      	mov	r0, r3
 800125e:	f005 f871 	bl	8006344 <memset>
  if(hi2c->Instance==I2C1)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a42      	ldr	r2, [pc, #264]	; (8001370 <HAL_I2C_MspInit+0x134>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d13c      	bne.n	80012e6 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800126c:	2340      	movs	r3, #64	; 0x40
 800126e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001270:	2300      	movs	r3, #0
 8001272:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001274:	f107 0318 	add.w	r3, r7, #24
 8001278:	4618      	mov	r0, r3
 800127a:	f003 fc2f 	bl	8004adc <HAL_RCCEx_PeriphCLKConfig>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001284:	f7ff ff0c 	bl	80010a0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001288:	4b3a      	ldr	r3, [pc, #232]	; (8001374 <HAL_I2C_MspInit+0x138>)
 800128a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800128c:	4a39      	ldr	r2, [pc, #228]	; (8001374 <HAL_I2C_MspInit+0x138>)
 800128e:	f043 0302 	orr.w	r3, r3, #2
 8001292:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001294:	4b37      	ldr	r3, [pc, #220]	; (8001374 <HAL_I2C_MspInit+0x138>)
 8001296:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001298:	f003 0302 	and.w	r3, r3, #2
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80012a0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012a8:	2312      	movs	r3, #18
 80012aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012ae:	2301      	movs	r3, #1
 80012b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b4:	2303      	movs	r3, #3
 80012b6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012ba:	2304      	movs	r3, #4
 80012bc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80012c4:	4619      	mov	r1, r3
 80012c6:	482c      	ldr	r0, [pc, #176]	; (8001378 <HAL_I2C_MspInit+0x13c>)
 80012c8:	f001 fc92 	bl	8002bf0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012cc:	4b29      	ldr	r3, [pc, #164]	; (8001374 <HAL_I2C_MspInit+0x138>)
 80012ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d0:	4a28      	ldr	r2, [pc, #160]	; (8001374 <HAL_I2C_MspInit+0x138>)
 80012d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012d6:	6593      	str	r3, [r2, #88]	; 0x58
 80012d8:	4b26      	ldr	r3, [pc, #152]	; (8001374 <HAL_I2C_MspInit+0x138>)
 80012da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012e0:	613b      	str	r3, [r7, #16]
 80012e2:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80012e4:	e040      	b.n	8001368 <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a24      	ldr	r2, [pc, #144]	; (800137c <HAL_I2C_MspInit+0x140>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d13b      	bne.n	8001368 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80012f0:	2380      	movs	r3, #128	; 0x80
 80012f2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80012f4:	2300      	movs	r3, #0
 80012f6:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012f8:	f107 0318 	add.w	r3, r7, #24
 80012fc:	4618      	mov	r0, r3
 80012fe:	f003 fbed 	bl	8004adc <HAL_RCCEx_PeriphCLKConfig>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8001308:	f7ff feca 	bl	80010a0 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800130c:	4b19      	ldr	r3, [pc, #100]	; (8001374 <HAL_I2C_MspInit+0x138>)
 800130e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001310:	4a18      	ldr	r2, [pc, #96]	; (8001374 <HAL_I2C_MspInit+0x138>)
 8001312:	f043 0302 	orr.w	r3, r3, #2
 8001316:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001318:	4b16      	ldr	r3, [pc, #88]	; (8001374 <HAL_I2C_MspInit+0x138>)
 800131a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131c:	f003 0302 	and.w	r3, r3, #2
 8001320:	60fb      	str	r3, [r7, #12]
 8001322:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001324:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001328:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800132c:	2312      	movs	r3, #18
 800132e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001332:	2301      	movs	r3, #1
 8001334:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001338:	2303      	movs	r3, #3
 800133a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800133e:	2304      	movs	r3, #4
 8001340:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001344:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001348:	4619      	mov	r1, r3
 800134a:	480b      	ldr	r0, [pc, #44]	; (8001378 <HAL_I2C_MspInit+0x13c>)
 800134c:	f001 fc50 	bl	8002bf0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001350:	4b08      	ldr	r3, [pc, #32]	; (8001374 <HAL_I2C_MspInit+0x138>)
 8001352:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001354:	4a07      	ldr	r2, [pc, #28]	; (8001374 <HAL_I2C_MspInit+0x138>)
 8001356:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800135a:	6593      	str	r3, [r2, #88]	; 0x58
 800135c:	4b05      	ldr	r3, [pc, #20]	; (8001374 <HAL_I2C_MspInit+0x138>)
 800135e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001360:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001364:	60bb      	str	r3, [r7, #8]
 8001366:	68bb      	ldr	r3, [r7, #8]
}
 8001368:	bf00      	nop
 800136a:	37c0      	adds	r7, #192	; 0xc0
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40005400 	.word	0x40005400
 8001374:	40021000 	.word	0x40021000
 8001378:	48000400 	.word	0x48000400
 800137c:	40005800 	.word	0x40005800

08001380 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b0b0      	sub	sp, #192	; 0xc0
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001388:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
 8001390:	605a      	str	r2, [r3, #4]
 8001392:	609a      	str	r2, [r3, #8]
 8001394:	60da      	str	r2, [r3, #12]
 8001396:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001398:	f107 0318 	add.w	r3, r7, #24
 800139c:	2294      	movs	r2, #148	; 0x94
 800139e:	2100      	movs	r1, #0
 80013a0:	4618      	mov	r0, r3
 80013a2:	f004 ffcf 	bl	8006344 <memset>
  if(hospi->Instance==OCTOSPI1)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a28      	ldr	r2, [pc, #160]	; (800144c <HAL_OSPI_MspInit+0xcc>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d149      	bne.n	8001444 <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 80013b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80013b4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 80013b6:	2300      	movs	r3, #0
 80013b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013bc:	f107 0318 	add.w	r3, r7, #24
 80013c0:	4618      	mov	r0, r3
 80013c2:	f003 fb8b 	bl	8004adc <HAL_RCCEx_PeriphCLKConfig>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 80013cc:	f7ff fe68 	bl	80010a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 80013d0:	4b1f      	ldr	r3, [pc, #124]	; (8001450 <HAL_OSPI_MspInit+0xd0>)
 80013d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d4:	4a1e      	ldr	r2, [pc, #120]	; (8001450 <HAL_OSPI_MspInit+0xd0>)
 80013d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80013da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013dc:	4b1c      	ldr	r3, [pc, #112]	; (8001450 <HAL_OSPI_MspInit+0xd0>)
 80013de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013e4:	617b      	str	r3, [r7, #20]
 80013e6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 80013e8:	4b19      	ldr	r3, [pc, #100]	; (8001450 <HAL_OSPI_MspInit+0xd0>)
 80013ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013ec:	4a18      	ldr	r2, [pc, #96]	; (8001450 <HAL_OSPI_MspInit+0xd0>)
 80013ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013f2:	6513      	str	r3, [r2, #80]	; 0x50
 80013f4:	4b16      	ldr	r3, [pc, #88]	; (8001450 <HAL_OSPI_MspInit+0xd0>)
 80013f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80013f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013fc:	613b      	str	r3, [r7, #16]
 80013fe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001400:	4b13      	ldr	r3, [pc, #76]	; (8001450 <HAL_OSPI_MspInit+0xd0>)
 8001402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001404:	4a12      	ldr	r2, [pc, #72]	; (8001450 <HAL_OSPI_MspInit+0xd0>)
 8001406:	f043 0310 	orr.w	r3, r3, #16
 800140a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800140c:	4b10      	ldr	r3, [pc, #64]	; (8001450 <HAL_OSPI_MspInit+0xd0>)
 800140e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001410:	f003 0310 	and.w	r3, r3, #16
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001418:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800141c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001420:	2302      	movs	r3, #2
 8001422:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800142c:	2303      	movs	r3, #3
 800142e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001432:	230a      	movs	r3, #10
 8001434:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001438:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800143c:	4619      	mov	r1, r3
 800143e:	4805      	ldr	r0, [pc, #20]	; (8001454 <HAL_OSPI_MspInit+0xd4>)
 8001440:	f001 fbd6 	bl	8002bf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 8001444:	bf00      	nop
 8001446:	37c0      	adds	r7, #192	; 0xc0
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	a0001000 	.word	0xa0001000
 8001450:	40021000 	.word	0x40021000
 8001454:	48001000 	.word	0x48001000

08001458 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b08c      	sub	sp, #48	; 0x30
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001460:	f107 031c 	add.w	r3, r7, #28
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	609a      	str	r2, [r3, #8]
 800146c:	60da      	str	r2, [r3, #12]
 800146e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a2f      	ldr	r2, [pc, #188]	; (8001534 <HAL_SPI_MspInit+0xdc>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d129      	bne.n	80014ce <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800147a:	4b2f      	ldr	r3, [pc, #188]	; (8001538 <HAL_SPI_MspInit+0xe0>)
 800147c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800147e:	4a2e      	ldr	r2, [pc, #184]	; (8001538 <HAL_SPI_MspInit+0xe0>)
 8001480:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001484:	6613      	str	r3, [r2, #96]	; 0x60
 8001486:	4b2c      	ldr	r3, [pc, #176]	; (8001538 <HAL_SPI_MspInit+0xe0>)
 8001488:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800148a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800148e:	61bb      	str	r3, [r7, #24]
 8001490:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001492:	4b29      	ldr	r3, [pc, #164]	; (8001538 <HAL_SPI_MspInit+0xe0>)
 8001494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001496:	4a28      	ldr	r2, [pc, #160]	; (8001538 <HAL_SPI_MspInit+0xe0>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800149e:	4b26      	ldr	r3, [pc, #152]	; (8001538 <HAL_SPI_MspInit+0xe0>)
 80014a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a2:	f003 0301 	and.w	r3, r3, #1
 80014a6:	617b      	str	r3, [r7, #20]
 80014a8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80014aa:	23e0      	movs	r3, #224	; 0xe0
 80014ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ae:	2302      	movs	r3, #2
 80014b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b6:	2303      	movs	r3, #3
 80014b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014ba:	2305      	movs	r3, #5
 80014bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014be:	f107 031c 	add.w	r3, r7, #28
 80014c2:	4619      	mov	r1, r3
 80014c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014c8:	f001 fb92 	bl	8002bf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80014cc:	e02d      	b.n	800152a <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a1a      	ldr	r2, [pc, #104]	; (800153c <HAL_SPI_MspInit+0xe4>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d128      	bne.n	800152a <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80014d8:	4b17      	ldr	r3, [pc, #92]	; (8001538 <HAL_SPI_MspInit+0xe0>)
 80014da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014dc:	4a16      	ldr	r2, [pc, #88]	; (8001538 <HAL_SPI_MspInit+0xe0>)
 80014de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014e2:	6593      	str	r3, [r2, #88]	; 0x58
 80014e4:	4b14      	ldr	r3, [pc, #80]	; (8001538 <HAL_SPI_MspInit+0xe0>)
 80014e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80014ec:	613b      	str	r3, [r7, #16]
 80014ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f0:	4b11      	ldr	r3, [pc, #68]	; (8001538 <HAL_SPI_MspInit+0xe0>)
 80014f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014f4:	4a10      	ldr	r2, [pc, #64]	; (8001538 <HAL_SPI_MspInit+0xe0>)
 80014f6:	f043 0304 	orr.w	r3, r3, #4
 80014fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014fc:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <HAL_SPI_MspInit+0xe0>)
 80014fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001500:	f003 0304 	and.w	r3, r3, #4
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001508:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800150c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150e:	2302      	movs	r3, #2
 8001510:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001512:	2300      	movs	r3, #0
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001516:	2303      	movs	r3, #3
 8001518:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800151a:	2306      	movs	r3, #6
 800151c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800151e:	f107 031c 	add.w	r3, r7, #28
 8001522:	4619      	mov	r1, r3
 8001524:	4806      	ldr	r0, [pc, #24]	; (8001540 <HAL_SPI_MspInit+0xe8>)
 8001526:	f001 fb63 	bl	8002bf0 <HAL_GPIO_Init>
}
 800152a:	bf00      	nop
 800152c:	3730      	adds	r7, #48	; 0x30
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40013000 	.word	0x40013000
 8001538:	40021000 	.word	0x40021000
 800153c:	40003c00 	.word	0x40003c00
 8001540:	48000800 	.word	0x48000800

08001544 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b0b4      	sub	sp, #208	; 0xd0
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
 800155a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800155c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001560:	2294      	movs	r2, #148	; 0x94
 8001562:	2100      	movs	r1, #0
 8001564:	4618      	mov	r0, r3
 8001566:	f004 feed 	bl	8006344 <memset>
  if(huart->Instance==UART4)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a83      	ldr	r2, [pc, #524]	; (800177c <HAL_UART_MspInit+0x238>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d13c      	bne.n	80015ee <HAL_UART_MspInit+0xaa>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001574:	2308      	movs	r3, #8
 8001576:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001578:	2300      	movs	r3, #0
 800157a:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800157c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001580:	4618      	mov	r0, r3
 8001582:	f003 faab 	bl	8004adc <HAL_RCCEx_PeriphCLKConfig>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800158c:	f7ff fd88 	bl	80010a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001590:	4b7b      	ldr	r3, [pc, #492]	; (8001780 <HAL_UART_MspInit+0x23c>)
 8001592:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001594:	4a7a      	ldr	r2, [pc, #488]	; (8001780 <HAL_UART_MspInit+0x23c>)
 8001596:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800159a:	6593      	str	r3, [r2, #88]	; 0x58
 800159c:	4b78      	ldr	r3, [pc, #480]	; (8001780 <HAL_UART_MspInit+0x23c>)
 800159e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80015a4:	627b      	str	r3, [r7, #36]	; 0x24
 80015a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a8:	4b75      	ldr	r3, [pc, #468]	; (8001780 <HAL_UART_MspInit+0x23c>)
 80015aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ac:	4a74      	ldr	r2, [pc, #464]	; (8001780 <HAL_UART_MspInit+0x23c>)
 80015ae:	f043 0301 	orr.w	r3, r3, #1
 80015b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015b4:	4b72      	ldr	r3, [pc, #456]	; (8001780 <HAL_UART_MspInit+0x23c>)
 80015b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015b8:	f003 0301 	and.w	r3, r3, #1
 80015bc:	623b      	str	r3, [r7, #32]
 80015be:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80015c0:	2303      	movs	r3, #3
 80015c2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c6:	2302      	movs	r3, #2
 80015c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015d2:	2303      	movs	r3, #3
 80015d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80015d8:	2308      	movs	r3, #8
 80015da:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015de:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80015e2:	4619      	mov	r1, r3
 80015e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015e8:	f001 fb02 	bl	8002bf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80015ec:	e0c2      	b.n	8001774 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART1)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4a64      	ldr	r2, [pc, #400]	; (8001784 <HAL_UART_MspInit+0x240>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d13b      	bne.n	8001670 <HAL_UART_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80015f8:	2301      	movs	r3, #1
 80015fa:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80015fc:	2300      	movs	r3, #0
 80015fe:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001600:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001604:	4618      	mov	r0, r3
 8001606:	f003 fa69 	bl	8004adc <HAL_RCCEx_PeriphCLKConfig>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8001610:	f7ff fd46 	bl	80010a0 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001614:	4b5a      	ldr	r3, [pc, #360]	; (8001780 <HAL_UART_MspInit+0x23c>)
 8001616:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001618:	4a59      	ldr	r2, [pc, #356]	; (8001780 <HAL_UART_MspInit+0x23c>)
 800161a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800161e:	6613      	str	r3, [r2, #96]	; 0x60
 8001620:	4b57      	ldr	r3, [pc, #348]	; (8001780 <HAL_UART_MspInit+0x23c>)
 8001622:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001624:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001628:	61fb      	str	r3, [r7, #28]
 800162a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800162c:	4b54      	ldr	r3, [pc, #336]	; (8001780 <HAL_UART_MspInit+0x23c>)
 800162e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001630:	4a53      	ldr	r2, [pc, #332]	; (8001780 <HAL_UART_MspInit+0x23c>)
 8001632:	f043 0302 	orr.w	r3, r3, #2
 8001636:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001638:	4b51      	ldr	r3, [pc, #324]	; (8001780 <HAL_UART_MspInit+0x23c>)
 800163a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800163c:	f003 0302 	and.w	r3, r3, #2
 8001640:	61bb      	str	r3, [r7, #24]
 8001642:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001644:	23c0      	movs	r3, #192	; 0xc0
 8001646:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164a:	2302      	movs	r3, #2
 800164c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001650:	2300      	movs	r3, #0
 8001652:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001656:	2303      	movs	r3, #3
 8001658:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800165c:	2307      	movs	r3, #7
 800165e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001662:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001666:	4619      	mov	r1, r3
 8001668:	4847      	ldr	r0, [pc, #284]	; (8001788 <HAL_UART_MspInit+0x244>)
 800166a:	f001 fac1 	bl	8002bf0 <HAL_GPIO_Init>
}
 800166e:	e081      	b.n	8001774 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART2)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a45      	ldr	r2, [pc, #276]	; (800178c <HAL_UART_MspInit+0x248>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d13b      	bne.n	80016f2 <HAL_UART_MspInit+0x1ae>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800167a:	2302      	movs	r3, #2
 800167c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800167e:	2300      	movs	r3, #0
 8001680:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001682:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001686:	4618      	mov	r0, r3
 8001688:	f003 fa28 	bl	8004adc <HAL_RCCEx_PeriphCLKConfig>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <HAL_UART_MspInit+0x152>
      Error_Handler();
 8001692:	f7ff fd05 	bl	80010a0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001696:	4b3a      	ldr	r3, [pc, #232]	; (8001780 <HAL_UART_MspInit+0x23c>)
 8001698:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800169a:	4a39      	ldr	r2, [pc, #228]	; (8001780 <HAL_UART_MspInit+0x23c>)
 800169c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016a0:	6593      	str	r3, [r2, #88]	; 0x58
 80016a2:	4b37      	ldr	r3, [pc, #220]	; (8001780 <HAL_UART_MspInit+0x23c>)
 80016a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016aa:	617b      	str	r3, [r7, #20]
 80016ac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016ae:	4b34      	ldr	r3, [pc, #208]	; (8001780 <HAL_UART_MspInit+0x23c>)
 80016b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b2:	4a33      	ldr	r2, [pc, #204]	; (8001780 <HAL_UART_MspInit+0x23c>)
 80016b4:	f043 0308 	orr.w	r3, r3, #8
 80016b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ba:	4b31      	ldr	r3, [pc, #196]	; (8001780 <HAL_UART_MspInit+0x23c>)
 80016bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016be:	f003 0308 	and.w	r3, r3, #8
 80016c2:	613b      	str	r3, [r7, #16]
 80016c4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80016c6:	2378      	movs	r3, #120	; 0x78
 80016c8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016cc:	2302      	movs	r3, #2
 80016ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d8:	2303      	movs	r3, #3
 80016da:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016de:	2307      	movs	r3, #7
 80016e0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016e4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80016e8:	4619      	mov	r1, r3
 80016ea:	4829      	ldr	r0, [pc, #164]	; (8001790 <HAL_UART_MspInit+0x24c>)
 80016ec:	f001 fa80 	bl	8002bf0 <HAL_GPIO_Init>
}
 80016f0:	e040      	b.n	8001774 <HAL_UART_MspInit+0x230>
  else if(huart->Instance==USART3)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a27      	ldr	r2, [pc, #156]	; (8001794 <HAL_UART_MspInit+0x250>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d13b      	bne.n	8001774 <HAL_UART_MspInit+0x230>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80016fc:	2304      	movs	r3, #4
 80016fe:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001700:	2300      	movs	r3, #0
 8001702:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001704:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001708:	4618      	mov	r0, r3
 800170a:	f003 f9e7 	bl	8004adc <HAL_RCCEx_PeriphCLKConfig>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <HAL_UART_MspInit+0x1d4>
      Error_Handler();
 8001714:	f7ff fcc4 	bl	80010a0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001718:	4b19      	ldr	r3, [pc, #100]	; (8001780 <HAL_UART_MspInit+0x23c>)
 800171a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800171c:	4a18      	ldr	r2, [pc, #96]	; (8001780 <HAL_UART_MspInit+0x23c>)
 800171e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001722:	6593      	str	r3, [r2, #88]	; 0x58
 8001724:	4b16      	ldr	r3, [pc, #88]	; (8001780 <HAL_UART_MspInit+0x23c>)
 8001726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001728:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800172c:	60fb      	str	r3, [r7, #12]
 800172e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001730:	4b13      	ldr	r3, [pc, #76]	; (8001780 <HAL_UART_MspInit+0x23c>)
 8001732:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001734:	4a12      	ldr	r2, [pc, #72]	; (8001780 <HAL_UART_MspInit+0x23c>)
 8001736:	f043 0308 	orr.w	r3, r3, #8
 800173a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800173c:	4b10      	ldr	r3, [pc, #64]	; (8001780 <HAL_UART_MspInit+0x23c>)
 800173e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001740:	f003 0308 	and.w	r3, r3, #8
 8001744:	60bb      	str	r3, [r7, #8]
 8001746:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001748:	f44f 7340 	mov.w	r3, #768	; 0x300
 800174c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001750:	2302      	movs	r3, #2
 8001752:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175c:	2303      	movs	r3, #3
 800175e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001762:	2307      	movs	r3, #7
 8001764:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001768:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800176c:	4619      	mov	r1, r3
 800176e:	4808      	ldr	r0, [pc, #32]	; (8001790 <HAL_UART_MspInit+0x24c>)
 8001770:	f001 fa3e 	bl	8002bf0 <HAL_GPIO_Init>
}
 8001774:	bf00      	nop
 8001776:	37d0      	adds	r7, #208	; 0xd0
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40004c00 	.word	0x40004c00
 8001780:	40021000 	.word	0x40021000
 8001784:	40013800 	.word	0x40013800
 8001788:	48000400 	.word	0x48000400
 800178c:	40004400 	.word	0x40004400
 8001790:	48000c00 	.word	0x48000c00
 8001794:	40004800 	.word	0x40004800

08001798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800179c:	e7fe      	b.n	800179c <NMI_Handler+0x4>

0800179e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800179e:	b480      	push	{r7}
 80017a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017a2:	e7fe      	b.n	80017a2 <HardFault_Handler+0x4>

080017a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017a8:	e7fe      	b.n	80017a8 <MemManage_Handler+0x4>

080017aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017aa:	b480      	push	{r7}
 80017ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ae:	e7fe      	b.n	80017ae <BusFault_Handler+0x4>

080017b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017b4:	e7fe      	b.n	80017b4 <UsageFault_Handler+0x4>

080017b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017b6:	b480      	push	{r7}
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017ba:	bf00      	nop
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017c8:	bf00      	nop
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr

080017d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017e4:	f000 f8c0 	bl	8001968 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017e8:	bf00      	nop
 80017ea:	bd80      	pop	{r7, pc}

080017ec <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 80017f0:	2020      	movs	r0, #32
 80017f2:	f001 fba7 	bl	8002f44 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 80017f6:	2040      	movs	r0, #64	; 0x40
 80017f8:	f001 fba4 	bl	8002f44 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 80017fc:	2080      	movs	r0, #128	; 0x80
 80017fe:	f001 fba1 	bl	8002f44 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001802:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001806:	f001 fb9d 	bl	8002f44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}

0800180e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 8001812:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001816:	f001 fb95 	bl	8002f44 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 800181a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800181e:	f001 fb91 	bl	8002f44 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 8001822:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001826:	f001 fb8d 	bl	8002f44 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 800182a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800182e:	f001 fb89 	bl	8002f44 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001832:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001836:	f001 fb85 	bl	8002f44 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 800183a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800183e:	f001 fb81 	bl	8002f44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
	...

08001848 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800184c:	4b06      	ldr	r3, [pc, #24]	; (8001868 <SystemInit+0x20>)
 800184e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001852:	4a05      	ldr	r2, [pc, #20]	; (8001868 <SystemInit+0x20>)
 8001854:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001858:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800185c:	bf00      	nop
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	e000ed00 	.word	0xe000ed00

0800186c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800186c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001870:	f7ff ffea 	bl	8001848 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001874:	480c      	ldr	r0, [pc, #48]	; (80018a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001876:	490d      	ldr	r1, [pc, #52]	; (80018ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001878:	4a0d      	ldr	r2, [pc, #52]	; (80018b0 <LoopForever+0xe>)
  movs r3, #0
 800187a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800187c:	e002      	b.n	8001884 <LoopCopyDataInit>

0800187e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800187e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001880:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001882:	3304      	adds	r3, #4

08001884 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001884:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001886:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001888:	d3f9      	bcc.n	800187e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800188a:	4a0a      	ldr	r2, [pc, #40]	; (80018b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800188c:	4c0a      	ldr	r4, [pc, #40]	; (80018b8 <LoopForever+0x16>)
  movs r3, #0
 800188e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001890:	e001      	b.n	8001896 <LoopFillZerobss>

08001892 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001892:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001894:	3204      	adds	r2, #4

08001896 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001896:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001898:	d3fb      	bcc.n	8001892 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800189a:	f004 fd5b 	bl	8006354 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800189e:	f7fe fe2b 	bl	80004f8 <main>

080018a2 <LoopForever>:

LoopForever:
    b LoopForever
 80018a2:	e7fe      	b.n	80018a2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80018a4:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80018a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018ac:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80018b0:	08006434 	.word	0x08006434
  ldr r2, =_sbss
 80018b4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80018b8:	20000508 	.word	0x20000508

080018bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018bc:	e7fe      	b.n	80018bc <ADC1_IRQHandler>

080018be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b082      	sub	sp, #8
 80018c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018c4:	2300      	movs	r3, #0
 80018c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018c8:	2003      	movs	r0, #3
 80018ca:	f001 f843 	bl	8002954 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018ce:	2000      	movs	r0, #0
 80018d0:	f000 f80e 	bl	80018f0 <HAL_InitTick>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d002      	beq.n	80018e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	71fb      	strb	r3, [r7, #7]
 80018de:	e001      	b.n	80018e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018e0:	f7ff fbe4 	bl	80010ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018e4:	79fb      	ldrb	r3, [r7, #7]
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
	...

080018f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018f8:	2300      	movs	r3, #0
 80018fa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80018fc:	4b17      	ldr	r3, [pc, #92]	; (800195c <HAL_InitTick+0x6c>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d023      	beq.n	800194c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001904:	4b16      	ldr	r3, [pc, #88]	; (8001960 <HAL_InitTick+0x70>)
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	4b14      	ldr	r3, [pc, #80]	; (800195c <HAL_InitTick+0x6c>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	4619      	mov	r1, r3
 800190e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001912:	fbb3 f3f1 	udiv	r3, r3, r1
 8001916:	fbb2 f3f3 	udiv	r3, r2, r3
 800191a:	4618      	mov	r0, r3
 800191c:	f001 f84f 	bl	80029be <HAL_SYSTICK_Config>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d10f      	bne.n	8001946 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2b0f      	cmp	r3, #15
 800192a:	d809      	bhi.n	8001940 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800192c:	2200      	movs	r2, #0
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	f04f 30ff 	mov.w	r0, #4294967295
 8001934:	f001 f819 	bl	800296a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001938:	4a0a      	ldr	r2, [pc, #40]	; (8001964 <HAL_InitTick+0x74>)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6013      	str	r3, [r2, #0]
 800193e:	e007      	b.n	8001950 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	73fb      	strb	r3, [r7, #15]
 8001944:	e004      	b.n	8001950 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	73fb      	strb	r3, [r7, #15]
 800194a:	e001      	b.n	8001950 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001950:	7bfb      	ldrb	r3, [r7, #15]
}
 8001952:	4618      	mov	r0, r3
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000008 	.word	0x20000008
 8001960:	20000000 	.word	0x20000000
 8001964:	20000004 	.word	0x20000004

08001968 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800196c:	4b06      	ldr	r3, [pc, #24]	; (8001988 <HAL_IncTick+0x20>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	461a      	mov	r2, r3
 8001972:	4b06      	ldr	r3, [pc, #24]	; (800198c <HAL_IncTick+0x24>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4413      	add	r3, r2
 8001978:	4a04      	ldr	r2, [pc, #16]	; (800198c <HAL_IncTick+0x24>)
 800197a:	6013      	str	r3, [r2, #0]
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	20000008 	.word	0x20000008
 800198c:	200004e0 	.word	0x200004e0

08001990 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  return uwTick;
 8001994:	4b03      	ldr	r3, [pc, #12]	; (80019a4 <HAL_GetTick+0x14>)
 8001996:	681b      	ldr	r3, [r3, #0]
}
 8001998:	4618      	mov	r0, r3
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	200004e0 	.word	0x200004e0

080019a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019b0:	f7ff ffee 	bl	8001990 <HAL_GetTick>
 80019b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019c0:	d005      	beq.n	80019ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80019c2:	4b0a      	ldr	r3, [pc, #40]	; (80019ec <HAL_Delay+0x44>)
 80019c4:	781b      	ldrb	r3, [r3, #0]
 80019c6:	461a      	mov	r2, r3
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	4413      	add	r3, r2
 80019cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019ce:	bf00      	nop
 80019d0:	f7ff ffde 	bl	8001990 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d8f7      	bhi.n	80019d0 <HAL_Delay+0x28>
  {
  }
}
 80019e0:	bf00      	nop
 80019e2:	bf00      	nop
 80019e4:	3710      	adds	r7, #16
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000008 	.word	0x20000008

080019f0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	431a      	orrs	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	609a      	str	r2, [r3, #8]
}
 8001a0a:	bf00      	nop
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001a16:	b480      	push	{r7}
 8001a18:	b083      	sub	sp, #12
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
 8001a1e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	431a      	orrs	r2, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
}
 8001a30:	bf00      	nop
 8001a32:	370c      	adds	r7, #12
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr

08001a3c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b087      	sub	sp, #28
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
 8001a64:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	3360      	adds	r3, #96	; 0x60
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	4413      	add	r3, r2
 8001a72:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	4b08      	ldr	r3, [pc, #32]	; (8001a9c <LL_ADC_SetOffset+0x44>)
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001a82:	683a      	ldr	r2, [r7, #0]
 8001a84:	430a      	orrs	r2, r1
 8001a86:	4313      	orrs	r3, r2
 8001a88:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001a90:	bf00      	nop
 8001a92:	371c      	adds	r7, #28
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	03fff000 	.word	0x03fff000

08001aa0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	3360      	adds	r3, #96	; 0x60
 8001aae:	461a      	mov	r2, r3
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	4413      	add	r3, r2
 8001ab6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3714      	adds	r7, #20
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b087      	sub	sp, #28
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	3360      	adds	r3, #96	; 0x60
 8001adc:	461a      	mov	r2, r3
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	4413      	add	r3, r2
 8001ae4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	431a      	orrs	r2, r3
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001af6:	bf00      	nop
 8001af8:	371c      	adds	r7, #28
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr

08001b02 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001b02:	b480      	push	{r7}
 8001b04:	b083      	sub	sp, #12
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
 8001b0a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	695b      	ldr	r3, [r3, #20]
 8001b10:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	431a      	orrs	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	615a      	str	r2, [r3, #20]
}
 8001b1c:	bf00      	nop
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b087      	sub	sp, #28
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	3330      	adds	r3, #48	; 0x30
 8001b38:	461a      	mov	r2, r3
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	0a1b      	lsrs	r3, r3, #8
 8001b3e:	009b      	lsls	r3, r3, #2
 8001b40:	f003 030c 	and.w	r3, r3, #12
 8001b44:	4413      	add	r3, r2
 8001b46:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	f003 031f 	and.w	r3, r3, #31
 8001b52:	211f      	movs	r1, #31
 8001b54:	fa01 f303 	lsl.w	r3, r1, r3
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	401a      	ands	r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	0e9b      	lsrs	r3, r3, #26
 8001b60:	f003 011f 	and.w	r1, r3, #31
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	f003 031f 	and.w	r3, r3, #31
 8001b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6e:	431a      	orrs	r2, r3
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001b74:	bf00      	nop
 8001b76:	371c      	adds	r7, #28
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b087      	sub	sp, #28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	3314      	adds	r3, #20
 8001b90:	461a      	mov	r2, r3
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	0e5b      	lsrs	r3, r3, #25
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	4413      	add	r3, r2
 8001b9e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	0d1b      	lsrs	r3, r3, #20
 8001ba8:	f003 031f 	and.w	r3, r3, #31
 8001bac:	2107      	movs	r1, #7
 8001bae:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	401a      	ands	r2, r3
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	0d1b      	lsrs	r3, r3, #20
 8001bba:	f003 031f 	and.w	r3, r3, #31
 8001bbe:	6879      	ldr	r1, [r7, #4]
 8001bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc4:	431a      	orrs	r2, r3
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001bca:	bf00      	nop
 8001bcc:	371c      	adds	r7, #28
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
	...

08001bd8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b085      	sub	sp, #20
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	401a      	ands	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	f003 0318 	and.w	r3, r3, #24
 8001bfa:	4908      	ldr	r1, [pc, #32]	; (8001c1c <LL_ADC_SetChannelSingleDiff+0x44>)
 8001bfc:	40d9      	lsrs	r1, r3
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	400b      	ands	r3, r1
 8001c02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c06:	431a      	orrs	r2, r3
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001c0e:	bf00      	nop
 8001c10:	3714      	adds	r7, #20
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	0007ffff 	.word	0x0007ffff

08001c20 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001c30:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c34:	687a      	ldr	r2, [r7, #4]
 8001c36:	6093      	str	r3, [r2, #8]
}
 8001c38:	bf00      	nop
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001c54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001c58:	d101      	bne.n	8001c5e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e000      	b.n	8001c60 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001c5e:	2300      	movs	r3, #0
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	370c      	adds	r7, #12
 8001c64:	46bd      	mov	sp, r7
 8001c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6a:	4770      	bx	lr

08001c6c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001c7c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c80:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ca4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001ca8:	d101      	bne.n	8001cae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001caa:	2301      	movs	r3, #1
 8001cac:	e000      	b.n	8001cb0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001cae:	2300      	movs	r3, #0
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	f003 0301 	and.w	r3, r3, #1
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d101      	bne.n	8001cd4 <LL_ADC_IsEnabled+0x18>
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e000      	b.n	8001cd6 <LL_ADC_IsEnabled+0x1a>
 8001cd4:	2300      	movs	r3, #0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr

08001ce2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	b083      	sub	sp, #12
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	f003 0304 	and.w	r3, r3, #4
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	d101      	bne.n	8001cfa <LL_ADC_REG_IsConversionOngoing+0x18>
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e000      	b.n	8001cfc <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	370c      	adds	r7, #12
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	f003 0308 	and.w	r3, r3, #8
 8001d18:	2b08      	cmp	r3, #8
 8001d1a:	d101      	bne.n	8001d20 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e000      	b.n	8001d22 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
	...

08001d30 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b088      	sub	sp, #32
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d101      	bne.n	8001d4a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e129      	b.n	8001f9e <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	691b      	ldr	r3, [r3, #16]
 8001d4e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d109      	bne.n	8001d6c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f7ff f9cb 	bl	80010f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff ff67 	bl	8001c44 <LL_ADC_IsDeepPowerDownEnabled>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d004      	beq.n	8001d86 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4618      	mov	r0, r3
 8001d82:	f7ff ff4d 	bl	8001c20 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff ff82 	bl	8001c94 <LL_ADC_IsInternalRegulatorEnabled>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d115      	bne.n	8001dc2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff ff66 	bl	8001c6c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001da0:	4b81      	ldr	r3, [pc, #516]	; (8001fa8 <HAL_ADC_Init+0x278>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	099b      	lsrs	r3, r3, #6
 8001da6:	4a81      	ldr	r2, [pc, #516]	; (8001fac <HAL_ADC_Init+0x27c>)
 8001da8:	fba2 2303 	umull	r2, r3, r2, r3
 8001dac:	099b      	lsrs	r3, r3, #6
 8001dae:	3301      	adds	r3, #1
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001db4:	e002      	b.n	8001dbc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	3b01      	subs	r3, #1
 8001dba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d1f9      	bne.n	8001db6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff ff64 	bl	8001c94 <LL_ADC_IsInternalRegulatorEnabled>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d10d      	bne.n	8001dee <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dd6:	f043 0210 	orr.w	r2, r3, #16
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001de2:	f043 0201 	orr.w	r2, r3, #1
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff ff75 	bl	8001ce2 <LL_ADC_REG_IsConversionOngoing>
 8001df8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dfe:	f003 0310 	and.w	r3, r3, #16
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	f040 80c2 	bne.w	8001f8c <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	f040 80be 	bne.w	8001f8c <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e14:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001e18:	f043 0202 	orr.w	r2, r3, #2
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff ff49 	bl	8001cbc <LL_ADC_IsEnabled>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d10b      	bne.n	8001e48 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001e30:	485f      	ldr	r0, [pc, #380]	; (8001fb0 <HAL_ADC_Init+0x280>)
 8001e32:	f7ff ff43 	bl	8001cbc <LL_ADC_IsEnabled>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d105      	bne.n	8001e48 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	4619      	mov	r1, r3
 8001e42:	485c      	ldr	r0, [pc, #368]	; (8001fb4 <HAL_ADC_Init+0x284>)
 8001e44:	f7ff fdd4 	bl	80019f0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	7e5b      	ldrb	r3, [r3, #25]
 8001e4c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e52:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001e58:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001e5e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e66:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d106      	bne.n	8001e84 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	045b      	lsls	r3, r3, #17
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	4313      	orrs	r3, r2
 8001e82:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d009      	beq.n	8001ea0 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e90:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e98:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e9a:	69ba      	ldr	r2, [r7, #24]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	68da      	ldr	r2, [r3, #12]
 8001ea6:	4b44      	ldr	r3, [pc, #272]	; (8001fb8 <HAL_ADC_Init+0x288>)
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	6812      	ldr	r2, [r2, #0]
 8001eae:	69b9      	ldr	r1, [r7, #24]
 8001eb0:	430b      	orrs	r3, r1
 8001eb2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f7ff ff25 	bl	8001d08 <LL_ADC_INJ_IsConversionOngoing>
 8001ebe:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d140      	bne.n	8001f48 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d13d      	bne.n	8001f48 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	7e1b      	ldrb	r3, [r3, #24]
 8001ed4:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ed6:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001ede:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001eee:	f023 0306 	bic.w	r3, r3, #6
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	6812      	ldr	r2, [r2, #0]
 8001ef6:	69b9      	ldr	r1, [r7, #24]
 8001ef8:	430b      	orrs	r3, r1
 8001efa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d118      	bne.n	8001f38 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	691b      	ldr	r3, [r3, #16]
 8001f0c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001f10:	f023 0304 	bic.w	r3, r3, #4
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001f1c:	4311      	orrs	r1, r2
 8001f1e:	687a      	ldr	r2, [r7, #4]
 8001f20:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001f22:	4311      	orrs	r1, r2
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	431a      	orrs	r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f042 0201 	orr.w	r2, r2, #1
 8001f34:	611a      	str	r2, [r3, #16]
 8001f36:	e007      	b.n	8001f48 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	691a      	ldr	r2, [r3, #16]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f022 0201 	bic.w	r2, r2, #1
 8001f46:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d10c      	bne.n	8001f6a <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f56:	f023 010f 	bic.w	r1, r3, #15
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	69db      	ldr	r3, [r3, #28]
 8001f5e:	1e5a      	subs	r2, r3, #1
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	430a      	orrs	r2, r1
 8001f66:	631a      	str	r2, [r3, #48]	; 0x30
 8001f68:	e007      	b.n	8001f7a <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f022 020f 	bic.w	r2, r2, #15
 8001f78:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f7e:	f023 0303 	bic.w	r3, r3, #3
 8001f82:	f043 0201 	orr.w	r2, r3, #1
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	659a      	str	r2, [r3, #88]	; 0x58
 8001f8a:	e007      	b.n	8001f9c <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f90:	f043 0210 	orr.w	r2, r3, #16
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f9c:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3720      	adds	r7, #32
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000000 	.word	0x20000000
 8001fac:	053e2d63 	.word	0x053e2d63
 8001fb0:	50040000 	.word	0x50040000
 8001fb4:	50040300 	.word	0x50040300
 8001fb8:	fff0c007 	.word	0xfff0c007

08001fbc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b0b6      	sub	sp, #216	; 0xd8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d101      	bne.n	8001fde <HAL_ADC_ConfigChannel+0x22>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	e3d5      	b.n	800278a <HAL_ADC_ConfigChannel+0x7ce>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff fe79 	bl	8001ce2 <LL_ADC_REG_IsConversionOngoing>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	f040 83ba 	bne.w	800276c <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	2b05      	cmp	r3, #5
 8002006:	d824      	bhi.n	8002052 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	3b02      	subs	r3, #2
 800200e:	2b03      	cmp	r3, #3
 8002010:	d81b      	bhi.n	800204a <HAL_ADC_ConfigChannel+0x8e>
 8002012:	a201      	add	r2, pc, #4	; (adr r2, 8002018 <HAL_ADC_ConfigChannel+0x5c>)
 8002014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002018:	08002029 	.word	0x08002029
 800201c:	08002031 	.word	0x08002031
 8002020:	08002039 	.word	0x08002039
 8002024:	08002041 	.word	0x08002041
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002028:	230c      	movs	r3, #12
 800202a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800202e:	e010      	b.n	8002052 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002030:	2312      	movs	r3, #18
 8002032:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002036:	e00c      	b.n	8002052 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002038:	2318      	movs	r3, #24
 800203a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800203e:	e008      	b.n	8002052 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002040:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002044:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002048:	e003      	b.n	8002052 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800204a:	2306      	movs	r3, #6
 800204c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8002050:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6818      	ldr	r0, [r3, #0]
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	461a      	mov	r2, r3
 800205c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8002060:	f7ff fd62 	bl	8001b28 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4618      	mov	r0, r3
 800206a:	f7ff fe3a 	bl	8001ce2 <LL_ADC_REG_IsConversionOngoing>
 800206e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff fe46 	bl	8001d08 <LL_ADC_INJ_IsConversionOngoing>
 800207c:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002080:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002084:	2b00      	cmp	r3, #0
 8002086:	f040 81bf 	bne.w	8002408 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800208a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800208e:	2b00      	cmp	r3, #0
 8002090:	f040 81ba 	bne.w	8002408 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800209c:	d10f      	bne.n	80020be <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6818      	ldr	r0, [r3, #0]
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2200      	movs	r2, #0
 80020a8:	4619      	mov	r1, r3
 80020aa:	f7ff fd69 	bl	8001b80 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff fd23 	bl	8001b02 <LL_ADC_SetSamplingTimeCommonConfig>
 80020bc:	e00e      	b.n	80020dc <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6818      	ldr	r0, [r3, #0]
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	6819      	ldr	r1, [r3, #0]
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	461a      	mov	r2, r3
 80020cc:	f7ff fd58 	bl	8001b80 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2100      	movs	r1, #0
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff fd13 	bl	8001b02 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	695a      	ldr	r2, [r3, #20]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	08db      	lsrs	r3, r3, #3
 80020e8:	f003 0303 	and.w	r3, r3, #3
 80020ec:	005b      	lsls	r3, r3, #1
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	2b04      	cmp	r3, #4
 80020fc:	d00a      	beq.n	8002114 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6818      	ldr	r0, [r3, #0]
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	6919      	ldr	r1, [r3, #16]
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800210e:	f7ff fca3 	bl	8001a58 <LL_ADC_SetOffset>
 8002112:	e179      	b.n	8002408 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2100      	movs	r1, #0
 800211a:	4618      	mov	r0, r3
 800211c:	f7ff fcc0 	bl	8001aa0 <LL_ADC_GetOffsetChannel>
 8002120:	4603      	mov	r3, r0
 8002122:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002126:	2b00      	cmp	r3, #0
 8002128:	d10a      	bne.n	8002140 <HAL_ADC_ConfigChannel+0x184>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2100      	movs	r1, #0
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff fcb5 	bl	8001aa0 <LL_ADC_GetOffsetChannel>
 8002136:	4603      	mov	r3, r0
 8002138:	0e9b      	lsrs	r3, r3, #26
 800213a:	f003 021f 	and.w	r2, r3, #31
 800213e:	e01e      	b.n	800217e <HAL_ADC_ConfigChannel+0x1c2>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2100      	movs	r1, #0
 8002146:	4618      	mov	r0, r3
 8002148:	f7ff fcaa 	bl	8001aa0 <LL_ADC_GetOffsetChannel>
 800214c:	4603      	mov	r3, r0
 800214e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002152:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002156:	fa93 f3a3 	rbit	r3, r3
 800215a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800215e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002162:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002166:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800216a:	2b00      	cmp	r3, #0
 800216c:	d101      	bne.n	8002172 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800216e:	2320      	movs	r3, #32
 8002170:	e004      	b.n	800217c <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002172:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002176:	fab3 f383 	clz	r3, r3
 800217a:	b2db      	uxtb	r3, r3
 800217c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002186:	2b00      	cmp	r3, #0
 8002188:	d105      	bne.n	8002196 <HAL_ADC_ConfigChannel+0x1da>
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	0e9b      	lsrs	r3, r3, #26
 8002190:	f003 031f 	and.w	r3, r3, #31
 8002194:	e018      	b.n	80021c8 <HAL_ADC_ConfigChannel+0x20c>
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800219e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80021a2:	fa93 f3a3 	rbit	r3, r3
 80021a6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80021aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80021ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80021b2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80021ba:	2320      	movs	r3, #32
 80021bc:	e004      	b.n	80021c8 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80021be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80021c2:	fab3 f383 	clz	r3, r3
 80021c6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d106      	bne.n	80021da <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2200      	movs	r2, #0
 80021d2:	2100      	movs	r1, #0
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7ff fc79 	bl	8001acc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2101      	movs	r1, #1
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7ff fc5d 	bl	8001aa0 <LL_ADC_GetOffsetChannel>
 80021e6:	4603      	mov	r3, r0
 80021e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d10a      	bne.n	8002206 <HAL_ADC_ConfigChannel+0x24a>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2101      	movs	r1, #1
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7ff fc52 	bl	8001aa0 <LL_ADC_GetOffsetChannel>
 80021fc:	4603      	mov	r3, r0
 80021fe:	0e9b      	lsrs	r3, r3, #26
 8002200:	f003 021f 	and.w	r2, r3, #31
 8002204:	e01e      	b.n	8002244 <HAL_ADC_ConfigChannel+0x288>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2101      	movs	r1, #1
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff fc47 	bl	8001aa0 <LL_ADC_GetOffsetChannel>
 8002212:	4603      	mov	r3, r0
 8002214:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002218:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800221c:	fa93 f3a3 	rbit	r3, r3
 8002220:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8002224:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002228:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 800222c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002230:	2b00      	cmp	r3, #0
 8002232:	d101      	bne.n	8002238 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002234:	2320      	movs	r3, #32
 8002236:	e004      	b.n	8002242 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002238:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800223c:	fab3 f383 	clz	r3, r3
 8002240:	b2db      	uxtb	r3, r3
 8002242:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800224c:	2b00      	cmp	r3, #0
 800224e:	d105      	bne.n	800225c <HAL_ADC_ConfigChannel+0x2a0>
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	0e9b      	lsrs	r3, r3, #26
 8002256:	f003 031f 	and.w	r3, r3, #31
 800225a:	e018      	b.n	800228e <HAL_ADC_ConfigChannel+0x2d2>
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002264:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002268:	fa93 f3a3 	rbit	r3, r3
 800226c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8002270:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002274:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8002278:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800227c:	2b00      	cmp	r3, #0
 800227e:	d101      	bne.n	8002284 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002280:	2320      	movs	r3, #32
 8002282:	e004      	b.n	800228e <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002284:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002288:	fab3 f383 	clz	r3, r3
 800228c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800228e:	429a      	cmp	r2, r3
 8002290:	d106      	bne.n	80022a0 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2200      	movs	r2, #0
 8002298:	2101      	movs	r1, #1
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff fc16 	bl	8001acc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2102      	movs	r1, #2
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff fbfa 	bl	8001aa0 <LL_ADC_GetOffsetChannel>
 80022ac:	4603      	mov	r3, r0
 80022ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d10a      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x310>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2102      	movs	r1, #2
 80022bc:	4618      	mov	r0, r3
 80022be:	f7ff fbef 	bl	8001aa0 <LL_ADC_GetOffsetChannel>
 80022c2:	4603      	mov	r3, r0
 80022c4:	0e9b      	lsrs	r3, r3, #26
 80022c6:	f003 021f 	and.w	r2, r3, #31
 80022ca:	e01e      	b.n	800230a <HAL_ADC_ConfigChannel+0x34e>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	2102      	movs	r1, #2
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7ff fbe4 	bl	8001aa0 <LL_ADC_GetOffsetChannel>
 80022d8:	4603      	mov	r3, r0
 80022da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022de:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80022e2:	fa93 f3a3 	rbit	r3, r3
 80022e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 80022ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80022ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 80022f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d101      	bne.n	80022fe <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80022fa:	2320      	movs	r3, #32
 80022fc:	e004      	b.n	8002308 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80022fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002302:	fab3 f383 	clz	r3, r3
 8002306:	b2db      	uxtb	r3, r3
 8002308:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002312:	2b00      	cmp	r3, #0
 8002314:	d105      	bne.n	8002322 <HAL_ADC_ConfigChannel+0x366>
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	0e9b      	lsrs	r3, r3, #26
 800231c:	f003 031f 	and.w	r3, r3, #31
 8002320:	e014      	b.n	800234c <HAL_ADC_ConfigChannel+0x390>
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002328:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800232a:	fa93 f3a3 	rbit	r3, r3
 800232e:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8002330:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002332:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8002336:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800233e:	2320      	movs	r3, #32
 8002340:	e004      	b.n	800234c <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002342:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002346:	fab3 f383 	clz	r3, r3
 800234a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800234c:	429a      	cmp	r2, r3
 800234e:	d106      	bne.n	800235e <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	2200      	movs	r2, #0
 8002356:	2102      	movs	r1, #2
 8002358:	4618      	mov	r0, r3
 800235a:	f7ff fbb7 	bl	8001acc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2103      	movs	r1, #3
 8002364:	4618      	mov	r0, r3
 8002366:	f7ff fb9b 	bl	8001aa0 <LL_ADC_GetOffsetChannel>
 800236a:	4603      	mov	r3, r0
 800236c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002370:	2b00      	cmp	r3, #0
 8002372:	d10a      	bne.n	800238a <HAL_ADC_ConfigChannel+0x3ce>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2103      	movs	r1, #3
 800237a:	4618      	mov	r0, r3
 800237c:	f7ff fb90 	bl	8001aa0 <LL_ADC_GetOffsetChannel>
 8002380:	4603      	mov	r3, r0
 8002382:	0e9b      	lsrs	r3, r3, #26
 8002384:	f003 021f 	and.w	r2, r3, #31
 8002388:	e017      	b.n	80023ba <HAL_ADC_ConfigChannel+0x3fe>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	2103      	movs	r1, #3
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff fb85 	bl	8001aa0 <LL_ADC_GetOffsetChannel>
 8002396:	4603      	mov	r3, r0
 8002398:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800239c:	fa93 f3a3 	rbit	r3, r3
 80023a0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80023a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023a4:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 80023a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d101      	bne.n	80023b0 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80023ac:	2320      	movs	r3, #32
 80023ae:	e003      	b.n	80023b8 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80023b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023b2:	fab3 f383 	clz	r3, r3
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d105      	bne.n	80023d2 <HAL_ADC_ConfigChannel+0x416>
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	0e9b      	lsrs	r3, r3, #26
 80023cc:	f003 031f 	and.w	r3, r3, #31
 80023d0:	e011      	b.n	80023f6 <HAL_ADC_ConfigChannel+0x43a>
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80023da:	fa93 f3a3 	rbit	r3, r3
 80023de:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80023e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80023e2:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80023e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d101      	bne.n	80023ee <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80023ea:	2320      	movs	r3, #32
 80023ec:	e003      	b.n	80023f6 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80023ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80023f0:	fab3 f383 	clz	r3, r3
 80023f4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d106      	bne.n	8002408 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2200      	movs	r2, #0
 8002400:	2103      	movs	r1, #3
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff fb62 	bl	8001acc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff fc55 	bl	8001cbc <LL_ADC_IsEnabled>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	f040 813f 	bne.w	8002698 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6818      	ldr	r0, [r3, #0]
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	6819      	ldr	r1, [r3, #0]
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	461a      	mov	r2, r3
 8002428:	f7ff fbd6 	bl	8001bd8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	4a8e      	ldr	r2, [pc, #568]	; (800266c <HAL_ADC_ConfigChannel+0x6b0>)
 8002432:	4293      	cmp	r3, r2
 8002434:	f040 8130 	bne.w	8002698 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002444:	2b00      	cmp	r3, #0
 8002446:	d10b      	bne.n	8002460 <HAL_ADC_ConfigChannel+0x4a4>
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	0e9b      	lsrs	r3, r3, #26
 800244e:	3301      	adds	r3, #1
 8002450:	f003 031f 	and.w	r3, r3, #31
 8002454:	2b09      	cmp	r3, #9
 8002456:	bf94      	ite	ls
 8002458:	2301      	movls	r3, #1
 800245a:	2300      	movhi	r3, #0
 800245c:	b2db      	uxtb	r3, r3
 800245e:	e019      	b.n	8002494 <HAL_ADC_ConfigChannel+0x4d8>
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002466:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002468:	fa93 f3a3 	rbit	r3, r3
 800246c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 800246e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002470:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8002472:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002474:	2b00      	cmp	r3, #0
 8002476:	d101      	bne.n	800247c <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002478:	2320      	movs	r3, #32
 800247a:	e003      	b.n	8002484 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 800247c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800247e:	fab3 f383 	clz	r3, r3
 8002482:	b2db      	uxtb	r3, r3
 8002484:	3301      	adds	r3, #1
 8002486:	f003 031f 	and.w	r3, r3, #31
 800248a:	2b09      	cmp	r3, #9
 800248c:	bf94      	ite	ls
 800248e:	2301      	movls	r3, #1
 8002490:	2300      	movhi	r3, #0
 8002492:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002494:	2b00      	cmp	r3, #0
 8002496:	d079      	beq.n	800258c <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d107      	bne.n	80024b4 <HAL_ADC_ConfigChannel+0x4f8>
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	0e9b      	lsrs	r3, r3, #26
 80024aa:	3301      	adds	r3, #1
 80024ac:	069b      	lsls	r3, r3, #26
 80024ae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80024b2:	e015      	b.n	80024e0 <HAL_ADC_ConfigChannel+0x524>
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024bc:	fa93 f3a3 	rbit	r3, r3
 80024c0:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80024c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024c4:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80024c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d101      	bne.n	80024d0 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80024cc:	2320      	movs	r3, #32
 80024ce:	e003      	b.n	80024d8 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80024d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80024d2:	fab3 f383 	clz	r3, r3
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	3301      	adds	r3, #1
 80024da:	069b      	lsls	r3, r3, #26
 80024dc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d109      	bne.n	8002500 <HAL_ADC_ConfigChannel+0x544>
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	0e9b      	lsrs	r3, r3, #26
 80024f2:	3301      	adds	r3, #1
 80024f4:	f003 031f 	and.w	r3, r3, #31
 80024f8:	2101      	movs	r1, #1
 80024fa:	fa01 f303 	lsl.w	r3, r1, r3
 80024fe:	e017      	b.n	8002530 <HAL_ADC_ConfigChannel+0x574>
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002506:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002508:	fa93 f3a3 	rbit	r3, r3
 800250c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800250e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002510:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8002512:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002514:	2b00      	cmp	r3, #0
 8002516:	d101      	bne.n	800251c <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002518:	2320      	movs	r3, #32
 800251a:	e003      	b.n	8002524 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 800251c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800251e:	fab3 f383 	clz	r3, r3
 8002522:	b2db      	uxtb	r3, r3
 8002524:	3301      	adds	r3, #1
 8002526:	f003 031f 	and.w	r3, r3, #31
 800252a:	2101      	movs	r1, #1
 800252c:	fa01 f303 	lsl.w	r3, r1, r3
 8002530:	ea42 0103 	orr.w	r1, r2, r3
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10a      	bne.n	8002556 <HAL_ADC_ConfigChannel+0x59a>
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	0e9b      	lsrs	r3, r3, #26
 8002546:	3301      	adds	r3, #1
 8002548:	f003 021f 	and.w	r2, r3, #31
 800254c:	4613      	mov	r3, r2
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	4413      	add	r3, r2
 8002552:	051b      	lsls	r3, r3, #20
 8002554:	e018      	b.n	8002588 <HAL_ADC_ConfigChannel+0x5cc>
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800255e:	fa93 f3a3 	rbit	r3, r3
 8002562:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8002564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002566:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8002568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800256e:	2320      	movs	r3, #32
 8002570:	e003      	b.n	800257a <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002574:	fab3 f383 	clz	r3, r3
 8002578:	b2db      	uxtb	r3, r3
 800257a:	3301      	adds	r3, #1
 800257c:	f003 021f 	and.w	r2, r3, #31
 8002580:	4613      	mov	r3, r2
 8002582:	005b      	lsls	r3, r3, #1
 8002584:	4413      	add	r3, r2
 8002586:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002588:	430b      	orrs	r3, r1
 800258a:	e080      	b.n	800268e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002594:	2b00      	cmp	r3, #0
 8002596:	d107      	bne.n	80025a8 <HAL_ADC_ConfigChannel+0x5ec>
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	0e9b      	lsrs	r3, r3, #26
 800259e:	3301      	adds	r3, #1
 80025a0:	069b      	lsls	r3, r3, #26
 80025a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80025a6:	e015      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x618>
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025b0:	fa93 f3a3 	rbit	r3, r3
 80025b4:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80025b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80025ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d101      	bne.n	80025c4 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80025c0:	2320      	movs	r3, #32
 80025c2:	e003      	b.n	80025cc <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80025c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025c6:	fab3 f383 	clz	r3, r3
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	3301      	adds	r3, #1
 80025ce:	069b      	lsls	r3, r3, #26
 80025d0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d109      	bne.n	80025f4 <HAL_ADC_ConfigChannel+0x638>
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	0e9b      	lsrs	r3, r3, #26
 80025e6:	3301      	adds	r3, #1
 80025e8:	f003 031f 	and.w	r3, r3, #31
 80025ec:	2101      	movs	r1, #1
 80025ee:	fa01 f303 	lsl.w	r3, r1, r3
 80025f2:	e017      	b.n	8002624 <HAL_ADC_ConfigChannel+0x668>
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	fa93 f3a3 	rbit	r3, r3
 8002600:	61bb      	str	r3, [r7, #24]
  return result;
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002606:	6a3b      	ldr	r3, [r7, #32]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d101      	bne.n	8002610 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 800260c:	2320      	movs	r3, #32
 800260e:	e003      	b.n	8002618 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002610:	6a3b      	ldr	r3, [r7, #32]
 8002612:	fab3 f383 	clz	r3, r3
 8002616:	b2db      	uxtb	r3, r3
 8002618:	3301      	adds	r3, #1
 800261a:	f003 031f 	and.w	r3, r3, #31
 800261e:	2101      	movs	r1, #1
 8002620:	fa01 f303 	lsl.w	r3, r1, r3
 8002624:	ea42 0103 	orr.w	r1, r2, r3
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10d      	bne.n	8002650 <HAL_ADC_ConfigChannel+0x694>
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	0e9b      	lsrs	r3, r3, #26
 800263a:	3301      	adds	r3, #1
 800263c:	f003 021f 	and.w	r2, r3, #31
 8002640:	4613      	mov	r3, r2
 8002642:	005b      	lsls	r3, r3, #1
 8002644:	4413      	add	r3, r2
 8002646:	3b1e      	subs	r3, #30
 8002648:	051b      	lsls	r3, r3, #20
 800264a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800264e:	e01d      	b.n	800268c <HAL_ADC_ConfigChannel+0x6d0>
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	fa93 f3a3 	rbit	r3, r3
 800265c:	60fb      	str	r3, [r7, #12]
  return result;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d103      	bne.n	8002670 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002668:	2320      	movs	r3, #32
 800266a:	e005      	b.n	8002678 <HAL_ADC_ConfigChannel+0x6bc>
 800266c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	fab3 f383 	clz	r3, r3
 8002676:	b2db      	uxtb	r3, r3
 8002678:	3301      	adds	r3, #1
 800267a:	f003 021f 	and.w	r2, r3, #31
 800267e:	4613      	mov	r3, r2
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	4413      	add	r3, r2
 8002684:	3b1e      	subs	r3, #30
 8002686:	051b      	lsls	r3, r3, #20
 8002688:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800268c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002692:	4619      	mov	r1, r3
 8002694:	f7ff fa74 	bl	8001b80 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	4b3d      	ldr	r3, [pc, #244]	; (8002794 <HAL_ADC_ConfigChannel+0x7d8>)
 800269e:	4013      	ands	r3, r2
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d06c      	beq.n	800277e <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026a4:	483c      	ldr	r0, [pc, #240]	; (8002798 <HAL_ADC_ConfigChannel+0x7dc>)
 80026a6:	f7ff f9c9 	bl	8001a3c <LL_ADC_GetCommonPathInternalCh>
 80026aa:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a3a      	ldr	r2, [pc, #232]	; (800279c <HAL_ADC_ConfigChannel+0x7e0>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d127      	bne.n	8002708 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80026b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80026bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d121      	bne.n	8002708 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a35      	ldr	r2, [pc, #212]	; (80027a0 <HAL_ADC_ConfigChannel+0x7e4>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d157      	bne.n	800277e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80026d2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80026d6:	4619      	mov	r1, r3
 80026d8:	482f      	ldr	r0, [pc, #188]	; (8002798 <HAL_ADC_ConfigChannel+0x7dc>)
 80026da:	f7ff f99c 	bl	8001a16 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026de:	4b31      	ldr	r3, [pc, #196]	; (80027a4 <HAL_ADC_ConfigChannel+0x7e8>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	099b      	lsrs	r3, r3, #6
 80026e4:	4a30      	ldr	r2, [pc, #192]	; (80027a8 <HAL_ADC_ConfigChannel+0x7ec>)
 80026e6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ea:	099b      	lsrs	r3, r3, #6
 80026ec:	1c5a      	adds	r2, r3, #1
 80026ee:	4613      	mov	r3, r2
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	4413      	add	r3, r2
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80026f8:	e002      	b.n	8002700 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	3b01      	subs	r3, #1
 80026fe:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d1f9      	bne.n	80026fa <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002706:	e03a      	b.n	800277e <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a27      	ldr	r2, [pc, #156]	; (80027ac <HAL_ADC_ConfigChannel+0x7f0>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d113      	bne.n	800273a <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002712:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002716:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800271a:	2b00      	cmp	r3, #0
 800271c:	d10d      	bne.n	800273a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a1f      	ldr	r2, [pc, #124]	; (80027a0 <HAL_ADC_ConfigChannel+0x7e4>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d12a      	bne.n	800277e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002728:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800272c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002730:	4619      	mov	r1, r3
 8002732:	4819      	ldr	r0, [pc, #100]	; (8002798 <HAL_ADC_ConfigChannel+0x7dc>)
 8002734:	f7ff f96f 	bl	8001a16 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002738:	e021      	b.n	800277e <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a1c      	ldr	r2, [pc, #112]	; (80027b0 <HAL_ADC_ConfigChannel+0x7f4>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d11c      	bne.n	800277e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002744:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002748:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800274c:	2b00      	cmp	r3, #0
 800274e:	d116      	bne.n	800277e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a12      	ldr	r2, [pc, #72]	; (80027a0 <HAL_ADC_ConfigChannel+0x7e4>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d111      	bne.n	800277e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800275a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800275e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002762:	4619      	mov	r1, r3
 8002764:	480c      	ldr	r0, [pc, #48]	; (8002798 <HAL_ADC_ConfigChannel+0x7dc>)
 8002766:	f7ff f956 	bl	8001a16 <LL_ADC_SetCommonPathInternalCh>
 800276a:	e008      	b.n	800277e <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002770:	f043 0220 	orr.w	r2, r3, #32
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002786:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800278a:	4618      	mov	r0, r3
 800278c:	37d8      	adds	r7, #216	; 0xd8
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	80080000 	.word	0x80080000
 8002798:	50040300 	.word	0x50040300
 800279c:	c7520000 	.word	0xc7520000
 80027a0:	50040000 	.word	0x50040000
 80027a4:	20000000 	.word	0x20000000
 80027a8:	053e2d63 	.word	0x053e2d63
 80027ac:	cb840000 	.word	0xcb840000
 80027b0:	80000001 	.word	0x80000001

080027b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b085      	sub	sp, #20
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f003 0307 	and.w	r3, r3, #7
 80027c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027c4:	4b0c      	ldr	r3, [pc, #48]	; (80027f8 <__NVIC_SetPriorityGrouping+0x44>)
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027ca:	68ba      	ldr	r2, [r7, #8]
 80027cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027d0:	4013      	ands	r3, r2
 80027d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027e6:	4a04      	ldr	r2, [pc, #16]	; (80027f8 <__NVIC_SetPriorityGrouping+0x44>)
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	60d3      	str	r3, [r2, #12]
}
 80027ec:	bf00      	nop
 80027ee:	3714      	adds	r7, #20
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr
 80027f8:	e000ed00 	.word	0xe000ed00

080027fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002800:	4b04      	ldr	r3, [pc, #16]	; (8002814 <__NVIC_GetPriorityGrouping+0x18>)
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	0a1b      	lsrs	r3, r3, #8
 8002806:	f003 0307 	and.w	r3, r3, #7
}
 800280a:	4618      	mov	r0, r3
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr
 8002814:	e000ed00 	.word	0xe000ed00

08002818 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	4603      	mov	r3, r0
 8002820:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002826:	2b00      	cmp	r3, #0
 8002828:	db0b      	blt.n	8002842 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800282a:	79fb      	ldrb	r3, [r7, #7]
 800282c:	f003 021f 	and.w	r2, r3, #31
 8002830:	4907      	ldr	r1, [pc, #28]	; (8002850 <__NVIC_EnableIRQ+0x38>)
 8002832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002836:	095b      	lsrs	r3, r3, #5
 8002838:	2001      	movs	r0, #1
 800283a:	fa00 f202 	lsl.w	r2, r0, r2
 800283e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	e000e100 	.word	0xe000e100

08002854 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	4603      	mov	r3, r0
 800285c:	6039      	str	r1, [r7, #0]
 800285e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002864:	2b00      	cmp	r3, #0
 8002866:	db0a      	blt.n	800287e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	b2da      	uxtb	r2, r3
 800286c:	490c      	ldr	r1, [pc, #48]	; (80028a0 <__NVIC_SetPriority+0x4c>)
 800286e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002872:	0112      	lsls	r2, r2, #4
 8002874:	b2d2      	uxtb	r2, r2
 8002876:	440b      	add	r3, r1
 8002878:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800287c:	e00a      	b.n	8002894 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	b2da      	uxtb	r2, r3
 8002882:	4908      	ldr	r1, [pc, #32]	; (80028a4 <__NVIC_SetPriority+0x50>)
 8002884:	79fb      	ldrb	r3, [r7, #7]
 8002886:	f003 030f 	and.w	r3, r3, #15
 800288a:	3b04      	subs	r3, #4
 800288c:	0112      	lsls	r2, r2, #4
 800288e:	b2d2      	uxtb	r2, r2
 8002890:	440b      	add	r3, r1
 8002892:	761a      	strb	r2, [r3, #24]
}
 8002894:	bf00      	nop
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr
 80028a0:	e000e100 	.word	0xe000e100
 80028a4:	e000ed00 	.word	0xe000ed00

080028a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b089      	sub	sp, #36	; 0x24
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f003 0307 	and.w	r3, r3, #7
 80028ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	f1c3 0307 	rsb	r3, r3, #7
 80028c2:	2b04      	cmp	r3, #4
 80028c4:	bf28      	it	cs
 80028c6:	2304      	movcs	r3, #4
 80028c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	3304      	adds	r3, #4
 80028ce:	2b06      	cmp	r3, #6
 80028d0:	d902      	bls.n	80028d8 <NVIC_EncodePriority+0x30>
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	3b03      	subs	r3, #3
 80028d6:	e000      	b.n	80028da <NVIC_EncodePriority+0x32>
 80028d8:	2300      	movs	r3, #0
 80028da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028dc:	f04f 32ff 	mov.w	r2, #4294967295
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	fa02 f303 	lsl.w	r3, r2, r3
 80028e6:	43da      	mvns	r2, r3
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	401a      	ands	r2, r3
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028f0:	f04f 31ff 	mov.w	r1, #4294967295
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	fa01 f303 	lsl.w	r3, r1, r3
 80028fa:	43d9      	mvns	r1, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002900:	4313      	orrs	r3, r2
         );
}
 8002902:	4618      	mov	r0, r3
 8002904:	3724      	adds	r7, #36	; 0x24
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
	...

08002910 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	3b01      	subs	r3, #1
 800291c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002920:	d301      	bcc.n	8002926 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002922:	2301      	movs	r3, #1
 8002924:	e00f      	b.n	8002946 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002926:	4a0a      	ldr	r2, [pc, #40]	; (8002950 <SysTick_Config+0x40>)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	3b01      	subs	r3, #1
 800292c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800292e:	210f      	movs	r1, #15
 8002930:	f04f 30ff 	mov.w	r0, #4294967295
 8002934:	f7ff ff8e 	bl	8002854 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002938:	4b05      	ldr	r3, [pc, #20]	; (8002950 <SysTick_Config+0x40>)
 800293a:	2200      	movs	r2, #0
 800293c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800293e:	4b04      	ldr	r3, [pc, #16]	; (8002950 <SysTick_Config+0x40>)
 8002940:	2207      	movs	r2, #7
 8002942:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3708      	adds	r7, #8
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	e000e010 	.word	0xe000e010

08002954 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f7ff ff29 	bl	80027b4 <__NVIC_SetPriorityGrouping>
}
 8002962:	bf00      	nop
 8002964:	3708      	adds	r7, #8
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	b086      	sub	sp, #24
 800296e:	af00      	add	r7, sp, #0
 8002970:	4603      	mov	r3, r0
 8002972:	60b9      	str	r1, [r7, #8]
 8002974:	607a      	str	r2, [r7, #4]
 8002976:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002978:	2300      	movs	r3, #0
 800297a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800297c:	f7ff ff3e 	bl	80027fc <__NVIC_GetPriorityGrouping>
 8002980:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	68b9      	ldr	r1, [r7, #8]
 8002986:	6978      	ldr	r0, [r7, #20]
 8002988:	f7ff ff8e 	bl	80028a8 <NVIC_EncodePriority>
 800298c:	4602      	mov	r2, r0
 800298e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002992:	4611      	mov	r1, r2
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff ff5d 	bl	8002854 <__NVIC_SetPriority>
}
 800299a:	bf00      	nop
 800299c:	3718      	adds	r7, #24
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b082      	sub	sp, #8
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	4603      	mov	r3, r0
 80029aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7ff ff31 	bl	8002818 <__NVIC_EnableIRQ>
}
 80029b6:	bf00      	nop
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b082      	sub	sp, #8
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f7ff ffa2 	bl	8002910 <SysTick_Config>
 80029cc:	4603      	mov	r3, r0
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
	...

080029d8 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e0ac      	b.n	8002b44 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f000 f8b2 	bl	8002b58 <DFSDM_GetChannelFromInstance>
 80029f4:	4603      	mov	r3, r0
 80029f6:	4a55      	ldr	r2, [pc, #340]	; (8002b4c <HAL_DFSDM_ChannelInit+0x174>)
 80029f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d001      	beq.n	8002a04 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e09f      	b.n	8002b44 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f7fe fbb5 	bl	8001174 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002a0a:	4b51      	ldr	r3, [pc, #324]	; (8002b50 <HAL_DFSDM_ChannelInit+0x178>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	4a4f      	ldr	r2, [pc, #316]	; (8002b50 <HAL_DFSDM_ChannelInit+0x178>)
 8002a12:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002a14:	4b4e      	ldr	r3, [pc, #312]	; (8002b50 <HAL_DFSDM_ChannelInit+0x178>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d125      	bne.n	8002a68 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002a1c:	4b4d      	ldr	r3, [pc, #308]	; (8002b54 <HAL_DFSDM_ChannelInit+0x17c>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a4c      	ldr	r2, [pc, #304]	; (8002b54 <HAL_DFSDM_ChannelInit+0x17c>)
 8002a22:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002a26:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002a28:	4b4a      	ldr	r3, [pc, #296]	; (8002b54 <HAL_DFSDM_ChannelInit+0x17c>)
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	4948      	ldr	r1, [pc, #288]	; (8002b54 <HAL_DFSDM_ChannelInit+0x17c>)
 8002a32:	4313      	orrs	r3, r2
 8002a34:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002a36:	4b47      	ldr	r3, [pc, #284]	; (8002b54 <HAL_DFSDM_ChannelInit+0x17c>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a46      	ldr	r2, [pc, #280]	; (8002b54 <HAL_DFSDM_ChannelInit+0x17c>)
 8002a3c:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002a40:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	791b      	ldrb	r3, [r3, #4]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d108      	bne.n	8002a5c <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002a4a:	4b42      	ldr	r3, [pc, #264]	; (8002b54 <HAL_DFSDM_ChannelInit+0x17c>)
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	3b01      	subs	r3, #1
 8002a54:	041b      	lsls	r3, r3, #16
 8002a56:	493f      	ldr	r1, [pc, #252]	; (8002b54 <HAL_DFSDM_ChannelInit+0x17c>)
 8002a58:	4313      	orrs	r3, r2
 8002a5a:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002a5c:	4b3d      	ldr	r3, [pc, #244]	; (8002b54 <HAL_DFSDM_ChannelInit+0x17c>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a3c      	ldr	r2, [pc, #240]	; (8002b54 <HAL_DFSDM_ChannelInit+0x17c>)
 8002a62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002a66:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002a76:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	6819      	ldr	r1, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002a86:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002a8c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	430a      	orrs	r2, r1
 8002a94:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 020f 	bic.w	r2, r2, #15
 8002aa4:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	6819      	ldr	r1, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002ab4:	431a      	orrs	r2, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	430a      	orrs	r2, r1
 8002abc:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689a      	ldr	r2, [r3, #8]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002acc:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	6899      	ldr	r1, [r3, #8]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002adc:	3b01      	subs	r3, #1
 8002ade:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002ae0:	431a      	orrs	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685a      	ldr	r2, [r3, #4]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f002 0207 	and.w	r2, r2, #7
 8002af8:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6859      	ldr	r1, [r3, #4]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b04:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002b0c:	431a      	orrs	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	430a      	orrs	r2, r1
 8002b14:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	681a      	ldr	r2, [r3, #0]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002b24:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2201      	movs	r2, #1
 8002b2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f000 f810 	bl	8002b58 <DFSDM_GetChannelFromInstance>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	4904      	ldr	r1, [pc, #16]	; (8002b4c <HAL_DFSDM_ChannelInit+0x174>)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8002b42:	2300      	movs	r3, #0
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3708      	adds	r7, #8
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	200004e8 	.word	0x200004e8
 8002b50:	200004e4 	.word	0x200004e4
 8002b54:	40016000 	.word	0x40016000

08002b58 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b085      	sub	sp, #20
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	4a1c      	ldr	r2, [pc, #112]	; (8002bd4 <DFSDM_GetChannelFromInstance+0x7c>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d102      	bne.n	8002b6e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	60fb      	str	r3, [r7, #12]
 8002b6c:	e02b      	b.n	8002bc6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a19      	ldr	r2, [pc, #100]	; (8002bd8 <DFSDM_GetChannelFromInstance+0x80>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d102      	bne.n	8002b7c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002b76:	2301      	movs	r3, #1
 8002b78:	60fb      	str	r3, [r7, #12]
 8002b7a:	e024      	b.n	8002bc6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	4a17      	ldr	r2, [pc, #92]	; (8002bdc <DFSDM_GetChannelFromInstance+0x84>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d102      	bne.n	8002b8a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002b84:	2302      	movs	r3, #2
 8002b86:	60fb      	str	r3, [r7, #12]
 8002b88:	e01d      	b.n	8002bc6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	4a14      	ldr	r2, [pc, #80]	; (8002be0 <DFSDM_GetChannelFromInstance+0x88>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d102      	bne.n	8002b98 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8002b92:	2304      	movs	r3, #4
 8002b94:	60fb      	str	r3, [r7, #12]
 8002b96:	e016      	b.n	8002bc6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4a12      	ldr	r2, [pc, #72]	; (8002be4 <DFSDM_GetChannelFromInstance+0x8c>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d102      	bne.n	8002ba6 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8002ba0:	2305      	movs	r3, #5
 8002ba2:	60fb      	str	r3, [r7, #12]
 8002ba4:	e00f      	b.n	8002bc6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a0f      	ldr	r2, [pc, #60]	; (8002be8 <DFSDM_GetChannelFromInstance+0x90>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d102      	bne.n	8002bb4 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8002bae:	2306      	movs	r3, #6
 8002bb0:	60fb      	str	r3, [r7, #12]
 8002bb2:	e008      	b.n	8002bc6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	4a0d      	ldr	r2, [pc, #52]	; (8002bec <DFSDM_GetChannelFromInstance+0x94>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d102      	bne.n	8002bc2 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002bbc:	2307      	movs	r3, #7
 8002bbe:	60fb      	str	r3, [r7, #12]
 8002bc0:	e001      	b.n	8002bc6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3714      	adds	r7, #20
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr
 8002bd4:	40016000 	.word	0x40016000
 8002bd8:	40016020 	.word	0x40016020
 8002bdc:	40016040 	.word	0x40016040
 8002be0:	40016080 	.word	0x40016080
 8002be4:	400160a0 	.word	0x400160a0
 8002be8:	400160c0 	.word	0x400160c0
 8002bec:	400160e0 	.word	0x400160e0

08002bf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b087      	sub	sp, #28
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bfe:	e166      	b.n	8002ece <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	2101      	movs	r1, #1
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	fa01 f303 	lsl.w	r3, r1, r3
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 8158 	beq.w	8002ec8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f003 0303 	and.w	r3, r3, #3
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d005      	beq.n	8002c30 <HAL_GPIO_Init+0x40>
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	f003 0303 	and.w	r3, r3, #3
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d130      	bne.n	8002c92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	2203      	movs	r2, #3
 8002c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c40:	43db      	mvns	r3, r3
 8002c42:	693a      	ldr	r2, [r7, #16]
 8002c44:	4013      	ands	r3, r2
 8002c46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	68da      	ldr	r2, [r3, #12]
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	693a      	ldr	r2, [r7, #16]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c66:	2201      	movs	r2, #1
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6e:	43db      	mvns	r3, r3
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	4013      	ands	r3, r2
 8002c74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	091b      	lsrs	r3, r3, #4
 8002c7c:	f003 0201 	and.w	r2, r3, #1
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	fa02 f303 	lsl.w	r3, r2, r3
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	693a      	ldr	r2, [r7, #16]
 8002c90:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f003 0303 	and.w	r3, r3, #3
 8002c9a:	2b03      	cmp	r3, #3
 8002c9c:	d017      	beq.n	8002cce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	2203      	movs	r2, #3
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	43db      	mvns	r3, r3
 8002cb0:	693a      	ldr	r2, [r7, #16]
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	689a      	ldr	r2, [r3, #8]
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	005b      	lsls	r3, r3, #1
 8002cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc2:	693a      	ldr	r2, [r7, #16]
 8002cc4:	4313      	orrs	r3, r2
 8002cc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	f003 0303 	and.w	r3, r3, #3
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d123      	bne.n	8002d22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	08da      	lsrs	r2, r3, #3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	3208      	adds	r2, #8
 8002ce2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ce6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	f003 0307 	and.w	r3, r3, #7
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	220f      	movs	r2, #15
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	43db      	mvns	r3, r3
 8002cf8:	693a      	ldr	r2, [r7, #16]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	691a      	ldr	r2, [r3, #16]
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	f003 0307 	and.w	r3, r3, #7
 8002d08:	009b      	lsls	r3, r3, #2
 8002d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0e:	693a      	ldr	r2, [r7, #16]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	08da      	lsrs	r2, r3, #3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	3208      	adds	r2, #8
 8002d1c:	6939      	ldr	r1, [r7, #16]
 8002d1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	005b      	lsls	r3, r3, #1
 8002d2c:	2203      	movs	r2, #3
 8002d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d32:	43db      	mvns	r3, r3
 8002d34:	693a      	ldr	r2, [r7, #16]
 8002d36:	4013      	ands	r3, r2
 8002d38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	f003 0203 	and.w	r2, r3, #3
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	693a      	ldr	r2, [r7, #16]
 8002d54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f000 80b2 	beq.w	8002ec8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d64:	4b61      	ldr	r3, [pc, #388]	; (8002eec <HAL_GPIO_Init+0x2fc>)
 8002d66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d68:	4a60      	ldr	r2, [pc, #384]	; (8002eec <HAL_GPIO_Init+0x2fc>)
 8002d6a:	f043 0301 	orr.w	r3, r3, #1
 8002d6e:	6613      	str	r3, [r2, #96]	; 0x60
 8002d70:	4b5e      	ldr	r3, [pc, #376]	; (8002eec <HAL_GPIO_Init+0x2fc>)
 8002d72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	60bb      	str	r3, [r7, #8]
 8002d7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002d7c:	4a5c      	ldr	r2, [pc, #368]	; (8002ef0 <HAL_GPIO_Init+0x300>)
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	089b      	lsrs	r3, r3, #2
 8002d82:	3302      	adds	r3, #2
 8002d84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	f003 0303 	and.w	r3, r3, #3
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	220f      	movs	r2, #15
 8002d94:	fa02 f303 	lsl.w	r3, r2, r3
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	693a      	ldr	r2, [r7, #16]
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002da6:	d02b      	beq.n	8002e00 <HAL_GPIO_Init+0x210>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	4a52      	ldr	r2, [pc, #328]	; (8002ef4 <HAL_GPIO_Init+0x304>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d025      	beq.n	8002dfc <HAL_GPIO_Init+0x20c>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	4a51      	ldr	r2, [pc, #324]	; (8002ef8 <HAL_GPIO_Init+0x308>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d01f      	beq.n	8002df8 <HAL_GPIO_Init+0x208>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4a50      	ldr	r2, [pc, #320]	; (8002efc <HAL_GPIO_Init+0x30c>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d019      	beq.n	8002df4 <HAL_GPIO_Init+0x204>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4a4f      	ldr	r2, [pc, #316]	; (8002f00 <HAL_GPIO_Init+0x310>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d013      	beq.n	8002df0 <HAL_GPIO_Init+0x200>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	4a4e      	ldr	r2, [pc, #312]	; (8002f04 <HAL_GPIO_Init+0x314>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d00d      	beq.n	8002dec <HAL_GPIO_Init+0x1fc>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	4a4d      	ldr	r2, [pc, #308]	; (8002f08 <HAL_GPIO_Init+0x318>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d007      	beq.n	8002de8 <HAL_GPIO_Init+0x1f8>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	4a4c      	ldr	r2, [pc, #304]	; (8002f0c <HAL_GPIO_Init+0x31c>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d101      	bne.n	8002de4 <HAL_GPIO_Init+0x1f4>
 8002de0:	2307      	movs	r3, #7
 8002de2:	e00e      	b.n	8002e02 <HAL_GPIO_Init+0x212>
 8002de4:	2308      	movs	r3, #8
 8002de6:	e00c      	b.n	8002e02 <HAL_GPIO_Init+0x212>
 8002de8:	2306      	movs	r3, #6
 8002dea:	e00a      	b.n	8002e02 <HAL_GPIO_Init+0x212>
 8002dec:	2305      	movs	r3, #5
 8002dee:	e008      	b.n	8002e02 <HAL_GPIO_Init+0x212>
 8002df0:	2304      	movs	r3, #4
 8002df2:	e006      	b.n	8002e02 <HAL_GPIO_Init+0x212>
 8002df4:	2303      	movs	r3, #3
 8002df6:	e004      	b.n	8002e02 <HAL_GPIO_Init+0x212>
 8002df8:	2302      	movs	r3, #2
 8002dfa:	e002      	b.n	8002e02 <HAL_GPIO_Init+0x212>
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e000      	b.n	8002e02 <HAL_GPIO_Init+0x212>
 8002e00:	2300      	movs	r3, #0
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	f002 0203 	and.w	r2, r2, #3
 8002e08:	0092      	lsls	r2, r2, #2
 8002e0a:	4093      	lsls	r3, r2
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002e12:	4937      	ldr	r1, [pc, #220]	; (8002ef0 <HAL_GPIO_Init+0x300>)
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	089b      	lsrs	r3, r3, #2
 8002e18:	3302      	adds	r3, #2
 8002e1a:	693a      	ldr	r2, [r7, #16]
 8002e1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002e20:	4b3b      	ldr	r3, [pc, #236]	; (8002f10 <HAL_GPIO_Init+0x320>)
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	43db      	mvns	r3, r3
 8002e2a:	693a      	ldr	r2, [r7, #16]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d003      	beq.n	8002e44 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002e3c:	693a      	ldr	r2, [r7, #16]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002e44:	4a32      	ldr	r2, [pc, #200]	; (8002f10 <HAL_GPIO_Init+0x320>)
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002e4a:	4b31      	ldr	r3, [pc, #196]	; (8002f10 <HAL_GPIO_Init+0x320>)
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	43db      	mvns	r3, r3
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	4013      	ands	r3, r2
 8002e58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d003      	beq.n	8002e6e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002e66:	693a      	ldr	r2, [r7, #16]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002e6e:	4a28      	ldr	r2, [pc, #160]	; (8002f10 <HAL_GPIO_Init+0x320>)
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002e74:	4b26      	ldr	r3, [pc, #152]	; (8002f10 <HAL_GPIO_Init+0x320>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	693a      	ldr	r2, [r7, #16]
 8002e80:	4013      	ands	r3, r2
 8002e82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d003      	beq.n	8002e98 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002e98:	4a1d      	ldr	r2, [pc, #116]	; (8002f10 <HAL_GPIO_Init+0x320>)
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002e9e:	4b1c      	ldr	r3, [pc, #112]	; (8002f10 <HAL_GPIO_Init+0x320>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	43db      	mvns	r3, r3
 8002ea8:	693a      	ldr	r2, [r7, #16]
 8002eaa:	4013      	ands	r3, r2
 8002eac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d003      	beq.n	8002ec2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002ec2:	4a13      	ldr	r2, [pc, #76]	; (8002f10 <HAL_GPIO_Init+0x320>)
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	3301      	adds	r3, #1
 8002ecc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	697b      	ldr	r3, [r7, #20]
 8002ed4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f47f ae91 	bne.w	8002c00 <HAL_GPIO_Init+0x10>
  }
}
 8002ede:	bf00      	nop
 8002ee0:	bf00      	nop
 8002ee2:	371c      	adds	r7, #28
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	40021000 	.word	0x40021000
 8002ef0:	40010000 	.word	0x40010000
 8002ef4:	48000400 	.word	0x48000400
 8002ef8:	48000800 	.word	0x48000800
 8002efc:	48000c00 	.word	0x48000c00
 8002f00:	48001000 	.word	0x48001000
 8002f04:	48001400 	.word	0x48001400
 8002f08:	48001800 	.word	0x48001800
 8002f0c:	48001c00 	.word	0x48001c00
 8002f10:	40010400 	.word	0x40010400

08002f14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f14:	b480      	push	{r7}
 8002f16:	b083      	sub	sp, #12
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	807b      	strh	r3, [r7, #2]
 8002f20:	4613      	mov	r3, r2
 8002f22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f24:	787b      	ldrb	r3, [r7, #1]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002f2a:	887a      	ldrh	r2, [r7, #2]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002f30:	e002      	b.n	8002f38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002f32:	887a      	ldrh	r2, [r7, #2]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002f38:	bf00      	nop
 8002f3a:	370c      	adds	r7, #12
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr

08002f44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002f4e:	4b08      	ldr	r3, [pc, #32]	; (8002f70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f50:	695a      	ldr	r2, [r3, #20]
 8002f52:	88fb      	ldrh	r3, [r7, #6]
 8002f54:	4013      	ands	r3, r2
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d006      	beq.n	8002f68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002f5a:	4a05      	ldr	r2, [pc, #20]	; (8002f70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f5c:	88fb      	ldrh	r3, [r7, #6]
 8002f5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f60:	88fb      	ldrh	r3, [r7, #6]
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7fe f88c 	bl	8001080 <HAL_GPIO_EXTI_Callback>
  }
}
 8002f68:	bf00      	nop
 8002f6a:	3708      	adds	r7, #8
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	40010400 	.word	0x40010400

08002f74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d101      	bne.n	8002f86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f82:	2301      	movs	r3, #1
 8002f84:	e08d      	b.n	80030a2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d106      	bne.n	8002fa0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7fe f94e 	bl	800123c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2224      	movs	r2, #36	; 0x24
 8002fa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681a      	ldr	r2, [r3, #0]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f022 0201 	bic.w	r2, r2, #1
 8002fb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685a      	ldr	r2, [r3, #4]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002fc4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	689a      	ldr	r2, [r3, #8]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002fd4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d107      	bne.n	8002fee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	689a      	ldr	r2, [r3, #8]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002fea:	609a      	str	r2, [r3, #8]
 8002fec:	e006      	b.n	8002ffc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	689a      	ldr	r2, [r3, #8]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002ffa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	2b02      	cmp	r3, #2
 8003002:	d108      	bne.n	8003016 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	685a      	ldr	r2, [r3, #4]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003012:	605a      	str	r2, [r3, #4]
 8003014:	e007      	b.n	8003026 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	685a      	ldr	r2, [r3, #4]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003024:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	6812      	ldr	r2, [r2, #0]
 8003030:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003034:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003038:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	68da      	ldr	r2, [r3, #12]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003048:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	691a      	ldr	r2, [r3, #16]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	699b      	ldr	r3, [r3, #24]
 800305a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	430a      	orrs	r2, r1
 8003062:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	69d9      	ldr	r1, [r3, #28]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a1a      	ldr	r2, [r3, #32]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	430a      	orrs	r2, r1
 8003072:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f042 0201 	orr.w	r2, r2, #1
 8003082:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2220      	movs	r2, #32
 800308e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}

080030aa <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80030aa:	b480      	push	{r7}
 80030ac:	b083      	sub	sp, #12
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
 80030b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	2b20      	cmp	r3, #32
 80030be:	d138      	bne.n	8003132 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d101      	bne.n	80030ce <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80030ca:	2302      	movs	r3, #2
 80030cc:	e032      	b.n	8003134 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2224      	movs	r2, #36	; 0x24
 80030da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f022 0201 	bic.w	r2, r2, #1
 80030ec:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80030fc:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	6819      	ldr	r1, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	683a      	ldr	r2, [r7, #0]
 800310a:	430a      	orrs	r2, r1
 800310c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f042 0201 	orr.w	r2, r2, #1
 800311c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2220      	movs	r2, #32
 8003122:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800312e:	2300      	movs	r3, #0
 8003130:	e000      	b.n	8003134 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003132:	2302      	movs	r3, #2
  }
}
 8003134:	4618      	mov	r0, r3
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b20      	cmp	r3, #32
 8003154:	d139      	bne.n	80031ca <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800315c:	2b01      	cmp	r3, #1
 800315e:	d101      	bne.n	8003164 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003160:	2302      	movs	r3, #2
 8003162:	e033      	b.n	80031cc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2224      	movs	r2, #36	; 0x24
 8003170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f022 0201 	bic.w	r2, r2, #1
 8003182:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003192:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	021b      	lsls	r3, r3, #8
 8003198:	68fa      	ldr	r2, [r7, #12]
 800319a:	4313      	orrs	r3, r2
 800319c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f042 0201 	orr.w	r2, r2, #1
 80031b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2220      	movs	r2, #32
 80031ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80031c6:	2300      	movs	r3, #0
 80031c8:	e000      	b.n	80031cc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80031ca:	2302      	movs	r3, #2
  }
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3714      	adds	r7, #20
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b086      	sub	sp, #24
 80031dc:	af02      	add	r7, sp, #8
 80031de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031e0:	2300      	movs	r3, #0
 80031e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80031e4:	f7fe fbd4 	bl	8001990 <HAL_GetTick>
 80031e8:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d102      	bne.n	80031f6 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	73fb      	strb	r3, [r7, #15]
 80031f4:	e092      	b.n	800331c <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003200:	2b00      	cmp	r3, #0
 8003202:	f040 808b 	bne.w	800331c <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f7fe f8ba 	bl	8001380 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800320c:	f241 3188 	movw	r1, #5000	; 0x1388
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f000 f88b 	bl	800332c <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	689a      	ldr	r2, [r3, #8]
 800321c:	4b42      	ldr	r3, [pc, #264]	; (8003328 <HAL_OSPI_Init+0x150>)
 800321e:	4013      	ands	r3, r2
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	68d1      	ldr	r1, [r2, #12]
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	6912      	ldr	r2, [r2, #16]
 8003228:	3a01      	subs	r2, #1
 800322a:	0412      	lsls	r2, r2, #16
 800322c:	4311      	orrs	r1, r2
 800322e:	687a      	ldr	r2, [r7, #4]
 8003230:	6952      	ldr	r2, [r2, #20]
 8003232:	3a01      	subs	r2, #1
 8003234:	0212      	lsls	r2, r2, #8
 8003236:	4311      	orrs	r1, r2
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800323c:	4311      	orrs	r1, r2
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	69d2      	ldr	r2, [r2, #28]
 8003242:	4311      	orrs	r1, r2
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	6812      	ldr	r2, [r2, #0]
 8003248:	430b      	orrs	r3, r1
 800324a:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	0412      	lsls	r2, r2, #16
 8003256:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	3b01      	subs	r3, #1
 8003268:	021a      	lsls	r2, r3, #8
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	430a      	orrs	r2, r1
 8003270:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003276:	9300      	str	r3, [sp, #0]
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	2200      	movs	r2, #0
 800327c:	2120      	movs	r1, #32
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f000 fb98 	bl	80039b4 <OSPI_WaitFlagStateUntilTimeout>
 8003284:	4603      	mov	r3, r0
 8003286:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003288:	7bfb      	ldrb	r3, [r7, #15]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d146      	bne.n	800331c <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a1b      	ldr	r3, [r3, #32]
 800329c:	1e5a      	subs	r2, r3, #1
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	430a      	orrs	r2, r1
 80032a4:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	689a      	ldr	r2, [r3, #8]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	430a      	orrs	r2, r1
 80032ba:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80032c4:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d0:	431a      	orrs	r2, r3
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f042 0201 	orr.w	r2, r2, #1
 80032ea:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d107      	bne.n	8003304 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	689a      	ldr	r2, [r3, #8]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f042 0202 	orr.w	r2, r2, #2
 8003302:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800330c:	d103      	bne.n	8003316 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2201      	movs	r2, #1
 8003312:	645a      	str	r2, [r3, #68]	; 0x44
 8003314:	e002      	b.n	800331c <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2202      	movs	r2, #2
 800331a:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 800331c:	7bfb      	ldrb	r3, [r7, #15]
}
 800331e:	4618      	mov	r0, r3
 8003320:	3710      	adds	r7, #16
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	f8e0f8f4 	.word	0xf8e0f8f4

0800332c <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	370c      	adds	r7, #12
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
	...

0800334c <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b092      	sub	sp, #72	; 0x48
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003358:	2300      	movs	r3, #0
 800335a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 800335e:	2300      	movs	r3, #0
 8003360:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a08      	ldr	r2, [pc, #32]	; (800338c <HAL_OSPIM_Config+0x40>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d105      	bne.n	800337a <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 800336e:	2300      	movs	r3, #0
 8003370:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 1U;
 8003372:	2301      	movs	r3, #1
 8003374:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8003378:	e004      	b.n	8003384 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 800337a:	2301      	movs	r3, #1
 800337c:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 0U;
 800337e:	2300      	movs	r3, #0
 8003380:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8003384:	2300      	movs	r3, #0
 8003386:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800338a:	e01f      	b.n	80033cc <HAL_OSPIM_Config+0x80>
 800338c:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8003390:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003394:	3301      	adds	r3, #1
 8003396:	b2d8      	uxtb	r0, r3
 8003398:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800339c:	f107 0114 	add.w	r1, r7, #20
 80033a0:	4613      	mov	r3, r2
 80033a2:	009b      	lsls	r3, r3, #2
 80033a4:	4413      	add	r3, r2
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	440b      	add	r3, r1
 80033aa:	4619      	mov	r1, r3
 80033ac:	f000 fb3a 	bl	8003a24 <OSPIM_GetConfig>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d005      	beq.n	80033c2 <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2208      	movs	r2, #8
 80033c0:	649a      	str	r2, [r3, #72]	; 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80033c2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80033c6:	3301      	adds	r3, #1
 80033c8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80033cc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d9dd      	bls.n	8003390 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 80033d4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f040 82de 	bne.w	800399a <HAL_OSPIM_Config+0x64e>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 80033de:	4bc6      	ldr	r3, [pc, #792]	; (80036f8 <HAL_OSPIM_Config+0x3ac>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00b      	beq.n	8003402 <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80033ea:	4bc3      	ldr	r3, [pc, #780]	; (80036f8 <HAL_OSPIM_Config+0x3ac>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4ac2      	ldr	r2, [pc, #776]	; (80036f8 <HAL_OSPIM_Config+0x3ac>)
 80033f0:	f023 0301 	bic.w	r3, r3, #1
 80033f4:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 80033f6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80033fa:	f043 0301 	orr.w	r3, r3, #1
 80033fe:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8003402:	4bbe      	ldr	r3, [pc, #760]	; (80036fc <HAL_OSPIM_Config+0x3b0>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00b      	beq.n	8003426 <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800340e:	4bbb      	ldr	r3, [pc, #748]	; (80036fc <HAL_OSPIM_Config+0x3b0>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4aba      	ldr	r2, [pc, #744]	; (80036fc <HAL_OSPIM_Config+0x3b0>)
 8003414:	f023 0301 	bic.w	r3, r3, #1
 8003418:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800341a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800341e:	f043 0302 	orr.w	r3, r3, #2
 8003422:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8003426:	49b6      	ldr	r1, [pc, #728]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 8003428:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800342a:	4613      	mov	r3, r2
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	4413      	add	r3, r2
 8003430:	009b      	lsls	r3, r3, #2
 8003432:	3348      	adds	r3, #72	; 0x48
 8003434:	443b      	add	r3, r7
 8003436:	3b2c      	subs	r3, #44	; 0x2c
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	3b01      	subs	r3, #1
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	440b      	add	r3, r1
 8003440:	6859      	ldr	r1, [r3, #4]
 8003442:	48af      	ldr	r0, [pc, #700]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 8003444:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003446:	4613      	mov	r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	4413      	add	r3, r2
 800344c:	009b      	lsls	r3, r3, #2
 800344e:	3348      	adds	r3, #72	; 0x48
 8003450:	443b      	add	r3, r7
 8003452:	3b2c      	subs	r3, #44	; 0x2c
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	3b01      	subs	r3, #1
 8003458:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	4403      	add	r3, r0
 8003460:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 8003462:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003464:	4613      	mov	r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	4413      	add	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	3348      	adds	r3, #72	; 0x48
 800346e:	443b      	add	r3, r7
 8003470:	3b34      	subs	r3, #52	; 0x34
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	f000 80a1 	beq.w	80035bc <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800347a:	49a1      	ldr	r1, [pc, #644]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 800347c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800347e:	4613      	mov	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	4413      	add	r3, r2
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	3348      	adds	r3, #72	; 0x48
 8003488:	443b      	add	r3, r7
 800348a:	3b34      	subs	r3, #52	; 0x34
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	3b01      	subs	r3, #1
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	440b      	add	r3, r1
 8003494:	6859      	ldr	r1, [r3, #4]
 8003496:	489a      	ldr	r0, [pc, #616]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 8003498:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800349a:	4613      	mov	r3, r2
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	4413      	add	r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	3348      	adds	r3, #72	; 0x48
 80034a4:	443b      	add	r3, r7
 80034a6:	3b34      	subs	r3, #52	; 0x34
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	3b01      	subs	r3, #1
 80034ac:	f021 0201 	bic.w	r2, r1, #1
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	4403      	add	r3, r0
 80034b4:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 80034b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80034b8:	4613      	mov	r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	4413      	add	r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	3348      	adds	r3, #72	; 0x48
 80034c2:	443b      	add	r3, r7
 80034c4:	3b30      	subs	r3, #48	; 0x30
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d01d      	beq.n	8003508 <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 80034cc:	498c      	ldr	r1, [pc, #560]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 80034ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80034d0:	4613      	mov	r3, r2
 80034d2:	009b      	lsls	r3, r3, #2
 80034d4:	4413      	add	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	3348      	adds	r3, #72	; 0x48
 80034da:	443b      	add	r3, r7
 80034dc:	3b30      	subs	r3, #48	; 0x30
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	3b01      	subs	r3, #1
 80034e2:	009b      	lsls	r3, r3, #2
 80034e4:	440b      	add	r3, r1
 80034e6:	6859      	ldr	r1, [r3, #4]
 80034e8:	4885      	ldr	r0, [pc, #532]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 80034ea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80034ec:	4613      	mov	r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	4413      	add	r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	3348      	adds	r3, #72	; 0x48
 80034f6:	443b      	add	r3, r7
 80034f8:	3b30      	subs	r3, #48	; 0x30
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	3b01      	subs	r3, #1
 80034fe:	f021 0210 	bic.w	r2, r1, #16
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	4403      	add	r3, r0
 8003506:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003508:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800350a:	4613      	mov	r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	4413      	add	r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	3348      	adds	r3, #72	; 0x48
 8003514:	443b      	add	r3, r7
 8003516:	3b28      	subs	r3, #40	; 0x28
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d021      	beq.n	8003562 <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 800351e:	4978      	ldr	r1, [pc, #480]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 8003520:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003522:	4613      	mov	r3, r2
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	4413      	add	r3, r2
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	3348      	adds	r3, #72	; 0x48
 800352c:	443b      	add	r3, r7
 800352e:	3b28      	subs	r3, #40	; 0x28
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	3b01      	subs	r3, #1
 8003534:	f003 0301 	and.w	r3, r3, #1
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	440b      	add	r3, r1
 800353c:	6859      	ldr	r1, [r3, #4]
 800353e:	4870      	ldr	r0, [pc, #448]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 8003540:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003542:	4613      	mov	r3, r2
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	4413      	add	r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	3348      	adds	r3, #72	; 0x48
 800354c:	443b      	add	r3, r7
 800354e:	3b28      	subs	r3, #40	; 0x28
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	3b01      	subs	r3, #1
 8003554:	f003 0301 	and.w	r3, r3, #1
 8003558:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	4403      	add	r3, r0
 8003560:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8003562:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003564:	4613      	mov	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	4413      	add	r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	3348      	adds	r3, #72	; 0x48
 800356e:	443b      	add	r3, r7
 8003570:	3b24      	subs	r3, #36	; 0x24
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d021      	beq.n	80035bc <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8003578:	4961      	ldr	r1, [pc, #388]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 800357a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800357c:	4613      	mov	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	4413      	add	r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	3348      	adds	r3, #72	; 0x48
 8003586:	443b      	add	r3, r7
 8003588:	3b24      	subs	r3, #36	; 0x24
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	3b01      	subs	r3, #1
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	440b      	add	r3, r1
 8003596:	6859      	ldr	r1, [r3, #4]
 8003598:	4859      	ldr	r0, [pc, #356]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 800359a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800359c:	4613      	mov	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	4413      	add	r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	3348      	adds	r3, #72	; 0x48
 80035a6:	443b      	add	r3, r7
 80035a8:	3b24      	subs	r3, #36	; 0x24
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	3b01      	subs	r3, #1
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	4403      	add	r3, r0
 80035ba:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	6819      	ldr	r1, [r3, #0]
 80035c0:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80035c4:	4613      	mov	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	4413      	add	r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	3348      	adds	r3, #72	; 0x48
 80035ce:	443b      	add	r3, r7
 80035d0:	3b34      	subs	r3, #52	; 0x34
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4299      	cmp	r1, r3
 80035d6:	d038      	beq.n	800364a <HAL_OSPIM_Config+0x2fe>
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	6859      	ldr	r1, [r3, #4]
 80035dc:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80035e0:	4613      	mov	r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	4413      	add	r3, r2
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	3348      	adds	r3, #72	; 0x48
 80035ea:	443b      	add	r3, r7
 80035ec:	3b30      	subs	r3, #48	; 0x30
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4299      	cmp	r1, r3
 80035f2:	d02a      	beq.n	800364a <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	6899      	ldr	r1, [r3, #8]
 80035f8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80035fc:	4613      	mov	r3, r2
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	4413      	add	r3, r2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	3348      	adds	r3, #72	; 0x48
 8003606:	443b      	add	r3, r7
 8003608:	3b2c      	subs	r3, #44	; 0x2c
 800360a:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 800360c:	4299      	cmp	r1, r3
 800360e:	d01c      	beq.n	800364a <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	68d9      	ldr	r1, [r3, #12]
 8003614:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003618:	4613      	mov	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4413      	add	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	3348      	adds	r3, #72	; 0x48
 8003622:	443b      	add	r3, r7
 8003624:	3b28      	subs	r3, #40	; 0x28
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4299      	cmp	r1, r3
 800362a:	d00e      	beq.n	800364a <HAL_OSPIM_Config+0x2fe>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	6919      	ldr	r1, [r3, #16]
 8003630:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003634:	4613      	mov	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	4413      	add	r3, r2
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	3348      	adds	r3, #72	; 0x48
 800363e:	443b      	add	r3, r7
 8003640:	3b24      	subs	r3, #36	; 0x24
 8003642:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8003644:	4299      	cmp	r1, r3
 8003646:	f040 80d3 	bne.w	80037f0 <HAL_OSPIM_Config+0x4a4>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800364a:	492d      	ldr	r1, [pc, #180]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 800364c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003650:	4613      	mov	r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	3348      	adds	r3, #72	; 0x48
 800365a:	443b      	add	r3, r7
 800365c:	3b34      	subs	r3, #52	; 0x34
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	3b01      	subs	r3, #1
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	6859      	ldr	r1, [r3, #4]
 8003668:	4825      	ldr	r0, [pc, #148]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 800366a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800366e:	4613      	mov	r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	4413      	add	r3, r2
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	3348      	adds	r3, #72	; 0x48
 8003678:	443b      	add	r3, r7
 800367a:	3b34      	subs	r3, #52	; 0x34
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	3b01      	subs	r3, #1
 8003680:	f021 0201 	bic.w	r2, r1, #1
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	4403      	add	r3, r0
 8003688:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800368a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800368e:	4613      	mov	r3, r2
 8003690:	009b      	lsls	r3, r3, #2
 8003692:	4413      	add	r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	3348      	adds	r3, #72	; 0x48
 8003698:	443b      	add	r3, r7
 800369a:	3b30      	subs	r3, #48	; 0x30
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d01f      	beq.n	80036e2 <HAL_OSPIM_Config+0x396>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 80036a2:	4917      	ldr	r1, [pc, #92]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 80036a4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80036a8:	4613      	mov	r3, r2
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	4413      	add	r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	3348      	adds	r3, #72	; 0x48
 80036b2:	443b      	add	r3, r7
 80036b4:	3b30      	subs	r3, #48	; 0x30
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	3b01      	subs	r3, #1
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	440b      	add	r3, r1
 80036be:	6859      	ldr	r1, [r3, #4]
 80036c0:	480f      	ldr	r0, [pc, #60]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 80036c2:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80036c6:	4613      	mov	r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	4413      	add	r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	3348      	adds	r3, #72	; 0x48
 80036d0:	443b      	add	r3, r7
 80036d2:	3b30      	subs	r3, #48	; 0x30
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	3b01      	subs	r3, #1
 80036d8:	f021 0210 	bic.w	r2, r1, #16
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4403      	add	r3, r0
 80036e0:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 80036e2:	4907      	ldr	r1, [pc, #28]	; (8003700 <HAL_OSPIM_Config+0x3b4>)
 80036e4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80036e8:	4613      	mov	r3, r2
 80036ea:	009b      	lsls	r3, r3, #2
 80036ec:	4413      	add	r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	3348      	adds	r3, #72	; 0x48
 80036f2:	443b      	add	r3, r7
 80036f4:	3b2c      	subs	r3, #44	; 0x2c
 80036f6:	e005      	b.n	8003704 <HAL_OSPIM_Config+0x3b8>
 80036f8:	a0001000 	.word	0xa0001000
 80036fc:	a0001400 	.word	0xa0001400
 8003700:	50061c00 	.word	0x50061c00
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	3b01      	subs	r3, #1
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	440b      	add	r3, r1
 800370c:	6859      	ldr	r1, [r3, #4]
 800370e:	48a6      	ldr	r0, [pc, #664]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 8003710:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003714:	4613      	mov	r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	4413      	add	r3, r2
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	3348      	adds	r3, #72	; 0x48
 800371e:	443b      	add	r3, r7
 8003720:	3b2c      	subs	r3, #44	; 0x2c
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	3b01      	subs	r3, #1
 8003726:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	4403      	add	r3, r0
 800372e:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003730:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003734:	4613      	mov	r3, r2
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	4413      	add	r3, r2
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	3348      	adds	r3, #72	; 0x48
 800373e:	443b      	add	r3, r7
 8003740:	3b28      	subs	r3, #40	; 0x28
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d023      	beq.n	8003790 <HAL_OSPIM_Config+0x444>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003748:	4997      	ldr	r1, [pc, #604]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 800374a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800374e:	4613      	mov	r3, r2
 8003750:	009b      	lsls	r3, r3, #2
 8003752:	4413      	add	r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	3348      	adds	r3, #72	; 0x48
 8003758:	443b      	add	r3, r7
 800375a:	3b28      	subs	r3, #40	; 0x28
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	3b01      	subs	r3, #1
 8003760:	f003 0301 	and.w	r3, r3, #1
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	440b      	add	r3, r1
 8003768:	6859      	ldr	r1, [r3, #4]
 800376a:	488f      	ldr	r0, [pc, #572]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 800376c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003770:	4613      	mov	r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	4413      	add	r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	3348      	adds	r3, #72	; 0x48
 800377a:	443b      	add	r3, r7
 800377c:	3b28      	subs	r3, #40	; 0x28
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	3b01      	subs	r3, #1
 8003782:	f003 0301 	and.w	r3, r3, #1
 8003786:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	4403      	add	r3, r0
 800378e:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8003790:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8003794:	4613      	mov	r3, r2
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	4413      	add	r3, r2
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	3348      	adds	r3, #72	; 0x48
 800379e:	443b      	add	r3, r7
 80037a0:	3b24      	subs	r3, #36	; 0x24
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d023      	beq.n	80037f0 <HAL_OSPIM_Config+0x4a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80037a8:	497f      	ldr	r1, [pc, #508]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 80037aa:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80037ae:	4613      	mov	r3, r2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	4413      	add	r3, r2
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	3348      	adds	r3, #72	; 0x48
 80037b8:	443b      	add	r3, r7
 80037ba:	3b24      	subs	r3, #36	; 0x24
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	3b01      	subs	r3, #1
 80037c0:	f003 0301 	and.w	r3, r3, #1
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	440b      	add	r3, r1
 80037c8:	6859      	ldr	r1, [r3, #4]
 80037ca:	4877      	ldr	r0, [pc, #476]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 80037cc:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80037d0:	4613      	mov	r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	4413      	add	r3, r2
 80037d6:	009b      	lsls	r3, r3, #2
 80037d8:	3348      	adds	r3, #72	; 0x48
 80037da:	443b      	add	r3, r7
 80037dc:	3b24      	subs	r3, #36	; 0x24
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	3b01      	subs	r3, #1
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	4403      	add	r3, r0
 80037ee:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 80037f0:	4a6d      	ldr	r2, [pc, #436]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	3b01      	subs	r3, #1
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	4413      	add	r3, r2
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003802:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003804:	025b      	lsls	r3, r3, #9
 8003806:	431a      	orrs	r2, r3
 8003808:	4967      	ldr	r1, [pc, #412]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	3b01      	subs	r3, #1
 8003810:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003814:	009b      	lsls	r3, r3, #2
 8003816:	440b      	add	r3, r1
 8003818:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800381a:	4a63      	ldr	r2, [pc, #396]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	3b01      	subs	r3, #1
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	4413      	add	r3, r2
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f023 0203 	bic.w	r2, r3, #3
 800382c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	431a      	orrs	r2, r3
 8003832:	495d      	ldr	r1, [pc, #372]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	3b01      	subs	r3, #1
 800383a:	f042 0201 	orr.w	r2, r2, #1
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	440b      	add	r3, r1
 8003842:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d014      	beq.n	8003876 <HAL_OSPIM_Config+0x52a>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 800384c:	4a56      	ldr	r2, [pc, #344]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	3b01      	subs	r3, #1
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	4413      	add	r3, r2
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800385e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003860:	015b      	lsls	r3, r3, #5
 8003862:	431a      	orrs	r2, r3
 8003864:	4950      	ldr	r1, [pc, #320]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	3b01      	subs	r3, #1
 800386c:	f042 0210 	orr.w	r2, r2, #16
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	440b      	add	r3, r1
 8003874:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d019      	beq.n	80038b6 <HAL_OSPIM_Config+0x56a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003882:	4a49      	ldr	r2, [pc, #292]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	3b01      	subs	r3, #1
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	009b      	lsls	r3, r3, #2
 8003890:	4413      	add	r3, r2
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003898:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800389a:	049b      	lsls	r3, r3, #18
 800389c:	431a      	orrs	r2, r3
 800389e:	4942      	ldr	r1, [pc, #264]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	3b01      	subs	r3, #1
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80038ae:	009b      	lsls	r3, r3, #2
 80038b0:	440b      	add	r3, r1
 80038b2:	605a      	str	r2, [r3, #4]
 80038b4:	e01c      	b.n	80038f0 <HAL_OSPIM_Config+0x5a4>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80038b6:	68bb      	ldr	r3, [r7, #8]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d018      	beq.n	80038f0 <HAL_OSPIM_Config+0x5a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80038be:	4a3a      	ldr	r2, [pc, #232]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	3b01      	subs	r3, #1
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	4413      	add	r3, r2
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80038d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038d6:	069b      	lsls	r3, r3, #26
 80038d8:	431a      	orrs	r2, r3
 80038da:	4933      	ldr	r1, [pc, #204]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	3b01      	subs	r3, #1
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	440b      	add	r3, r1
 80038ee:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	691b      	ldr	r3, [r3, #16]
 80038f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d019      	beq.n	8003930 <HAL_OSPIM_Config+0x5e4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80038fc:	4a2a      	ldr	r2, [pc, #168]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 80038fe:	68bb      	ldr	r3, [r7, #8]
 8003900:	691b      	ldr	r3, [r3, #16]
 8003902:	3b01      	subs	r3, #1
 8003904:	f003 0301 	and.w	r3, r3, #1
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	4413      	add	r3, r2
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003912:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003914:	049b      	lsls	r3, r3, #18
 8003916:	431a      	orrs	r2, r3
 8003918:	4923      	ldr	r1, [pc, #140]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 800391a:	68bb      	ldr	r3, [r7, #8]
 800391c:	691b      	ldr	r3, [r3, #16]
 800391e:	3b01      	subs	r3, #1
 8003920:	f003 0301 	and.w	r3, r3, #1
 8003924:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8003928:	009b      	lsls	r3, r3, #2
 800392a:	440b      	add	r3, r1
 800392c:	605a      	str	r2, [r3, #4]
 800392e:	e01c      	b.n	800396a <HAL_OSPIM_Config+0x61e>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	691b      	ldr	r3, [r3, #16]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d018      	beq.n	800396a <HAL_OSPIM_Config+0x61e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003938:	4a1b      	ldr	r2, [pc, #108]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 800393a:	68bb      	ldr	r3, [r7, #8]
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	3b01      	subs	r3, #1
 8003940:	f003 0301 	and.w	r3, r3, #1
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	4413      	add	r3, r2
 8003948:	685b      	ldr	r3, [r3, #4]
 800394a:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800394e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003950:	069b      	lsls	r3, r3, #26
 8003952:	431a      	orrs	r2, r3
 8003954:	4914      	ldr	r1, [pc, #80]	; (80039a8 <HAL_OSPIM_Config+0x65c>)
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	3b01      	subs	r3, #1
 800395c:	f003 0301 	and.w	r3, r3, #1
 8003960:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	440b      	add	r3, r1
 8003968:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 800396a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d005      	beq.n	8003982 <HAL_OSPIM_Config+0x636>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8003976:	4b0d      	ldr	r3, [pc, #52]	; (80039ac <HAL_OSPIM_Config+0x660>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a0c      	ldr	r2, [pc, #48]	; (80039ac <HAL_OSPIM_Config+0x660>)
 800397c:	f043 0301 	orr.w	r3, r3, #1
 8003980:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8003982:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	2b00      	cmp	r3, #0
 800398c:	d005      	beq.n	800399a <HAL_OSPIM_Config+0x64e>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800398e:	4b08      	ldr	r3, [pc, #32]	; (80039b0 <HAL_OSPIM_Config+0x664>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a07      	ldr	r2, [pc, #28]	; (80039b0 <HAL_OSPIM_Config+0x664>)
 8003994:	f043 0301 	orr.w	r3, r3, #1
 8003998:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 800399a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3748      	adds	r7, #72	; 0x48
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	50061c00 	.word	0x50061c00
 80039ac:	a0001000 	.word	0xa0001000
 80039b0:	a0001400 	.word	0xa0001400

080039b4 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	603b      	str	r3, [r7, #0]
 80039c0:	4613      	mov	r3, r2
 80039c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80039c4:	e01a      	b.n	80039fc <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039cc:	d016      	beq.n	80039fc <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ce:	f7fd ffdf 	bl	8001990 <HAL_GetTick>
 80039d2:	4602      	mov	r2, r0
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	429a      	cmp	r2, r3
 80039dc:	d302      	bcc.n	80039e4 <OSPI_WaitFlagStateUntilTimeout+0x30>
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10b      	bne.n	80039fc <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039ea:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039f0:	f043 0201 	orr.w	r2, r3, #1
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e00e      	b.n	8003a1a <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	6a1a      	ldr	r2, [r3, #32]
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	4013      	ands	r3, r2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	bf14      	ite	ne
 8003a0a:	2301      	movne	r3, #1
 8003a0c:	2300      	moveq	r3, #0
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	461a      	mov	r2, r3
 8003a12:	79fb      	ldrb	r3, [r7, #7]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	d1d6      	bne.n	80039c6 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003a18:	2300      	movs	r3, #0
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3710      	adds	r7, #16
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
	...

08003a24 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b087      	sub	sp, #28
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	6039      	str	r1, [r7, #0]
 8003a2e:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8003a30:	2300      	movs	r3, #0
 8003a32:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8003a34:	2300      	movs	r3, #0
 8003a36:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8003a38:	79fb      	ldrb	r3, [r7, #7]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d005      	beq.n	8003a4a <OSPIM_GetConfig+0x26>
 8003a3e:	79fb      	ldrb	r3, [r7, #7]
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d802      	bhi.n	8003a4a <OSPIM_GetConfig+0x26>
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d102      	bne.n	8003a50 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	75fb      	strb	r3, [r7, #23]
 8003a4e:	e08e      	b.n	8003b6e <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	2200      	movs	r2, #0
 8003a54:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	2200      	movs	r2, #0
 8003a66:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8003a6e:	79fb      	ldrb	r3, [r7, #7]
 8003a70:	2b02      	cmp	r3, #2
 8003a72:	d101      	bne.n	8003a78 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8003a74:	4b41      	ldr	r3, [pc, #260]	; (8003b7c <OSPIM_GetConfig+0x158>)
 8003a76:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8003a78:	2300      	movs	r3, #0
 8003a7a:	60fb      	str	r3, [r7, #12]
 8003a7c:	e074      	b.n	8003b68 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 8003a7e:	4a40      	ldr	r2, [pc, #256]	; (8003b80 <OSPIM_GetConfig+0x15c>)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	4413      	add	r3, r2
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	f003 0301 	and.w	r3, r3, #1
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d00a      	beq.n	8003aaa <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8003a94:	68ba      	ldr	r2, [r7, #8]
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	4053      	eors	r3, r2
 8003a9a:	f003 0302 	and.w	r3, r3, #2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d103      	bne.n	8003aaa <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	1c5a      	adds	r2, r3, #1
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	f003 0310 	and.w	r3, r3, #16
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00a      	beq.n	8003aca <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8003ab4:	68ba      	ldr	r2, [r7, #8]
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	4053      	eors	r3, r2
 8003aba:	f003 0320 	and.w	r3, r3, #32
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d103      	bne.n	8003aca <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	1c5a      	adds	r2, r3, #1
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00a      	beq.n	8003aea <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8003ad4:	68ba      	ldr	r2, [r7, #8]
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	4053      	eors	r3, r2
 8003ada:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d103      	bne.n	8003aea <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	1c5a      	adds	r2, r3, #1
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d018      	beq.n	8003b26 <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8003af4:	68ba      	ldr	r2, [r7, #8]
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	4053      	eors	r3, r2
 8003afa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d111      	bne.n	8003b26 <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d106      	bne.n	8003b1a <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	3301      	adds	r3, #1
 8003b10:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	60da      	str	r2, [r3, #12]
 8003b18:	e005      	b.n	8003b26 <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d018      	beq.n	8003b62 <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8003b30:	68ba      	ldr	r2, [r7, #8]
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	4053      	eors	r3, r2
 8003b36:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d111      	bne.n	8003b62 <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d106      	bne.n	8003b56 <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	611a      	str	r2, [r3, #16]
 8003b54:	e005      	b.n	8003b62 <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	3301      	adds	r3, #1
 8003b5a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	3301      	adds	r3, #1
 8003b66:	60fb      	str	r3, [r7, #12]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d987      	bls.n	8003a7e <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 8003b6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	371c      	adds	r7, #28
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr
 8003b7c:	04040222 	.word	0x04040222
 8003b80:	50061c00 	.word	0x50061c00

08003b84 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003b84:	b480      	push	{r7}
 8003b86:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b88:	4b05      	ldr	r3, [pc, #20]	; (8003ba0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a04      	ldr	r2, [pc, #16]	; (8003ba0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003b8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b92:	6013      	str	r3, [r2, #0]
}
 8003b94:	bf00      	nop
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	40007000 	.word	0x40007000

08003ba4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003ba8:	4b0d      	ldr	r3, [pc, #52]	; (8003be0 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003bb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bb4:	d102      	bne.n	8003bbc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003bb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bba:	e00b      	b.n	8003bd4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003bbc:	4b08      	ldr	r3, [pc, #32]	; (8003be0 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003bbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bca:	d102      	bne.n	8003bd2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003bcc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003bd0:	e000      	b.n	8003bd4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003bd2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	40007000 	.word	0x40007000

08003be4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b085      	sub	sp, #20
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d141      	bne.n	8003c76 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003bf2:	4b4b      	ldr	r3, [pc, #300]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003bfa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bfe:	d131      	bne.n	8003c64 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c00:	4b47      	ldr	r3, [pc, #284]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c06:	4a46      	ldr	r2, [pc, #280]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c0c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c10:	4b43      	ldr	r3, [pc, #268]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c18:	4a41      	ldr	r2, [pc, #260]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c1e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003c20:	4b40      	ldr	r3, [pc, #256]	; (8003d24 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	2232      	movs	r2, #50	; 0x32
 8003c26:	fb02 f303 	mul.w	r3, r2, r3
 8003c2a:	4a3f      	ldr	r2, [pc, #252]	; (8003d28 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c30:	0c9b      	lsrs	r3, r3, #18
 8003c32:	3301      	adds	r3, #1
 8003c34:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c36:	e002      	b.n	8003c3e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c3e:	4b38      	ldr	r3, [pc, #224]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c4a:	d102      	bne.n	8003c52 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d1f2      	bne.n	8003c38 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c52:	4b33      	ldr	r3, [pc, #204]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c5e:	d158      	bne.n	8003d12 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e057      	b.n	8003d14 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c64:	4b2e      	ldr	r3, [pc, #184]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c6a:	4a2d      	ldr	r2, [pc, #180]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003c74:	e04d      	b.n	8003d12 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c7c:	d141      	bne.n	8003d02 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c7e:	4b28      	ldr	r3, [pc, #160]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c8a:	d131      	bne.n	8003cf0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c8c:	4b24      	ldr	r3, [pc, #144]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c92:	4a23      	ldr	r2, [pc, #140]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c98:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c9c:	4b20      	ldr	r3, [pc, #128]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ca4:	4a1e      	ldr	r2, [pc, #120]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ca6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003caa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003cac:	4b1d      	ldr	r3, [pc, #116]	; (8003d24 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	2232      	movs	r2, #50	; 0x32
 8003cb2:	fb02 f303 	mul.w	r3, r2, r3
 8003cb6:	4a1c      	ldr	r2, [pc, #112]	; (8003d28 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8003cbc:	0c9b      	lsrs	r3, r3, #18
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cc2:	e002      	b.n	8003cca <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cca:	4b15      	ldr	r3, [pc, #84]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cd6:	d102      	bne.n	8003cde <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d1f2      	bne.n	8003cc4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003cde:	4b10      	ldr	r3, [pc, #64]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ce6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cea:	d112      	bne.n	8003d12 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e011      	b.n	8003d14 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003cf0:	4b0b      	ldr	r3, [pc, #44]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cf6:	4a0a      	ldr	r2, [pc, #40]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cfc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003d00:	e007      	b.n	8003d12 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003d02:	4b07      	ldr	r3, [pc, #28]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003d0a:	4a05      	ldr	r2, [pc, #20]	; (8003d20 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d0c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d10:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3714      	adds	r7, #20
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr
 8003d20:	40007000 	.word	0x40007000
 8003d24:	20000000 	.word	0x20000000
 8003d28:	431bde83 	.word	0x431bde83

08003d2c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b088      	sub	sp, #32
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d102      	bne.n	8003d40 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	f000 bc08 	b.w	8004550 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d40:	4b96      	ldr	r3, [pc, #600]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f003 030c 	and.w	r3, r3, #12
 8003d48:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d4a:	4b94      	ldr	r3, [pc, #592]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	f003 0303 	and.w	r3, r3, #3
 8003d52:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0310 	and.w	r3, r3, #16
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	f000 80e4 	beq.w	8003f2a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d007      	beq.n	8003d78 <HAL_RCC_OscConfig+0x4c>
 8003d68:	69bb      	ldr	r3, [r7, #24]
 8003d6a:	2b0c      	cmp	r3, #12
 8003d6c:	f040 808b 	bne.w	8003e86 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	f040 8087 	bne.w	8003e86 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d78:	4b88      	ldr	r3, [pc, #544]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d005      	beq.n	8003d90 <HAL_RCC_OscConfig+0x64>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d101      	bne.n	8003d90 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e3df      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a1a      	ldr	r2, [r3, #32]
 8003d94:	4b81      	ldr	r3, [pc, #516]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0308 	and.w	r3, r3, #8
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d004      	beq.n	8003daa <HAL_RCC_OscConfig+0x7e>
 8003da0:	4b7e      	ldr	r3, [pc, #504]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003da8:	e005      	b.n	8003db6 <HAL_RCC_OscConfig+0x8a>
 8003daa:	4b7c      	ldr	r3, [pc, #496]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003dac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003db0:	091b      	lsrs	r3, r3, #4
 8003db2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d223      	bcs.n	8003e02 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6a1b      	ldr	r3, [r3, #32]
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f000 fdcc 	bl	800495c <RCC_SetFlashLatencyFromMSIRange>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d001      	beq.n	8003dce <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e3c0      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003dce:	4b73      	ldr	r3, [pc, #460]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a72      	ldr	r2, [pc, #456]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003dd4:	f043 0308 	orr.w	r3, r3, #8
 8003dd8:	6013      	str	r3, [r2, #0]
 8003dda:	4b70      	ldr	r3, [pc, #448]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a1b      	ldr	r3, [r3, #32]
 8003de6:	496d      	ldr	r1, [pc, #436]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003de8:	4313      	orrs	r3, r2
 8003dea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003dec:	4b6b      	ldr	r3, [pc, #428]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	69db      	ldr	r3, [r3, #28]
 8003df8:	021b      	lsls	r3, r3, #8
 8003dfa:	4968      	ldr	r1, [pc, #416]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	604b      	str	r3, [r1, #4]
 8003e00:	e025      	b.n	8003e4e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e02:	4b66      	ldr	r3, [pc, #408]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a65      	ldr	r2, [pc, #404]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003e08:	f043 0308 	orr.w	r3, r3, #8
 8003e0c:	6013      	str	r3, [r2, #0]
 8003e0e:	4b63      	ldr	r3, [pc, #396]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a1b      	ldr	r3, [r3, #32]
 8003e1a:	4960      	ldr	r1, [pc, #384]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e20:	4b5e      	ldr	r3, [pc, #376]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	69db      	ldr	r3, [r3, #28]
 8003e2c:	021b      	lsls	r3, r3, #8
 8003e2e:	495b      	ldr	r1, [pc, #364]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d109      	bne.n	8003e4e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6a1b      	ldr	r3, [r3, #32]
 8003e3e:	4618      	mov	r0, r3
 8003e40:	f000 fd8c 	bl	800495c <RCC_SetFlashLatencyFromMSIRange>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d001      	beq.n	8003e4e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e380      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e4e:	f000 fcc1 	bl	80047d4 <HAL_RCC_GetSysClockFreq>
 8003e52:	4602      	mov	r2, r0
 8003e54:	4b51      	ldr	r3, [pc, #324]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	091b      	lsrs	r3, r3, #4
 8003e5a:	f003 030f 	and.w	r3, r3, #15
 8003e5e:	4950      	ldr	r1, [pc, #320]	; (8003fa0 <HAL_RCC_OscConfig+0x274>)
 8003e60:	5ccb      	ldrb	r3, [r1, r3]
 8003e62:	f003 031f 	and.w	r3, r3, #31
 8003e66:	fa22 f303 	lsr.w	r3, r2, r3
 8003e6a:	4a4e      	ldr	r2, [pc, #312]	; (8003fa4 <HAL_RCC_OscConfig+0x278>)
 8003e6c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003e6e:	4b4e      	ldr	r3, [pc, #312]	; (8003fa8 <HAL_RCC_OscConfig+0x27c>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7fd fd3c 	bl	80018f0 <HAL_InitTick>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003e7c:	7bfb      	ldrb	r3, [r7, #15]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d052      	beq.n	8003f28 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003e82:	7bfb      	ldrb	r3, [r7, #15]
 8003e84:	e364      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d032      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003e8e:	4b43      	ldr	r3, [pc, #268]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a42      	ldr	r2, [pc, #264]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003e94:	f043 0301 	orr.w	r3, r3, #1
 8003e98:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e9a:	f7fd fd79 	bl	8001990 <HAL_GetTick>
 8003e9e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ea0:	e008      	b.n	8003eb4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ea2:	f7fd fd75 	bl	8001990 <HAL_GetTick>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	1ad3      	subs	r3, r2, r3
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d901      	bls.n	8003eb4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e34d      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003eb4:	4b39      	ldr	r3, [pc, #228]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d0f0      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ec0:	4b36      	ldr	r3, [pc, #216]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a35      	ldr	r2, [pc, #212]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003ec6:	f043 0308 	orr.w	r3, r3, #8
 8003eca:	6013      	str	r3, [r2, #0]
 8003ecc:	4b33      	ldr	r3, [pc, #204]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a1b      	ldr	r3, [r3, #32]
 8003ed8:	4930      	ldr	r1, [pc, #192]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ede:	4b2f      	ldr	r3, [pc, #188]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69db      	ldr	r3, [r3, #28]
 8003eea:	021b      	lsls	r3, r3, #8
 8003eec:	492b      	ldr	r1, [pc, #172]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	604b      	str	r3, [r1, #4]
 8003ef2:	e01a      	b.n	8003f2a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003ef4:	4b29      	ldr	r3, [pc, #164]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a28      	ldr	r2, [pc, #160]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003efa:	f023 0301 	bic.w	r3, r3, #1
 8003efe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f00:	f7fd fd46 	bl	8001990 <HAL_GetTick>
 8003f04:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003f06:	e008      	b.n	8003f1a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f08:	f7fd fd42 	bl	8001990 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	2b02      	cmp	r3, #2
 8003f14:	d901      	bls.n	8003f1a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e31a      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003f1a:	4b20      	ldr	r3, [pc, #128]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1f0      	bne.n	8003f08 <HAL_RCC_OscConfig+0x1dc>
 8003f26:	e000      	b.n	8003f2a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f28:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d073      	beq.n	800401e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	2b08      	cmp	r3, #8
 8003f3a:	d005      	beq.n	8003f48 <HAL_RCC_OscConfig+0x21c>
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	2b0c      	cmp	r3, #12
 8003f40:	d10e      	bne.n	8003f60 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	2b03      	cmp	r3, #3
 8003f46:	d10b      	bne.n	8003f60 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f48:	4b14      	ldr	r3, [pc, #80]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d063      	beq.n	800401c <HAL_RCC_OscConfig+0x2f0>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d15f      	bne.n	800401c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e2f7      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f68:	d106      	bne.n	8003f78 <HAL_RCC_OscConfig+0x24c>
 8003f6a:	4b0c      	ldr	r3, [pc, #48]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a0b      	ldr	r2, [pc, #44]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003f70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f74:	6013      	str	r3, [r2, #0]
 8003f76:	e025      	b.n	8003fc4 <HAL_RCC_OscConfig+0x298>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f80:	d114      	bne.n	8003fac <HAL_RCC_OscConfig+0x280>
 8003f82:	4b06      	ldr	r3, [pc, #24]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a05      	ldr	r2, [pc, #20]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003f88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f8c:	6013      	str	r3, [r2, #0]
 8003f8e:	4b03      	ldr	r3, [pc, #12]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a02      	ldr	r2, [pc, #8]	; (8003f9c <HAL_RCC_OscConfig+0x270>)
 8003f94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f98:	6013      	str	r3, [r2, #0]
 8003f9a:	e013      	b.n	8003fc4 <HAL_RCC_OscConfig+0x298>
 8003f9c:	40021000 	.word	0x40021000
 8003fa0:	080063b4 	.word	0x080063b4
 8003fa4:	20000000 	.word	0x20000000
 8003fa8:	20000004 	.word	0x20000004
 8003fac:	4ba0      	ldr	r3, [pc, #640]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a9f      	ldr	r2, [pc, #636]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8003fb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fb6:	6013      	str	r3, [r2, #0]
 8003fb8:	4b9d      	ldr	r3, [pc, #628]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a9c      	ldr	r2, [pc, #624]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8003fbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d013      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fcc:	f7fd fce0 	bl	8001990 <HAL_GetTick>
 8003fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fd2:	e008      	b.n	8003fe6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fd4:	f7fd fcdc 	bl	8001990 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	2b64      	cmp	r3, #100	; 0x64
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e2b4      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fe6:	4b92      	ldr	r3, [pc, #584]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d0f0      	beq.n	8003fd4 <HAL_RCC_OscConfig+0x2a8>
 8003ff2:	e014      	b.n	800401e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff4:	f7fd fccc 	bl	8001990 <HAL_GetTick>
 8003ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ffa:	e008      	b.n	800400e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ffc:	f7fd fcc8 	bl	8001990 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b64      	cmp	r3, #100	; 0x64
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e2a0      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800400e:	4b88      	ldr	r3, [pc, #544]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d1f0      	bne.n	8003ffc <HAL_RCC_OscConfig+0x2d0>
 800401a:	e000      	b.n	800401e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800401c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 0302 	and.w	r3, r3, #2
 8004026:	2b00      	cmp	r3, #0
 8004028:	d060      	beq.n	80040ec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800402a:	69bb      	ldr	r3, [r7, #24]
 800402c:	2b04      	cmp	r3, #4
 800402e:	d005      	beq.n	800403c <HAL_RCC_OscConfig+0x310>
 8004030:	69bb      	ldr	r3, [r7, #24]
 8004032:	2b0c      	cmp	r3, #12
 8004034:	d119      	bne.n	800406a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	2b02      	cmp	r3, #2
 800403a:	d116      	bne.n	800406a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800403c:	4b7c      	ldr	r3, [pc, #496]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004044:	2b00      	cmp	r3, #0
 8004046:	d005      	beq.n	8004054 <HAL_RCC_OscConfig+0x328>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d101      	bne.n	8004054 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e27d      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004054:	4b76      	ldr	r3, [pc, #472]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	691b      	ldr	r3, [r3, #16]
 8004060:	061b      	lsls	r3, r3, #24
 8004062:	4973      	ldr	r1, [pc, #460]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8004064:	4313      	orrs	r3, r2
 8004066:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004068:	e040      	b.n	80040ec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d023      	beq.n	80040ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004072:	4b6f      	ldr	r3, [pc, #444]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a6e      	ldr	r2, [pc, #440]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8004078:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800407c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800407e:	f7fd fc87 	bl	8001990 <HAL_GetTick>
 8004082:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004084:	e008      	b.n	8004098 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004086:	f7fd fc83 	bl	8001990 <HAL_GetTick>
 800408a:	4602      	mov	r2, r0
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	2b02      	cmp	r3, #2
 8004092:	d901      	bls.n	8004098 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004094:	2303      	movs	r3, #3
 8004096:	e25b      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004098:	4b65      	ldr	r3, [pc, #404]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d0f0      	beq.n	8004086 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a4:	4b62      	ldr	r3, [pc, #392]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	061b      	lsls	r3, r3, #24
 80040b2:	495f      	ldr	r1, [pc, #380]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	604b      	str	r3, [r1, #4]
 80040b8:	e018      	b.n	80040ec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040ba:	4b5d      	ldr	r3, [pc, #372]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a5c      	ldr	r2, [pc, #368]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 80040c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c6:	f7fd fc63 	bl	8001990 <HAL_GetTick>
 80040ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80040cc:	e008      	b.n	80040e0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040ce:	f7fd fc5f 	bl	8001990 <HAL_GetTick>
 80040d2:	4602      	mov	r2, r0
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d901      	bls.n	80040e0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80040dc:	2303      	movs	r3, #3
 80040de:	e237      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80040e0:	4b53      	ldr	r3, [pc, #332]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1f0      	bne.n	80040ce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0308 	and.w	r3, r3, #8
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d03c      	beq.n	8004172 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	695b      	ldr	r3, [r3, #20]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d01c      	beq.n	800413a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004100:	4b4b      	ldr	r3, [pc, #300]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8004102:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004106:	4a4a      	ldr	r2, [pc, #296]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8004108:	f043 0301 	orr.w	r3, r3, #1
 800410c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004110:	f7fd fc3e 	bl	8001990 <HAL_GetTick>
 8004114:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004116:	e008      	b.n	800412a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004118:	f7fd fc3a 	bl	8001990 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b02      	cmp	r3, #2
 8004124:	d901      	bls.n	800412a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e212      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800412a:	4b41      	ldr	r3, [pc, #260]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 800412c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004130:	f003 0302 	and.w	r3, r3, #2
 8004134:	2b00      	cmp	r3, #0
 8004136:	d0ef      	beq.n	8004118 <HAL_RCC_OscConfig+0x3ec>
 8004138:	e01b      	b.n	8004172 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800413a:	4b3d      	ldr	r3, [pc, #244]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 800413c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004140:	4a3b      	ldr	r2, [pc, #236]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8004142:	f023 0301 	bic.w	r3, r3, #1
 8004146:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800414a:	f7fd fc21 	bl	8001990 <HAL_GetTick>
 800414e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004150:	e008      	b.n	8004164 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004152:	f7fd fc1d 	bl	8001990 <HAL_GetTick>
 8004156:	4602      	mov	r2, r0
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	2b02      	cmp	r3, #2
 800415e:	d901      	bls.n	8004164 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004160:	2303      	movs	r3, #3
 8004162:	e1f5      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004164:	4b32      	ldr	r3, [pc, #200]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8004166:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d1ef      	bne.n	8004152 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0304 	and.w	r3, r3, #4
 800417a:	2b00      	cmp	r3, #0
 800417c:	f000 80a6 	beq.w	80042cc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004180:	2300      	movs	r3, #0
 8004182:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004184:	4b2a      	ldr	r3, [pc, #168]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8004186:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004188:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d10d      	bne.n	80041ac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004190:	4b27      	ldr	r3, [pc, #156]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8004192:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004194:	4a26      	ldr	r2, [pc, #152]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8004196:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800419a:	6593      	str	r3, [r2, #88]	; 0x58
 800419c:	4b24      	ldr	r3, [pc, #144]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 800419e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041a4:	60bb      	str	r3, [r7, #8]
 80041a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041a8:	2301      	movs	r3, #1
 80041aa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041ac:	4b21      	ldr	r3, [pc, #132]	; (8004234 <HAL_RCC_OscConfig+0x508>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d118      	bne.n	80041ea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041b8:	4b1e      	ldr	r3, [pc, #120]	; (8004234 <HAL_RCC_OscConfig+0x508>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a1d      	ldr	r2, [pc, #116]	; (8004234 <HAL_RCC_OscConfig+0x508>)
 80041be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041c4:	f7fd fbe4 	bl	8001990 <HAL_GetTick>
 80041c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041ca:	e008      	b.n	80041de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041cc:	f7fd fbe0 	bl	8001990 <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d901      	bls.n	80041de <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	e1b8      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041de:	4b15      	ldr	r3, [pc, #84]	; (8004234 <HAL_RCC_OscConfig+0x508>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d0f0      	beq.n	80041cc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d108      	bne.n	8004204 <HAL_RCC_OscConfig+0x4d8>
 80041f2:	4b0f      	ldr	r3, [pc, #60]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 80041f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041f8:	4a0d      	ldr	r2, [pc, #52]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 80041fa:	f043 0301 	orr.w	r3, r3, #1
 80041fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004202:	e029      	b.n	8004258 <HAL_RCC_OscConfig+0x52c>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	2b05      	cmp	r3, #5
 800420a:	d115      	bne.n	8004238 <HAL_RCC_OscConfig+0x50c>
 800420c:	4b08      	ldr	r3, [pc, #32]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 800420e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004212:	4a07      	ldr	r2, [pc, #28]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8004214:	f043 0304 	orr.w	r3, r3, #4
 8004218:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800421c:	4b04      	ldr	r3, [pc, #16]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 800421e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004222:	4a03      	ldr	r2, [pc, #12]	; (8004230 <HAL_RCC_OscConfig+0x504>)
 8004224:	f043 0301 	orr.w	r3, r3, #1
 8004228:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800422c:	e014      	b.n	8004258 <HAL_RCC_OscConfig+0x52c>
 800422e:	bf00      	nop
 8004230:	40021000 	.word	0x40021000
 8004234:	40007000 	.word	0x40007000
 8004238:	4b9d      	ldr	r3, [pc, #628]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 800423a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800423e:	4a9c      	ldr	r2, [pc, #624]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 8004240:	f023 0301 	bic.w	r3, r3, #1
 8004244:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004248:	4b99      	ldr	r3, [pc, #612]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 800424a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800424e:	4a98      	ldr	r2, [pc, #608]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 8004250:	f023 0304 	bic.w	r3, r3, #4
 8004254:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d016      	beq.n	800428e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004260:	f7fd fb96 	bl	8001990 <HAL_GetTick>
 8004264:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004266:	e00a      	b.n	800427e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004268:	f7fd fb92 	bl	8001990 <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	f241 3288 	movw	r2, #5000	; 0x1388
 8004276:	4293      	cmp	r3, r2
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e168      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800427e:	4b8c      	ldr	r3, [pc, #560]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 8004280:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d0ed      	beq.n	8004268 <HAL_RCC_OscConfig+0x53c>
 800428c:	e015      	b.n	80042ba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800428e:	f7fd fb7f 	bl	8001990 <HAL_GetTick>
 8004292:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004294:	e00a      	b.n	80042ac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004296:	f7fd fb7b 	bl	8001990 <HAL_GetTick>
 800429a:	4602      	mov	r2, r0
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e151      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042ac:	4b80      	ldr	r3, [pc, #512]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 80042ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042b2:	f003 0302 	and.w	r3, r3, #2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1ed      	bne.n	8004296 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042ba:	7ffb      	ldrb	r3, [r7, #31]
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d105      	bne.n	80042cc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042c0:	4b7b      	ldr	r3, [pc, #492]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 80042c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042c4:	4a7a      	ldr	r2, [pc, #488]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 80042c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042ca:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 0320 	and.w	r3, r3, #32
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d03c      	beq.n	8004352 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d01c      	beq.n	800431a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80042e0:	4b73      	ldr	r3, [pc, #460]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 80042e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80042e6:	4a72      	ldr	r2, [pc, #456]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 80042e8:	f043 0301 	orr.w	r3, r3, #1
 80042ec:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042f0:	f7fd fb4e 	bl	8001990 <HAL_GetTick>
 80042f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80042f6:	e008      	b.n	800430a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042f8:	f7fd fb4a 	bl	8001990 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e122      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800430a:	4b69      	ldr	r3, [pc, #420]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 800430c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004310:	f003 0302 	and.w	r3, r3, #2
 8004314:	2b00      	cmp	r3, #0
 8004316:	d0ef      	beq.n	80042f8 <HAL_RCC_OscConfig+0x5cc>
 8004318:	e01b      	b.n	8004352 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800431a:	4b65      	ldr	r3, [pc, #404]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 800431c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004320:	4a63      	ldr	r2, [pc, #396]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 8004322:	f023 0301 	bic.w	r3, r3, #1
 8004326:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800432a:	f7fd fb31 	bl	8001990 <HAL_GetTick>
 800432e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004330:	e008      	b.n	8004344 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004332:	f7fd fb2d 	bl	8001990 <HAL_GetTick>
 8004336:	4602      	mov	r2, r0
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	2b02      	cmp	r3, #2
 800433e:	d901      	bls.n	8004344 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	e105      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004344:	4b5a      	ldr	r3, [pc, #360]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 8004346:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800434a:	f003 0302 	and.w	r3, r3, #2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1ef      	bne.n	8004332 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004356:	2b00      	cmp	r3, #0
 8004358:	f000 80f9 	beq.w	800454e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004360:	2b02      	cmp	r3, #2
 8004362:	f040 80cf 	bne.w	8004504 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004366:	4b52      	ldr	r3, [pc, #328]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	f003 0203 	and.w	r2, r3, #3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004376:	429a      	cmp	r2, r3
 8004378:	d12c      	bne.n	80043d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004384:	3b01      	subs	r3, #1
 8004386:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004388:	429a      	cmp	r2, r3
 800438a:	d123      	bne.n	80043d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800438c:	697b      	ldr	r3, [r7, #20]
 800438e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004396:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004398:	429a      	cmp	r2, r3
 800439a:	d11b      	bne.n	80043d4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043a6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d113      	bne.n	80043d4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043b6:	085b      	lsrs	r3, r3, #1
 80043b8:	3b01      	subs	r3, #1
 80043ba:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80043bc:	429a      	cmp	r2, r3
 80043be:	d109      	bne.n	80043d4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ca:	085b      	lsrs	r3, r3, #1
 80043cc:	3b01      	subs	r3, #1
 80043ce:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d071      	beq.n	80044b8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	2b0c      	cmp	r3, #12
 80043d8:	d068      	beq.n	80044ac <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80043da:	4b35      	ldr	r3, [pc, #212]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d105      	bne.n	80043f2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80043e6:	4b32      	ldr	r3, [pc, #200]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d001      	beq.n	80043f6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e0ac      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80043f6:	4b2e      	ldr	r3, [pc, #184]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a2d      	ldr	r2, [pc, #180]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 80043fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004400:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004402:	f7fd fac5 	bl	8001990 <HAL_GetTick>
 8004406:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004408:	e008      	b.n	800441c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800440a:	f7fd fac1 	bl	8001990 <HAL_GetTick>
 800440e:	4602      	mov	r2, r0
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	2b02      	cmp	r3, #2
 8004416:	d901      	bls.n	800441c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004418:	2303      	movs	r3, #3
 800441a:	e099      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800441c:	4b24      	ldr	r3, [pc, #144]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004424:	2b00      	cmp	r3, #0
 8004426:	d1f0      	bne.n	800440a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004428:	4b21      	ldr	r3, [pc, #132]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 800442a:	68da      	ldr	r2, [r3, #12]
 800442c:	4b21      	ldr	r3, [pc, #132]	; (80044b4 <HAL_RCC_OscConfig+0x788>)
 800442e:	4013      	ands	r3, r2
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004438:	3a01      	subs	r2, #1
 800443a:	0112      	lsls	r2, r2, #4
 800443c:	4311      	orrs	r1, r2
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004442:	0212      	lsls	r2, r2, #8
 8004444:	4311      	orrs	r1, r2
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800444a:	0852      	lsrs	r2, r2, #1
 800444c:	3a01      	subs	r2, #1
 800444e:	0552      	lsls	r2, r2, #21
 8004450:	4311      	orrs	r1, r2
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004456:	0852      	lsrs	r2, r2, #1
 8004458:	3a01      	subs	r2, #1
 800445a:	0652      	lsls	r2, r2, #25
 800445c:	4311      	orrs	r1, r2
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004462:	06d2      	lsls	r2, r2, #27
 8004464:	430a      	orrs	r2, r1
 8004466:	4912      	ldr	r1, [pc, #72]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 8004468:	4313      	orrs	r3, r2
 800446a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800446c:	4b10      	ldr	r3, [pc, #64]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a0f      	ldr	r2, [pc, #60]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 8004472:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004476:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004478:	4b0d      	ldr	r3, [pc, #52]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	4a0c      	ldr	r2, [pc, #48]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 800447e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004482:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004484:	f7fd fa84 	bl	8001990 <HAL_GetTick>
 8004488:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800448a:	e008      	b.n	800449e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800448c:	f7fd fa80 	bl	8001990 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	2b02      	cmp	r3, #2
 8004498:	d901      	bls.n	800449e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800449a:	2303      	movs	r3, #3
 800449c:	e058      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800449e:	4b04      	ldr	r3, [pc, #16]	; (80044b0 <HAL_RCC_OscConfig+0x784>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d0f0      	beq.n	800448c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80044aa:	e050      	b.n	800454e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e04f      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
 80044b0:	40021000 	.word	0x40021000
 80044b4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044b8:	4b27      	ldr	r3, [pc, #156]	; (8004558 <HAL_RCC_OscConfig+0x82c>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d144      	bne.n	800454e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80044c4:	4b24      	ldr	r3, [pc, #144]	; (8004558 <HAL_RCC_OscConfig+0x82c>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a23      	ldr	r2, [pc, #140]	; (8004558 <HAL_RCC_OscConfig+0x82c>)
 80044ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044ce:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80044d0:	4b21      	ldr	r3, [pc, #132]	; (8004558 <HAL_RCC_OscConfig+0x82c>)
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	4a20      	ldr	r2, [pc, #128]	; (8004558 <HAL_RCC_OscConfig+0x82c>)
 80044d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044da:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80044dc:	f7fd fa58 	bl	8001990 <HAL_GetTick>
 80044e0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044e2:	e008      	b.n	80044f6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044e4:	f7fd fa54 	bl	8001990 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e02c      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044f6:	4b18      	ldr	r3, [pc, #96]	; (8004558 <HAL_RCC_OscConfig+0x82c>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d0f0      	beq.n	80044e4 <HAL_RCC_OscConfig+0x7b8>
 8004502:	e024      	b.n	800454e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004504:	69bb      	ldr	r3, [r7, #24]
 8004506:	2b0c      	cmp	r3, #12
 8004508:	d01f      	beq.n	800454a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800450a:	4b13      	ldr	r3, [pc, #76]	; (8004558 <HAL_RCC_OscConfig+0x82c>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a12      	ldr	r2, [pc, #72]	; (8004558 <HAL_RCC_OscConfig+0x82c>)
 8004510:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004514:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004516:	f7fd fa3b 	bl	8001990 <HAL_GetTick>
 800451a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800451c:	e008      	b.n	8004530 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800451e:	f7fd fa37 	bl	8001990 <HAL_GetTick>
 8004522:	4602      	mov	r2, r0
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	2b02      	cmp	r3, #2
 800452a:	d901      	bls.n	8004530 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	e00f      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004530:	4b09      	ldr	r3, [pc, #36]	; (8004558 <HAL_RCC_OscConfig+0x82c>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1f0      	bne.n	800451e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800453c:	4b06      	ldr	r3, [pc, #24]	; (8004558 <HAL_RCC_OscConfig+0x82c>)
 800453e:	68da      	ldr	r2, [r3, #12]
 8004540:	4905      	ldr	r1, [pc, #20]	; (8004558 <HAL_RCC_OscConfig+0x82c>)
 8004542:	4b06      	ldr	r3, [pc, #24]	; (800455c <HAL_RCC_OscConfig+0x830>)
 8004544:	4013      	ands	r3, r2
 8004546:	60cb      	str	r3, [r1, #12]
 8004548:	e001      	b.n	800454e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e000      	b.n	8004550 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	3720      	adds	r7, #32
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	40021000 	.word	0x40021000
 800455c:	feeefffc 	.word	0xfeeefffc

08004560 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b086      	sub	sp, #24
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800456a:	2300      	movs	r3, #0
 800456c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d101      	bne.n	8004578 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e11d      	b.n	80047b4 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004578:	4b90      	ldr	r3, [pc, #576]	; (80047bc <HAL_RCC_ClockConfig+0x25c>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 030f 	and.w	r3, r3, #15
 8004580:	683a      	ldr	r2, [r7, #0]
 8004582:	429a      	cmp	r2, r3
 8004584:	d910      	bls.n	80045a8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004586:	4b8d      	ldr	r3, [pc, #564]	; (80047bc <HAL_RCC_ClockConfig+0x25c>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f023 020f 	bic.w	r2, r3, #15
 800458e:	498b      	ldr	r1, [pc, #556]	; (80047bc <HAL_RCC_ClockConfig+0x25c>)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	4313      	orrs	r3, r2
 8004594:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004596:	4b89      	ldr	r3, [pc, #548]	; (80047bc <HAL_RCC_ClockConfig+0x25c>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 030f 	and.w	r3, r3, #15
 800459e:	683a      	ldr	r2, [r7, #0]
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d001      	beq.n	80045a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e105      	b.n	80047b4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 0302 	and.w	r3, r3, #2
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d010      	beq.n	80045d6 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689a      	ldr	r2, [r3, #8]
 80045b8:	4b81      	ldr	r3, [pc, #516]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d908      	bls.n	80045d6 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045c4:	4b7e      	ldr	r3, [pc, #504]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	497b      	ldr	r1, [pc, #492]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d079      	beq.n	80046d6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	2b03      	cmp	r3, #3
 80045e8:	d11e      	bne.n	8004628 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80045ea:	4b75      	ldr	r3, [pc, #468]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d101      	bne.n	80045fa <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e0dc      	b.n	80047b4 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80045fa:	f000 fa09 	bl	8004a10 <RCC_GetSysClockFreqFromPLLSource>
 80045fe:	4603      	mov	r3, r0
 8004600:	4a70      	ldr	r2, [pc, #448]	; (80047c4 <HAL_RCC_ClockConfig+0x264>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d946      	bls.n	8004694 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004606:	4b6e      	ldr	r3, [pc, #440]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d140      	bne.n	8004694 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004612:	4b6b      	ldr	r3, [pc, #428]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800461a:	4a69      	ldr	r2, [pc, #420]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 800461c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004620:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004622:	2380      	movs	r3, #128	; 0x80
 8004624:	617b      	str	r3, [r7, #20]
 8004626:	e035      	b.n	8004694 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	2b02      	cmp	r3, #2
 800462e:	d107      	bne.n	8004640 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004630:	4b63      	ldr	r3, [pc, #396]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d115      	bne.n	8004668 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e0b9      	b.n	80047b4 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d107      	bne.n	8004658 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004648:	4b5d      	ldr	r3, [pc, #372]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d109      	bne.n	8004668 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e0ad      	b.n	80047b4 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004658:	4b59      	ldr	r3, [pc, #356]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004660:	2b00      	cmp	r3, #0
 8004662:	d101      	bne.n	8004668 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e0a5      	b.n	80047b4 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004668:	f000 f8b4 	bl	80047d4 <HAL_RCC_GetSysClockFreq>
 800466c:	4603      	mov	r3, r0
 800466e:	4a55      	ldr	r2, [pc, #340]	; (80047c4 <HAL_RCC_ClockConfig+0x264>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d90f      	bls.n	8004694 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004674:	4b52      	ldr	r3, [pc, #328]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800467c:	2b00      	cmp	r3, #0
 800467e:	d109      	bne.n	8004694 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004680:	4b4f      	ldr	r3, [pc, #316]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004688:	4a4d      	ldr	r2, [pc, #308]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 800468a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800468e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004690:	2380      	movs	r3, #128	; 0x80
 8004692:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004694:	4b4a      	ldr	r3, [pc, #296]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	f023 0203 	bic.w	r2, r3, #3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	4947      	ldr	r1, [pc, #284]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046a6:	f7fd f973 	bl	8001990 <HAL_GetTick>
 80046aa:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046ac:	e00a      	b.n	80046c4 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046ae:	f7fd f96f 	bl	8001990 <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80046bc:	4293      	cmp	r3, r2
 80046be:	d901      	bls.n	80046c4 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e077      	b.n	80047b4 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046c4:	4b3e      	ldr	r3, [pc, #248]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	f003 020c 	and.w	r2, r3, #12
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	009b      	lsls	r3, r3, #2
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d1eb      	bne.n	80046ae <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	2b80      	cmp	r3, #128	; 0x80
 80046da:	d105      	bne.n	80046e8 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80046dc:	4b38      	ldr	r3, [pc, #224]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	4a37      	ldr	r2, [pc, #220]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 80046e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046e6:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0302 	and.w	r3, r3, #2
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d010      	beq.n	8004716 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689a      	ldr	r2, [r3, #8]
 80046f8:	4b31      	ldr	r3, [pc, #196]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004700:	429a      	cmp	r2, r3
 8004702:	d208      	bcs.n	8004716 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004704:	4b2e      	ldr	r3, [pc, #184]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	492b      	ldr	r1, [pc, #172]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 8004712:	4313      	orrs	r3, r2
 8004714:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004716:	4b29      	ldr	r3, [pc, #164]	; (80047bc <HAL_RCC_ClockConfig+0x25c>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 030f 	and.w	r3, r3, #15
 800471e:	683a      	ldr	r2, [r7, #0]
 8004720:	429a      	cmp	r2, r3
 8004722:	d210      	bcs.n	8004746 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004724:	4b25      	ldr	r3, [pc, #148]	; (80047bc <HAL_RCC_ClockConfig+0x25c>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f023 020f 	bic.w	r2, r3, #15
 800472c:	4923      	ldr	r1, [pc, #140]	; (80047bc <HAL_RCC_ClockConfig+0x25c>)
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	4313      	orrs	r3, r2
 8004732:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004734:	4b21      	ldr	r3, [pc, #132]	; (80047bc <HAL_RCC_ClockConfig+0x25c>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 030f 	and.w	r3, r3, #15
 800473c:	683a      	ldr	r2, [r7, #0]
 800473e:	429a      	cmp	r2, r3
 8004740:	d001      	beq.n	8004746 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e036      	b.n	80047b4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 0304 	and.w	r3, r3, #4
 800474e:	2b00      	cmp	r3, #0
 8004750:	d008      	beq.n	8004764 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004752:	4b1b      	ldr	r3, [pc, #108]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	4918      	ldr	r1, [pc, #96]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 8004760:	4313      	orrs	r3, r2
 8004762:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0308 	and.w	r3, r3, #8
 800476c:	2b00      	cmp	r3, #0
 800476e:	d009      	beq.n	8004784 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004770:	4b13      	ldr	r3, [pc, #76]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	691b      	ldr	r3, [r3, #16]
 800477c:	00db      	lsls	r3, r3, #3
 800477e:	4910      	ldr	r1, [pc, #64]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 8004780:	4313      	orrs	r3, r2
 8004782:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004784:	f000 f826 	bl	80047d4 <HAL_RCC_GetSysClockFreq>
 8004788:	4602      	mov	r2, r0
 800478a:	4b0d      	ldr	r3, [pc, #52]	; (80047c0 <HAL_RCC_ClockConfig+0x260>)
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	091b      	lsrs	r3, r3, #4
 8004790:	f003 030f 	and.w	r3, r3, #15
 8004794:	490c      	ldr	r1, [pc, #48]	; (80047c8 <HAL_RCC_ClockConfig+0x268>)
 8004796:	5ccb      	ldrb	r3, [r1, r3]
 8004798:	f003 031f 	and.w	r3, r3, #31
 800479c:	fa22 f303 	lsr.w	r3, r2, r3
 80047a0:	4a0a      	ldr	r2, [pc, #40]	; (80047cc <HAL_RCC_ClockConfig+0x26c>)
 80047a2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80047a4:	4b0a      	ldr	r3, [pc, #40]	; (80047d0 <HAL_RCC_ClockConfig+0x270>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4618      	mov	r0, r3
 80047aa:	f7fd f8a1 	bl	80018f0 <HAL_InitTick>
 80047ae:	4603      	mov	r3, r0
 80047b0:	73fb      	strb	r3, [r7, #15]

  return status;
 80047b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3718      	adds	r7, #24
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}
 80047bc:	40022000 	.word	0x40022000
 80047c0:	40021000 	.word	0x40021000
 80047c4:	04c4b400 	.word	0x04c4b400
 80047c8:	080063b4 	.word	0x080063b4
 80047cc:	20000000 	.word	0x20000000
 80047d0:	20000004 	.word	0x20000004

080047d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b089      	sub	sp, #36	; 0x24
 80047d8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80047da:	2300      	movs	r3, #0
 80047dc:	61fb      	str	r3, [r7, #28]
 80047de:	2300      	movs	r3, #0
 80047e0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047e2:	4b3e      	ldr	r3, [pc, #248]	; (80048dc <HAL_RCC_GetSysClockFreq+0x108>)
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f003 030c 	and.w	r3, r3, #12
 80047ea:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047ec:	4b3b      	ldr	r3, [pc, #236]	; (80048dc <HAL_RCC_GetSysClockFreq+0x108>)
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	f003 0303 	and.w	r3, r3, #3
 80047f4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d005      	beq.n	8004808 <HAL_RCC_GetSysClockFreq+0x34>
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	2b0c      	cmp	r3, #12
 8004800:	d121      	bne.n	8004846 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2b01      	cmp	r3, #1
 8004806:	d11e      	bne.n	8004846 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004808:	4b34      	ldr	r3, [pc, #208]	; (80048dc <HAL_RCC_GetSysClockFreq+0x108>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 0308 	and.w	r3, r3, #8
 8004810:	2b00      	cmp	r3, #0
 8004812:	d107      	bne.n	8004824 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004814:	4b31      	ldr	r3, [pc, #196]	; (80048dc <HAL_RCC_GetSysClockFreq+0x108>)
 8004816:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800481a:	0a1b      	lsrs	r3, r3, #8
 800481c:	f003 030f 	and.w	r3, r3, #15
 8004820:	61fb      	str	r3, [r7, #28]
 8004822:	e005      	b.n	8004830 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004824:	4b2d      	ldr	r3, [pc, #180]	; (80048dc <HAL_RCC_GetSysClockFreq+0x108>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	091b      	lsrs	r3, r3, #4
 800482a:	f003 030f 	and.w	r3, r3, #15
 800482e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004830:	4a2b      	ldr	r2, [pc, #172]	; (80048e0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004838:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d10d      	bne.n	800485c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004844:	e00a      	b.n	800485c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	2b04      	cmp	r3, #4
 800484a:	d102      	bne.n	8004852 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800484c:	4b25      	ldr	r3, [pc, #148]	; (80048e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800484e:	61bb      	str	r3, [r7, #24]
 8004850:	e004      	b.n	800485c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	2b08      	cmp	r3, #8
 8004856:	d101      	bne.n	800485c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004858:	4b23      	ldr	r3, [pc, #140]	; (80048e8 <HAL_RCC_GetSysClockFreq+0x114>)
 800485a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	2b0c      	cmp	r3, #12
 8004860:	d134      	bne.n	80048cc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004862:	4b1e      	ldr	r3, [pc, #120]	; (80048dc <HAL_RCC_GetSysClockFreq+0x108>)
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	f003 0303 	and.w	r3, r3, #3
 800486a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	2b02      	cmp	r3, #2
 8004870:	d003      	beq.n	800487a <HAL_RCC_GetSysClockFreq+0xa6>
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	2b03      	cmp	r3, #3
 8004876:	d003      	beq.n	8004880 <HAL_RCC_GetSysClockFreq+0xac>
 8004878:	e005      	b.n	8004886 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800487a:	4b1a      	ldr	r3, [pc, #104]	; (80048e4 <HAL_RCC_GetSysClockFreq+0x110>)
 800487c:	617b      	str	r3, [r7, #20]
      break;
 800487e:	e005      	b.n	800488c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004880:	4b19      	ldr	r3, [pc, #100]	; (80048e8 <HAL_RCC_GetSysClockFreq+0x114>)
 8004882:	617b      	str	r3, [r7, #20]
      break;
 8004884:	e002      	b.n	800488c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004886:	69fb      	ldr	r3, [r7, #28]
 8004888:	617b      	str	r3, [r7, #20]
      break;
 800488a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800488c:	4b13      	ldr	r3, [pc, #76]	; (80048dc <HAL_RCC_GetSysClockFreq+0x108>)
 800488e:	68db      	ldr	r3, [r3, #12]
 8004890:	091b      	lsrs	r3, r3, #4
 8004892:	f003 030f 	and.w	r3, r3, #15
 8004896:	3301      	adds	r3, #1
 8004898:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800489a:	4b10      	ldr	r3, [pc, #64]	; (80048dc <HAL_RCC_GetSysClockFreq+0x108>)
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	0a1b      	lsrs	r3, r3, #8
 80048a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048a4:	697a      	ldr	r2, [r7, #20]
 80048a6:	fb03 f202 	mul.w	r2, r3, r2
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80048b0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80048b2:	4b0a      	ldr	r3, [pc, #40]	; (80048dc <HAL_RCC_GetSysClockFreq+0x108>)
 80048b4:	68db      	ldr	r3, [r3, #12]
 80048b6:	0e5b      	lsrs	r3, r3, #25
 80048b8:	f003 0303 	and.w	r3, r3, #3
 80048bc:	3301      	adds	r3, #1
 80048be:	005b      	lsls	r3, r3, #1
 80048c0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80048c2:	697a      	ldr	r2, [r7, #20]
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80048ca:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80048cc:	69bb      	ldr	r3, [r7, #24]
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3724      	adds	r7, #36	; 0x24
 80048d2:	46bd      	mov	sp, r7
 80048d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d8:	4770      	bx	lr
 80048da:	bf00      	nop
 80048dc:	40021000 	.word	0x40021000
 80048e0:	080063cc 	.word	0x080063cc
 80048e4:	00f42400 	.word	0x00f42400
 80048e8:	007a1200 	.word	0x007a1200

080048ec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048ec:	b480      	push	{r7}
 80048ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048f0:	4b03      	ldr	r3, [pc, #12]	; (8004900 <HAL_RCC_GetHCLKFreq+0x14>)
 80048f2:	681b      	ldr	r3, [r3, #0]
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	46bd      	mov	sp, r7
 80048f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fc:	4770      	bx	lr
 80048fe:	bf00      	nop
 8004900:	20000000 	.word	0x20000000

08004904 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004908:	f7ff fff0 	bl	80048ec <HAL_RCC_GetHCLKFreq>
 800490c:	4602      	mov	r2, r0
 800490e:	4b06      	ldr	r3, [pc, #24]	; (8004928 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	0a1b      	lsrs	r3, r3, #8
 8004914:	f003 0307 	and.w	r3, r3, #7
 8004918:	4904      	ldr	r1, [pc, #16]	; (800492c <HAL_RCC_GetPCLK1Freq+0x28>)
 800491a:	5ccb      	ldrb	r3, [r1, r3]
 800491c:	f003 031f 	and.w	r3, r3, #31
 8004920:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004924:	4618      	mov	r0, r3
 8004926:	bd80      	pop	{r7, pc}
 8004928:	40021000 	.word	0x40021000
 800492c:	080063c4 	.word	0x080063c4

08004930 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004934:	f7ff ffda 	bl	80048ec <HAL_RCC_GetHCLKFreq>
 8004938:	4602      	mov	r2, r0
 800493a:	4b06      	ldr	r3, [pc, #24]	; (8004954 <HAL_RCC_GetPCLK2Freq+0x24>)
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	0adb      	lsrs	r3, r3, #11
 8004940:	f003 0307 	and.w	r3, r3, #7
 8004944:	4904      	ldr	r1, [pc, #16]	; (8004958 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004946:	5ccb      	ldrb	r3, [r1, r3]
 8004948:	f003 031f 	and.w	r3, r3, #31
 800494c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004950:	4618      	mov	r0, r3
 8004952:	bd80      	pop	{r7, pc}
 8004954:	40021000 	.word	0x40021000
 8004958:	080063c4 	.word	0x080063c4

0800495c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b086      	sub	sp, #24
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004964:	2300      	movs	r3, #0
 8004966:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004968:	4b27      	ldr	r3, [pc, #156]	; (8004a08 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800496a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800496c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004970:	2b00      	cmp	r3, #0
 8004972:	d003      	beq.n	800497c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004974:	f7ff f916 	bl	8003ba4 <HAL_PWREx_GetVoltageRange>
 8004978:	6178      	str	r0, [r7, #20]
 800497a:	e014      	b.n	80049a6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800497c:	4b22      	ldr	r3, [pc, #136]	; (8004a08 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800497e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004980:	4a21      	ldr	r2, [pc, #132]	; (8004a08 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004982:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004986:	6593      	str	r3, [r2, #88]	; 0x58
 8004988:	4b1f      	ldr	r3, [pc, #124]	; (8004a08 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800498a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800498c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004990:	60fb      	str	r3, [r7, #12]
 8004992:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004994:	f7ff f906 	bl	8003ba4 <HAL_PWREx_GetVoltageRange>
 8004998:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800499a:	4b1b      	ldr	r3, [pc, #108]	; (8004a08 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800499c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800499e:	4a1a      	ldr	r2, [pc, #104]	; (8004a08 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80049a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049a4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049ac:	d10b      	bne.n	80049c6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2b80      	cmp	r3, #128	; 0x80
 80049b2:	d913      	bls.n	80049dc <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2ba0      	cmp	r3, #160	; 0xa0
 80049b8:	d902      	bls.n	80049c0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80049ba:	2302      	movs	r3, #2
 80049bc:	613b      	str	r3, [r7, #16]
 80049be:	e00d      	b.n	80049dc <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80049c0:	2301      	movs	r3, #1
 80049c2:	613b      	str	r3, [r7, #16]
 80049c4:	e00a      	b.n	80049dc <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2b7f      	cmp	r3, #127	; 0x7f
 80049ca:	d902      	bls.n	80049d2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80049cc:	2302      	movs	r3, #2
 80049ce:	613b      	str	r3, [r7, #16]
 80049d0:	e004      	b.n	80049dc <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2b70      	cmp	r3, #112	; 0x70
 80049d6:	d101      	bne.n	80049dc <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80049d8:	2301      	movs	r3, #1
 80049da:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80049dc:	4b0b      	ldr	r3, [pc, #44]	; (8004a0c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f023 020f 	bic.w	r2, r3, #15
 80049e4:	4909      	ldr	r1, [pc, #36]	; (8004a0c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80049ec:	4b07      	ldr	r3, [pc, #28]	; (8004a0c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 030f 	and.w	r3, r3, #15
 80049f4:	693a      	ldr	r2, [r7, #16]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d001      	beq.n	80049fe <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e000      	b.n	8004a00 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3718      	adds	r7, #24
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	40021000 	.word	0x40021000
 8004a0c:	40022000 	.word	0x40022000

08004a10 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b087      	sub	sp, #28
 8004a14:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a16:	4b2d      	ldr	r3, [pc, #180]	; (8004acc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	f003 0303 	and.w	r3, r3, #3
 8004a1e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2b03      	cmp	r3, #3
 8004a24:	d00b      	beq.n	8004a3e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2b03      	cmp	r3, #3
 8004a2a:	d825      	bhi.n	8004a78 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d008      	beq.n	8004a44 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2b02      	cmp	r3, #2
 8004a36:	d11f      	bne.n	8004a78 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004a38:	4b25      	ldr	r3, [pc, #148]	; (8004ad0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004a3a:	613b      	str	r3, [r7, #16]
    break;
 8004a3c:	e01f      	b.n	8004a7e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004a3e:	4b25      	ldr	r3, [pc, #148]	; (8004ad4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004a40:	613b      	str	r3, [r7, #16]
    break;
 8004a42:	e01c      	b.n	8004a7e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a44:	4b21      	ldr	r3, [pc, #132]	; (8004acc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0308 	and.w	r3, r3, #8
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d107      	bne.n	8004a60 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004a50:	4b1e      	ldr	r3, [pc, #120]	; (8004acc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a56:	0a1b      	lsrs	r3, r3, #8
 8004a58:	f003 030f 	and.w	r3, r3, #15
 8004a5c:	617b      	str	r3, [r7, #20]
 8004a5e:	e005      	b.n	8004a6c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004a60:	4b1a      	ldr	r3, [pc, #104]	; (8004acc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	091b      	lsrs	r3, r3, #4
 8004a66:	f003 030f 	and.w	r3, r3, #15
 8004a6a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004a6c:	4a1a      	ldr	r2, [pc, #104]	; (8004ad8 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a74:	613b      	str	r3, [r7, #16]
    break;
 8004a76:	e002      	b.n	8004a7e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	613b      	str	r3, [r7, #16]
    break;
 8004a7c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a7e:	4b13      	ldr	r3, [pc, #76]	; (8004acc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	091b      	lsrs	r3, r3, #4
 8004a84:	f003 030f 	and.w	r3, r3, #15
 8004a88:	3301      	adds	r3, #1
 8004a8a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004a8c:	4b0f      	ldr	r3, [pc, #60]	; (8004acc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	0a1b      	lsrs	r3, r3, #8
 8004a92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a96:	693a      	ldr	r2, [r7, #16]
 8004a98:	fb03 f202 	mul.w	r2, r3, r2
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004aa4:	4b09      	ldr	r3, [pc, #36]	; (8004acc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	0e5b      	lsrs	r3, r3, #25
 8004aaa:	f003 0303 	and.w	r3, r3, #3
 8004aae:	3301      	adds	r3, #1
 8004ab0:	005b      	lsls	r3, r3, #1
 8004ab2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004ab4:	693a      	ldr	r2, [r7, #16]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004abc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004abe:	683b      	ldr	r3, [r7, #0]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	371c      	adds	r7, #28
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr
 8004acc:	40021000 	.word	0x40021000
 8004ad0:	00f42400 	.word	0x00f42400
 8004ad4:	007a1200 	.word	0x007a1200
 8004ad8:	080063cc 	.word	0x080063cc

08004adc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b086      	sub	sp, #24
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ae8:	2300      	movs	r3, #0
 8004aea:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d040      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004afc:	2b80      	cmp	r3, #128	; 0x80
 8004afe:	d02a      	beq.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004b00:	2b80      	cmp	r3, #128	; 0x80
 8004b02:	d825      	bhi.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004b04:	2b60      	cmp	r3, #96	; 0x60
 8004b06:	d026      	beq.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004b08:	2b60      	cmp	r3, #96	; 0x60
 8004b0a:	d821      	bhi.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004b0c:	2b40      	cmp	r3, #64	; 0x40
 8004b0e:	d006      	beq.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004b10:	2b40      	cmp	r3, #64	; 0x40
 8004b12:	d81d      	bhi.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d009      	beq.n	8004b2c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004b18:	2b20      	cmp	r3, #32
 8004b1a:	d010      	beq.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004b1c:	e018      	b.n	8004b50 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004b1e:	4b89      	ldr	r3, [pc, #548]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b20:	68db      	ldr	r3, [r3, #12]
 8004b22:	4a88      	ldr	r2, [pc, #544]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b28:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b2a:	e015      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	3304      	adds	r3, #4
 8004b30:	2100      	movs	r1, #0
 8004b32:	4618      	mov	r0, r3
 8004b34:	f000 fb12 	bl	800515c <RCCEx_PLLSAI1_Config>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b3c:	e00c      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	3320      	adds	r3, #32
 8004b42:	2100      	movs	r1, #0
 8004b44:	4618      	mov	r0, r3
 8004b46:	f000 fbfd 	bl	8005344 <RCCEx_PLLSAI2_Config>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b4e:	e003      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	74fb      	strb	r3, [r7, #19]
      break;
 8004b54:	e000      	b.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004b56:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b58:	7cfb      	ldrb	r3, [r7, #19]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d10b      	bne.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b5e:	4b79      	ldr	r3, [pc, #484]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b60:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b64:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b6c:	4975      	ldr	r1, [pc, #468]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004b74:	e001      	b.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b76:	7cfb      	ldrb	r3, [r7, #19]
 8004b78:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d047      	beq.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b8e:	d030      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004b90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b94:	d82a      	bhi.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004b96:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b9a:	d02a      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004b9c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ba0:	d824      	bhi.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004ba2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ba6:	d008      	beq.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004ba8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bac:	d81e      	bhi.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d00a      	beq.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004bb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bb6:	d010      	beq.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004bb8:	e018      	b.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004bba:	4b62      	ldr	r3, [pc, #392]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	4a61      	ldr	r2, [pc, #388]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bc4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bc6:	e015      	b.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	3304      	adds	r3, #4
 8004bcc:	2100      	movs	r1, #0
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f000 fac4 	bl	800515c <RCCEx_PLLSAI1_Config>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bd8:	e00c      	b.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	3320      	adds	r3, #32
 8004bde:	2100      	movs	r1, #0
 8004be0:	4618      	mov	r0, r3
 8004be2:	f000 fbaf 	bl	8005344 <RCCEx_PLLSAI2_Config>
 8004be6:	4603      	mov	r3, r0
 8004be8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bea:	e003      	b.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	74fb      	strb	r3, [r7, #19]
      break;
 8004bf0:	e000      	b.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004bf2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004bf4:	7cfb      	ldrb	r3, [r7, #19]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d10b      	bne.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004bfa:	4b52      	ldr	r3, [pc, #328]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bfc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004c00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c08:	494e      	ldr	r1, [pc, #312]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004c10:	e001      	b.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c12:	7cfb      	ldrb	r3, [r7, #19]
 8004c14:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	f000 809f 	beq.w	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c24:	2300      	movs	r3, #0
 8004c26:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004c28:	4b46      	ldr	r3, [pc, #280]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d101      	bne.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004c34:	2301      	movs	r3, #1
 8004c36:	e000      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004c38:	2300      	movs	r3, #0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00d      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c3e:	4b41      	ldr	r3, [pc, #260]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c42:	4a40      	ldr	r2, [pc, #256]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c48:	6593      	str	r3, [r2, #88]	; 0x58
 8004c4a:	4b3e      	ldr	r3, [pc, #248]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c52:	60bb      	str	r3, [r7, #8]
 8004c54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c56:	2301      	movs	r3, #1
 8004c58:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c5a:	4b3b      	ldr	r3, [pc, #236]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a3a      	ldr	r2, [pc, #232]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004c60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c64:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c66:	f7fc fe93 	bl	8001990 <HAL_GetTick>
 8004c6a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c6c:	e009      	b.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c6e:	f7fc fe8f 	bl	8001990 <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d902      	bls.n	8004c82 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	74fb      	strb	r3, [r7, #19]
        break;
 8004c80:	e005      	b.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c82:	4b31      	ldr	r3, [pc, #196]	; (8004d48 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d0ef      	beq.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004c8e:	7cfb      	ldrb	r3, [r7, #19]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d15b      	bne.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c94:	4b2b      	ldr	r3, [pc, #172]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c9e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d01f      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cac:	697a      	ldr	r2, [r7, #20]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d019      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004cb2:	4b24      	ldr	r3, [pc, #144]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cbc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004cbe:	4b21      	ldr	r3, [pc, #132]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cc4:	4a1f      	ldr	r2, [pc, #124]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004cce:	4b1d      	ldr	r3, [pc, #116]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cd4:	4a1b      	ldr	r2, [pc, #108]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cda:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004cde:	4a19      	ldr	r2, [pc, #100]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	f003 0301 	and.w	r3, r3, #1
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d016      	beq.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cf0:	f7fc fe4e 	bl	8001990 <HAL_GetTick>
 8004cf4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cf6:	e00b      	b.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cf8:	f7fc fe4a 	bl	8001990 <HAL_GetTick>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	1ad3      	subs	r3, r2, r3
 8004d02:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d902      	bls.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	74fb      	strb	r3, [r7, #19]
            break;
 8004d0e:	e006      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d10:	4b0c      	ldr	r3, [pc, #48]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d16:	f003 0302 	and.w	r3, r3, #2
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d0ec      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004d1e:	7cfb      	ldrb	r3, [r7, #19]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d10c      	bne.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d24:	4b07      	ldr	r3, [pc, #28]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d2a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d34:	4903      	ldr	r1, [pc, #12]	; (8004d44 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004d3c:	e008      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d3e:	7cfb      	ldrb	r3, [r7, #19]
 8004d40:	74bb      	strb	r3, [r7, #18]
 8004d42:	e005      	b.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004d44:	40021000 	.word	0x40021000
 8004d48:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d4c:	7cfb      	ldrb	r3, [r7, #19]
 8004d4e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d50:	7c7b      	ldrb	r3, [r7, #17]
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d105      	bne.n	8004d62 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d56:	4ba0      	ldr	r3, [pc, #640]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d5a:	4a9f      	ldr	r2, [pc, #636]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d60:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d00a      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d6e:	4b9a      	ldr	r3, [pc, #616]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d74:	f023 0203 	bic.w	r2, r3, #3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d7c:	4996      	ldr	r1, [pc, #600]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 0302 	and.w	r3, r3, #2
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00a      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d90:	4b91      	ldr	r3, [pc, #580]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d96:	f023 020c 	bic.w	r2, r3, #12
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9e:	498e      	ldr	r1, [pc, #568]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004da0:	4313      	orrs	r3, r2
 8004da2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0304 	and.w	r3, r3, #4
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00a      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004db2:	4b89      	ldr	r3, [pc, #548]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004db8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dc0:	4985      	ldr	r1, [pc, #532]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0308 	and.w	r3, r3, #8
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d00a      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004dd4:	4b80      	ldr	r3, [pc, #512]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dda:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004de2:	497d      	ldr	r1, [pc, #500]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004de4:	4313      	orrs	r3, r2
 8004de6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 0310 	and.w	r3, r3, #16
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d00a      	beq.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004df6:	4b78      	ldr	r3, [pc, #480]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dfc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e04:	4974      	ldr	r1, [pc, #464]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e06:	4313      	orrs	r3, r2
 8004e08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0320 	and.w	r3, r3, #32
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d00a      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e18:	4b6f      	ldr	r3, [pc, #444]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e1e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e26:	496c      	ldr	r1, [pc, #432]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00a      	beq.n	8004e50 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e3a:	4b67      	ldr	r3, [pc, #412]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e40:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e48:	4963      	ldr	r1, [pc, #396]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d00a      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004e5c:	4b5e      	ldr	r3, [pc, #376]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e62:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e6a:	495b      	ldr	r1, [pc, #364]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d00a      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e7e:	4b56      	ldr	r3, [pc, #344]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e84:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e8c:	4952      	ldr	r1, [pc, #328]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00a      	beq.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ea0:	4b4d      	ldr	r3, [pc, #308]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ea6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eae:	494a      	ldr	r1, [pc, #296]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00a      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ec2:	4b45      	ldr	r3, [pc, #276]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ec8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ed0:	4941      	ldr	r1, [pc, #260]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d00a      	beq.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004ee4:	4b3c      	ldr	r3, [pc, #240]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ee6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004eea:	f023 0203 	bic.w	r2, r3, #3
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ef2:	4939      	ldr	r1, [pc, #228]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d028      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f06:	4b34      	ldr	r3, [pc, #208]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f0c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f14:	4930      	ldr	r1, [pc, #192]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f16:	4313      	orrs	r3, r2
 8004f18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f24:	d106      	bne.n	8004f34 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f26:	4b2c      	ldr	r3, [pc, #176]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	4a2b      	ldr	r2, [pc, #172]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f30:	60d3      	str	r3, [r2, #12]
 8004f32:	e011      	b.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f38:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f3c:	d10c      	bne.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	3304      	adds	r3, #4
 8004f42:	2101      	movs	r1, #1
 8004f44:	4618      	mov	r0, r3
 8004f46:	f000 f909 	bl	800515c <RCCEx_PLLSAI1_Config>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004f4e:	7cfb      	ldrb	r3, [r7, #19]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d001      	beq.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004f54:	7cfb      	ldrb	r3, [r7, #19]
 8004f56:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d04d      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f6c:	d108      	bne.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004f6e:	4b1a      	ldr	r3, [pc, #104]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f70:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f74:	4a18      	ldr	r2, [pc, #96]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f7a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004f7e:	e012      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004f80:	4b15      	ldr	r3, [pc, #84]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f82:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f86:	4a14      	ldr	r2, [pc, #80]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f88:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f8c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004f90:	4b11      	ldr	r3, [pc, #68]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f96:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f9e:	490e      	ldr	r1, [pc, #56]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004faa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004fae:	d106      	bne.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fb0:	4b09      	ldr	r3, [pc, #36]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	4a08      	ldr	r2, [pc, #32]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fb6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004fba:	60d3      	str	r3, [r2, #12]
 8004fbc:	e020      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004fc2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004fc6:	d109      	bne.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004fc8:	4b03      	ldr	r3, [pc, #12]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	4a02      	ldr	r2, [pc, #8]	; (8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fd2:	60d3      	str	r3, [r2, #12]
 8004fd4:	e014      	b.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004fd6:	bf00      	nop
 8004fd8:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004fe0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004fe4:	d10c      	bne.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	3304      	adds	r3, #4
 8004fea:	2101      	movs	r1, #1
 8004fec:	4618      	mov	r0, r3
 8004fee:	f000 f8b5 	bl	800515c <RCCEx_PLLSAI1_Config>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004ff6:	7cfb      	ldrb	r3, [r7, #19]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d001      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004ffc:	7cfb      	ldrb	r3, [r7, #19]
 8004ffe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d028      	beq.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800500c:	4b4a      	ldr	r3, [pc, #296]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800500e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005012:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800501a:	4947      	ldr	r1, [pc, #284]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800501c:	4313      	orrs	r3, r2
 800501e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005026:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800502a:	d106      	bne.n	800503a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800502c:	4b42      	ldr	r3, [pc, #264]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	4a41      	ldr	r2, [pc, #260]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005032:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005036:	60d3      	str	r3, [r2, #12]
 8005038:	e011      	b.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800503e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005042:	d10c      	bne.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	3304      	adds	r3, #4
 8005048:	2101      	movs	r1, #1
 800504a:	4618      	mov	r0, r3
 800504c:	f000 f886 	bl	800515c <RCCEx_PLLSAI1_Config>
 8005050:	4603      	mov	r3, r0
 8005052:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005054:	7cfb      	ldrb	r3, [r7, #19]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d001      	beq.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800505a:	7cfb      	ldrb	r3, [r7, #19]
 800505c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d01e      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800506a:	4b33      	ldr	r3, [pc, #204]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800506c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005070:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800507a:	492f      	ldr	r1, [pc, #188]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800507c:	4313      	orrs	r3, r2
 800507e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005088:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800508c:	d10c      	bne.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	3304      	adds	r3, #4
 8005092:	2102      	movs	r1, #2
 8005094:	4618      	mov	r0, r3
 8005096:	f000 f861 	bl	800515c <RCCEx_PLLSAI1_Config>
 800509a:	4603      	mov	r3, r0
 800509c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800509e:	7cfb      	ldrb	r3, [r7, #19]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80050a4:	7cfb      	ldrb	r3, [r7, #19]
 80050a6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00b      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80050b4:	4b20      	ldr	r3, [pc, #128]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80050ba:	f023 0204 	bic.w	r2, r3, #4
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050c4:	491c      	ldr	r1, [pc, #112]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00b      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80050d8:	4b17      	ldr	r3, [pc, #92]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050da:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80050de:	f023 0218 	bic.w	r2, r3, #24
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050e8:	4913      	ldr	r1, [pc, #76]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d017      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80050fc:	4b0e      	ldr	r3, [pc, #56]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005102:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800510c:	490a      	ldr	r1, [pc, #40]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800510e:	4313      	orrs	r3, r2
 8005110:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800511a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800511e:	d105      	bne.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005120:	4b05      	ldr	r3, [pc, #20]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	4a04      	ldr	r2, [pc, #16]	; (8005138 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005126:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800512a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800512c:	7cbb      	ldrb	r3, [r7, #18]
}
 800512e:	4618      	mov	r0, r3
 8005130:	3718      	adds	r7, #24
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	40021000 	.word	0x40021000

0800513c <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800513c:	b480      	push	{r7}
 800513e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005140:	4b05      	ldr	r3, [pc, #20]	; (8005158 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a04      	ldr	r2, [pc, #16]	; (8005158 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005146:	f043 0304 	orr.w	r3, r3, #4
 800514a:	6013      	str	r3, [r2, #0]
}
 800514c:	bf00      	nop
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
 8005156:	bf00      	nop
 8005158:	40021000 	.word	0x40021000

0800515c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005166:	2300      	movs	r3, #0
 8005168:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800516a:	4b72      	ldr	r3, [pc, #456]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	f003 0303 	and.w	r3, r3, #3
 8005172:	2b00      	cmp	r3, #0
 8005174:	d00e      	beq.n	8005194 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005176:	4b6f      	ldr	r3, [pc, #444]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	f003 0203 	and.w	r2, r3, #3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	429a      	cmp	r2, r3
 8005184:	d103      	bne.n	800518e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
       ||
 800518a:	2b00      	cmp	r3, #0
 800518c:	d142      	bne.n	8005214 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	73fb      	strb	r3, [r7, #15]
 8005192:	e03f      	b.n	8005214 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2b03      	cmp	r3, #3
 800519a:	d018      	beq.n	80051ce <RCCEx_PLLSAI1_Config+0x72>
 800519c:	2b03      	cmp	r3, #3
 800519e:	d825      	bhi.n	80051ec <RCCEx_PLLSAI1_Config+0x90>
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d002      	beq.n	80051aa <RCCEx_PLLSAI1_Config+0x4e>
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	d009      	beq.n	80051bc <RCCEx_PLLSAI1_Config+0x60>
 80051a8:	e020      	b.n	80051ec <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80051aa:	4b62      	ldr	r3, [pc, #392]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 0302 	and.w	r3, r3, #2
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d11d      	bne.n	80051f2 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051ba:	e01a      	b.n	80051f2 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80051bc:	4b5d      	ldr	r3, [pc, #372]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d116      	bne.n	80051f6 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051cc:	e013      	b.n	80051f6 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80051ce:	4b59      	ldr	r3, [pc, #356]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d10f      	bne.n	80051fa <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80051da:	4b56      	ldr	r3, [pc, #344]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d109      	bne.n	80051fa <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80051ea:	e006      	b.n	80051fa <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	73fb      	strb	r3, [r7, #15]
      break;
 80051f0:	e004      	b.n	80051fc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80051f2:	bf00      	nop
 80051f4:	e002      	b.n	80051fc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80051f6:	bf00      	nop
 80051f8:	e000      	b.n	80051fc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80051fa:	bf00      	nop
    }

    if(status == HAL_OK)
 80051fc:	7bfb      	ldrb	r3, [r7, #15]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d108      	bne.n	8005214 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005202:	4b4c      	ldr	r3, [pc, #304]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	f023 0203 	bic.w	r2, r3, #3
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4949      	ldr	r1, [pc, #292]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005210:	4313      	orrs	r3, r2
 8005212:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005214:	7bfb      	ldrb	r3, [r7, #15]
 8005216:	2b00      	cmp	r3, #0
 8005218:	f040 8086 	bne.w	8005328 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800521c:	4b45      	ldr	r3, [pc, #276]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a44      	ldr	r2, [pc, #272]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005222:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005226:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005228:	f7fc fbb2 	bl	8001990 <HAL_GetTick>
 800522c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800522e:	e009      	b.n	8005244 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005230:	f7fc fbae 	bl	8001990 <HAL_GetTick>
 8005234:	4602      	mov	r2, r0
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	2b02      	cmp	r3, #2
 800523c:	d902      	bls.n	8005244 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	73fb      	strb	r3, [r7, #15]
        break;
 8005242:	e005      	b.n	8005250 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005244:	4b3b      	ldr	r3, [pc, #236]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d1ef      	bne.n	8005230 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005250:	7bfb      	ldrb	r3, [r7, #15]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d168      	bne.n	8005328 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d113      	bne.n	8005284 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800525c:	4b35      	ldr	r3, [pc, #212]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 800525e:	691a      	ldr	r2, [r3, #16]
 8005260:	4b35      	ldr	r3, [pc, #212]	; (8005338 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005262:	4013      	ands	r3, r2
 8005264:	687a      	ldr	r2, [r7, #4]
 8005266:	6892      	ldr	r2, [r2, #8]
 8005268:	0211      	lsls	r1, r2, #8
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	68d2      	ldr	r2, [r2, #12]
 800526e:	06d2      	lsls	r2, r2, #27
 8005270:	4311      	orrs	r1, r2
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	6852      	ldr	r2, [r2, #4]
 8005276:	3a01      	subs	r2, #1
 8005278:	0112      	lsls	r2, r2, #4
 800527a:	430a      	orrs	r2, r1
 800527c:	492d      	ldr	r1, [pc, #180]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 800527e:	4313      	orrs	r3, r2
 8005280:	610b      	str	r3, [r1, #16]
 8005282:	e02d      	b.n	80052e0 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	2b01      	cmp	r3, #1
 8005288:	d115      	bne.n	80052b6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800528a:	4b2a      	ldr	r3, [pc, #168]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 800528c:	691a      	ldr	r2, [r3, #16]
 800528e:	4b2b      	ldr	r3, [pc, #172]	; (800533c <RCCEx_PLLSAI1_Config+0x1e0>)
 8005290:	4013      	ands	r3, r2
 8005292:	687a      	ldr	r2, [r7, #4]
 8005294:	6892      	ldr	r2, [r2, #8]
 8005296:	0211      	lsls	r1, r2, #8
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	6912      	ldr	r2, [r2, #16]
 800529c:	0852      	lsrs	r2, r2, #1
 800529e:	3a01      	subs	r2, #1
 80052a0:	0552      	lsls	r2, r2, #21
 80052a2:	4311      	orrs	r1, r2
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	6852      	ldr	r2, [r2, #4]
 80052a8:	3a01      	subs	r2, #1
 80052aa:	0112      	lsls	r2, r2, #4
 80052ac:	430a      	orrs	r2, r1
 80052ae:	4921      	ldr	r1, [pc, #132]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052b0:	4313      	orrs	r3, r2
 80052b2:	610b      	str	r3, [r1, #16]
 80052b4:	e014      	b.n	80052e0 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052b6:	4b1f      	ldr	r3, [pc, #124]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052b8:	691a      	ldr	r2, [r3, #16]
 80052ba:	4b21      	ldr	r3, [pc, #132]	; (8005340 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052bc:	4013      	ands	r3, r2
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	6892      	ldr	r2, [r2, #8]
 80052c2:	0211      	lsls	r1, r2, #8
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	6952      	ldr	r2, [r2, #20]
 80052c8:	0852      	lsrs	r2, r2, #1
 80052ca:	3a01      	subs	r2, #1
 80052cc:	0652      	lsls	r2, r2, #25
 80052ce:	4311      	orrs	r1, r2
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	6852      	ldr	r2, [r2, #4]
 80052d4:	3a01      	subs	r2, #1
 80052d6:	0112      	lsls	r2, r2, #4
 80052d8:	430a      	orrs	r2, r1
 80052da:	4916      	ldr	r1, [pc, #88]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80052e0:	4b14      	ldr	r3, [pc, #80]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a13      	ldr	r2, [pc, #76]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052e6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80052ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052ec:	f7fc fb50 	bl	8001990 <HAL_GetTick>
 80052f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80052f2:	e009      	b.n	8005308 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80052f4:	f7fc fb4c 	bl	8001990 <HAL_GetTick>
 80052f8:	4602      	mov	r2, r0
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	2b02      	cmp	r3, #2
 8005300:	d902      	bls.n	8005308 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005302:	2303      	movs	r3, #3
 8005304:	73fb      	strb	r3, [r7, #15]
          break;
 8005306:	e005      	b.n	8005314 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005308:	4b0a      	ldr	r3, [pc, #40]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005310:	2b00      	cmp	r3, #0
 8005312:	d0ef      	beq.n	80052f4 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005314:	7bfb      	ldrb	r3, [r7, #15]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d106      	bne.n	8005328 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800531a:	4b06      	ldr	r3, [pc, #24]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 800531c:	691a      	ldr	r2, [r3, #16]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	699b      	ldr	r3, [r3, #24]
 8005322:	4904      	ldr	r1, [pc, #16]	; (8005334 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005324:	4313      	orrs	r3, r2
 8005326:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005328:	7bfb      	ldrb	r3, [r7, #15]
}
 800532a:	4618      	mov	r0, r3
 800532c:	3710      	adds	r7, #16
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	40021000 	.word	0x40021000
 8005338:	07ff800f 	.word	0x07ff800f
 800533c:	ff9f800f 	.word	0xff9f800f
 8005340:	f9ff800f 	.word	0xf9ff800f

08005344 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800534e:	2300      	movs	r3, #0
 8005350:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005352:	4b72      	ldr	r3, [pc, #456]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	f003 0303 	and.w	r3, r3, #3
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00e      	beq.n	800537c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800535e:	4b6f      	ldr	r3, [pc, #444]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	f003 0203 	and.w	r2, r3, #3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	429a      	cmp	r2, r3
 800536c:	d103      	bne.n	8005376 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
       ||
 8005372:	2b00      	cmp	r3, #0
 8005374:	d142      	bne.n	80053fc <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	73fb      	strb	r3, [r7, #15]
 800537a:	e03f      	b.n	80053fc <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2b03      	cmp	r3, #3
 8005382:	d018      	beq.n	80053b6 <RCCEx_PLLSAI2_Config+0x72>
 8005384:	2b03      	cmp	r3, #3
 8005386:	d825      	bhi.n	80053d4 <RCCEx_PLLSAI2_Config+0x90>
 8005388:	2b01      	cmp	r3, #1
 800538a:	d002      	beq.n	8005392 <RCCEx_PLLSAI2_Config+0x4e>
 800538c:	2b02      	cmp	r3, #2
 800538e:	d009      	beq.n	80053a4 <RCCEx_PLLSAI2_Config+0x60>
 8005390:	e020      	b.n	80053d4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005392:	4b62      	ldr	r3, [pc, #392]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0302 	and.w	r3, r3, #2
 800539a:	2b00      	cmp	r3, #0
 800539c:	d11d      	bne.n	80053da <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053a2:	e01a      	b.n	80053da <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80053a4:	4b5d      	ldr	r3, [pc, #372]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d116      	bne.n	80053de <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053b4:	e013      	b.n	80053de <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80053b6:	4b59      	ldr	r3, [pc, #356]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d10f      	bne.n	80053e2 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80053c2:	4b56      	ldr	r3, [pc, #344]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d109      	bne.n	80053e2 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80053d2:	e006      	b.n	80053e2 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	73fb      	strb	r3, [r7, #15]
      break;
 80053d8:	e004      	b.n	80053e4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80053da:	bf00      	nop
 80053dc:	e002      	b.n	80053e4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80053de:	bf00      	nop
 80053e0:	e000      	b.n	80053e4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80053e2:	bf00      	nop
    }

    if(status == HAL_OK)
 80053e4:	7bfb      	ldrb	r3, [r7, #15]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d108      	bne.n	80053fc <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80053ea:	4b4c      	ldr	r3, [pc, #304]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	f023 0203 	bic.w	r2, r3, #3
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4949      	ldr	r1, [pc, #292]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 80053f8:	4313      	orrs	r3, r2
 80053fa:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80053fc:	7bfb      	ldrb	r3, [r7, #15]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	f040 8086 	bne.w	8005510 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005404:	4b45      	ldr	r3, [pc, #276]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a44      	ldr	r2, [pc, #272]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 800540a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800540e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005410:	f7fc fabe 	bl	8001990 <HAL_GetTick>
 8005414:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005416:	e009      	b.n	800542c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005418:	f7fc faba 	bl	8001990 <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b02      	cmp	r3, #2
 8005424:	d902      	bls.n	800542c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	73fb      	strb	r3, [r7, #15]
        break;
 800542a:	e005      	b.n	8005438 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800542c:	4b3b      	ldr	r3, [pc, #236]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005434:	2b00      	cmp	r3, #0
 8005436:	d1ef      	bne.n	8005418 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005438:	7bfb      	ldrb	r3, [r7, #15]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d168      	bne.n	8005510 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d113      	bne.n	800546c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005444:	4b35      	ldr	r3, [pc, #212]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005446:	695a      	ldr	r2, [r3, #20]
 8005448:	4b35      	ldr	r3, [pc, #212]	; (8005520 <RCCEx_PLLSAI2_Config+0x1dc>)
 800544a:	4013      	ands	r3, r2
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	6892      	ldr	r2, [r2, #8]
 8005450:	0211      	lsls	r1, r2, #8
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	68d2      	ldr	r2, [r2, #12]
 8005456:	06d2      	lsls	r2, r2, #27
 8005458:	4311      	orrs	r1, r2
 800545a:	687a      	ldr	r2, [r7, #4]
 800545c:	6852      	ldr	r2, [r2, #4]
 800545e:	3a01      	subs	r2, #1
 8005460:	0112      	lsls	r2, r2, #4
 8005462:	430a      	orrs	r2, r1
 8005464:	492d      	ldr	r1, [pc, #180]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005466:	4313      	orrs	r3, r2
 8005468:	614b      	str	r3, [r1, #20]
 800546a:	e02d      	b.n	80054c8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	2b01      	cmp	r3, #1
 8005470:	d115      	bne.n	800549e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005472:	4b2a      	ldr	r3, [pc, #168]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005474:	695a      	ldr	r2, [r3, #20]
 8005476:	4b2b      	ldr	r3, [pc, #172]	; (8005524 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005478:	4013      	ands	r3, r2
 800547a:	687a      	ldr	r2, [r7, #4]
 800547c:	6892      	ldr	r2, [r2, #8]
 800547e:	0211      	lsls	r1, r2, #8
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	6912      	ldr	r2, [r2, #16]
 8005484:	0852      	lsrs	r2, r2, #1
 8005486:	3a01      	subs	r2, #1
 8005488:	0552      	lsls	r2, r2, #21
 800548a:	4311      	orrs	r1, r2
 800548c:	687a      	ldr	r2, [r7, #4]
 800548e:	6852      	ldr	r2, [r2, #4]
 8005490:	3a01      	subs	r2, #1
 8005492:	0112      	lsls	r2, r2, #4
 8005494:	430a      	orrs	r2, r1
 8005496:	4921      	ldr	r1, [pc, #132]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005498:	4313      	orrs	r3, r2
 800549a:	614b      	str	r3, [r1, #20]
 800549c:	e014      	b.n	80054c8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800549e:	4b1f      	ldr	r3, [pc, #124]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 80054a0:	695a      	ldr	r2, [r3, #20]
 80054a2:	4b21      	ldr	r3, [pc, #132]	; (8005528 <RCCEx_PLLSAI2_Config+0x1e4>)
 80054a4:	4013      	ands	r3, r2
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	6892      	ldr	r2, [r2, #8]
 80054aa:	0211      	lsls	r1, r2, #8
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	6952      	ldr	r2, [r2, #20]
 80054b0:	0852      	lsrs	r2, r2, #1
 80054b2:	3a01      	subs	r2, #1
 80054b4:	0652      	lsls	r2, r2, #25
 80054b6:	4311      	orrs	r1, r2
 80054b8:	687a      	ldr	r2, [r7, #4]
 80054ba:	6852      	ldr	r2, [r2, #4]
 80054bc:	3a01      	subs	r2, #1
 80054be:	0112      	lsls	r2, r2, #4
 80054c0:	430a      	orrs	r2, r1
 80054c2:	4916      	ldr	r1, [pc, #88]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 80054c4:	4313      	orrs	r3, r2
 80054c6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80054c8:	4b14      	ldr	r3, [pc, #80]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a13      	ldr	r2, [pc, #76]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 80054ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054d4:	f7fc fa5c 	bl	8001990 <HAL_GetTick>
 80054d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80054da:	e009      	b.n	80054f0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80054dc:	f7fc fa58 	bl	8001990 <HAL_GetTick>
 80054e0:	4602      	mov	r2, r0
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	1ad3      	subs	r3, r2, r3
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d902      	bls.n	80054f0 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80054ea:	2303      	movs	r3, #3
 80054ec:	73fb      	strb	r3, [r7, #15]
          break;
 80054ee:	e005      	b.n	80054fc <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80054f0:	4b0a      	ldr	r3, [pc, #40]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d0ef      	beq.n	80054dc <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80054fc:	7bfb      	ldrb	r3, [r7, #15]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d106      	bne.n	8005510 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005502:	4b06      	ldr	r3, [pc, #24]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005504:	695a      	ldr	r2, [r3, #20]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	699b      	ldr	r3, [r3, #24]
 800550a:	4904      	ldr	r1, [pc, #16]	; (800551c <RCCEx_PLLSAI2_Config+0x1d8>)
 800550c:	4313      	orrs	r3, r2
 800550e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005510:	7bfb      	ldrb	r3, [r7, #15]
}
 8005512:	4618      	mov	r0, r3
 8005514:	3710      	adds	r7, #16
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
 800551a:	bf00      	nop
 800551c:	40021000 	.word	0x40021000
 8005520:	07ff800f 	.word	0x07ff800f
 8005524:	ff9f800f 	.word	0xff9f800f
 8005528:	f9ff800f 	.word	0xf9ff800f

0800552c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e095      	b.n	800566a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005542:	2b00      	cmp	r3, #0
 8005544:	d108      	bne.n	8005558 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800554e:	d009      	beq.n	8005564 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	61da      	str	r2, [r3, #28]
 8005556:	e005      	b.n	8005564 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2200      	movs	r2, #0
 8005568:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005570:	b2db      	uxtb	r3, r3
 8005572:	2b00      	cmp	r3, #0
 8005574:	d106      	bne.n	8005584 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2200      	movs	r2, #0
 800557a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f7fb ff6a 	bl	8001458 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2202      	movs	r2, #2
 8005588:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800559a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	68db      	ldr	r3, [r3, #12]
 80055a0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80055a4:	d902      	bls.n	80055ac <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80055a6:	2300      	movs	r3, #0
 80055a8:	60fb      	str	r3, [r7, #12]
 80055aa:	e002      	b.n	80055b2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80055ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80055b0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80055ba:	d007      	beq.n	80055cc <HAL_SPI_Init+0xa0>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80055c4:	d002      	beq.n	80055cc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80055dc:	431a      	orrs	r2, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	431a      	orrs	r2, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	f003 0301 	and.w	r3, r3, #1
 80055f0:	431a      	orrs	r2, r3
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	699b      	ldr	r3, [r3, #24]
 80055f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055fa:	431a      	orrs	r2, r3
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	69db      	ldr	r3, [r3, #28]
 8005600:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005604:	431a      	orrs	r2, r3
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800560e:	ea42 0103 	orr.w	r1, r2, r3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005616:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	430a      	orrs	r2, r1
 8005620:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	699b      	ldr	r3, [r3, #24]
 8005626:	0c1b      	lsrs	r3, r3, #16
 8005628:	f003 0204 	and.w	r2, r3, #4
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005630:	f003 0310 	and.w	r3, r3, #16
 8005634:	431a      	orrs	r2, r3
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800563a:	f003 0308 	and.w	r3, r3, #8
 800563e:	431a      	orrs	r2, r3
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005648:	ea42 0103 	orr.w	r1, r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	430a      	orrs	r2, r1
 8005658:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3710      	adds	r7, #16
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005672:	b580      	push	{r7, lr}
 8005674:	b082      	sub	sp, #8
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d101      	bne.n	8005684 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e042      	b.n	800570a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800568a:	2b00      	cmp	r3, #0
 800568c:	d106      	bne.n	800569c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f7fb ff54 	bl	8001544 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2224      	movs	r2, #36	; 0x24
 80056a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f022 0201 	bic.w	r2, r2, #1
 80056b2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d002      	beq.n	80056c2 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80056bc:	6878      	ldr	r0, [r7, #4]
 80056be:	f000 fb25 	bl	8005d0c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 f826 	bl	8005714 <UART_SetConfig>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d101      	bne.n	80056d2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e01b      	b.n	800570a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	685a      	ldr	r2, [r3, #4]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80056e0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689a      	ldr	r2, [r3, #8]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056f0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f042 0201 	orr.w	r2, r2, #1
 8005700:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 fba4 	bl	8005e50 <UART_CheckIdleState>
 8005708:	4603      	mov	r3, r0
}
 800570a:	4618      	mov	r0, r3
 800570c:	3708      	adds	r7, #8
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
	...

08005714 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005714:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005718:	b08c      	sub	sp, #48	; 0x30
 800571a:	af00      	add	r7, sp, #0
 800571c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800571e:	2300      	movs	r3, #0
 8005720:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	689a      	ldr	r2, [r3, #8]
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	691b      	ldr	r3, [r3, #16]
 800572c:	431a      	orrs	r2, r3
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	695b      	ldr	r3, [r3, #20]
 8005732:	431a      	orrs	r2, r3
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	69db      	ldr	r3, [r3, #28]
 8005738:	4313      	orrs	r3, r2
 800573a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	4baa      	ldr	r3, [pc, #680]	; (80059ec <UART_SetConfig+0x2d8>)
 8005744:	4013      	ands	r3, r2
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	6812      	ldr	r2, [r2, #0]
 800574a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800574c:	430b      	orrs	r3, r1
 800574e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	68da      	ldr	r2, [r3, #12]
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	430a      	orrs	r2, r1
 8005764:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	699b      	ldr	r3, [r3, #24]
 800576a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a9f      	ldr	r2, [pc, #636]	; (80059f0 <UART_SetConfig+0x2dc>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d004      	beq.n	8005780 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	6a1b      	ldr	r3, [r3, #32]
 800577a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800577c:	4313      	orrs	r3, r2
 800577e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800578a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800578e:	697a      	ldr	r2, [r7, #20]
 8005790:	6812      	ldr	r2, [r2, #0]
 8005792:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005794:	430b      	orrs	r3, r1
 8005796:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800579e:	f023 010f 	bic.w	r1, r3, #15
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	430a      	orrs	r2, r1
 80057ac:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a90      	ldr	r2, [pc, #576]	; (80059f4 <UART_SetConfig+0x2e0>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d125      	bne.n	8005804 <UART_SetConfig+0xf0>
 80057b8:	4b8f      	ldr	r3, [pc, #572]	; (80059f8 <UART_SetConfig+0x2e4>)
 80057ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057be:	f003 0303 	and.w	r3, r3, #3
 80057c2:	2b03      	cmp	r3, #3
 80057c4:	d81a      	bhi.n	80057fc <UART_SetConfig+0xe8>
 80057c6:	a201      	add	r2, pc, #4	; (adr r2, 80057cc <UART_SetConfig+0xb8>)
 80057c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057cc:	080057dd 	.word	0x080057dd
 80057d0:	080057ed 	.word	0x080057ed
 80057d4:	080057e5 	.word	0x080057e5
 80057d8:	080057f5 	.word	0x080057f5
 80057dc:	2301      	movs	r3, #1
 80057de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057e2:	e116      	b.n	8005a12 <UART_SetConfig+0x2fe>
 80057e4:	2302      	movs	r3, #2
 80057e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057ea:	e112      	b.n	8005a12 <UART_SetConfig+0x2fe>
 80057ec:	2304      	movs	r3, #4
 80057ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057f2:	e10e      	b.n	8005a12 <UART_SetConfig+0x2fe>
 80057f4:	2308      	movs	r3, #8
 80057f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057fa:	e10a      	b.n	8005a12 <UART_SetConfig+0x2fe>
 80057fc:	2310      	movs	r3, #16
 80057fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005802:	e106      	b.n	8005a12 <UART_SetConfig+0x2fe>
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a7c      	ldr	r2, [pc, #496]	; (80059fc <UART_SetConfig+0x2e8>)
 800580a:	4293      	cmp	r3, r2
 800580c:	d138      	bne.n	8005880 <UART_SetConfig+0x16c>
 800580e:	4b7a      	ldr	r3, [pc, #488]	; (80059f8 <UART_SetConfig+0x2e4>)
 8005810:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005814:	f003 030c 	and.w	r3, r3, #12
 8005818:	2b0c      	cmp	r3, #12
 800581a:	d82d      	bhi.n	8005878 <UART_SetConfig+0x164>
 800581c:	a201      	add	r2, pc, #4	; (adr r2, 8005824 <UART_SetConfig+0x110>)
 800581e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005822:	bf00      	nop
 8005824:	08005859 	.word	0x08005859
 8005828:	08005879 	.word	0x08005879
 800582c:	08005879 	.word	0x08005879
 8005830:	08005879 	.word	0x08005879
 8005834:	08005869 	.word	0x08005869
 8005838:	08005879 	.word	0x08005879
 800583c:	08005879 	.word	0x08005879
 8005840:	08005879 	.word	0x08005879
 8005844:	08005861 	.word	0x08005861
 8005848:	08005879 	.word	0x08005879
 800584c:	08005879 	.word	0x08005879
 8005850:	08005879 	.word	0x08005879
 8005854:	08005871 	.word	0x08005871
 8005858:	2300      	movs	r3, #0
 800585a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800585e:	e0d8      	b.n	8005a12 <UART_SetConfig+0x2fe>
 8005860:	2302      	movs	r3, #2
 8005862:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005866:	e0d4      	b.n	8005a12 <UART_SetConfig+0x2fe>
 8005868:	2304      	movs	r3, #4
 800586a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800586e:	e0d0      	b.n	8005a12 <UART_SetConfig+0x2fe>
 8005870:	2308      	movs	r3, #8
 8005872:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005876:	e0cc      	b.n	8005a12 <UART_SetConfig+0x2fe>
 8005878:	2310      	movs	r3, #16
 800587a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800587e:	e0c8      	b.n	8005a12 <UART_SetConfig+0x2fe>
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a5e      	ldr	r2, [pc, #376]	; (8005a00 <UART_SetConfig+0x2ec>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d125      	bne.n	80058d6 <UART_SetConfig+0x1c2>
 800588a:	4b5b      	ldr	r3, [pc, #364]	; (80059f8 <UART_SetConfig+0x2e4>)
 800588c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005890:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005894:	2b30      	cmp	r3, #48	; 0x30
 8005896:	d016      	beq.n	80058c6 <UART_SetConfig+0x1b2>
 8005898:	2b30      	cmp	r3, #48	; 0x30
 800589a:	d818      	bhi.n	80058ce <UART_SetConfig+0x1ba>
 800589c:	2b20      	cmp	r3, #32
 800589e:	d00a      	beq.n	80058b6 <UART_SetConfig+0x1a2>
 80058a0:	2b20      	cmp	r3, #32
 80058a2:	d814      	bhi.n	80058ce <UART_SetConfig+0x1ba>
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d002      	beq.n	80058ae <UART_SetConfig+0x19a>
 80058a8:	2b10      	cmp	r3, #16
 80058aa:	d008      	beq.n	80058be <UART_SetConfig+0x1aa>
 80058ac:	e00f      	b.n	80058ce <UART_SetConfig+0x1ba>
 80058ae:	2300      	movs	r3, #0
 80058b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058b4:	e0ad      	b.n	8005a12 <UART_SetConfig+0x2fe>
 80058b6:	2302      	movs	r3, #2
 80058b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058bc:	e0a9      	b.n	8005a12 <UART_SetConfig+0x2fe>
 80058be:	2304      	movs	r3, #4
 80058c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058c4:	e0a5      	b.n	8005a12 <UART_SetConfig+0x2fe>
 80058c6:	2308      	movs	r3, #8
 80058c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058cc:	e0a1      	b.n	8005a12 <UART_SetConfig+0x2fe>
 80058ce:	2310      	movs	r3, #16
 80058d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058d4:	e09d      	b.n	8005a12 <UART_SetConfig+0x2fe>
 80058d6:	697b      	ldr	r3, [r7, #20]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a4a      	ldr	r2, [pc, #296]	; (8005a04 <UART_SetConfig+0x2f0>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d125      	bne.n	800592c <UART_SetConfig+0x218>
 80058e0:	4b45      	ldr	r3, [pc, #276]	; (80059f8 <UART_SetConfig+0x2e4>)
 80058e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80058ea:	2bc0      	cmp	r3, #192	; 0xc0
 80058ec:	d016      	beq.n	800591c <UART_SetConfig+0x208>
 80058ee:	2bc0      	cmp	r3, #192	; 0xc0
 80058f0:	d818      	bhi.n	8005924 <UART_SetConfig+0x210>
 80058f2:	2b80      	cmp	r3, #128	; 0x80
 80058f4:	d00a      	beq.n	800590c <UART_SetConfig+0x1f8>
 80058f6:	2b80      	cmp	r3, #128	; 0x80
 80058f8:	d814      	bhi.n	8005924 <UART_SetConfig+0x210>
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d002      	beq.n	8005904 <UART_SetConfig+0x1f0>
 80058fe:	2b40      	cmp	r3, #64	; 0x40
 8005900:	d008      	beq.n	8005914 <UART_SetConfig+0x200>
 8005902:	e00f      	b.n	8005924 <UART_SetConfig+0x210>
 8005904:	2300      	movs	r3, #0
 8005906:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800590a:	e082      	b.n	8005a12 <UART_SetConfig+0x2fe>
 800590c:	2302      	movs	r3, #2
 800590e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005912:	e07e      	b.n	8005a12 <UART_SetConfig+0x2fe>
 8005914:	2304      	movs	r3, #4
 8005916:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800591a:	e07a      	b.n	8005a12 <UART_SetConfig+0x2fe>
 800591c:	2308      	movs	r3, #8
 800591e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005922:	e076      	b.n	8005a12 <UART_SetConfig+0x2fe>
 8005924:	2310      	movs	r3, #16
 8005926:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800592a:	e072      	b.n	8005a12 <UART_SetConfig+0x2fe>
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a35      	ldr	r2, [pc, #212]	; (8005a08 <UART_SetConfig+0x2f4>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d12a      	bne.n	800598c <UART_SetConfig+0x278>
 8005936:	4b30      	ldr	r3, [pc, #192]	; (80059f8 <UART_SetConfig+0x2e4>)
 8005938:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800593c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005940:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005944:	d01a      	beq.n	800597c <UART_SetConfig+0x268>
 8005946:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800594a:	d81b      	bhi.n	8005984 <UART_SetConfig+0x270>
 800594c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005950:	d00c      	beq.n	800596c <UART_SetConfig+0x258>
 8005952:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005956:	d815      	bhi.n	8005984 <UART_SetConfig+0x270>
 8005958:	2b00      	cmp	r3, #0
 800595a:	d003      	beq.n	8005964 <UART_SetConfig+0x250>
 800595c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005960:	d008      	beq.n	8005974 <UART_SetConfig+0x260>
 8005962:	e00f      	b.n	8005984 <UART_SetConfig+0x270>
 8005964:	2300      	movs	r3, #0
 8005966:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800596a:	e052      	b.n	8005a12 <UART_SetConfig+0x2fe>
 800596c:	2302      	movs	r3, #2
 800596e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005972:	e04e      	b.n	8005a12 <UART_SetConfig+0x2fe>
 8005974:	2304      	movs	r3, #4
 8005976:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800597a:	e04a      	b.n	8005a12 <UART_SetConfig+0x2fe>
 800597c:	2308      	movs	r3, #8
 800597e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005982:	e046      	b.n	8005a12 <UART_SetConfig+0x2fe>
 8005984:	2310      	movs	r3, #16
 8005986:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800598a:	e042      	b.n	8005a12 <UART_SetConfig+0x2fe>
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a17      	ldr	r2, [pc, #92]	; (80059f0 <UART_SetConfig+0x2dc>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d13a      	bne.n	8005a0c <UART_SetConfig+0x2f8>
 8005996:	4b18      	ldr	r3, [pc, #96]	; (80059f8 <UART_SetConfig+0x2e4>)
 8005998:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800599c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80059a0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80059a4:	d01a      	beq.n	80059dc <UART_SetConfig+0x2c8>
 80059a6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80059aa:	d81b      	bhi.n	80059e4 <UART_SetConfig+0x2d0>
 80059ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059b0:	d00c      	beq.n	80059cc <UART_SetConfig+0x2b8>
 80059b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059b6:	d815      	bhi.n	80059e4 <UART_SetConfig+0x2d0>
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d003      	beq.n	80059c4 <UART_SetConfig+0x2b0>
 80059bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059c0:	d008      	beq.n	80059d4 <UART_SetConfig+0x2c0>
 80059c2:	e00f      	b.n	80059e4 <UART_SetConfig+0x2d0>
 80059c4:	2300      	movs	r3, #0
 80059c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059ca:	e022      	b.n	8005a12 <UART_SetConfig+0x2fe>
 80059cc:	2302      	movs	r3, #2
 80059ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059d2:	e01e      	b.n	8005a12 <UART_SetConfig+0x2fe>
 80059d4:	2304      	movs	r3, #4
 80059d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059da:	e01a      	b.n	8005a12 <UART_SetConfig+0x2fe>
 80059dc:	2308      	movs	r3, #8
 80059de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059e2:	e016      	b.n	8005a12 <UART_SetConfig+0x2fe>
 80059e4:	2310      	movs	r3, #16
 80059e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059ea:	e012      	b.n	8005a12 <UART_SetConfig+0x2fe>
 80059ec:	cfff69f3 	.word	0xcfff69f3
 80059f0:	40008000 	.word	0x40008000
 80059f4:	40013800 	.word	0x40013800
 80059f8:	40021000 	.word	0x40021000
 80059fc:	40004400 	.word	0x40004400
 8005a00:	40004800 	.word	0x40004800
 8005a04:	40004c00 	.word	0x40004c00
 8005a08:	40005000 	.word	0x40005000
 8005a0c:	2310      	movs	r3, #16
 8005a0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4aae      	ldr	r2, [pc, #696]	; (8005cd0 <UART_SetConfig+0x5bc>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	f040 8097 	bne.w	8005b4c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005a1e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005a22:	2b08      	cmp	r3, #8
 8005a24:	d823      	bhi.n	8005a6e <UART_SetConfig+0x35a>
 8005a26:	a201      	add	r2, pc, #4	; (adr r2, 8005a2c <UART_SetConfig+0x318>)
 8005a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a2c:	08005a51 	.word	0x08005a51
 8005a30:	08005a6f 	.word	0x08005a6f
 8005a34:	08005a59 	.word	0x08005a59
 8005a38:	08005a6f 	.word	0x08005a6f
 8005a3c:	08005a5f 	.word	0x08005a5f
 8005a40:	08005a6f 	.word	0x08005a6f
 8005a44:	08005a6f 	.word	0x08005a6f
 8005a48:	08005a6f 	.word	0x08005a6f
 8005a4c:	08005a67 	.word	0x08005a67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a50:	f7fe ff58 	bl	8004904 <HAL_RCC_GetPCLK1Freq>
 8005a54:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a56:	e010      	b.n	8005a7a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a58:	4b9e      	ldr	r3, [pc, #632]	; (8005cd4 <UART_SetConfig+0x5c0>)
 8005a5a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a5c:	e00d      	b.n	8005a7a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a5e:	f7fe feb9 	bl	80047d4 <HAL_RCC_GetSysClockFreq>
 8005a62:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a64:	e009      	b.n	8005a7a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a6a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a6c:	e005      	b.n	8005a7a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005a78:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	f000 8130 	beq.w	8005ce2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a86:	4a94      	ldr	r2, [pc, #592]	; (8005cd8 <UART_SetConfig+0x5c4>)
 8005a88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a90:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a94:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	685a      	ldr	r2, [r3, #4]
 8005a9a:	4613      	mov	r3, r2
 8005a9c:	005b      	lsls	r3, r3, #1
 8005a9e:	4413      	add	r3, r2
 8005aa0:	69ba      	ldr	r2, [r7, #24]
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	d305      	bcc.n	8005ab2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005aac:	69ba      	ldr	r2, [r7, #24]
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d903      	bls.n	8005aba <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005ab8:	e113      	b.n	8005ce2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005abc:	2200      	movs	r2, #0
 8005abe:	60bb      	str	r3, [r7, #8]
 8005ac0:	60fa      	str	r2, [r7, #12]
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac6:	4a84      	ldr	r2, [pc, #528]	; (8005cd8 <UART_SetConfig+0x5c4>)
 8005ac8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	2200      	movs	r2, #0
 8005ad0:	603b      	str	r3, [r7, #0]
 8005ad2:	607a      	str	r2, [r7, #4]
 8005ad4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ad8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005adc:	f7fa fb8e 	bl	80001fc <__aeabi_uldivmod>
 8005ae0:	4602      	mov	r2, r0
 8005ae2:	460b      	mov	r3, r1
 8005ae4:	4610      	mov	r0, r2
 8005ae6:	4619      	mov	r1, r3
 8005ae8:	f04f 0200 	mov.w	r2, #0
 8005aec:	f04f 0300 	mov.w	r3, #0
 8005af0:	020b      	lsls	r3, r1, #8
 8005af2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005af6:	0202      	lsls	r2, r0, #8
 8005af8:	6979      	ldr	r1, [r7, #20]
 8005afa:	6849      	ldr	r1, [r1, #4]
 8005afc:	0849      	lsrs	r1, r1, #1
 8005afe:	2000      	movs	r0, #0
 8005b00:	460c      	mov	r4, r1
 8005b02:	4605      	mov	r5, r0
 8005b04:	eb12 0804 	adds.w	r8, r2, r4
 8005b08:	eb43 0905 	adc.w	r9, r3, r5
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	469a      	mov	sl, r3
 8005b14:	4693      	mov	fp, r2
 8005b16:	4652      	mov	r2, sl
 8005b18:	465b      	mov	r3, fp
 8005b1a:	4640      	mov	r0, r8
 8005b1c:	4649      	mov	r1, r9
 8005b1e:	f7fa fb6d 	bl	80001fc <__aeabi_uldivmod>
 8005b22:	4602      	mov	r2, r0
 8005b24:	460b      	mov	r3, r1
 8005b26:	4613      	mov	r3, r2
 8005b28:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005b2a:	6a3b      	ldr	r3, [r7, #32]
 8005b2c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b30:	d308      	bcc.n	8005b44 <UART_SetConfig+0x430>
 8005b32:	6a3b      	ldr	r3, [r7, #32]
 8005b34:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b38:	d204      	bcs.n	8005b44 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	6a3a      	ldr	r2, [r7, #32]
 8005b40:	60da      	str	r2, [r3, #12]
 8005b42:	e0ce      	b.n	8005ce2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005b4a:	e0ca      	b.n	8005ce2 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	69db      	ldr	r3, [r3, #28]
 8005b50:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b54:	d166      	bne.n	8005c24 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005b56:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005b5a:	2b08      	cmp	r3, #8
 8005b5c:	d827      	bhi.n	8005bae <UART_SetConfig+0x49a>
 8005b5e:	a201      	add	r2, pc, #4	; (adr r2, 8005b64 <UART_SetConfig+0x450>)
 8005b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b64:	08005b89 	.word	0x08005b89
 8005b68:	08005b91 	.word	0x08005b91
 8005b6c:	08005b99 	.word	0x08005b99
 8005b70:	08005baf 	.word	0x08005baf
 8005b74:	08005b9f 	.word	0x08005b9f
 8005b78:	08005baf 	.word	0x08005baf
 8005b7c:	08005baf 	.word	0x08005baf
 8005b80:	08005baf 	.word	0x08005baf
 8005b84:	08005ba7 	.word	0x08005ba7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b88:	f7fe febc 	bl	8004904 <HAL_RCC_GetPCLK1Freq>
 8005b8c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b8e:	e014      	b.n	8005bba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b90:	f7fe fece 	bl	8004930 <HAL_RCC_GetPCLK2Freq>
 8005b94:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b96:	e010      	b.n	8005bba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b98:	4b4e      	ldr	r3, [pc, #312]	; (8005cd4 <UART_SetConfig+0x5c0>)
 8005b9a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005b9c:	e00d      	b.n	8005bba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b9e:	f7fe fe19 	bl	80047d4 <HAL_RCC_GetSysClockFreq>
 8005ba2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005ba4:	e009      	b.n	8005bba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ba6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005baa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005bac:	e005      	b.n	8005bba <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005bb8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	f000 8090 	beq.w	8005ce2 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc6:	4a44      	ldr	r2, [pc, #272]	; (8005cd8 <UART_SetConfig+0x5c4>)
 8005bc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005bcc:	461a      	mov	r2, r3
 8005bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8005bd4:	005a      	lsls	r2, r3, #1
 8005bd6:	697b      	ldr	r3, [r7, #20]
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	085b      	lsrs	r3, r3, #1
 8005bdc:	441a      	add	r2, r3
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005be6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005be8:	6a3b      	ldr	r3, [r7, #32]
 8005bea:	2b0f      	cmp	r3, #15
 8005bec:	d916      	bls.n	8005c1c <UART_SetConfig+0x508>
 8005bee:	6a3b      	ldr	r3, [r7, #32]
 8005bf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bf4:	d212      	bcs.n	8005c1c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005bf6:	6a3b      	ldr	r3, [r7, #32]
 8005bf8:	b29b      	uxth	r3, r3
 8005bfa:	f023 030f 	bic.w	r3, r3, #15
 8005bfe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c00:	6a3b      	ldr	r3, [r7, #32]
 8005c02:	085b      	lsrs	r3, r3, #1
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	f003 0307 	and.w	r3, r3, #7
 8005c0a:	b29a      	uxth	r2, r3
 8005c0c:	8bfb      	ldrh	r3, [r7, #30]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	8bfa      	ldrh	r2, [r7, #30]
 8005c18:	60da      	str	r2, [r3, #12]
 8005c1a:	e062      	b.n	8005ce2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005c22:	e05e      	b.n	8005ce2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005c24:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005c28:	2b08      	cmp	r3, #8
 8005c2a:	d828      	bhi.n	8005c7e <UART_SetConfig+0x56a>
 8005c2c:	a201      	add	r2, pc, #4	; (adr r2, 8005c34 <UART_SetConfig+0x520>)
 8005c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c32:	bf00      	nop
 8005c34:	08005c59 	.word	0x08005c59
 8005c38:	08005c61 	.word	0x08005c61
 8005c3c:	08005c69 	.word	0x08005c69
 8005c40:	08005c7f 	.word	0x08005c7f
 8005c44:	08005c6f 	.word	0x08005c6f
 8005c48:	08005c7f 	.word	0x08005c7f
 8005c4c:	08005c7f 	.word	0x08005c7f
 8005c50:	08005c7f 	.word	0x08005c7f
 8005c54:	08005c77 	.word	0x08005c77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c58:	f7fe fe54 	bl	8004904 <HAL_RCC_GetPCLK1Freq>
 8005c5c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c5e:	e014      	b.n	8005c8a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c60:	f7fe fe66 	bl	8004930 <HAL_RCC_GetPCLK2Freq>
 8005c64:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c66:	e010      	b.n	8005c8a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c68:	4b1a      	ldr	r3, [pc, #104]	; (8005cd4 <UART_SetConfig+0x5c0>)
 8005c6a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c6c:	e00d      	b.n	8005c8a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c6e:	f7fe fdb1 	bl	80047d4 <HAL_RCC_GetSysClockFreq>
 8005c72:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c74:	e009      	b.n	8005c8a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c7a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c7c:	e005      	b.n	8005c8a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005c7e:	2300      	movs	r3, #0
 8005c80:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005c88:	bf00      	nop
    }

    if (pclk != 0U)
 8005c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d028      	beq.n	8005ce2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c94:	4a10      	ldr	r2, [pc, #64]	; (8005cd8 <UART_SetConfig+0x5c4>)
 8005c96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	085b      	lsrs	r3, r3, #1
 8005ca8:	441a      	add	r2, r3
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cb2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cb4:	6a3b      	ldr	r3, [r7, #32]
 8005cb6:	2b0f      	cmp	r3, #15
 8005cb8:	d910      	bls.n	8005cdc <UART_SetConfig+0x5c8>
 8005cba:	6a3b      	ldr	r3, [r7, #32]
 8005cbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cc0:	d20c      	bcs.n	8005cdc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005cc2:	6a3b      	ldr	r3, [r7, #32]
 8005cc4:	b29a      	uxth	r2, r3
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	60da      	str	r2, [r3, #12]
 8005ccc:	e009      	b.n	8005ce2 <UART_SetConfig+0x5ce>
 8005cce:	bf00      	nop
 8005cd0:	40008000 	.word	0x40008000
 8005cd4:	00f42400 	.word	0x00f42400
 8005cd8:	080063fc 	.word	0x080063fc
      }
      else
      {
        ret = HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	2201      	movs	r2, #1
 8005cee:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005cfe:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3730      	adds	r7, #48	; 0x30
 8005d06:	46bd      	mov	sp, r7
 8005d08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005d0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d18:	f003 0308 	and.w	r3, r3, #8
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d00a      	beq.n	8005d36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	430a      	orrs	r2, r1
 8005d34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d00a      	beq.n	8005d58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	430a      	orrs	r2, r1
 8005d56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d5c:	f003 0302 	and.w	r3, r3, #2
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d00a      	beq.n	8005d7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	430a      	orrs	r2, r1
 8005d78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d7e:	f003 0304 	and.w	r3, r3, #4
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d00a      	beq.n	8005d9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da0:	f003 0310 	and.w	r3, r3, #16
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d00a      	beq.n	8005dbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	430a      	orrs	r2, r1
 8005dbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dc2:	f003 0320 	and.w	r3, r3, #32
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d00a      	beq.n	8005de0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	430a      	orrs	r2, r1
 8005dde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d01a      	beq.n	8005e22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	430a      	orrs	r2, r1
 8005e00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e06:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e0a:	d10a      	bne.n	8005e22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	430a      	orrs	r2, r1
 8005e20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d00a      	beq.n	8005e44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	430a      	orrs	r2, r1
 8005e42:	605a      	str	r2, [r3, #4]
  }
}
 8005e44:	bf00      	nop
 8005e46:	370c      	adds	r7, #12
 8005e48:	46bd      	mov	sp, r7
 8005e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4e:	4770      	bx	lr

08005e50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b098      	sub	sp, #96	; 0x60
 8005e54:	af02      	add	r7, sp, #8
 8005e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005e60:	f7fb fd96 	bl	8001990 <HAL_GetTick>
 8005e64:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f003 0308 	and.w	r3, r3, #8
 8005e70:	2b08      	cmp	r3, #8
 8005e72:	d12f      	bne.n	8005ed4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005e74:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005e78:	9300      	str	r3, [sp, #0]
 8005e7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 f88e 	bl	8005fa4 <UART_WaitOnFlagUntilTimeout>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d022      	beq.n	8005ed4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e96:	e853 3f00 	ldrex	r3, [r3]
 8005e9a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ea2:	653b      	str	r3, [r7, #80]	; 0x50
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005eac:	647b      	str	r3, [r7, #68]	; 0x44
 8005eae:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005eb2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005eb4:	e841 2300 	strex	r3, r2, [r1]
 8005eb8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005eba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d1e6      	bne.n	8005e8e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2220      	movs	r2, #32
 8005ec4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ed0:	2303      	movs	r3, #3
 8005ed2:	e063      	b.n	8005f9c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f003 0304 	and.w	r3, r3, #4
 8005ede:	2b04      	cmp	r3, #4
 8005ee0:	d149      	bne.n	8005f76 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ee2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005ee6:	9300      	str	r3, [sp, #0]
 8005ee8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005eea:	2200      	movs	r2, #0
 8005eec:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005ef0:	6878      	ldr	r0, [r7, #4]
 8005ef2:	f000 f857 	bl	8005fa4 <UART_WaitOnFlagUntilTimeout>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d03c      	beq.n	8005f76 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f04:	e853 3f00 	ldrex	r3, [r3]
 8005f08:	623b      	str	r3, [r7, #32]
   return(result);
 8005f0a:	6a3b      	ldr	r3, [r7, #32]
 8005f0c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f10:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	461a      	mov	r2, r3
 8005f18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f1a:	633b      	str	r3, [r7, #48]	; 0x30
 8005f1c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005f20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f22:	e841 2300 	strex	r3, r2, [r1]
 8005f26:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d1e6      	bne.n	8005efc <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	3308      	adds	r3, #8
 8005f34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	e853 3f00 	ldrex	r3, [r3]
 8005f3c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	f023 0301 	bic.w	r3, r3, #1
 8005f44:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	3308      	adds	r3, #8
 8005f4c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f4e:	61fa      	str	r2, [r7, #28]
 8005f50:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f52:	69b9      	ldr	r1, [r7, #24]
 8005f54:	69fa      	ldr	r2, [r7, #28]
 8005f56:	e841 2300 	strex	r3, r2, [r1]
 8005f5a:	617b      	str	r3, [r7, #20]
   return(result);
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d1e5      	bne.n	8005f2e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2220      	movs	r2, #32
 8005f66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f72:	2303      	movs	r3, #3
 8005f74:	e012      	b.n	8005f9c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2220      	movs	r2, #32
 8005f7a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2220      	movs	r2, #32
 8005f82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3758      	adds	r7, #88	; 0x58
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	60f8      	str	r0, [r7, #12]
 8005fac:	60b9      	str	r1, [r7, #8]
 8005fae:	603b      	str	r3, [r7, #0]
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fb4:	e049      	b.n	800604a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fb6:	69bb      	ldr	r3, [r7, #24]
 8005fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fbc:	d045      	beq.n	800604a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fbe:	f7fb fce7 	bl	8001990 <HAL_GetTick>
 8005fc2:	4602      	mov	r2, r0
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	1ad3      	subs	r3, r2, r3
 8005fc8:	69ba      	ldr	r2, [r7, #24]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d302      	bcc.n	8005fd4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d101      	bne.n	8005fd8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005fd4:	2303      	movs	r3, #3
 8005fd6:	e048      	b.n	800606a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 0304 	and.w	r3, r3, #4
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d031      	beq.n	800604a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	69db      	ldr	r3, [r3, #28]
 8005fec:	f003 0308 	and.w	r3, r3, #8
 8005ff0:	2b08      	cmp	r3, #8
 8005ff2:	d110      	bne.n	8006016 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2208      	movs	r2, #8
 8005ffa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ffc:	68f8      	ldr	r0, [r7, #12]
 8005ffe:	f000 f838 	bl	8006072 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2208      	movs	r2, #8
 8006006:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	2200      	movs	r2, #0
 800600e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	e029      	b.n	800606a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	69db      	ldr	r3, [r3, #28]
 800601c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006020:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006024:	d111      	bne.n	800604a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800602e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f000 f81e 	bl	8006072 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2220      	movs	r2, #32
 800603a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2200      	movs	r2, #0
 8006042:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8006046:	2303      	movs	r3, #3
 8006048:	e00f      	b.n	800606a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	69da      	ldr	r2, [r3, #28]
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	4013      	ands	r3, r2
 8006054:	68ba      	ldr	r2, [r7, #8]
 8006056:	429a      	cmp	r2, r3
 8006058:	bf0c      	ite	eq
 800605a:	2301      	moveq	r3, #1
 800605c:	2300      	movne	r3, #0
 800605e:	b2db      	uxtb	r3, r3
 8006060:	461a      	mov	r2, r3
 8006062:	79fb      	ldrb	r3, [r7, #7]
 8006064:	429a      	cmp	r2, r3
 8006066:	d0a6      	beq.n	8005fb6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006068:	2300      	movs	r3, #0
}
 800606a:	4618      	mov	r0, r3
 800606c:	3710      	adds	r7, #16
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006072:	b480      	push	{r7}
 8006074:	b095      	sub	sp, #84	; 0x54
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006080:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006082:	e853 3f00 	ldrex	r3, [r3]
 8006086:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800608a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800608e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	461a      	mov	r2, r3
 8006096:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006098:	643b      	str	r3, [r7, #64]	; 0x40
 800609a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800609e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80060a0:	e841 2300 	strex	r3, r2, [r1]
 80060a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80060a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d1e6      	bne.n	800607a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	3308      	adds	r3, #8
 80060b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b4:	6a3b      	ldr	r3, [r7, #32]
 80060b6:	e853 3f00 	ldrex	r3, [r3]
 80060ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060c2:	f023 0301 	bic.w	r3, r3, #1
 80060c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	3308      	adds	r3, #8
 80060ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80060d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80060d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80060d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80060d8:	e841 2300 	strex	r3, r2, [r1]
 80060dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80060de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d1e3      	bne.n	80060ac <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d118      	bne.n	800611e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	e853 3f00 	ldrex	r3, [r3]
 80060f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	f023 0310 	bic.w	r3, r3, #16
 8006100:	647b      	str	r3, [r7, #68]	; 0x44
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	461a      	mov	r2, r3
 8006108:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800610a:	61bb      	str	r3, [r7, #24]
 800610c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800610e:	6979      	ldr	r1, [r7, #20]
 8006110:	69ba      	ldr	r2, [r7, #24]
 8006112:	e841 2300 	strex	r3, r2, [r1]
 8006116:	613b      	str	r3, [r7, #16]
   return(result);
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d1e6      	bne.n	80060ec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2220      	movs	r2, #32
 8006122:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006132:	bf00      	nop
 8006134:	3754      	adds	r7, #84	; 0x54
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr

0800613e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800613e:	b480      	push	{r7}
 8006140:	b085      	sub	sp, #20
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800614c:	2b01      	cmp	r3, #1
 800614e:	d101      	bne.n	8006154 <HAL_UARTEx_DisableFifoMode+0x16>
 8006150:	2302      	movs	r3, #2
 8006152:	e027      	b.n	80061a4 <HAL_UARTEx_DisableFifoMode+0x66>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2224      	movs	r2, #36	; 0x24
 8006160:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f022 0201 	bic.w	r2, r2, #1
 800617a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006182:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68fa      	ldr	r2, [r7, #12]
 8006190:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2220      	movs	r2, #32
 8006196:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3714      	adds	r7, #20
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b084      	sub	sp, #16
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d101      	bne.n	80061c8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80061c4:	2302      	movs	r3, #2
 80061c6:	e02d      	b.n	8006224 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2224      	movs	r2, #36	; 0x24
 80061d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f022 0201 	bic.w	r2, r2, #1
 80061ee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	689b      	ldr	r3, [r3, #8]
 80061f6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	683a      	ldr	r2, [r7, #0]
 8006200:	430a      	orrs	r2, r1
 8006202:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f000 f84f 	bl	80062a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	68fa      	ldr	r2, [r7, #12]
 8006210:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2220      	movs	r2, #32
 8006216:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2200      	movs	r2, #0
 800621e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006222:	2300      	movs	r3, #0
}
 8006224:	4618      	mov	r0, r3
 8006226:	3710      	adds	r7, #16
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b084      	sub	sp, #16
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800623c:	2b01      	cmp	r3, #1
 800623e:	d101      	bne.n	8006244 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006240:	2302      	movs	r3, #2
 8006242:	e02d      	b.n	80062a0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2224      	movs	r2, #36	; 0x24
 8006250:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f022 0201 	bic.w	r2, r2, #1
 800626a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	683a      	ldr	r2, [r7, #0]
 800627c:	430a      	orrs	r2, r1
 800627e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f000 f811 	bl	80062a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	68fa      	ldr	r2, [r7, #12]
 800628c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2220      	movs	r2, #32
 8006292:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3710      	adds	r7, #16
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b085      	sub	sp, #20
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d108      	bne.n	80062ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80062c8:	e031      	b.n	800632e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80062ca:	2308      	movs	r3, #8
 80062cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80062ce:	2308      	movs	r3, #8
 80062d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	0e5b      	lsrs	r3, r3, #25
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	f003 0307 	and.w	r3, r3, #7
 80062e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	0f5b      	lsrs	r3, r3, #29
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	f003 0307 	and.w	r3, r3, #7
 80062f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80062f2:	7bbb      	ldrb	r3, [r7, #14]
 80062f4:	7b3a      	ldrb	r2, [r7, #12]
 80062f6:	4911      	ldr	r1, [pc, #68]	; (800633c <UARTEx_SetNbDataToProcess+0x94>)
 80062f8:	5c8a      	ldrb	r2, [r1, r2]
 80062fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80062fe:	7b3a      	ldrb	r2, [r7, #12]
 8006300:	490f      	ldr	r1, [pc, #60]	; (8006340 <UARTEx_SetNbDataToProcess+0x98>)
 8006302:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006304:	fb93 f3f2 	sdiv	r3, r3, r2
 8006308:	b29a      	uxth	r2, r3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006310:	7bfb      	ldrb	r3, [r7, #15]
 8006312:	7b7a      	ldrb	r2, [r7, #13]
 8006314:	4909      	ldr	r1, [pc, #36]	; (800633c <UARTEx_SetNbDataToProcess+0x94>)
 8006316:	5c8a      	ldrb	r2, [r1, r2]
 8006318:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800631c:	7b7a      	ldrb	r2, [r7, #13]
 800631e:	4908      	ldr	r1, [pc, #32]	; (8006340 <UARTEx_SetNbDataToProcess+0x98>)
 8006320:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006322:	fb93 f3f2 	sdiv	r3, r3, r2
 8006326:	b29a      	uxth	r2, r3
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800632e:	bf00      	nop
 8006330:	3714      	adds	r7, #20
 8006332:	46bd      	mov	sp, r7
 8006334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006338:	4770      	bx	lr
 800633a:	bf00      	nop
 800633c:	08006414 	.word	0x08006414
 8006340:	0800641c 	.word	0x0800641c

08006344 <memset>:
 8006344:	4402      	add	r2, r0
 8006346:	4603      	mov	r3, r0
 8006348:	4293      	cmp	r3, r2
 800634a:	d100      	bne.n	800634e <memset+0xa>
 800634c:	4770      	bx	lr
 800634e:	f803 1b01 	strb.w	r1, [r3], #1
 8006352:	e7f9      	b.n	8006348 <memset+0x4>

08006354 <__libc_init_array>:
 8006354:	b570      	push	{r4, r5, r6, lr}
 8006356:	4d0d      	ldr	r5, [pc, #52]	; (800638c <__libc_init_array+0x38>)
 8006358:	4c0d      	ldr	r4, [pc, #52]	; (8006390 <__libc_init_array+0x3c>)
 800635a:	1b64      	subs	r4, r4, r5
 800635c:	10a4      	asrs	r4, r4, #2
 800635e:	2600      	movs	r6, #0
 8006360:	42a6      	cmp	r6, r4
 8006362:	d109      	bne.n	8006378 <__libc_init_array+0x24>
 8006364:	4d0b      	ldr	r5, [pc, #44]	; (8006394 <__libc_init_array+0x40>)
 8006366:	4c0c      	ldr	r4, [pc, #48]	; (8006398 <__libc_init_array+0x44>)
 8006368:	f000 f818 	bl	800639c <_init>
 800636c:	1b64      	subs	r4, r4, r5
 800636e:	10a4      	asrs	r4, r4, #2
 8006370:	2600      	movs	r6, #0
 8006372:	42a6      	cmp	r6, r4
 8006374:	d105      	bne.n	8006382 <__libc_init_array+0x2e>
 8006376:	bd70      	pop	{r4, r5, r6, pc}
 8006378:	f855 3b04 	ldr.w	r3, [r5], #4
 800637c:	4798      	blx	r3
 800637e:	3601      	adds	r6, #1
 8006380:	e7ee      	b.n	8006360 <__libc_init_array+0xc>
 8006382:	f855 3b04 	ldr.w	r3, [r5], #4
 8006386:	4798      	blx	r3
 8006388:	3601      	adds	r6, #1
 800638a:	e7f2      	b.n	8006372 <__libc_init_array+0x1e>
 800638c:	0800642c 	.word	0x0800642c
 8006390:	0800642c 	.word	0x0800642c
 8006394:	0800642c 	.word	0x0800642c
 8006398:	08006430 	.word	0x08006430

0800639c <_init>:
 800639c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800639e:	bf00      	nop
 80063a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063a2:	bc08      	pop	{r3}
 80063a4:	469e      	mov	lr, r3
 80063a6:	4770      	bx	lr

080063a8 <_fini>:
 80063a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063aa:	bf00      	nop
 80063ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80063ae:	bc08      	pop	{r3}
 80063b0:	469e      	mov	lr, r3
 80063b2:	4770      	bx	lr
