// Seed: 1153001030
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    output wand id_4,
    input wire id_5
    , id_7
);
  assign id_7 = 1;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output wand id_2,
    output wor id_3,
    input wand id_4,
    output supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    output supply0 id_12
    , id_14
);
  wand id_15;
  assign id_15 = (1);
  wire id_16;
  module_0(
      id_5, id_10, id_0, id_5, id_5, id_1
  );
endmodule
