{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743936933053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743936933054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr  6 12:55:32 2025 " "Processing started: Sun Apr  6 12:55:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743936933054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936933054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_5 -c Lab4_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_5 -c Lab4_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936933054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743936933509 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743936933509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7_segment_display_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 7_segment_display_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexDecoder-Behavior " "Found design unit 1: hexDecoder-Behavior" {  } { { "7_segment_display_decoder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/7_segment_display_decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941928 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexDecoder " "Found entity 1: hexDecoder" {  } { { "7_segment_display_decoder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/7_segment_display_decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936941928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_FlipFlop-behaviour " "Found design unit 1: T_FlipFlop-behaviour" {  } { { "T_FlipFlop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/T_FlipFlop.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941930 ""} { "Info" "ISGN_ENTITY_NAME" "1 T_FlipFlop " "Found entity 1: T_FlipFlop" {  } { { "T_FlipFlop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/T_FlipFlop.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936941930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reactiontimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reactiontimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reactionTimer-structure " "Found design unit 1: reactionTimer-structure" {  } { { "reactionTimer.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/reactionTimer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941932 ""} { "Info" "ISGN_ENTITY_NAME" "1 reactionTimer " "Found entity 1: reactionTimer" {  } { { "reactionTimer.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/reactionTimer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936941932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulocounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulocounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moduloCounter-structure " "Found design unit 1: moduloCounter-structure" {  } { { "moduloCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/moduloCounter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941934 ""} { "Info" "ISGN_ENTITY_NAME" "1 moduloCounter " "Found entity 1: moduloCounter" {  } { { "moduloCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/moduloCounter.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936941934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gated_srlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gated_srlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gated_SRlatch-Structural " "Found design unit 1: gated_SRlatch-Structural" {  } { { "gated_SRlatch.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/gated_SRlatch.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941935 ""} { "Info" "ISGN_ENTITY_NAME" "1 gated_SRlatch " "Found entity 1: gated_SRlatch" {  } { { "gated_SRlatch.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/gated_SRlatch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936941935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-Behavior " "Found design unit 1: flipflop-Behavior" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/flipflop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941938 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/flipflop.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936941938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elementarycounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elementarycounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elemCounter-structure " "Found design unit 1: elemCounter-structure" {  } { { "elementaryCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/elementaryCounter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941940 ""} { "Info" "ISGN_ENTITY_NAME" "1 elemCounter " "Found entity 1: elemCounter" {  } { { "elementaryCounter.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/elementaryCounter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936941940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter16bit_struc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter16bit_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter16bit-structure " "Found design unit 1: counter16bit-structure" {  } { { "counter16bit_struc.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/counter16bit_struc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941943 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter16bit " "Found entity 1: counter16bit" {  } { { "counter16bit_struc.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/counter16bit_struc.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936941943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-dataflow " "Found design unit 1: comparator-dataflow" {  } { { "comparator.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941945 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/comparator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936941945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 device-behaviour " "Found design unit 1: device-behaviour" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941949 ""} { "Info" "ISGN_ENTITY_NAME" "1 device " "Found entity 1: device" {  } { { "Lab4_5.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/Lab4_5.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936941949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_converter-behavior " "Found design unit 1: BCD_converter-behavior" {  } { { "BinToBcd.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/BinToBcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941952 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_converter " "Found entity 1: BCD_converter" {  } { { "BinToBcd.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/BinToBcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743936941952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936941952 ""}
{ "Error" "EVRFX_VHDL_CHAR_NOT_IN_TYPE" "'0' boolean BinToBcd.vhd(22) " "VHDL error at BinToBcd.vhd(22): character ''0'' used but not declared for type \"boolean\"" {  } { { "BinToBcd.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/BinToBcd.vhd" 22 0 0 } }  } 0 10316 "VHDL error at %3!s!: character '%1!s!' used but not declared for type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743936941956 ""}
{ "Error" "EVRFX_VHDL_CHAR_NOT_IN_TYPE" "'1' boolean BinToBcd.vhd(22) " "VHDL error at BinToBcd.vhd(22): character ''1'' used but not declared for type \"boolean\"" {  } { { "BinToBcd.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab4/Lab4.5/Synthesis/BinToBcd.vhd" 22 0 0 } }  } 0 10316 "VHDL error at %3!s!: character '%1!s!' used but not declared for type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743936941956 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743936942182 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr  6 12:55:42 2025 " "Processing ended: Sun Apr  6 12:55:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743936942182 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743936942182 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743936942182 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936942182 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743936943268 ""}
