--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml display_on_board.twx display_on_board.ncd -o
display_on_board.twr display_on_board.pcf -ucf Nexys4DDR-100T.ucf

Design file:              display_on_board.ncd
Physical constraint file: display_on_board.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.08 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
in_byte<0>  |   -1.078(R)|      FAST  |    3.113(R)|      SLOW  |clock_BUFGP       |   0.000|
in_byte<1>  |   -1.080(R)|      FAST  |    3.131(R)|      SLOW  |clock_BUFGP       |   0.000|
in_byte<2>  |   -1.074(R)|      FAST  |    3.125(R)|      SLOW  |clock_BUFGP       |   0.000|
in_byte<3>  |   -1.075(R)|      FAST  |    3.120(R)|      SLOW  |clock_BUFGP       |   0.000|
reset       |    0.012(R)|      FAST  |    1.994(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
cathodes<0> |        11.299(R)|      SLOW  |         4.156(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes<1> |        11.484(R)|      SLOW  |         4.348(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes<2> |        10.985(R)|      SLOW  |         4.011(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes<3> |        11.065(R)|      SLOW  |         4.039(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes<4> |        11.003(R)|      SLOW  |         4.097(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes<5> |        11.071(R)|      SLOW  |         4.099(R)|      FAST  |clock_BUFGP       |   0.000|
cathodes<6> |        10.716(R)|      SLOW  |         3.945(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Tue Aug 25 15:16:07 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4999 MB



