// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dut_HH_
#define _dut_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dut_max_pool.h"
#include "dut_reshape.h"
#include "dut_conv.h"
#include "dut_dense.h"
#include "dut_pad.h"
#include "dut_fadd_32ns_32ns_32_5_full_dsp.h"
#include "dut_fmul_32ns_32ns_32_4_max_dsp.h"
#include "dut_sitofp_32ns_32_6.h"
#include "dut_fcmp_32ns_32ns_1_1.h"
#include "dut_threshold1_V_0.h"
#include "dut_threshold1_V_1.h"
#include "dut_threshold2_V_0.h"
#include "dut_threshold2_V_1.h"
#include "dut_b_fc1.h"
#include "dut_w_fc1.h"
#include "dut_mem_conv1_0.h"
#include "dut_input_0.h"
#include "dut_input_1.h"

namespace ap_rtl {

struct dut : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > strm_in_V_V_dout;
    sc_in< sc_logic > strm_in_V_V_empty_n;
    sc_out< sc_logic > strm_in_V_V_read;
    sc_out< sc_lv<32> > strm_out_V_V_din;
    sc_in< sc_logic > strm_out_V_V_full_n;
    sc_out< sc_logic > strm_out_V_V_write;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    dut(sc_module_name name);
    SC_HAS_PROCESS(dut);

    ~dut();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dut_threshold1_V_0* threshold1_V_0_U;
    dut_threshold1_V_1* threshold1_V_1_U;
    dut_threshold2_V_0* threshold2_V_0_U;
    dut_threshold2_V_1* threshold2_V_1_U;
    dut_b_fc1* b_fc1_U;
    dut_w_fc1* w_fc1_U;
    dut_mem_conv1_0* mem_conv1_0_U;
    dut_mem_conv1_0* mem_conv1_1_U;
    dut_mem_conv1_0* mem_conv2_0_U;
    dut_mem_conv1_0* mem_conv2_1_U;
    dut_input_0* input_0_U;
    dut_input_1* input_1_U;
    dut_max_pool* grp_dut_max_pool_fu_343;
    dut_reshape* grp_dut_reshape_fu_357;
    dut_conv* grp_dut_conv_fu_363;
    dut_dense* grp_dut_dense_fu_393;
    dut_pad* grp_dut_pad_fu_403;
    dut_fadd_32ns_32ns_32_5_full_dsp<1,5,32,32,32>* dut_fadd_32ns_32ns_32_5_full_dsp_U50;
    dut_fmul_32ns_32ns_32_4_max_dsp<1,4,32,32,32>* dut_fmul_32ns_32ns_32_4_max_dsp_U51;
    dut_sitofp_32ns_32_6<1,6,32,32>* dut_sitofp_32ns_32_6_U52;
    dut_fcmp_32ns_32ns_1_1<1,1,32,32,1>* dut_fcmp_32ns_32ns_1_1_U53;
    sc_signal< sc_lv<27> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_42;
    sc_signal< sc_lv<8> > threshold1_V_0_q0;
    sc_signal< sc_lv<8> > threshold1_V_1_q0;
    sc_signal< sc_lv<8> > threshold2_V_0_q0;
    sc_signal< sc_lv<8> > threshold2_V_1_q0;
    sc_signal< sc_lv<8> > b_fc1_address0;
    sc_signal< sc_logic > b_fc1_ce0;
    sc_signal< sc_lv<32> > b_fc1_q0;
    sc_signal< sc_lv<17> > w_fc1_address0;
    sc_signal< sc_logic > w_fc1_ce0;
    sc_signal< sc_lv<1> > w_fc1_q0;
    sc_signal< sc_logic > strm_in_V_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_109;
    sc_signal< sc_lv<1> > exitcond1_fu_443_p2;
    sc_signal< sc_logic > strm_out_V_V_blk_n;
    sc_signal< sc_logic > ap_sig_cseq_ST_st54_fsm_25;
    sc_signal< bool > ap_sig_121;
    sc_signal< sc_lv<1> > exitcond_i_fu_634_p2;
    sc_signal< sc_lv<32> > one_out_i_reg_296;
    sc_signal< sc_lv<10> > m_i_reg_308;
    sc_signal< sc_lv<32> > grp_fu_417_p2;
    sc_signal< sc_lv<32> > reg_437;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg1_fsm_19;
    sc_signal< bool > ap_sig_138;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_lv<1> > ifzero_reg_731;
    sc_signal< sc_lv<1> > ap_reg_ppstg_ifzero_reg_731_pp0_iter4;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_18;
    sc_signal< bool > ap_sig_165;
    sc_signal< sc_lv<1> > ap_reg_ppstg_ifzero_reg_731_pp0_iter5;
    sc_signal< sc_lv<4> > i_2_fu_449_p2;
    sc_signal< sc_lv<4> > i_2_reg_661;
    sc_signal< bool > ap_sig_177;
    sc_signal< sc_lv<32> > tmp_V_1_reg_666;
    sc_signal< sc_lv<8> > tmp_s_fu_459_p3;
    sc_signal< sc_lv<8> > tmp_s_reg_671;
    sc_signal< sc_lv<6> > j_fu_481_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_192;
    sc_signal< sc_lv<9> > n_fu_511_p2;
    sc_signal< sc_lv<9> > n_reg_687;
    sc_signal< sc_logic > ap_sig_cseq_ST_st17_fsm_16;
    sc_signal< bool > ap_sig_201;
    sc_signal< sc_lv<1> > exitcond1_i_fu_505_p2;
    sc_signal< sc_lv<12> > mem_conv2_0_addr_reg_697;
    sc_signal< sc_lv<17> > n_i_cast9_fu_523_p1;
    sc_signal< sc_lv<17> > n_i_cast9_reg_702;
    sc_signal< sc_logic > ap_sig_cseq_ST_st18_fsm_17;
    sc_signal< bool > ap_sig_217;
    sc_signal< sc_lv<32> > b_fc1_load_reg_707;
    sc_signal< sc_lv<1> > exitcond_i1_fu_527_p2;
    sc_signal< sc_lv<1> > exitcond_i1_reg_712;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i1_reg_712_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i1_reg_712_pp0_iter2;
    sc_signal< sc_lv<10> > m_fu_533_p2;
    sc_signal< sc_lv<10> > m_reg_716;
    sc_signal< sc_lv<1> > ifzero_fu_566_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_ifzero_reg_731_pp0_iter1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_ifzero_reg_731_pp0_iter2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_ifzero_reg_731_pp0_iter3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_ifzero_reg_731_pp0_iter6;
    sc_signal< sc_lv<1> > tmp_15_i_fu_578_p2;
    sc_signal< sc_lv<1> > tmp_15_i_reg_735;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg2_fsm_20;
    sc_signal< bool > ap_sig_255;
    sc_signal< sc_lv<32> > grp_fu_429_p1;
    sc_signal< sc_lv<32> > tmp_17_i_reg_745;
    sc_signal< sc_lv<32> > one_out_1_reg_750;
    sc_signal< sc_lv<32> > grp_fu_423_p2;
    sc_signal< sc_lv<32> > tmp_10_i_reg_756;
    sc_signal< sc_lv<32> > one_out_reg_761;
    sc_signal< sc_lv<1> > tmp_5_fu_624_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_766;
    sc_signal< sc_lv<32> > max_id_V_cast4_fu_630_p1;
    sc_signal< sc_lv<32> > max_id_V_cast4_reg_771;
    sc_signal< bool > ap_sig_284;
    sc_signal< sc_lv<4> > i_3_fu_645_p2;
    sc_signal< sc_lv<4> > i_3_reg_784;
    sc_signal< sc_lv<32> > phitmp_i_fu_651_p3;
    sc_signal< sc_logic > ap_sig_cseq_ST_st55_fsm_26;
    sc_signal< bool > ap_sig_299;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg4_fsm_22;
    sc_signal< bool > ap_sig_308;
    sc_signal< sc_lv<12> > mem_conv1_0_address0;
    sc_signal< sc_logic > mem_conv1_0_ce0;
    sc_signal< sc_logic > mem_conv1_0_we0;
    sc_signal< sc_lv<1> > mem_conv1_0_d0;
    sc_signal< sc_lv<1> > mem_conv1_0_q0;
    sc_signal< sc_lv<12> > mem_conv1_0_address1;
    sc_signal< sc_logic > mem_conv1_0_ce1;
    sc_signal< sc_logic > mem_conv1_0_we1;
    sc_signal< sc_lv<1> > mem_conv1_0_d1;
    sc_signal< sc_lv<1> > mem_conv1_0_q1;
    sc_signal< sc_lv<12> > mem_conv1_1_address0;
    sc_signal< sc_logic > mem_conv1_1_ce0;
    sc_signal< sc_logic > mem_conv1_1_we0;
    sc_signal< sc_lv<1> > mem_conv1_1_d0;
    sc_signal< sc_lv<1> > mem_conv1_1_q0;
    sc_signal< sc_lv<12> > mem_conv1_1_address1;
    sc_signal< sc_logic > mem_conv1_1_ce1;
    sc_signal< sc_logic > mem_conv1_1_we1;
    sc_signal< sc_lv<1> > mem_conv1_1_q1;
    sc_signal< sc_lv<12> > mem_conv2_0_address0;
    sc_signal< sc_logic > mem_conv2_0_ce0;
    sc_signal< sc_logic > mem_conv2_0_we0;
    sc_signal< sc_lv<1> > mem_conv2_0_d0;
    sc_signal< sc_lv<1> > mem_conv2_0_q0;
    sc_signal< sc_lv<12> > mem_conv2_0_address1;
    sc_signal< sc_logic > mem_conv2_0_ce1;
    sc_signal< sc_logic > mem_conv2_0_we1;
    sc_signal< sc_lv<1> > mem_conv2_0_q1;
    sc_signal< sc_lv<12> > mem_conv2_1_address0;
    sc_signal< sc_logic > mem_conv2_1_ce0;
    sc_signal< sc_logic > mem_conv2_1_we0;
    sc_signal< sc_lv<1> > mem_conv2_1_d0;
    sc_signal< sc_lv<1> > mem_conv2_1_q0;
    sc_signal< sc_lv<12> > mem_conv2_1_address1;
    sc_signal< sc_logic > mem_conv2_1_ce1;
    sc_signal< sc_logic > mem_conv2_1_we1;
    sc_signal< sc_lv<1> > mem_conv2_1_q1;
    sc_signal< sc_lv<12> > input_0_address0;
    sc_signal< sc_logic > input_0_ce0;
    sc_signal< sc_logic > input_0_we0;
    sc_signal< sc_lv<1> > input_0_d0;
    sc_signal< sc_lv<1> > input_0_q0;
    sc_signal< sc_lv<1> > input_1_q0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_ap_start;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_ap_done;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_ap_idle;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_ap_ready;
    sc_signal< sc_lv<12> > grp_dut_max_pool_fu_343_input_0_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_input_0_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_343_input_0_q0;
    sc_signal< sc_lv<12> > grp_dut_max_pool_fu_343_input_0_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_input_0_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_343_input_0_q1;
    sc_signal< sc_lv<12> > grp_dut_max_pool_fu_343_input_1_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_input_1_ce0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_343_input_1_q0;
    sc_signal< sc_lv<12> > grp_dut_max_pool_fu_343_input_1_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_input_1_ce1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_343_input_1_q1;
    sc_signal< sc_lv<12> > grp_dut_max_pool_fu_343_output_0_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_output_0_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_343_output_0_d0;
    sc_signal< sc_lv<12> > grp_dut_max_pool_fu_343_output_0_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_output_0_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_output_0_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_343_output_0_d1;
    sc_signal< sc_lv<12> > grp_dut_max_pool_fu_343_output_1_address0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_output_1_ce0;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_output_1_we0;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_343_output_1_d0;
    sc_signal< sc_lv<12> > grp_dut_max_pool_fu_343_output_1_address1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_output_1_ce1;
    sc_signal< sc_logic > grp_dut_max_pool_fu_343_output_1_we1;
    sc_signal< sc_lv<1> > grp_dut_max_pool_fu_343_output_1_d1;
    sc_signal< sc_lv<7> > grp_dut_max_pool_fu_343_M;
    sc_signal< sc_lv<6> > grp_dut_max_pool_fu_343_I;
    sc_signal< sc_logic > grp_dut_reshape_fu_357_ap_start;
    sc_signal< sc_logic > grp_dut_reshape_fu_357_ap_done;
    sc_signal< sc_logic > grp_dut_reshape_fu_357_ap_idle;
    sc_signal< sc_logic > grp_dut_reshape_fu_357_ap_ready;
    sc_signal< sc_lv<12> > grp_dut_reshape_fu_357_input_0_address0;
    sc_signal< sc_logic > grp_dut_reshape_fu_357_input_0_ce0;
    sc_signal< sc_lv<12> > grp_dut_reshape_fu_357_input_0_address1;
    sc_signal< sc_logic > grp_dut_reshape_fu_357_input_0_ce1;
    sc_signal< sc_lv<12> > grp_dut_reshape_fu_357_output_0_address0;
    sc_signal< sc_logic > grp_dut_reshape_fu_357_output_0_ce0;
    sc_signal< sc_logic > grp_dut_reshape_fu_357_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_reshape_fu_357_output_0_d0;
    sc_signal< sc_lv<12> > grp_dut_reshape_fu_357_output_0_address1;
    sc_signal< sc_logic > grp_dut_reshape_fu_357_output_0_ce1;
    sc_signal< sc_logic > grp_dut_reshape_fu_357_output_0_we1;
    sc_signal< sc_lv<1> > grp_dut_reshape_fu_357_output_0_d1;
    sc_signal< sc_logic > grp_dut_conv_fu_363_ap_start;
    sc_signal< sc_logic > grp_dut_conv_fu_363_ap_done;
    sc_signal< sc_logic > grp_dut_conv_fu_363_ap_idle;
    sc_signal< sc_logic > grp_dut_conv_fu_363_ap_ready;
    sc_signal< sc_lv<12> > grp_dut_conv_fu_363_input_0_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_363_input_0_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_363_input_0_q0;
    sc_signal< sc_lv<12> > grp_dut_conv_fu_363_input_0_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_363_input_0_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_363_input_0_q1;
    sc_signal< sc_lv<12> > grp_dut_conv_fu_363_input_1_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_363_input_1_ce0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_363_input_1_q0;
    sc_signal< sc_lv<12> > grp_dut_conv_fu_363_input_1_address1;
    sc_signal< sc_logic > grp_dut_conv_fu_363_input_1_ce1;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_363_input_1_q1;
    sc_signal< sc_lv<12> > grp_dut_conv_fu_363_output_0_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_363_output_0_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_363_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_363_output_0_d0;
    sc_signal< sc_lv<12> > grp_dut_conv_fu_363_output_1_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_363_output_1_ce0;
    sc_signal< sc_logic > grp_dut_conv_fu_363_output_1_we0;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_363_output_1_d0;
    sc_signal< sc_lv<12> > grp_dut_conv_fu_363_threshold_0_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_363_threshold_0_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_363_threshold_0_V_q0;
    sc_signal< sc_lv<12> > grp_dut_conv_fu_363_threshold_1_V_address0;
    sc_signal< sc_logic > grp_dut_conv_fu_363_threshold_1_V_ce0;
    sc_signal< sc_lv<8> > grp_dut_conv_fu_363_threshold_1_V_q0;
    sc_signal< sc_lv<7> > grp_dut_conv_fu_363_M;
    sc_signal< sc_lv<7> > grp_dut_conv_fu_363_N;
    sc_signal< sc_lv<6> > grp_dut_conv_fu_363_I;
    sc_signal< sc_lv<1> > grp_dut_conv_fu_363_L;
    sc_signal< sc_logic > grp_dut_dense_fu_393_ap_start;
    sc_signal< sc_logic > grp_dut_dense_fu_393_ap_done;
    sc_signal< sc_logic > grp_dut_dense_fu_393_ap_idle;
    sc_signal< sc_logic > grp_dut_dense_fu_393_ap_ready;
    sc_signal< sc_lv<12> > grp_dut_dense_fu_393_input_0_address0;
    sc_signal< sc_logic > grp_dut_dense_fu_393_input_0_ce0;
    sc_signal< sc_lv<12> > grp_dut_dense_fu_393_output_0_address0;
    sc_signal< sc_logic > grp_dut_dense_fu_393_output_0_ce0;
    sc_signal< sc_logic > grp_dut_dense_fu_393_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_dense_fu_393_output_0_d0;
    sc_signal< sc_logic > grp_dut_pad_fu_403_ap_start;
    sc_signal< sc_logic > grp_dut_pad_fu_403_ap_done;
    sc_signal< sc_logic > grp_dut_pad_fu_403_ap_idle;
    sc_signal< sc_logic > grp_dut_pad_fu_403_ap_ready;
    sc_signal< sc_lv<12> > grp_dut_pad_fu_403_input_0_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_403_input_0_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_403_input_0_q0;
    sc_signal< sc_lv<12> > grp_dut_pad_fu_403_input_1_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_403_input_1_ce0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_403_input_1_q0;
    sc_signal< sc_lv<12> > grp_dut_pad_fu_403_output_0_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_403_output_0_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_403_output_0_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_403_output_0_d0;
    sc_signal< sc_lv<12> > grp_dut_pad_fu_403_output_1_address0;
    sc_signal< sc_logic > grp_dut_pad_fu_403_output_1_ce0;
    sc_signal< sc_logic > grp_dut_pad_fu_403_output_1_we0;
    sc_signal< sc_lv<1> > grp_dut_pad_fu_403_output_1_d0;
    sc_signal< sc_lv<7> > grp_dut_pad_fu_403_M;
    sc_signal< sc_lv<6> > grp_dut_pad_fu_403_I;
    sc_signal< sc_lv<4> > i_reg_262;
    sc_signal< sc_lv<1> > exitcond_fu_475_p2;
    sc_signal< sc_lv<6> > Hi_assign_reg_273;
    sc_signal< sc_lv<9> > n_i_reg_284;
    sc_signal< sc_logic > ap_sig_cseq_ST_st16_fsm_15;
    sc_signal< bool > ap_sig_538;
    sc_signal< sc_logic > ap_sig_cseq_ST_st52_fsm_23;
    sc_signal< bool > ap_sig_548;
    sc_signal< sc_lv<32> > one_out_i_phi_fu_300_p4;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg3_fsm_21;
    sc_signal< bool > ap_sig_556;
    sc_signal< sc_lv<10> > m_i_phi_fu_312_p4;
    sc_signal< sc_lv<32> > output_V_reg_319;
    sc_signal< sc_logic > ap_sig_cseq_ST_st53_fsm_24;
    sc_signal< bool > ap_sig_571;
    sc_signal< sc_lv<4> > max_id_V_reg_332;
    sc_signal< sc_logic > ap_reg_grp_dut_max_pool_fu_343_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_586;
    sc_signal< sc_logic > ap_sig_cseq_ST_st13_fsm_12;
    sc_signal< bool > ap_sig_593;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_601;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_13;
    sc_signal< bool > ap_sig_608;
    sc_signal< sc_logic > ap_reg_grp_dut_reshape_fu_357_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st15_fsm_14;
    sc_signal< bool > ap_sig_621;
    sc_signal< sc_logic > ap_reg_grp_dut_conv_fu_363_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_630;
    sc_signal< sc_logic > ap_sig_cseq_ST_st11_fsm_10;
    sc_signal< bool > ap_sig_637;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_645;
    sc_signal< sc_logic > ap_sig_cseq_ST_st12_fsm_11;
    sc_signal< bool > ap_sig_652;
    sc_signal< sc_logic > ap_reg_grp_dut_dense_fu_393_ap_start;
    sc_signal< sc_logic > ap_reg_grp_dut_pad_fu_403_ap_start;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_717;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_725;
    sc_signal< sc_logic > ap_sig_cseq_ST_st10_fsm_9;
    sc_signal< bool > ap_sig_732;
    sc_signal< sc_lv<64> > newIndex1_fu_500_p1;
    sc_signal< sc_lv<64> > tmp_12_i_fu_517_p1;
    sc_signal< sc_lv<64> > newIndex3_i_fu_556_p1;
    sc_signal< sc_lv<64> > tmp_14_i_fu_561_p1;
    sc_signal< sc_lv<64> > newIndex18_i_fu_640_p1;
    sc_signal< sc_lv<32> > grp_fu_417_p0;
    sc_signal< sc_lv<32> > grp_fu_417_p1;
    sc_signal< sc_lv<32> > grp_fu_423_p0;
    sc_signal< sc_lv<32> > grp_fu_423_p1;
    sc_signal< sc_lv<32> > grp_fu_429_p0;
    sc_signal< sc_lv<3> > tmp_13_fu_455_p1;
    sc_signal< sc_lv<32> > Hi_assign_cast1_fu_471_p1;
    sc_signal< sc_lv<8> > Hi_assign_cast_fu_467_p1;
    sc_signal< sc_lv<8> > tmp_7_fu_495_p2;
    sc_signal< sc_lv<9> > tmp_15_fu_539_p1;
    sc_signal< sc_lv<17> > tmp_9_i_fu_543_p3;
    sc_signal< sc_lv<17> > w_index_fu_551_p2;
    sc_signal< sc_lv<1> > tmp_fu_572_p2;
    sc_signal< sc_lv<32> > biased_i_to_int_fu_588_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_592_p4;
    sc_signal< sc_lv<23> > tmp_16_fu_602_p1;
    sc_signal< sc_lv<1> > notrhs_fu_612_p2;
    sc_signal< sc_lv<1> > notlhs_fu_606_p2;
    sc_signal< sc_lv<1> > tmp_3_fu_618_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_432_p2;
    sc_signal< sc_lv<27> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<27> ap_ST_st1_fsm_0;
    static const sc_lv<27> ap_ST_st2_fsm_1;
    static const sc_lv<27> ap_ST_st3_fsm_2;
    static const sc_lv<27> ap_ST_st4_fsm_3;
    static const sc_lv<27> ap_ST_st5_fsm_4;
    static const sc_lv<27> ap_ST_st6_fsm_5;
    static const sc_lv<27> ap_ST_st7_fsm_6;
    static const sc_lv<27> ap_ST_st8_fsm_7;
    static const sc_lv<27> ap_ST_st9_fsm_8;
    static const sc_lv<27> ap_ST_st10_fsm_9;
    static const sc_lv<27> ap_ST_st11_fsm_10;
    static const sc_lv<27> ap_ST_st12_fsm_11;
    static const sc_lv<27> ap_ST_st13_fsm_12;
    static const sc_lv<27> ap_ST_st14_fsm_13;
    static const sc_lv<27> ap_ST_st15_fsm_14;
    static const sc_lv<27> ap_ST_st16_fsm_15;
    static const sc_lv<27> ap_ST_st17_fsm_16;
    static const sc_lv<27> ap_ST_st18_fsm_17;
    static const sc_lv<27> ap_ST_pp0_stg0_fsm_18;
    static const sc_lv<27> ap_ST_pp0_stg1_fsm_19;
    static const sc_lv<27> ap_ST_pp0_stg2_fsm_20;
    static const sc_lv<27> ap_ST_pp0_stg3_fsm_21;
    static const sc_lv<27> ap_ST_pp0_stg4_fsm_22;
    static const sc_lv<27> ap_ST_st52_fsm_23;
    static const sc_lv<27> ap_ST_st53_fsm_24;
    static const sc_lv<27> ap_ST_st54_fsm_25;
    static const sc_lv<27> ap_ST_st55_fsm_26;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<7> ap_const_lv7_10;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<6> ap_const_lv6_12;
    static const sc_lv<6> ap_const_lv6_A;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C4000000;
    static const sc_lv<32> ap_const_lv32_40000000;
    static const sc_lv<32> ap_const_lv32_3D800000;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_Hi_assign_cast1_fu_471_p1();
    void thread_Hi_assign_cast_fu_467_p1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_109();
    void thread_ap_sig_121();
    void thread_ap_sig_138();
    void thread_ap_sig_165();
    void thread_ap_sig_177();
    void thread_ap_sig_192();
    void thread_ap_sig_201();
    void thread_ap_sig_217();
    void thread_ap_sig_255();
    void thread_ap_sig_284();
    void thread_ap_sig_299();
    void thread_ap_sig_308();
    void thread_ap_sig_42();
    void thread_ap_sig_538();
    void thread_ap_sig_548();
    void thread_ap_sig_556();
    void thread_ap_sig_571();
    void thread_ap_sig_586();
    void thread_ap_sig_593();
    void thread_ap_sig_601();
    void thread_ap_sig_608();
    void thread_ap_sig_621();
    void thread_ap_sig_630();
    void thread_ap_sig_637();
    void thread_ap_sig_645();
    void thread_ap_sig_652();
    void thread_ap_sig_717();
    void thread_ap_sig_725();
    void thread_ap_sig_732();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_18();
    void thread_ap_sig_cseq_ST_pp0_stg1_fsm_19();
    void thread_ap_sig_cseq_ST_pp0_stg2_fsm_20();
    void thread_ap_sig_cseq_ST_pp0_stg3_fsm_21();
    void thread_ap_sig_cseq_ST_pp0_stg4_fsm_22();
    void thread_ap_sig_cseq_ST_st10_fsm_9();
    void thread_ap_sig_cseq_ST_st11_fsm_10();
    void thread_ap_sig_cseq_ST_st12_fsm_11();
    void thread_ap_sig_cseq_ST_st13_fsm_12();
    void thread_ap_sig_cseq_ST_st14_fsm_13();
    void thread_ap_sig_cseq_ST_st15_fsm_14();
    void thread_ap_sig_cseq_ST_st16_fsm_15();
    void thread_ap_sig_cseq_ST_st17_fsm_16();
    void thread_ap_sig_cseq_ST_st18_fsm_17();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st52_fsm_23();
    void thread_ap_sig_cseq_ST_st53_fsm_24();
    void thread_ap_sig_cseq_ST_st54_fsm_25();
    void thread_ap_sig_cseq_ST_st55_fsm_26();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_b_fc1_address0();
    void thread_b_fc1_ce0();
    void thread_biased_i_to_int_fu_588_p1();
    void thread_exitcond1_fu_443_p2();
    void thread_exitcond1_i_fu_505_p2();
    void thread_exitcond_fu_475_p2();
    void thread_exitcond_i1_fu_527_p2();
    void thread_exitcond_i_fu_634_p2();
    void thread_grp_dut_conv_fu_363_I();
    void thread_grp_dut_conv_fu_363_L();
    void thread_grp_dut_conv_fu_363_M();
    void thread_grp_dut_conv_fu_363_N();
    void thread_grp_dut_conv_fu_363_ap_start();
    void thread_grp_dut_conv_fu_363_input_0_q0();
    void thread_grp_dut_conv_fu_363_input_0_q1();
    void thread_grp_dut_conv_fu_363_input_1_q0();
    void thread_grp_dut_conv_fu_363_input_1_q1();
    void thread_grp_dut_conv_fu_363_threshold_0_V_q0();
    void thread_grp_dut_conv_fu_363_threshold_1_V_q0();
    void thread_grp_dut_dense_fu_393_ap_start();
    void thread_grp_dut_max_pool_fu_343_I();
    void thread_grp_dut_max_pool_fu_343_M();
    void thread_grp_dut_max_pool_fu_343_ap_start();
    void thread_grp_dut_max_pool_fu_343_input_0_q0();
    void thread_grp_dut_max_pool_fu_343_input_0_q1();
    void thread_grp_dut_max_pool_fu_343_input_1_q0();
    void thread_grp_dut_max_pool_fu_343_input_1_q1();
    void thread_grp_dut_pad_fu_403_I();
    void thread_grp_dut_pad_fu_403_M();
    void thread_grp_dut_pad_fu_403_ap_start();
    void thread_grp_dut_pad_fu_403_input_0_q0();
    void thread_grp_dut_pad_fu_403_input_1_q0();
    void thread_grp_dut_reshape_fu_357_ap_start();
    void thread_grp_fu_417_p0();
    void thread_grp_fu_417_p1();
    void thread_grp_fu_423_p0();
    void thread_grp_fu_423_p1();
    void thread_grp_fu_429_p0();
    void thread_i_2_fu_449_p2();
    void thread_i_3_fu_645_p2();
    void thread_ifzero_fu_566_p2();
    void thread_input_0_address0();
    void thread_input_0_ce0();
    void thread_input_0_d0();
    void thread_input_0_we0();
    void thread_j_fu_481_p2();
    void thread_m_fu_533_p2();
    void thread_m_i_phi_fu_312_p4();
    void thread_max_id_V_cast4_fu_630_p1();
    void thread_mem_conv1_0_address0();
    void thread_mem_conv1_0_address1();
    void thread_mem_conv1_0_ce0();
    void thread_mem_conv1_0_ce1();
    void thread_mem_conv1_0_d0();
    void thread_mem_conv1_0_d1();
    void thread_mem_conv1_0_we0();
    void thread_mem_conv1_0_we1();
    void thread_mem_conv1_1_address0();
    void thread_mem_conv1_1_address1();
    void thread_mem_conv1_1_ce0();
    void thread_mem_conv1_1_ce1();
    void thread_mem_conv1_1_d0();
    void thread_mem_conv1_1_we0();
    void thread_mem_conv1_1_we1();
    void thread_mem_conv2_0_address0();
    void thread_mem_conv2_0_address1();
    void thread_mem_conv2_0_ce0();
    void thread_mem_conv2_0_ce1();
    void thread_mem_conv2_0_d0();
    void thread_mem_conv2_0_we0();
    void thread_mem_conv2_0_we1();
    void thread_mem_conv2_1_address0();
    void thread_mem_conv2_1_address1();
    void thread_mem_conv2_1_ce0();
    void thread_mem_conv2_1_ce1();
    void thread_mem_conv2_1_d0();
    void thread_mem_conv2_1_we0();
    void thread_mem_conv2_1_we1();
    void thread_n_fu_511_p2();
    void thread_n_i_cast9_fu_523_p1();
    void thread_newIndex18_i_fu_640_p1();
    void thread_newIndex1_fu_500_p1();
    void thread_newIndex3_i_fu_556_p1();
    void thread_notlhs_fu_606_p2();
    void thread_notrhs_fu_612_p2();
    void thread_one_out_i_phi_fu_300_p4();
    void thread_phitmp_i_fu_651_p3();
    void thread_strm_in_V_V_blk_n();
    void thread_strm_in_V_V_read();
    void thread_strm_out_V_V_blk_n();
    void thread_strm_out_V_V_din();
    void thread_strm_out_V_V_write();
    void thread_tmp_12_i_fu_517_p1();
    void thread_tmp_13_fu_455_p1();
    void thread_tmp_14_i_fu_561_p1();
    void thread_tmp_15_fu_539_p1();
    void thread_tmp_15_i_fu_578_p2();
    void thread_tmp_16_fu_602_p1();
    void thread_tmp_1_fu_592_p4();
    void thread_tmp_3_fu_618_p2();
    void thread_tmp_5_fu_624_p2();
    void thread_tmp_7_fu_495_p2();
    void thread_tmp_9_i_fu_543_p3();
    void thread_tmp_fu_572_p2();
    void thread_tmp_s_fu_459_p3();
    void thread_w_fc1_address0();
    void thread_w_fc1_ce0();
    void thread_w_index_fu_551_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
