var classSinglePortRamPrimitive =
[
    [ "SinglePortRamPrimitive.mapping", "classSinglePortRamPrimitive_1_1mapping.html", null ],
    [ "SinglePortRamPrimitive.rtl", "classSinglePortRamPrimitive_1_1rtl.html", "classSinglePortRamPrimitive_1_1rtl" ],
    [ "TPD_G", "classSinglePortRamPrimitive.html#a59467ecbd6f1ac4678f88367afa9f2bd", null ],
    [ "XIL_DEVICE_G", "classSinglePortRamPrimitive.html#a2d5ae27b1435832559ea71a9a2d1ecd5", null ],
    [ "DEPTH_G", "classSinglePortRamPrimitive.html#a03dce688276a58a38ddc85aa969aac06", null ],
    [ "WIDTH_G", "classSinglePortRamPrimitive.html#a58f2f97044336c46a3161619320b6edf", null ],
    [ "clk", "classSinglePortRamPrimitive.html#ad07fa28313b5c632d04fd105e17ea215", null ],
    [ "we", "classSinglePortRamPrimitive.html#a59f8e7f7aa4887dbaebda976c2c1cddd", null ],
    [ "addr", "classSinglePortRamPrimitive.html#a81af1e1e572dcb06e438b9ca964c28fa", null ],
    [ "din", "classSinglePortRamPrimitive.html#a46086e2ec4bf76b17a0584e8645ca32a", null ],
    [ "dout", "classSinglePortRamPrimitive.html#ae3f5e7b70dba1ffa071f25b302088af6", null ],
    [ "ieee", "classSinglePortRamPrimitive.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classSinglePortRamPrimitive.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "surf", "classSinglePortRamPrimitive.html#acabf3ea45bb9ea54f778c194fc238b6d", null ],
    [ "StdRtlPkg", "classSinglePortRamPrimitive.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "UNISIM", "classSinglePortRamPrimitive.html#afd13b50585152f6756d196bf3f1c52ac", null ],
    [ "VComponents", "classSinglePortRamPrimitive.html#a0b4e29910fa9741df9382cff5f62bbdb", null ]
];