

================================================================
== Vivado HLS Report for 'pow_generic_float_s'
================================================================
* Date:           Wed Dec  5 18:28:55 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SIFT
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.494|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   11|   11|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%exp_read = call float @_ssdm_op_Read.ap_auto.float(float %exp) nounwind"   --->   Operation 13 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%base_read = call float @_ssdm_op_Read.ap_auto.float(float %base_r) nounwind"   --->   Operation 14 'read' 'base_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_46 = bitcast float %base_read to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:317]   --->   Operation 15 'bitcast' 'p_Val2_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_46, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:317]   --->   Operation 16 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_46, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:317]   --->   Operation 17 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loc_V_4 = trunc i32 %p_Val2_46 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:317]   --->   Operation 18 'trunc' 'loc_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_46, i32 22)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:497]   --->   Operation 19 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%index0_V = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %p_Val2_46, i32 17, i32 22)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:503]   --->   Operation 20 'partselect' 'index0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_76 = zext i6 %index0_V to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:524]   --->   Operation 21 'zext' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_12 = getelementptr [64 x i6]* @pow_reduce_anonymo_7, i64 0, i64 %tmp_76" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:524]   --->   Operation 22 'getelementptr' 'pow_reduce_anonymo_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.99ns)   --->   "%b_frac_tilde_inverse = load i6* %pow_reduce_anonymo_12, align 1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:524]   --->   Operation 23 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_13 = getelementptr [64 x i56]* @pow_reduce_anonymo_6, i64 0, i64 %tmp_76" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:526]   --->   Operation 24 'getelementptr' 'pow_reduce_anonymo_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.99ns)   --->   "%log_sum_V = load i56* %pow_reduce_anonymo_13, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:526]   --->   Operation 25 'load' 'log_sum_V' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 2 <SV = 1> <Delay = 7.47>
ST_2 : Operation 26 [1/1] (1.27ns)   --->   "%tmp_27 = icmp eq i23 %loc_V_4, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:362]   --->   Operation 26 'icmp' 'tmp_27' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.27ns)   --->   "%tmp_i2 = icmp ne i23 %loc_V_4, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:369]   --->   Operation 27 'icmp' 'tmp_i2' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_77 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_4, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:501]   --->   Operation 28 'bitconcatenate' 'p_Result_77' <Predicate = (!tmp_139)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_74 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_4)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:507]   --->   Operation 29 'bitconcatenate' 'tmp_74' <Predicate = (tmp_139)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_77 = zext i24 %tmp_74 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:507]   --->   Operation 30 'zext' 'tmp_77' <Predicate = (tmp_139)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%tmp_75 = select i1 %tmp_139, i25 %tmp_77, i25 %p_Result_77" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:497]   --->   Operation 31 'select' 'tmp_75' <Predicate = true> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/2] (1.99ns)   --->   "%b_frac_tilde_inverse = load i6* %pow_reduce_anonymo_12, align 1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:524]   --->   Operation 32 'load' 'b_frac_tilde_inverse' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 33 [1/2] (1.99ns)   --->   "%log_sum_V = load i56* %pow_reduce_anonymo_13, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:526]   --->   Operation 33 'load' 'log_sum_V' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%OP2_V_1 = zext i6 %b_frac_tilde_inverse to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:536]   --->   Operation 34 'zext' 'OP2_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (3.83ns)   --->   "%p_Val2_2 = mul i25 %OP2_V_1, %tmp_75" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:536]   --->   Operation 35 'mul' 'p_Val2_2' <Predicate = true> <Delay = 3.83> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_s = call i4 @_ssdm_op_PartSelect.i4.i25.i32.i32(i25 %p_Val2_2, i32 21, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:64->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 36 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%tmp_140 = trunc i25 %p_Val2_2 to i21" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:536]   --->   Operation 37 'trunc' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%tmp_141 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %p_Val2_2, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:67->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 38 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%sf = call i43 @_ssdm_op_BitConcatenate.i43.i5.i25.i13(i5 -16, i25 %p_Val2_2, i13 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:536]   --->   Operation 39 'bitconcatenate' 'sf' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%tmp_95 = call i44 @_ssdm_op_BitConcatenate.i44.i5.i25.i14(i5 -16, i25 %p_Val2_2, i14 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:536]   --->   Operation 40 'bitconcatenate' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%tmp_99 = zext i43 %sf to i44" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:536]   --->   Operation 41 'zext' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%p_Val2_7 = select i1 %tmp_141, i44 %tmp_95, i44 %tmp_99" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:67->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 42 'select' 'p_Val2_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%tmp_170_i_i = call i43 @_ssdm_op_BitConcatenate.i43.i21.i22(i21 %tmp_140, i22 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 43 'bitconcatenate' 'tmp_170_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%tmp_170_i_i_cast = zext i43 %tmp_170_i_i to i45" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 44 'zext' 'tmp_170_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_21)   --->   "%tmp_171_i_i = zext i44 %p_Val2_7 to i45" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 45 'zext' 'tmp_171_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.64ns) (out node of the LUT)   --->   "%p_Val2_21 = add i45 %tmp_170_i_i_cast, %tmp_171_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 46 'add' 'p_Val2_21' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.64>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i39 @_ssdm_op_BitConcatenate.i39.i25.i14(i25 %p_Val2_2, i14 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:536]   --->   Operation 47 'bitconcatenate' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%OP1_V = zext i4 %p_Val2_s to i43" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 48 'zext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%OP2_V = zext i39 %p_Val2_6 to i43" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 49 'zext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (5.00ns)   --->   "%p_Val2_26 = mul i43 %OP1_V, %OP2_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 50 'mul' 'p_Val2_26' <Predicate = true> <Delay = 5.00> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_172_i_i = zext i45 %p_Val2_21 to i46" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 51 'zext' 'tmp_172_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_173_i_i = zext i43 %p_Val2_26 to i46" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 52 'zext' 'tmp_173_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.64ns)   --->   "%p_Val2_27 = sub nsw i46 %tmp_172_i_i, %tmp_173_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 53 'sub' 'p_Val2_27' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_Val2_56 = call i41 @_ssdm_op_PartSelect.i41.i46.i32.i32(i46 %p_Val2_27, i32 3, i32 43)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 54 'partselect' 'p_Val2_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_Val2_72 = call i6 @_ssdm_op_PartSelect.i6.i46.i32.i32(i46 %p_Val2_27, i32 38, i32 43)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:64->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 55 'partselect' 'p_Val2_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_112 = call i35 @_ssdm_op_PartSelect.i35.i46.i32.i32(i46 %p_Val2_27, i32 3, i32 37)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 56 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.93>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_Val2_29 = call i49 @_ssdm_op_BitConcatenate.i49.i8.i41(i8 -128, i41 %p_Val2_56)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 57 'bitconcatenate' 'p_Val2_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_161_i_i = call i49 @_ssdm_op_BitConcatenate.i49.i35.i14(i35 %tmp_112, i14 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 58 'bitconcatenate' 'tmp_161_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_161_i_i_cast = zext i49 %tmp_161_i_i to i50" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 59 'zext' 'tmp_161_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_162_i_i = zext i49 %p_Val2_29 to i50" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 60 'zext' 'tmp_162_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.66ns)   --->   "%p_Val2_30 = add i50 %tmp_162_i_i, %tmp_161_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 61 'add' 'p_Val2_30' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%OP1_V_1 = zext i6 %p_Val2_72 to i47" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 62 'zext' 'OP1_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%OP2_V_2 = zext i41 %p_Val2_56 to i47" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 63 'zext' 'OP2_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (5.26ns)   --->   "%p_Val2_31 = mul i47 %OP1_V_1, %OP2_V_2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 64 'mul' 'p_Val2_31' <Predicate = true> <Delay = 5.26> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_163_i_i = zext i50 %p_Val2_30 to i51" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 65 'zext' 'tmp_163_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_165_i_i = call i48 @_ssdm_op_BitConcatenate.i48.i47.i1(i47 %p_Val2_31, i1 false)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 66 'bitconcatenate' 'tmp_165_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_165_i_i_cast = zext i48 %tmp_165_i_i to i51" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 67 'zext' 'tmp_165_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.66ns)   --->   "%p_Val2_32 = sub nsw i51 %tmp_163_i_i, %tmp_165_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 68 'sub' 'p_Val2_32' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_Val2_58 = call i44 @_ssdm_op_PartSelect.i44.i51.i32.i32(i51 %p_Val2_32, i32 6, i32 49)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 69 'partselect' 'p_Val2_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_Val2_73 = call i6 @_ssdm_op_PartSelect.i6.i51.i32.i32(i51 %p_Val2_32, i32 44, i32 49)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:64->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 70 'partselect' 'p_Val2_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_113 = call i38 @_ssdm_op_PartSelect.i38.i51.i32.i32(i51 %p_Val2_32, i32 6, i32 43)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 71 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.56>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i8 %loc_V to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327]   --->   Operation 72 'zext' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.28ns)   --->   "%b_exp = add i9 -127, %tmp_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327]   --->   Operation 73 'add' 'b_exp' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (1.01ns)   --->   "%tmp_s = icmp eq i9 %b_exp, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:362]   --->   Operation 74 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.98ns)   --->   "%tmp_i1_194 = icmp eq i8 %loc_V, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:369]   --->   Operation 75 'icmp' 'tmp_i1_194' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.98ns)   --->   "%tmp_31 = icmp eq i8 %loc_V, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:372]   --->   Operation 76 'icmp' 'tmp_31' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %b_exp, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 77 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_138 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %b_exp, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:453]   --->   Operation 78 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.28ns)   --->   "%b_exp_1 = add i9 -126, %tmp_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:508]   --->   Operation 79 'add' 'b_exp_1' <Predicate = (tmp_139)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.42ns)   --->   "%b_exp_2 = select i1 %tmp_139, i9 %b_exp_1, i9 %b_exp" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 80 'select' 'b_exp_2' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_175_i_i = zext i4 %p_Val2_s to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 81 'zext' 'tmp_175_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_14 = getelementptr [16 x i52]* @pow_reduce_anonymo_9, i64 0, i64 %tmp_175_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 82 'getelementptr' 'pow_reduce_anonymo_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (1.99ns)   --->   "%p_Val2_55 = load i52* %pow_reduce_anonymo_14, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 83 'load' 'p_Val2_55' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_167_i_i = zext i6 %p_Val2_72 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 84 'zext' 'tmp_167_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_15 = getelementptr [64 x i49]* @pow_reduce_anonymo_10, i64 0, i64 %tmp_167_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 85 'getelementptr' 'pow_reduce_anonymo_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [2/2] (1.99ns)   --->   "%p_Val2_57 = load i49* %pow_reduce_anonymo_15, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 86 'load' 'p_Val2_57' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%p_Val2_34 = call i57 @_ssdm_op_BitConcatenate.i57.i13.i44(i13 -4096, i44 %p_Val2_58)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 87 'bitconcatenate' 'p_Val2_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_177_i_i = call i62 @_ssdm_op_BitConcatenate.i62.i38.i24(i38 %tmp_113, i24 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 88 'bitconcatenate' 'tmp_177_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_177_i_i_cast = zext i62 %tmp_177_i_i to i63" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 89 'zext' 'tmp_177_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_178_i_i = zext i57 %p_Val2_34 to i63" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 90 'zext' 'tmp_178_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.71ns)   --->   "%p_Val2_35 = add i63 %tmp_178_i_i, %tmp_177_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 91 'add' 'p_Val2_35' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%OP1_V_4 = zext i6 %p_Val2_73 to i50" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 92 'zext' 'OP1_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%OP2_V_5 = zext i44 %p_Val2_58 to i50" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 93 'zext' 'OP2_V_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (5.84ns)   --->   "%p_Val2_36 = mul i50 %OP1_V_4, %OP2_V_5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 94 'mul' 'p_Val2_36' <Predicate = true> <Delay = 5.84> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_179_i_i = zext i63 %p_Val2_35 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 95 'zext' 'tmp_179_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_181_i_i = call i56 @_ssdm_op_BitConcatenate.i56.i50.i6(i50 %p_Val2_36, i6 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 96 'bitconcatenate' 'tmp_181_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_181_i_i_cast = zext i56 %tmp_181_i_i to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 97 'zext' 'tmp_181_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.71ns)   --->   "%p_Val2_37 = sub nsw i64 %tmp_179_i_i, %tmp_181_i_i_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 98 'sub' 'p_Val2_37' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_183_i_i = zext i6 %p_Val2_73 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 99 'zext' 'tmp_183_i_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_16 = getelementptr [64 x i44]* @pow_reduce_anonymo_8, i64 0, i64 %tmp_183_i_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 100 'getelementptr' 'pow_reduce_anonymo_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [2/2] (1.99ns)   --->   "%p_Val2_59 = load i44* %pow_reduce_anonymo_16, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 101 'load' 'p_Val2_59' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_114 = call i39 @_ssdm_op_PartSelect.i39.i64.i32.i32(i64 %p_Val2_37, i32 24, i32 62)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:70->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 102 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass_3 = call i23 @_ssdm_op_PartSelect.i23.i64.i32.i32(i64 %p_Val2_37, i32 40, i32 62)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:541]   --->   Operation 103 'partselect' 'ssdm_int_V_write_ass_3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.81>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i9 %b_exp_2 to i52" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 104 'sext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (6.04ns)   --->   "%p_Val2_3 = mul i52 12193974156572, %OP2_V_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:516]   --->   Operation 105 'mul' 'p_Val2_3' <Predicate = true> <Delay = 6.04> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/2] (1.99ns)   --->   "%p_Val2_55 = load i52* %pow_reduce_anonymo_14, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 106 'load' 'p_Val2_55' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass = zext i52 %p_Val2_55 to i56" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:161->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 107 'zext' 'ssdm_int_V_write_ass' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/2] (1.99ns)   --->   "%p_Val2_57 = load i49* %pow_reduce_anonymo_15, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 108 'load' 'p_Val2_57' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass_1 = zext i49 %p_Val2_57 to i50" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:164->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 109 'zext' 'ssdm_int_V_write_ass_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/2] (1.99ns)   --->   "%p_Val2_59 = load i44* %pow_reduce_anonymo_16, align 8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 110 'load' 'p_Val2_59' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%ssdm_int_V_write_ass_2 = zext i44 %p_Val2_59 to i50" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:72->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:167->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 111 'zext' 'ssdm_int_V_write_ass_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp57 = add i56 %ssdm_int_V_write_ass, %log_sum_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:168->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 112 'add' 'tmp57' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.20> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 113 [1/1] (1.66ns)   --->   "%tmp58 = add i50 %ssdm_int_V_write_ass_2, %ssdm_int_V_write_ass_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:168->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 113 'add' 'tmp58' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp93_cast = zext i50 %tmp58 to i56" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:168->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 114 'zext' 'tmp93_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (2.41ns) (root node of TernaryAdder)   --->   "%log_sum_V_1 = add i56 %tmp57, %tmp93_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:168->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 115 'add' 'log_sum_V_1' <Predicate = true> <Delay = 2.41> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.20> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%p_Val2_i_cast = sext i56 %log_sum_V_1 to i65" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:168->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539]   --->   Operation 116 'sext' 'p_Val2_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%OP1_V_6_cast = zext i23 %ssdm_int_V_write_ass_3 to i46" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:542]   --->   Operation 117 'zext' 'OP1_V_6_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (3.77ns)   --->   "%r_V = mul i46 %OP1_V_6_cast, %OP1_V_6_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:542]   --->   Operation 118 'mul' 'r_V' <Predicate = true> <Delay = 3.77> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_78 = call i45 @_ssdm_op_PartSelect.i45.i46.i32.i32(i46 %r_V, i32 1, i32 45)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:542]   --->   Operation 119 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_79 = call i63 @_ssdm_op_BitConcatenate.i63.i39.i24(i39 %tmp_114, i24 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:542]   --->   Operation 120 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_90_cast = zext i63 %tmp_79 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:542]   --->   Operation 121 'zext' 'tmp_90_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_91_cast = zext i45 %tmp_78 to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:542]   --->   Operation 122 'zext' 'tmp_91_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.71ns)   --->   "%p_Val2_8 = sub i64 %tmp_90_cast, %tmp_91_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:542]   --->   Operation 123 'sub' 'p_Val2_8' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_60 = call i40 @_ssdm_op_PartSelect.i40.i64.i32.i32(i64 %p_Val2_8, i32 24, i32 63)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:542]   --->   Operation 124 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_80 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 %p_Val2_3, i12 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 125 'bitconcatenate' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_93_cast = sext i64 %tmp_80 to i66" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 126 'sext' 'tmp_93_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_81 = zext i65 %p_Val2_i_cast to i66" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 127 'zext' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (1.73ns)   --->   "%p_Val2_22 = add nsw i66 %tmp_93_cast, %tmp_81" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 128 'add' 'p_Val2_22' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.47>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%p_Val2_44 = bitcast float %exp_read to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:318]   --->   Operation 129 'bitcast' 'p_Val2_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_44, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:318]   --->   Operation 130 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%loc_V_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_44, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:318]   --->   Operation 131 'partselect' 'loc_V_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%loc_V_6 = trunc i32 %p_Val2_44 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:318]   --->   Operation 132 'trunc' 'loc_V_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_i105_cast = zext i8 %loc_V_5 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:328]   --->   Operation 133 'zext' 'tmp_i105_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (1.28ns)   --->   "%m_exp = add i9 -127, %tmp_i105_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:328]   --->   Operation 134 'add' 'm_exp' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.98ns)   --->   "%tmp = icmp eq i8 %loc_V_5, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:356]   --->   Operation 135 'icmp' 'tmp' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.46ns)   --->   "%x_is_1 = and i1 %tmp_s, %tmp_27" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:362]   --->   Operation 136 'and' 'x_is_1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.46ns)   --->   "%not_Result_i = xor i1 %p_Result_s, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:363]   --->   Operation 137 'xor' 'not_Result_i' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%x_is_p1 = and i1 %x_is_1, %not_Result_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:363]   --->   Operation 138 'and' 'x_is_p1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.46ns)   --->   "%x_is_n1 = and i1 %x_is_1, %p_Result_s" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:364]   --->   Operation 139 'and' 'x_is_n1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.98ns)   --->   "%tmp_i = icmp eq i8 %loc_V_5, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366]   --->   Operation 140 'icmp' 'tmp_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (1.27ns)   --->   "%tmp_i_193 = icmp eq i23 %loc_V_6, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366]   --->   Operation 141 'icmp' 'tmp_i_193' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.46ns)   --->   "%tmp_1692_i = and i1 %tmp_i, %tmp_i_193" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366]   --->   Operation 142 'and' 'tmp_1692_i' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (1.27ns)   --->   "%tmp_i1 = icmp ne i23 %loc_V_6, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368]   --->   Operation 143 'icmp' 'tmp_i1' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_1691_i = and i1 %tmp_i, %tmp_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368]   --->   Operation 144 'and' 'tmp_1691_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_1691_i1 = and i1 %tmp_i1_194, %tmp_i2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:369]   --->   Operation 145 'and' 'tmp_1691_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.46ns)   --->   "%tmp_1692_i1 = and i1 %tmp_i1_194, %tmp_27" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:377]   --->   Operation 146 'and' 'tmp_1692_i1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%tmp35 = or i1 %tmp_1692_i1, %not_Result_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:377]   --->   Operation 147 'or' 'tmp35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node x_is_neg)   --->   "%x_is_neg_demorgan = or i1 %tmp35, %tmp_31" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:377]   --->   Operation 148 'or' 'x_is_neg_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.46ns) (out node of the LUT)   --->   "%x_is_neg = xor i1 %x_is_neg_demorgan, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:377]   --->   Operation 149 'xor' 'x_is_neg' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_130 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %p_Val2_44, i32 23, i32 27)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395]   --->   Operation 150 'partselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (1.13ns)   --->   "%tmp_131 = add i5 1, %tmp_130" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395]   --->   Operation 151 'add' 'tmp_131' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node phitmp)   --->   "%tmp_132 = zext i5 %tmp_131 to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395]   --->   Operation 152 'zext' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node phitmp)   --->   "%tmp_133 = lshr i23 -1, %tmp_132" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395]   --->   Operation 153 'lshr' 'tmp_133' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node phitmp)   --->   "%p_Result_74 = and i23 %loc_V_6, %tmp_133" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395]   --->   Operation 154 'and' 'p_Result_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (1.34ns) (out node of the LUT)   --->   "%phitmp = icmp ne i23 %p_Result_74, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395]   --->   Operation 155 'icmp' 'phitmp' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %m_exp, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:328]   --->   Operation 156 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp36 = or i1 %isNeg, %phitmp" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:302->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:328]   --->   Operation 157 'or' 'tmp36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_37 = and i1 %x_is_n1, %tmp_1692_i" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:400]   --->   Operation 158 'and' 'tmp_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp37 = or i1 %x_is_p1, %tmp_37" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:400]   --->   Operation 159 'or' 'tmp37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp_38 = or i1 %tmp37, %tmp" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:400]   --->   Operation 160 'or' 'tmp_38' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp_44 = xor i1 %tmp_1692_i, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 161 'xor' 'tmp_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp38 = and i1 %x_is_neg, %tmp_44" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 162 'and' 'tmp38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (1.01ns)   --->   "%tmp_39 = icmp slt i9 %m_exp, 23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 163 'icmp' 'tmp_39' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_48)   --->   "%tmp40 = and i1 %tmp36, %tmp_39" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 164 'and' 'tmp40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp_48 = and i1 %tmp40, %tmp38" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 165 'and' 'tmp_48' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp41 = or i1 %tmp_1691_i, %tmp_48" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368]   --->   Operation 166 'or' 'tmp41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_62 = or i1 %tmp41, %tmp_1691_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368]   --->   Operation 167 'or' 'tmp_62' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp_50)   --->   "%tmp_49 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_62)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 168 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_50 = icmp eq i32 %tmp_49, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 169 'icmp' 'tmp_50' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.46ns)   --->   "%not_Result_i1 = xor i1 %p_Result_47, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:435]   --->   Operation 170 'xor' 'not_Result_i1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.46ns)   --->   "%y_is_pinf = and i1 %tmp_1692_i, %not_Result_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:435]   --->   Operation 171 'and' 'y_is_pinf' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.46ns)   --->   "%y_is_ninf = and i1 %tmp_1692_i, %p_Result_47" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:436]   --->   Operation 172 'and' 'y_is_ninf' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.46ns)   --->   "%rev = xor i1 %tmp_136, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:438]   --->   Operation 173 'xor' 'rev' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (1.01ns)   --->   "%tmp_52 = icmp eq i9 %m_exp, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 174 'icmp' 'tmp_52' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (1.01ns)   --->   "%tmp_54 = icmp sgt i9 %m_exp, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 175 'icmp' 'tmp_54' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (1.01ns)   --->   "%tmp_55 = icmp slt i9 %m_exp, 24" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 176 'icmp' 'tmp_55' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (1.27ns)   --->   "%bvh_d_index = sub i9 150, %tmp_i105_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 177 'sub' 'bvh_d_index' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node y_is_odd_1)   --->   "%index_assign_cast = sext i9 %bvh_d_index to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 178 'sext' 'index_assign_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node y_is_odd_1)   --->   "%y_is_odd = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %loc_V_6, i32 %index_assign_cast)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 179 'bitselect' 'y_is_odd' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node y_is_odd_1)   --->   "%sel_tmp4 = xor i1 %tmp_52, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 180 'xor' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node y_is_odd_1)   --->   "%tmp42 = and i1 %tmp_54, %tmp_55" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 181 'and' 'tmp42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node y_is_odd_1)   --->   "%tmp43 = and i1 %y_is_odd, %sel_tmp4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 182 'and' 'tmp43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node y_is_odd_1)   --->   "%sel_tmp6 = and i1 %tmp43, %tmp42" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 183 'and' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (0.46ns) (out node of the LUT)   --->   "%y_is_odd_1 = or i1 %tmp_52, %sel_tmp6" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:443]   --->   Operation 184 'or' 'y_is_odd_1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.46ns) (out node of the LUT)   --->   "%r_sign = and i1 %y_is_odd_1, %x_is_neg" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:446]   --->   Operation 185 'and' 'r_sign' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_58 = and i1 %y_is_pinf, %rev" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:453]   --->   Operation 186 'and' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_61 = and i1 %y_is_ninf, %tmp_138" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:453]   --->   Operation 187 'and' 'tmp_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node tmp47)   --->   "%tmp_63 = and i1 %tmp_31, %p_Result_47" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:453]   --->   Operation 188 'and' 'tmp_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node tmp47)   --->   "%tmp_64 = and i1 %tmp_1692_i1, %not_Result_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:453]   --->   Operation 189 'and' 'tmp_64' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp47 = or i1 %tmp_63, %tmp_64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:453]   --->   Operation 190 'or' 'tmp47' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp48 = or i1 %tmp_58, %tmp_61" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:453]   --->   Operation 191 'or' 'tmp48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_53 = or i1 %tmp48, %tmp47" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:453]   --->   Operation 192 'or' 'tmp_53' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_65 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_53)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:453]   --->   Operation 193 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_66 = icmp eq i32 %tmp_65, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:453]   --->   Operation 194 'icmp' 'tmp_66' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_67 = and i1 %y_is_pinf, %tmp_138" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 195 'and' 'tmp_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_68 = and i1 %y_is_ninf, %rev" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 196 'and' 'tmp_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node tmp54)   --->   "%tmp_69 = and i1 %tmp_31, %not_Result_i1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 197 'and' 'tmp_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node tmp54)   --->   "%tmp_70 = and i1 %tmp_1692_i1, %p_Result_47" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 198 'and' 'tmp_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.46ns) (out node of the LUT)   --->   "%tmp54 = or i1 %tmp_70, %tmp_69" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 199 'or' 'tmp54' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp55 = or i1 %tmp_67, %tmp_68" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 200 'or' 'tmp55' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_71 = or i1 %tmp55, %tmp54" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 201 'or' 'tmp_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node tmp_73)   --->   "%tmp_72 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_71)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 202 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (1.31ns) (out node of the LUT)   --->   "%tmp_73 = icmp eq i32 %tmp_72, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 203 'icmp' 'tmp_73' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%p_Val2_9 = sext i40 %tmp_60 to i65" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:542]   --->   Operation 204 'sext' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_82 = zext i66 %p_Val2_22 to i67" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 205 'zext' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_83 = zext i65 %p_Val2_9 to i67" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 206 'zext' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (1.74ns)   --->   "%p_Val2_23 = add nsw i67 %tmp_83, %tmp_82" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 207 'add' 'p_Val2_23' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_85 = call i43 @_ssdm_op_PartSelect.i43.i67.i32.i32(i67 %p_Val2_23, i32 22, i32 64)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:545]   --->   Operation 208 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_79 = call i25 @_ssdm_op_BitConcatenate.i25.i2.i23(i2 1, i23 %loc_V_6)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:556]   --->   Operation 209 'bitconcatenate' 'p_Result_79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (1.43ns)   --->   "%p_Val2_s_195 = sub i25 0, %p_Result_79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:557]   --->   Operation 210 'sub' 'p_Val2_s_195' <Predicate = true> <Delay = 1.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.38ns)   --->   "%p_Val2_24 = select i1 %p_Result_47, i25 %p_Val2_s_195, i25 %p_Result_79" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:557]   --->   Operation 211 'select' 'p_Val2_24' <Predicate = true> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i43 %tmp_85 to i67" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:559]   --->   Operation 212 'sext' 'OP1_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i25 %p_Val2_24 to i67" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:559]   --->   Operation 213 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (5.65ns)   --->   "%p_Val2_10 = mul i67 %OP2_V_3, %OP1_V_2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:559]   --->   Operation 214 'mul' 'p_Val2_10' <Predicate = true> <Delay = 5.65> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_152 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %p_Val2_10, i32 66)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 215 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.14>
ST_8 : Operation 216 [1/1] (1.28ns)   --->   "%sh_assign_3 = sub i8 127, %loc_V_5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565]   --->   Operation 216 'sub' 'sh_assign_3' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%sh_assign_4_cast1 = sext i8 %sh_assign_3 to i9" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565]   --->   Operation 217 'sext' 'sh_assign_4_cast1' <Predicate = (isNeg)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39_in_in)   --->   "%sh_assign_4_cast = sext i8 %sh_assign_3 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565]   --->   Operation 218 'sext' 'sh_assign_4_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.42ns)   --->   "%sh_assign_2 = select i1 %isNeg, i9 %sh_assign_4_cast1, i9 %m_exp" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565]   --->   Operation 219 'select' 'sh_assign_2' <Predicate = true> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%sh_assign_3_cast = sext i9 %sh_assign_2 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565]   --->   Operation 220 'sext' 'sh_assign_3_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_86 = zext i32 %sh_assign_3_cast to i67" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565]   --->   Operation 221 'zext' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_87 = ashr i67 %p_Val2_10, %tmp_86" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565]   --->   Operation 222 'ashr' 'tmp_87' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_88 = shl i67 %p_Val2_10, %tmp_86" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565]   --->   Operation 223 'shl' 'tmp_88' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_11 = select i1 %isNeg, i67 %tmp_87, i67 %tmp_88" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565]   --->   Operation 224 'select' 'p_Val2_11' <Predicate = true> <Delay = 2.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_142 = trunc i67 %p_Val2_11 to i66" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565]   --->   Operation 225 'trunc' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_90 = zext i32 %sh_assign_3_cast to i66" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566]   --->   Operation 226 'zext' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node tmp_115)   --->   "%tmp_91 = shl i66 %tmp_142, %tmp_90" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566]   --->   Operation 227 'shl' 'tmp_91' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node tmp_115)   --->   "%tmp_92 = ashr i66 %tmp_142, %tmp_90" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566]   --->   Operation 228 'ashr' 'tmp_92' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node tmp_115)   --->   "%m_fix_back_V = select i1 %isNeg, i66 %tmp_91, i66 %tmp_92" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566]   --->   Operation 229 'select' 'm_fix_back_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39_in_in)   --->   "%tmp_143 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %m_exp, i32 8)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:572]   --->   Operation 230 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39_in_in)   --->   "%tmp_94 = zext i32 %sh_assign_4_cast to i67" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:573]   --->   Operation 231 'zext' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39_in_in)   --->   "%p_Val2_25 = ashr i67 %p_Val2_10, %tmp_94" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:573]   --->   Operation 232 'ashr' 'p_Val2_25' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (2.21ns) (out node of the LUT)   --->   "%p_Val2_39_in_in = select i1 %tmp_143, i67 %p_Val2_25, i67 %p_Val2_11" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:572]   --->   Operation 233 'select' 'p_Val2_39_in_in' <Predicate = true> <Delay = 2.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%p_Val2_12 = call i36 @_ssdm_op_PartSelect.i36.i67.i32.i32(i67 %p_Val2_39_in_in, i32 30, i32 65)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:572]   --->   Operation 234 'partselect' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i13 @_ssdm_op_PartSelect.i13.i67.i32.i32(i67 %p_Val2_39_in_in, i32 53, i32 65)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:575]   --->   Operation 235 'partselect' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %p_Val2_39_in_in, i32 65)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:580]   --->   Operation 236 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node tmp_115)   --->   "%tmp_100 = sext i66 %m_fix_back_V to i67" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590]   --->   Operation 237 'sext' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (2.21ns) (out node of the LUT)   --->   "%tmp_115 = icmp ne i67 %tmp_100, %p_Val2_10" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 238 'icmp' 'tmp_115' <Predicate = true> <Delay = 2.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.17>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i13 %p_Val2_13 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583]   --->   Operation 239 'sext' 'OP1_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (2.08ns)   --->   "%p_Val2_14 = mul i25 2954, %OP1_V_3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583]   --->   Operation 240 'mul' 'p_Val2_14' <Predicate = true> <Delay = 2.08> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_96 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 %tmp_144, i15 -16384)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583]   --->   Operation 241 'bitconcatenate' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_113_cast = sext i16 %tmp_96 to i25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583]   --->   Operation 242 'sext' 'tmp_113_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (2.33ns)   --->   "%r_V_6 = add i25 %tmp_113_cast, %p_Val2_14" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583]   --->   Operation 243 'add' 'r_V_6' <Predicate = true> <Delay = 2.33> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_97 = call i10 @_ssdm_op_PartSelect.i10.i25.i32.i32(i25 %r_V_6, i32 15, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583]   --->   Operation 244 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_6, i32 24)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583]   --->   Operation 245 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_146 = trunc i25 %r_V_6 to i15" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583]   --->   Operation 246 'trunc' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (1.21ns)   --->   "%tmp_98 = icmp eq i15 %tmp_146, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583]   --->   Operation 247 'icmp' 'tmp_98' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [1/1] (1.27ns)   --->   "%ret_V_5 = add i10 1, %tmp_97" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583]   --->   Operation 248 'add' 'ret_V_5' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%p_s = select i1 %tmp_98, i10 %tmp_97, i10 %ret_V_5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583]   --->   Operation 249 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (0.48ns) (out node of the LUT)   --->   "%r_exp_V_3 = select i1 %tmp_145, i10 %p_s, i10 %tmp_97" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583]   --->   Operation 250 'select' 'r_exp_V_3' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.49>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%OP1_V_4_cast = sext i10 %r_exp_V_3 to i45" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:588]   --->   Operation 251 'sext' 'OP1_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (4.89ns)   --->   "%p_Val2_15 = mul i45 47632711549, %OP1_V_4_cast" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:588]   --->   Operation 252 'mul' 'p_Val2_15' <Predicate = true> <Delay = 4.89> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%p_Val2_16 = call i36 @_ssdm_op_PartSelect.i36.i45.i32.i32(i45 %p_Val2_15, i32 9, i32 44)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:588]   --->   Operation 253 'partselect' 'p_Val2_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_101 = sext i36 %p_Val2_12 to i37" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 254 'sext' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_102 = sext i36 %p_Val2_16 to i37" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 255 'sext' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (1.60ns)   --->   "%p_Val2_17 = sub nsw i37 %tmp_101, %tmp_102" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:592]   --->   Operation 256 'sub' 'p_Val2_17' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i9 @_ssdm_op_PartSelect.i9.i37.i32.i32(i37 %p_Val2_17, i32 18, i32 26)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:623]   --->   Operation 257 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%p_Val2_63 = trunc i37 %p_Val2_17 to i18" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:625]   --->   Operation 258 'trunc' 'p_Val2_63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_103 = zext i9 %m_diff_hi_V to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 259 'zext' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_17 = getelementptr [512 x i27]* @pow_reduce_anonymo_11, i64 0, i64 %tmp_103" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 260 'getelementptr' 'pow_reduce_anonymo_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [2/2] (1.99ns)   --->   "%p_Val2_65 = load i27* %pow_reduce_anonymo_17, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 261 'load' 'p_Val2_65' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%Z2_ind_V = call i5 @_ssdm_op_PartSelect.i5.i37.i32.i32(i37 %p_Val2_17, i32 13, i32 17)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:184->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630]   --->   Operation 262 'partselect' 'Z2_ind_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_i2_196 = zext i5 %Z2_ind_V to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:185->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630]   --->   Operation 263 'zext' 'tmp_i2_196' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%pow_reduce_anonymo_18 = getelementptr [32 x i8]* @pow_reduce_anonymo, i64 0, i64 %tmp_i2_196" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:185->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630]   --->   Operation 264 'getelementptr' 'pow_reduce_anonymo_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [2/2] (1.99ns)   --->   "%p_Val2_64 = load i8* %pow_reduce_anonymo_18, align 1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:185->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630]   --->   Operation 265 'load' 'p_Val2_64' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>

State 11 <SV = 10> <Delay = 7.69>
ST_11 : Operation 266 [1/2] (1.99ns)   --->   "%p_Val2_65 = load i27* %pow_reduce_anonymo_17, align 4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:629]   --->   Operation 266 'load' 'p_Val2_65' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_11 : Operation 267 [1/2] (1.99ns)   --->   "%p_Val2_64 = load i8* %pow_reduce_anonymo_18, align 1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:185->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630]   --->   Operation 267 'load' 'p_Val2_64' <Predicate = true> <Delay = 1.99> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i18 %p_Val2_63 to i19" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:186->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630]   --->   Operation 268 'zext' 'tmp_i3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_25_i = zext i8 %p_Val2_64 to i19" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:186->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630]   --->   Operation 269 'zext' 'tmp_25_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (1.28ns)   --->   "%p_Val2_39 = add i19 %tmp_25_i, %tmp_i3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:186->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630]   --->   Operation 270 'add' 'p_Val2_39' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = call i18 @_ssdm_op_PartSelect.i18.i19.i32.i32(i19 %p_Val2_39, i32 1, i32 18)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:186->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630]   --->   Operation 271 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_105 = call i18 @_ssdm_op_PartSelect.i18.i27.i32.i32(i27 %p_Val2_65, i32 9, i32 26)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:631]   --->   Operation 272 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%OP1_V_5 = zext i18 %tmp_105 to i36" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 273 'zext' 'OP1_V_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%OP2_V_4 = zext i18 %exp_Z1P_m_1_V to i36" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 274 'zext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (4.41ns)   --->   "%p_Val2_19 = mul i36 %OP1_V_5, %OP2_V_4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 275 'mul' 'p_Val2_19' <Predicate = true> <Delay = 4.41> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 4.41> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 8.13>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1813) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:315]   --->   Operation 276 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%p_Result_75 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %r_sign, i31 1065353216)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:451]   --->   Operation 277 'bitconcatenate' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%p_Result_76 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %r_sign, i31 -8388608)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:458]   --->   Operation 278 'bitconcatenate' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%p_Result_78 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %r_sign, i31 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:465]   --->   Operation 279 'bitconcatenate' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_106 = zext i27 %p_Val2_65 to i28" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 280 'zext' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (1.47ns)   --->   "%p_Val2_18 = add i28 4, %tmp_106" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 281 'add' 'p_Val2_18' <Predicate = true> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_107 = call i45 @_ssdm_op_BitConcatenate.i45.i28.i17(i28 %p_Val2_18, i17 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 282 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_145_cast = zext i36 %p_Val2_19 to i45" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 283 'zext' 'tmp_145_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_148 = trunc i28 %p_Val2_18 to i27" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 284 'trunc' 'tmp_148' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_108 = call i44 @_ssdm_op_BitConcatenate.i44.i27.i17(i27 %tmp_148, i17 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 285 'bitconcatenate' 'tmp_108' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_109 = zext i36 %p_Val2_19 to i44" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 286 'zext' 'tmp_109' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_149 = trunc i28 %p_Val2_18 to i26" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 287 'trunc' 'tmp_149' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_110 = call i43 @_ssdm_op_BitConcatenate.i43.i26.i17(i26 %tmp_149, i17 0)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 288 'bitconcatenate' 'tmp_110' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_111 = zext i36 %p_Val2_19 to i43" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 289 'zext' 'tmp_111' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (1.64ns)   --->   "%p_Val2_20 = add i45 %tmp_145_cast, %tmp_107" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 290 'add' 'p_Val2_20' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [1/1] (1.63ns)   --->   "%p_Val2_20_cast2 = add i43 %tmp_111, %tmp_110" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 291 'add' 'p_Val2_20_cast2' <Predicate = (!tmp_38)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/1] (1.64ns)   --->   "%p_Val2_20_cast = add i44 %tmp_109, %tmp_108" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:634]   --->   Operation 292 'add' 'p_Val2_20_cast' <Predicate = (!tmp_38)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_150 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_20, i32 43)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:638]   --->   Operation 293 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (1.27ns)   --->   "%r_exp_V = add i10 -1, %r_exp_V_3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:640]   --->   Operation 294 'add' 'r_exp_V' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [1/1] (0.48ns)   --->   "%r_exp_V_2 = select i1 %tmp_150, i10 %r_exp_V_3, i10 %r_exp_V" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:638]   --->   Operation 295 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_151 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %r_exp_V_2, i32 7, i32 9)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 296 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.63ns)   --->   "%icmp = icmp sgt i3 %tmp_151, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 297 'icmp' 'icmp' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (0.46ns)   --->   "%or_cond1 = or i1 %tmp_115, %icmp" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 298 'or' 'or_cond1' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (1.05ns)   --->   "%tmp_116 = icmp slt i10 %r_exp_V_2, -126" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:661]   --->   Operation 299 'icmp' 'tmp_116' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp18)   --->   "%tmp_117 = call i23 @_ssdm_op_PartSelect.i23.i44.i32.i32(i44 %p_Val2_20_cast, i32 20, i32 42)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:672]   --->   Operation 300 'partselect' 'tmp_117' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp18)   --->   "%tmp_118 = call i23 @_ssdm_op_PartSelect.i23.i43.i32.i32(i43 %p_Val2_20_cast2, i32 19, i32 41)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:672]   --->   Operation 301 'partselect' 'tmp_118' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp18)   --->   "%loc_V_7 = select i1 %tmp_150, i23 %tmp_117, i23 %tmp_118" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:672]   --->   Operation 302 'select' 'loc_V_7' <Predicate = (!tmp_38)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_153 = trunc i10 %r_exp_V_2 to i8" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:673]   --->   Operation 303 'trunc' 'tmp_153' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (1.28ns)   --->   "%out_exp_V = add i8 127, %tmp_153" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:673]   --->   Operation 304 'add' 'out_exp_V' <Predicate = (!tmp_38)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp18)   --->   "%p_Result_80 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %r_sign, i8 %out_exp_V, i23 %loc_V_7) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:675]   --->   Operation 305 'bitconcatenate' 'p_Result_80' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp18)   --->   "%sel_tmp14 = select i1 %tmp_38, i32 1065353216, i32 %p_Result_80" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:400]   --->   Operation 306 'select' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp18)   --->   "%sel_tmp17_demorgan = or i1 %tmp_38, %tmp_50" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:400]   --->   Operation 307 'or' 'sel_tmp17_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp18 = select i1 %sel_tmp17_demorgan, i32 %sel_tmp14, i32 2147483647" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:400]   --->   Operation 308 'select' 'sel_tmp18' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp20)   --->   "%sel_tmp19 = xor i1 %tmp_38, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:400]   --->   Operation 309 'xor' 'sel_tmp19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 310 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp20 = and i1 %tmp_50, %sel_tmp19" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 310 'and' 'sel_tmp20' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp22)   --->   "%sel_tmp21 = and i1 %sel_tmp20, %x_is_n1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 311 'and' 'sel_tmp21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp22 = select i1 %sel_tmp21, i32 %p_Result_75, i32 %sel_tmp18" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 312 'select' 'sel_tmp22' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp26)   --->   "%sel_tmp25 = xor i1 %x_is_n1, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:364]   --->   Operation 313 'xor' 'sel_tmp25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp26 = and i1 %sel_tmp20, %sel_tmp25" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 314 'and' 'sel_tmp26' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp29)   --->   "%sel_tmp27 = xor i1 %tmp_66, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:453]   --->   Operation 315 'xor' 'sel_tmp27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp29)   --->   "%sel_tmp28 = and i1 %sel_tmp26, %sel_tmp27" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 316 'and' 'sel_tmp28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp29 = select i1 %sel_tmp28, i32 %p_Result_76, i32 %sel_tmp22" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 317 'select' 'sel_tmp29' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (0.46ns)   --->   "%sel_tmp34 = and i1 %sel_tmp26, %tmp_66" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 318 'and' 'sel_tmp34' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp37)   --->   "%sel_tmp35 = xor i1 %tmp_73, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:460]   --->   Operation 319 'xor' 'sel_tmp35' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp37)   --->   "%sel_tmp36 = and i1 %sel_tmp34, %sel_tmp35" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 320 'and' 'sel_tmp36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 321 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp37 = select i1 %sel_tmp36, i32 %p_Result_78, i32 %sel_tmp29" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 321 'select' 'sel_tmp37' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (0.46ns)   --->   "%sel_tmp43 = and i1 %sel_tmp34, %tmp_73" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:408]   --->   Operation 322 'and' 'sel_tmp43' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp51)   --->   "%sel_tmp44 = xor i1 %tmp_152, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 323 'xor' 'sel_tmp44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp49)   --->   "%sel_tmp46 = and i1 %tmp_54, %or_cond1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 324 'and' 'sel_tmp46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp49)   --->   "%sel_tmp47 = xor i1 %tmp_54, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 325 'xor' 'sel_tmp47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp49)   --->   "%sel_tmp48 = and i1 %icmp, %sel_tmp47" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 326 'and' 'sel_tmp48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp49 = or i1 %sel_tmp46, %sel_tmp48" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 327 'or' 'sel_tmp49' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp51)   --->   "%tmp94 = and i1 %sel_tmp49, %sel_tmp44" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 328 'and' 'tmp94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp51)   --->   "%sel_tmp50 = and i1 %tmp94, %sel_tmp43" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 329 'and' 'sel_tmp50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 330 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp51 = select i1 %sel_tmp50, i32 %p_Result_76, i32 %sel_tmp37" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 330 'select' 'sel_tmp51' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp64)   --->   "%tmp95 = and i1 %tmp_152, %sel_tmp49" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 331 'and' 'tmp95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp64)   --->   "%sel_tmp63 = and i1 %tmp95, %sel_tmp43" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 332 'and' 'sel_tmp63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 333 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp64 = select i1 %sel_tmp63, i32 %p_Result_78, i32 %sel_tmp51" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:645]   --->   Operation 333 'select' 'sel_tmp64' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp74)   --->   "%sel_tmp = xor i1 %or_cond1, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644]   --->   Operation 334 'xor' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp74)   --->   "%sel_tmp71 = and i1 %tmp_54, %sel_tmp" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 335 'and' 'sel_tmp71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp74)   --->   "%sel_tmp76_demorgan = or i1 %tmp_54, %icmp" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 336 'or' 'sel_tmp76_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp74)   --->   "%sel_tmp72 = xor i1 %sel_tmp76_demorgan, true" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 337 'xor' 'sel_tmp72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp74)   --->   "%sel_tmp73 = or i1 %sel_tmp71, %sel_tmp72" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:444]   --->   Operation 338 'or' 'sel_tmp73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp74)   --->   "%tmp96 = and i1 %tmp_116, %sel_tmp73" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:661]   --->   Operation 339 'and' 'tmp96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 340 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp74 = and i1 %tmp96, %sel_tmp43" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:661]   --->   Operation 340 'and' 'sel_tmp74' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [1/1] (0.45ns) (out node of the LUT)   --->   "%p_1_in = select i1 %sel_tmp74, i32 %p_Result_78, i32 %sel_tmp64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:661]   --->   Operation 341 'select' 'p_1_in' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%p_1 = bitcast i32 %p_1_in to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:675]   --->   Operation 342 'bitcast' 'p_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "ret float %p_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:677]   --->   Operation 343 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ base_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymo_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_read               (read          ) [ 0111111100000]
base_read              (read          ) [ 0000000000000]
p_Val2_46              (bitcast       ) [ 0000000000000]
p_Result_s             (bitselect     ) [ 0111111100000]
loc_V                  (partselect    ) [ 0111110000000]
loc_V_4                (trunc         ) [ 0110000000000]
tmp_139                (bitselect     ) [ 0111110000000]
index0_V               (partselect    ) [ 0000000000000]
tmp_76                 (zext          ) [ 0000000000000]
pow_reduce_anonymo_12  (getelementptr ) [ 0110000000000]
pow_reduce_anonymo_13  (getelementptr ) [ 0110000000000]
tmp_27                 (icmp          ) [ 0101111100000]
tmp_i2                 (icmp          ) [ 0101111100000]
p_Result_77            (bitconcatenate) [ 0000000000000]
tmp_74                 (bitconcatenate) [ 0000000000000]
tmp_77                 (zext          ) [ 0000000000000]
tmp_75                 (select        ) [ 0000000000000]
b_frac_tilde_inverse   (load          ) [ 0000000000000]
log_sum_V              (load          ) [ 0101111000000]
OP2_V_1                (zext          ) [ 0000000000000]
p_Val2_2               (mul           ) [ 0101000000000]
p_Val2_s               (partselect    ) [ 0101110000000]
tmp_140                (trunc         ) [ 0000000000000]
tmp_141                (bitselect     ) [ 0000000000000]
sf                     (bitconcatenate) [ 0000000000000]
tmp_95                 (bitconcatenate) [ 0000000000000]
tmp_99                 (zext          ) [ 0000000000000]
p_Val2_7               (select        ) [ 0000000000000]
tmp_170_i_i            (bitconcatenate) [ 0000000000000]
tmp_170_i_i_cast       (zext          ) [ 0000000000000]
tmp_171_i_i            (zext          ) [ 0000000000000]
p_Val2_21              (add           ) [ 0101000000000]
p_Val2_6               (bitconcatenate) [ 0000000000000]
OP1_V                  (zext          ) [ 0000000000000]
OP2_V                  (zext          ) [ 0000000000000]
p_Val2_26              (mul           ) [ 0000000000000]
tmp_172_i_i            (zext          ) [ 0000000000000]
tmp_173_i_i            (zext          ) [ 0000000000000]
p_Val2_27              (sub           ) [ 0000000000000]
p_Val2_56              (partselect    ) [ 0100100000000]
p_Val2_72              (partselect    ) [ 0100110000000]
tmp_112                (partselect    ) [ 0100100000000]
p_Val2_29              (bitconcatenate) [ 0000000000000]
tmp_161_i_i            (bitconcatenate) [ 0000000000000]
tmp_161_i_i_cast       (zext          ) [ 0000000000000]
tmp_162_i_i            (zext          ) [ 0000000000000]
p_Val2_30              (add           ) [ 0000000000000]
OP1_V_1                (zext          ) [ 0000000000000]
OP2_V_2                (zext          ) [ 0000000000000]
p_Val2_31              (mul           ) [ 0000000000000]
tmp_163_i_i            (zext          ) [ 0000000000000]
tmp_165_i_i            (bitconcatenate) [ 0000000000000]
tmp_165_i_i_cast       (zext          ) [ 0000000000000]
p_Val2_32              (sub           ) [ 0000000000000]
p_Val2_58              (partselect    ) [ 0100010000000]
p_Val2_73              (partselect    ) [ 0100010000000]
tmp_113                (partselect    ) [ 0100010000000]
tmp_i_cast             (zext          ) [ 0000000000000]
b_exp                  (add           ) [ 0000000000000]
tmp_s                  (icmp          ) [ 0100001100000]
tmp_i1_194             (icmp          ) [ 0100001100000]
tmp_31                 (icmp          ) [ 0100001100000]
tmp_136                (bitselect     ) [ 0100001100000]
tmp_138                (bitselect     ) [ 0100001100000]
b_exp_1                (add           ) [ 0000000000000]
b_exp_2                (select        ) [ 0100001000000]
tmp_175_i_i            (zext          ) [ 0000000000000]
pow_reduce_anonymo_14  (getelementptr ) [ 0100001000000]
tmp_167_i_i            (zext          ) [ 0000000000000]
pow_reduce_anonymo_15  (getelementptr ) [ 0100001000000]
p_Val2_34              (bitconcatenate) [ 0000000000000]
tmp_177_i_i            (bitconcatenate) [ 0000000000000]
tmp_177_i_i_cast       (zext          ) [ 0000000000000]
tmp_178_i_i            (zext          ) [ 0000000000000]
p_Val2_35              (add           ) [ 0000000000000]
OP1_V_4                (zext          ) [ 0000000000000]
OP2_V_5                (zext          ) [ 0000000000000]
p_Val2_36              (mul           ) [ 0000000000000]
tmp_179_i_i            (zext          ) [ 0000000000000]
tmp_181_i_i            (bitconcatenate) [ 0000000000000]
tmp_181_i_i_cast       (zext          ) [ 0000000000000]
p_Val2_37              (sub           ) [ 0000000000000]
tmp_183_i_i            (zext          ) [ 0000000000000]
pow_reduce_anonymo_16  (getelementptr ) [ 0100001000000]
tmp_114                (partselect    ) [ 0100001000000]
ssdm_int_V_write_ass_3 (partselect    ) [ 0100001000000]
OP2_V_cast             (sext          ) [ 0000000000000]
p_Val2_3               (mul           ) [ 0000000000000]
p_Val2_55              (load          ) [ 0000000000000]
ssdm_int_V_write_ass   (zext          ) [ 0000000000000]
p_Val2_57              (load          ) [ 0000000000000]
ssdm_int_V_write_ass_1 (zext          ) [ 0000000000000]
p_Val2_59              (load          ) [ 0000000000000]
ssdm_int_V_write_ass_2 (zext          ) [ 0000000000000]
tmp57                  (add           ) [ 0000000000000]
tmp58                  (add           ) [ 0000000000000]
tmp93_cast             (zext          ) [ 0000000000000]
log_sum_V_1            (add           ) [ 0000000000000]
p_Val2_i_cast          (sext          ) [ 0000000000000]
OP1_V_6_cast           (zext          ) [ 0000000000000]
r_V                    (mul           ) [ 0000000000000]
tmp_78                 (partselect    ) [ 0000000000000]
tmp_79                 (bitconcatenate) [ 0000000000000]
tmp_90_cast            (zext          ) [ 0000000000000]
tmp_91_cast            (zext          ) [ 0000000000000]
p_Val2_8               (sub           ) [ 0000000000000]
tmp_60                 (partselect    ) [ 0100000100000]
tmp_80                 (bitconcatenate) [ 0000000000000]
tmp_93_cast            (sext          ) [ 0000000000000]
tmp_81                 (zext          ) [ 0000000000000]
p_Val2_22              (add           ) [ 0100000100000]
p_Val2_44              (bitcast       ) [ 0000000000000]
p_Result_47            (bitselect     ) [ 0000000000000]
loc_V_5                (partselect    ) [ 0100000010000]
loc_V_6                (trunc         ) [ 0000000000000]
tmp_i105_cast          (zext          ) [ 0000000000000]
m_exp                  (add           ) [ 0100000010000]
tmp                    (icmp          ) [ 0000000000000]
x_is_1                 (and           ) [ 0000000000000]
not_Result_i           (xor           ) [ 0000000000000]
x_is_p1                (and           ) [ 0000000000000]
x_is_n1                (and           ) [ 0100000011111]
tmp_i                  (icmp          ) [ 0000000000000]
tmp_i_193              (icmp          ) [ 0000000000000]
tmp_1692_i             (and           ) [ 0000000000000]
tmp_i1                 (icmp          ) [ 0000000000000]
tmp_1691_i             (and           ) [ 0000000000000]
tmp_1691_i1            (and           ) [ 0000000000000]
tmp_1692_i1            (and           ) [ 0000000000000]
tmp35                  (or            ) [ 0000000000000]
x_is_neg_demorgan      (or            ) [ 0000000000000]
x_is_neg               (xor           ) [ 0000000000000]
tmp_130                (partselect    ) [ 0000000000000]
tmp_131                (add           ) [ 0000000000000]
tmp_132                (zext          ) [ 0000000000000]
tmp_133                (lshr          ) [ 0000000000000]
p_Result_74            (and           ) [ 0000000000000]
phitmp                 (icmp          ) [ 0000000000000]
isNeg                  (bitselect     ) [ 0100000010000]
tmp36                  (or            ) [ 0000000000000]
tmp_37                 (and           ) [ 0000000000000]
tmp37                  (or            ) [ 0000000000000]
tmp_38                 (or            ) [ 0100000011111]
tmp_44                 (xor           ) [ 0000000000000]
tmp38                  (and           ) [ 0000000000000]
tmp_39                 (icmp          ) [ 0000000000000]
tmp40                  (and           ) [ 0000000000000]
tmp_48                 (and           ) [ 0000000000000]
tmp41                  (or            ) [ 0000000000000]
tmp_62                 (or            ) [ 0000000000000]
tmp_49                 (bitconcatenate) [ 0000000000000]
tmp_50                 (icmp          ) [ 0100000011111]
not_Result_i1          (xor           ) [ 0000000000000]
y_is_pinf              (and           ) [ 0000000000000]
y_is_ninf              (and           ) [ 0000000000000]
rev                    (xor           ) [ 0000000000000]
tmp_52                 (icmp          ) [ 0000000000000]
tmp_54                 (icmp          ) [ 0100000011111]
tmp_55                 (icmp          ) [ 0000000000000]
bvh_d_index            (sub           ) [ 0000000000000]
index_assign_cast      (sext          ) [ 0000000000000]
y_is_odd               (bitselect     ) [ 0000000000000]
sel_tmp4               (xor           ) [ 0000000000000]
tmp42                  (and           ) [ 0000000000000]
tmp43                  (and           ) [ 0000000000000]
sel_tmp6               (and           ) [ 0000000000000]
y_is_odd_1             (or            ) [ 0000000000000]
r_sign                 (and           ) [ 0100000011111]
tmp_58                 (and           ) [ 0000000000000]
tmp_61                 (and           ) [ 0000000000000]
tmp_63                 (and           ) [ 0000000000000]
tmp_64                 (and           ) [ 0000000000000]
tmp47                  (or            ) [ 0000000000000]
tmp48                  (or            ) [ 0000000000000]
tmp_53                 (or            ) [ 0000000000000]
tmp_65                 (bitconcatenate) [ 0000000000000]
tmp_66                 (icmp          ) [ 0100000011111]
tmp_67                 (and           ) [ 0000000000000]
tmp_68                 (and           ) [ 0000000000000]
tmp_69                 (and           ) [ 0000000000000]
tmp_70                 (and           ) [ 0000000000000]
tmp54                  (or            ) [ 0000000000000]
tmp55                  (or            ) [ 0000000000000]
tmp_71                 (or            ) [ 0000000000000]
tmp_72                 (bitconcatenate) [ 0000000000000]
tmp_73                 (icmp          ) [ 0100000011111]
p_Val2_9               (sext          ) [ 0000000000000]
tmp_82                 (zext          ) [ 0000000000000]
tmp_83                 (zext          ) [ 0000000000000]
p_Val2_23              (add           ) [ 0000000000000]
tmp_85                 (partselect    ) [ 0000000000000]
p_Result_79            (bitconcatenate) [ 0000000000000]
p_Val2_s_195           (sub           ) [ 0000000000000]
p_Val2_24              (select        ) [ 0000000000000]
OP1_V_2                (sext          ) [ 0000000000000]
OP2_V_3                (sext          ) [ 0000000000000]
p_Val2_10              (mul           ) [ 0100000010000]
tmp_152                (bitselect     ) [ 0100000011111]
sh_assign_3            (sub           ) [ 0000000000000]
sh_assign_4_cast1      (sext          ) [ 0000000000000]
sh_assign_4_cast       (sext          ) [ 0000000000000]
sh_assign_2            (select        ) [ 0000000000000]
sh_assign_3_cast       (sext          ) [ 0000000000000]
tmp_86                 (zext          ) [ 0000000000000]
tmp_87                 (ashr          ) [ 0000000000000]
tmp_88                 (shl           ) [ 0000000000000]
p_Val2_11              (select        ) [ 0000000000000]
tmp_142                (trunc         ) [ 0000000000000]
tmp_90                 (zext          ) [ 0000000000000]
tmp_91                 (shl           ) [ 0000000000000]
tmp_92                 (ashr          ) [ 0000000000000]
m_fix_back_V           (select        ) [ 0000000000000]
tmp_143                (bitselect     ) [ 0000000000000]
tmp_94                 (zext          ) [ 0000000000000]
p_Val2_25              (ashr          ) [ 0000000000000]
p_Val2_39_in_in        (select        ) [ 0000000000000]
p_Val2_12              (partselect    ) [ 0100000001100]
p_Val2_13              (partselect    ) [ 0100000001000]
tmp_144                (bitselect     ) [ 0100000001000]
tmp_100                (sext          ) [ 0000000000000]
tmp_115                (icmp          ) [ 0100000001111]
OP1_V_3                (sext          ) [ 0000000000000]
p_Val2_14              (mul           ) [ 0000000000000]
tmp_96                 (bitconcatenate) [ 0000000000000]
tmp_113_cast           (sext          ) [ 0000000000000]
r_V_6                  (add           ) [ 0000000000000]
tmp_97                 (partselect    ) [ 0000000000000]
tmp_145                (bitselect     ) [ 0000000000000]
tmp_146                (trunc         ) [ 0000000000000]
tmp_98                 (icmp          ) [ 0000000000000]
ret_V_5                (add           ) [ 0000000000000]
p_s                    (select        ) [ 0000000000000]
r_exp_V_3              (select        ) [ 0100000000111]
OP1_V_4_cast           (sext          ) [ 0000000000000]
p_Val2_15              (mul           ) [ 0000000000000]
p_Val2_16              (partselect    ) [ 0000000000000]
tmp_101                (sext          ) [ 0000000000000]
tmp_102                (sext          ) [ 0000000000000]
p_Val2_17              (sub           ) [ 0000000000000]
m_diff_hi_V            (partselect    ) [ 0000000000000]
p_Val2_63              (trunc         ) [ 0100000000010]
tmp_103                (zext          ) [ 0000000000000]
pow_reduce_anonymo_17  (getelementptr ) [ 0100000000010]
Z2_ind_V               (partselect    ) [ 0000000000000]
tmp_i2_196             (zext          ) [ 0000000000000]
pow_reduce_anonymo_18  (getelementptr ) [ 0100000000010]
p_Val2_65              (load          ) [ 0100000000001]
p_Val2_64              (load          ) [ 0000000000000]
tmp_i3                 (zext          ) [ 0000000000000]
tmp_25_i               (zext          ) [ 0000000000000]
p_Val2_39              (add           ) [ 0000000000000]
exp_Z1P_m_1_V          (partselect    ) [ 0000000000000]
tmp_105                (partselect    ) [ 0000000000000]
OP1_V_5                (zext          ) [ 0000000000000]
OP2_V_4                (zext          ) [ 0000000000000]
p_Val2_19              (mul           ) [ 0100000000001]
StgValue_276           (specpipeline  ) [ 0000000000000]
p_Result_75            (bitconcatenate) [ 0000000000000]
p_Result_76            (bitconcatenate) [ 0000000000000]
p_Result_78            (bitconcatenate) [ 0000000000000]
tmp_106                (zext          ) [ 0000000000000]
p_Val2_18              (add           ) [ 0000000000000]
tmp_107                (bitconcatenate) [ 0000000000000]
tmp_145_cast           (zext          ) [ 0000000000000]
tmp_148                (trunc         ) [ 0000000000000]
tmp_108                (bitconcatenate) [ 0000000000000]
tmp_109                (zext          ) [ 0000000000000]
tmp_149                (trunc         ) [ 0000000000000]
tmp_110                (bitconcatenate) [ 0000000000000]
tmp_111                (zext          ) [ 0000000000000]
p_Val2_20              (add           ) [ 0000000000000]
p_Val2_20_cast2        (add           ) [ 0000000000000]
p_Val2_20_cast         (add           ) [ 0000000000000]
tmp_150                (bitselect     ) [ 0000000000000]
r_exp_V                (add           ) [ 0000000000000]
r_exp_V_2              (select        ) [ 0000000000000]
tmp_151                (partselect    ) [ 0000000000000]
icmp                   (icmp          ) [ 0000000000000]
or_cond1               (or            ) [ 0000000000000]
tmp_116                (icmp          ) [ 0000000000000]
tmp_117                (partselect    ) [ 0000000000000]
tmp_118                (partselect    ) [ 0000000000000]
loc_V_7                (select        ) [ 0000000000000]
tmp_153                (trunc         ) [ 0000000000000]
out_exp_V              (add           ) [ 0000000000000]
p_Result_80            (bitconcatenate) [ 0000000000000]
sel_tmp14              (select        ) [ 0000000000000]
sel_tmp17_demorgan     (or            ) [ 0000000000000]
sel_tmp18              (select        ) [ 0000000000000]
sel_tmp19              (xor           ) [ 0000000000000]
sel_tmp20              (and           ) [ 0000000000000]
sel_tmp21              (and           ) [ 0000000000000]
sel_tmp22              (select        ) [ 0000000000000]
sel_tmp25              (xor           ) [ 0000000000000]
sel_tmp26              (and           ) [ 0000000000000]
sel_tmp27              (xor           ) [ 0000000000000]
sel_tmp28              (and           ) [ 0000000000000]
sel_tmp29              (select        ) [ 0000000000000]
sel_tmp34              (and           ) [ 0000000000000]
sel_tmp35              (xor           ) [ 0000000000000]
sel_tmp36              (and           ) [ 0000000000000]
sel_tmp37              (select        ) [ 0000000000000]
sel_tmp43              (and           ) [ 0000000000000]
sel_tmp44              (xor           ) [ 0000000000000]
sel_tmp46              (and           ) [ 0000000000000]
sel_tmp47              (xor           ) [ 0000000000000]
sel_tmp48              (and           ) [ 0000000000000]
sel_tmp49              (or            ) [ 0000000000000]
tmp94                  (and           ) [ 0000000000000]
sel_tmp50              (and           ) [ 0000000000000]
sel_tmp51              (select        ) [ 0000000000000]
tmp95                  (and           ) [ 0000000000000]
sel_tmp63              (and           ) [ 0000000000000]
sel_tmp64              (select        ) [ 0000000000000]
sel_tmp                (xor           ) [ 0000000000000]
sel_tmp71              (and           ) [ 0000000000000]
sel_tmp76_demorgan     (or            ) [ 0000000000000]
sel_tmp72              (xor           ) [ 0000000000000]
sel_tmp73              (or            ) [ 0000000000000]
tmp96                  (and           ) [ 0000000000000]
sel_tmp74              (and           ) [ 0000000000000]
p_1_in                 (select        ) [ 0000000000000]
p_1                    (bitcast       ) [ 0000000000000]
StgValue_343           (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="exp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymo_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymo_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymo_9">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymo_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymo_8">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymo_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i5.i25.i13"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i5.i25.i14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i21.i22"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i39.i25.i14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i41.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i41"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i35.i14"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i47.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i44.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i57.i13.i44"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i38.i24"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i50.i6"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i39.i24"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i52.i12"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i43.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i2.i23"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i67.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i67.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i15"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i28.i17"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i27.i17"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i26.i17"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i45.i32"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1004" name="exp_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="base_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_read/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="pow_reduce_anonymo_12_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="6" slack="0"/>
<pin id="306" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_12/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="pow_reduce_anonymo_13_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="56" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_13/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="0" index="1" bw="56" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="56" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="pow_reduce_anonymo_14_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="52" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_14/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_access_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="52" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_55/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="pow_reduce_anonymo_15_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="49" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_15/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="49" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_57/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="pow_reduce_anonymo_16_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="44" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_16/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="0"/>
<pin id="363" dir="0" index="1" bw="44" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_59/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="pow_reduce_anonymo_17_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="27" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="9" slack="0"/>
<pin id="371" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_17/10 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_access_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="0" index="1" bw="27" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_65/10 "/>
</bind>
</comp>

<comp id="380" class="1004" name="pow_reduce_anonymo_18_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="5" slack="0"/>
<pin id="384" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pow_reduce_anonymo_18/10 "/>
</bind>
</comp>

<comp id="387" class="1004" name="grp_access_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_64/10 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_Val2_46_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_46/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_Result_s_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="loc_V_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="0" index="3" bw="6" slack="0"/>
<pin id="410" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="loc_V_4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_4/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_139_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="6" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_139/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="index0_V_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="6" slack="0"/>
<pin id="431" dir="0" index="3" bw="6" slack="0"/>
<pin id="432" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0_V/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_76_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_27_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="23" slack="1"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_i2_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="23" slack="1"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_Result_77_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="25" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="23" slack="1"/>
<pin id="457" dir="0" index="3" bw="1" slack="0"/>
<pin id="458" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_77/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_74_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="24" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="23" slack="1"/>
<pin id="466" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_74/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_77_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="24" slack="0"/>
<pin id="471" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_77/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_75_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="0" index="1" bw="24" slack="0"/>
<pin id="476" dir="0" index="2" bw="25" slack="0"/>
<pin id="477" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_75/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="OP2_V_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_Val2_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="0"/>
<pin id="486" dir="0" index="1" bw="25" slack="0"/>
<pin id="487" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Val2_s_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="0"/>
<pin id="492" dir="0" index="1" bw="25" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="0" index="3" bw="6" slack="0"/>
<pin id="495" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_140_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="25" slack="0"/>
<pin id="502" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_140/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_141_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="25" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_141/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sf_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="43" slack="0"/>
<pin id="514" dir="0" index="1" bw="5" slack="0"/>
<pin id="515" dir="0" index="2" bw="25" slack="0"/>
<pin id="516" dir="0" index="3" bw="1" slack="0"/>
<pin id="517" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_95_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="44" slack="0"/>
<pin id="524" dir="0" index="1" bw="5" slack="0"/>
<pin id="525" dir="0" index="2" bw="25" slack="0"/>
<pin id="526" dir="0" index="3" bw="1" slack="0"/>
<pin id="527" dir="1" index="4" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_95/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_99_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="43" slack="0"/>
<pin id="534" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_Val2_7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="44" slack="0"/>
<pin id="539" dir="0" index="2" bw="43" slack="0"/>
<pin id="540" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_170_i_i_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="43" slack="0"/>
<pin id="546" dir="0" index="1" bw="21" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_170_i_i/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_170_i_i_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="43" slack="0"/>
<pin id="554" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_170_i_i_cast/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_171_i_i_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="44" slack="0"/>
<pin id="558" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_171_i_i/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_Val2_21_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="43" slack="0"/>
<pin id="562" dir="0" index="1" bw="44" slack="0"/>
<pin id="563" dir="1" index="2" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_Val2_6_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="39" slack="0"/>
<pin id="568" dir="0" index="1" bw="25" slack="1"/>
<pin id="569" dir="0" index="2" bw="1" slack="0"/>
<pin id="570" dir="1" index="3" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="OP1_V_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="1"/>
<pin id="575" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="OP2_V_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="39" slack="0"/>
<pin id="578" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_Val2_26_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="0"/>
<pin id="582" dir="0" index="1" bw="39" slack="0"/>
<pin id="583" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_26/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_172_i_i_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="45" slack="1"/>
<pin id="588" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_172_i_i/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_173_i_i_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="43" slack="0"/>
<pin id="591" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_173_i_i/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="p_Val2_27_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="45" slack="0"/>
<pin id="595" dir="0" index="1" bw="43" slack="0"/>
<pin id="596" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_27/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="p_Val2_56_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="41" slack="0"/>
<pin id="601" dir="0" index="1" bw="46" slack="0"/>
<pin id="602" dir="0" index="2" bw="3" slack="0"/>
<pin id="603" dir="0" index="3" bw="7" slack="0"/>
<pin id="604" dir="1" index="4" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_56/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="p_Val2_72_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="0"/>
<pin id="611" dir="0" index="1" bw="46" slack="0"/>
<pin id="612" dir="0" index="2" bw="7" slack="0"/>
<pin id="613" dir="0" index="3" bw="7" slack="0"/>
<pin id="614" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_72/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="tmp_112_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="35" slack="0"/>
<pin id="621" dir="0" index="1" bw="46" slack="0"/>
<pin id="622" dir="0" index="2" bw="3" slack="0"/>
<pin id="623" dir="0" index="3" bw="7" slack="0"/>
<pin id="624" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_112/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_Val2_29_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="49" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="0" index="2" bw="41" slack="1"/>
<pin id="633" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_29/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_161_i_i_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="49" slack="0"/>
<pin id="638" dir="0" index="1" bw="35" slack="1"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_161_i_i/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_161_i_i_cast_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="49" slack="0"/>
<pin id="645" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_i_i_cast/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_162_i_i_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="49" slack="0"/>
<pin id="649" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_162_i_i/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="p_Val2_30_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="49" slack="0"/>
<pin id="653" dir="0" index="1" bw="49" slack="0"/>
<pin id="654" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_30/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="OP1_V_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="1"/>
<pin id="659" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="OP2_V_2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="41" slack="1"/>
<pin id="662" dir="1" index="1" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_2/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="p_Val2_31_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="0"/>
<pin id="665" dir="0" index="1" bw="41" slack="0"/>
<pin id="666" dir="1" index="2" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_31/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_163_i_i_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="50" slack="0"/>
<pin id="671" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_163_i_i/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_165_i_i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="48" slack="0"/>
<pin id="675" dir="0" index="1" bw="47" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_165_i_i/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_165_i_i_cast_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="48" slack="0"/>
<pin id="683" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_165_i_i_cast/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="p_Val2_32_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="50" slack="0"/>
<pin id="687" dir="0" index="1" bw="48" slack="0"/>
<pin id="688" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_32/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="p_Val2_58_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="44" slack="0"/>
<pin id="693" dir="0" index="1" bw="51" slack="0"/>
<pin id="694" dir="0" index="2" bw="4" slack="0"/>
<pin id="695" dir="0" index="3" bw="7" slack="0"/>
<pin id="696" dir="1" index="4" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_58/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_Val2_73_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="6" slack="0"/>
<pin id="703" dir="0" index="1" bw="51" slack="0"/>
<pin id="704" dir="0" index="2" bw="7" slack="0"/>
<pin id="705" dir="0" index="3" bw="7" slack="0"/>
<pin id="706" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_73/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_113_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="38" slack="0"/>
<pin id="713" dir="0" index="1" bw="51" slack="0"/>
<pin id="714" dir="0" index="2" bw="4" slack="0"/>
<pin id="715" dir="0" index="3" bw="7" slack="0"/>
<pin id="716" dir="1" index="4" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_113/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_i_cast_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="4"/>
<pin id="723" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="b_exp_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="0"/>
<pin id="726" dir="0" index="1" bw="8" slack="0"/>
<pin id="727" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_s_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_i1_194_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="4"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1_194/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_31_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="4"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_136_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="9" slack="0"/>
<pin id="749" dir="0" index="2" bw="5" slack="0"/>
<pin id="750" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_136/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="tmp_138_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="9" slack="0"/>
<pin id="757" dir="0" index="2" bw="5" slack="0"/>
<pin id="758" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_138/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="b_exp_1_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="0" index="1" bw="8" slack="0"/>
<pin id="765" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_1/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="b_exp_2_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="4"/>
<pin id="770" dir="0" index="1" bw="9" slack="0"/>
<pin id="771" dir="0" index="2" bw="9" slack="0"/>
<pin id="772" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_exp_2/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_175_i_i_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="4" slack="3"/>
<pin id="777" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_175_i_i/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_167_i_i_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="6" slack="2"/>
<pin id="781" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_167_i_i/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="p_Val2_34_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="57" slack="0"/>
<pin id="785" dir="0" index="1" bw="13" slack="0"/>
<pin id="786" dir="0" index="2" bw="44" slack="1"/>
<pin id="787" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_34/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_177_i_i_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="62" slack="0"/>
<pin id="792" dir="0" index="1" bw="38" slack="1"/>
<pin id="793" dir="0" index="2" bw="1" slack="0"/>
<pin id="794" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_177_i_i/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="tmp_177_i_i_cast_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="62" slack="0"/>
<pin id="799" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_177_i_i_cast/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_178_i_i_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="57" slack="0"/>
<pin id="803" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_178_i_i/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_Val2_35_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="57" slack="0"/>
<pin id="807" dir="0" index="1" bw="62" slack="0"/>
<pin id="808" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_35/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="OP1_V_4_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="6" slack="1"/>
<pin id="813" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_4/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="OP2_V_5_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="44" slack="1"/>
<pin id="816" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_5/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="p_Val2_36_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="6" slack="0"/>
<pin id="819" dir="0" index="1" bw="44" slack="0"/>
<pin id="820" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_36/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_179_i_i_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="63" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_179_i_i/5 "/>
</bind>
</comp>

<comp id="827" class="1004" name="tmp_181_i_i_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="56" slack="0"/>
<pin id="829" dir="0" index="1" bw="50" slack="0"/>
<pin id="830" dir="0" index="2" bw="1" slack="0"/>
<pin id="831" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_181_i_i/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_181_i_i_cast_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="56" slack="0"/>
<pin id="837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_181_i_i_cast/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="p_Val2_37_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="63" slack="0"/>
<pin id="841" dir="0" index="1" bw="56" slack="0"/>
<pin id="842" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_37/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_183_i_i_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="6" slack="1"/>
<pin id="847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_183_i_i/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_114_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="39" slack="0"/>
<pin id="851" dir="0" index="1" bw="64" slack="0"/>
<pin id="852" dir="0" index="2" bw="6" slack="0"/>
<pin id="853" dir="0" index="3" bw="7" slack="0"/>
<pin id="854" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_114/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="ssdm_int_V_write_ass_3_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="23" slack="0"/>
<pin id="861" dir="0" index="1" bw="64" slack="0"/>
<pin id="862" dir="0" index="2" bw="7" slack="0"/>
<pin id="863" dir="0" index="3" bw="7" slack="0"/>
<pin id="864" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ssdm_int_V_write_ass_3/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="OP2_V_cast_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="9" slack="1"/>
<pin id="871" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast/6 "/>
</bind>
</comp>

<comp id="872" class="1004" name="p_Val2_3_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="45" slack="0"/>
<pin id="874" dir="0" index="1" bw="9" slack="0"/>
<pin id="875" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="ssdm_int_V_write_ass_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="52" slack="0"/>
<pin id="880" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ssdm_int_V_write_ass/6 "/>
</bind>
</comp>

<comp id="882" class="1004" name="ssdm_int_V_write_ass_1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="49" slack="0"/>
<pin id="884" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ssdm_int_V_write_ass_1/6 "/>
</bind>
</comp>

<comp id="886" class="1004" name="ssdm_int_V_write_ass_2_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="44" slack="0"/>
<pin id="888" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ssdm_int_V_write_ass_2/6 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp57_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="52" slack="0"/>
<pin id="892" dir="0" index="1" bw="56" slack="4"/>
<pin id="893" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp57/6 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp58_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="44" slack="0"/>
<pin id="897" dir="0" index="1" bw="49" slack="0"/>
<pin id="898" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp58/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp93_cast_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="50" slack="0"/>
<pin id="903" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp93_cast/6 "/>
</bind>
</comp>

<comp id="905" class="1004" name="log_sum_V_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="56" slack="0"/>
<pin id="907" dir="0" index="1" bw="50" slack="0"/>
<pin id="908" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_sum_V_1/6 "/>
</bind>
</comp>

<comp id="911" class="1004" name="p_Val2_i_cast_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="56" slack="0"/>
<pin id="913" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_i_cast/6 "/>
</bind>
</comp>

<comp id="915" class="1004" name="OP1_V_6_cast_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="23" slack="1"/>
<pin id="917" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_6_cast/6 "/>
</bind>
</comp>

<comp id="918" class="1004" name="r_V_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="23" slack="0"/>
<pin id="920" dir="0" index="1" bw="23" slack="0"/>
<pin id="921" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_78_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="45" slack="0"/>
<pin id="926" dir="0" index="1" bw="46" slack="0"/>
<pin id="927" dir="0" index="2" bw="1" slack="0"/>
<pin id="928" dir="0" index="3" bw="7" slack="0"/>
<pin id="929" dir="1" index="4" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_78/6 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_79_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="63" slack="0"/>
<pin id="936" dir="0" index="1" bw="39" slack="1"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_79/6 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_90_cast_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="63" slack="0"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_90_cast/6 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_91_cast_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="45" slack="0"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_91_cast/6 "/>
</bind>
</comp>

<comp id="949" class="1004" name="p_Val2_8_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="63" slack="0"/>
<pin id="951" dir="0" index="1" bw="45" slack="0"/>
<pin id="952" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8/6 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_60_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="40" slack="0"/>
<pin id="957" dir="0" index="1" bw="64" slack="0"/>
<pin id="958" dir="0" index="2" bw="6" slack="0"/>
<pin id="959" dir="0" index="3" bw="7" slack="0"/>
<pin id="960" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_80_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="64" slack="0"/>
<pin id="967" dir="0" index="1" bw="52" slack="0"/>
<pin id="968" dir="0" index="2" bw="1" slack="0"/>
<pin id="969" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_80/6 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_93_cast_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="64" slack="0"/>
<pin id="975" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_93_cast/6 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_81_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="56" slack="0"/>
<pin id="979" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_81/6 "/>
</bind>
</comp>

<comp id="981" class="1004" name="p_Val2_22_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="64" slack="0"/>
<pin id="983" dir="0" index="1" bw="65" slack="0"/>
<pin id="984" dir="1" index="2" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22/6 "/>
</bind>
</comp>

<comp id="987" class="1004" name="p_Val2_44_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="6"/>
<pin id="989" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_44/7 "/>
</bind>
</comp>

<comp id="990" class="1004" name="p_Result_47_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="32" slack="0"/>
<pin id="993" dir="0" index="2" bw="6" slack="0"/>
<pin id="994" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_47/7 "/>
</bind>
</comp>

<comp id="998" class="1004" name="loc_V_5_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="8" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="0"/>
<pin id="1001" dir="0" index="2" bw="6" slack="0"/>
<pin id="1002" dir="0" index="3" bw="6" slack="0"/>
<pin id="1003" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_5/7 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="loc_V_6_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="0"/>
<pin id="1010" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_6/7 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_i105_cast_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="0"/>
<pin id="1014" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i105_cast/7 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="m_exp_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="0"/>
<pin id="1018" dir="0" index="1" bw="8" slack="0"/>
<pin id="1019" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/7 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="x_is_1_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="2"/>
<pin id="1030" dir="0" index="1" bw="1" slack="5"/>
<pin id="1031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_1/7 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="not_Result_i_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="6"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_Result_i/7 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="x_is_p1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="0"/>
<pin id="1039" dir="0" index="1" bw="1" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_p1/7 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="x_is_n1_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="1" slack="6"/>
<pin id="1046" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_n1/7 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_i_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="0"/>
<pin id="1050" dir="0" index="1" bw="1" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/7 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_i_193_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="23" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_193/7 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_1692_i_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="0"/>
<pin id="1062" dir="0" index="1" bw="1" slack="0"/>
<pin id="1063" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_1692_i/7 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp_i1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="23" slack="0"/>
<pin id="1068" dir="0" index="1" bw="1" slack="0"/>
<pin id="1069" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/7 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="tmp_1691_i_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="1" slack="0"/>
<pin id="1075" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_1691_i/7 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="tmp_1691_i1_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="1" slack="2"/>
<pin id="1080" dir="0" index="1" bw="1" slack="5"/>
<pin id="1081" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_1691_i1/7 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_1692_i1_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="2"/>
<pin id="1084" dir="0" index="1" bw="1" slack="5"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_1692_i1/7 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp35_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="0"/>
<pin id="1088" dir="0" index="1" bw="1" slack="0"/>
<pin id="1089" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp35/7 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="x_is_neg_demorgan_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="2"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="x_is_neg_demorgan/7 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="x_is_neg_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_is_neg/7 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="tmp_130_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="5" slack="0"/>
<pin id="1105" dir="0" index="1" bw="32" slack="0"/>
<pin id="1106" dir="0" index="2" bw="6" slack="0"/>
<pin id="1107" dir="0" index="3" bw="6" slack="0"/>
<pin id="1108" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_130/7 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="tmp_131_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="5" slack="0"/>
<pin id="1116" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_131/7 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="tmp_132_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="5" slack="0"/>
<pin id="1121" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_132/7 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="tmp_133_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="5" slack="0"/>
<pin id="1126" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_133/7 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="p_Result_74_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="23" slack="0"/>
<pin id="1131" dir="0" index="1" bw="23" slack="0"/>
<pin id="1132" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_74/7 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="phitmp_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="23" slack="0"/>
<pin id="1137" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="phitmp/7 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="isNeg_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="9" slack="0"/>
<pin id="1144" dir="0" index="2" bw="5" slack="0"/>
<pin id="1145" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/7 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="tmp36_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="1" slack="0"/>
<pin id="1152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp36/7 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="tmp_37_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="0"/>
<pin id="1157" dir="0" index="1" bw="1" slack="0"/>
<pin id="1158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_37/7 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp37_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="0"/>
<pin id="1163" dir="0" index="1" bw="1" slack="0"/>
<pin id="1164" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp37/7 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="tmp_38_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="1" slack="0"/>
<pin id="1169" dir="0" index="1" bw="1" slack="0"/>
<pin id="1170" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp_44_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="0"/>
<pin id="1175" dir="0" index="1" bw="1" slack="0"/>
<pin id="1176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_44/7 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="tmp38_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="0"/>
<pin id="1181" dir="0" index="1" bw="1" slack="0"/>
<pin id="1182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp38/7 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="tmp_39_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="9" slack="0"/>
<pin id="1187" dir="0" index="1" bw="6" slack="0"/>
<pin id="1188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/7 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="tmp40_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="0"/>
<pin id="1193" dir="0" index="1" bw="1" slack="0"/>
<pin id="1194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp40/7 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="tmp_48_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_48/7 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="tmp41_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="0"/>
<pin id="1205" dir="0" index="1" bw="1" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp41/7 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="tmp_62_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="1" slack="0"/>
<pin id="1212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_62/7 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="tmp_49_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="0"/>
<pin id="1217" dir="0" index="1" bw="1" slack="0"/>
<pin id="1218" dir="0" index="2" bw="1" slack="0"/>
<pin id="1219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_49/7 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="tmp_50_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="32" slack="0"/>
<pin id="1225" dir="0" index="1" bw="1" slack="0"/>
<pin id="1226" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_50/7 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="not_Result_i1_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="0"/>
<pin id="1231" dir="0" index="1" bw="1" slack="0"/>
<pin id="1232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_Result_i1/7 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="y_is_pinf_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="0"/>
<pin id="1237" dir="0" index="1" bw="1" slack="0"/>
<pin id="1238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_pinf/7 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="y_is_ninf_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="0"/>
<pin id="1243" dir="0" index="1" bw="1" slack="0"/>
<pin id="1244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="y_is_ninf/7 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="rev_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="2"/>
<pin id="1249" dir="0" index="1" bw="1" slack="0"/>
<pin id="1250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/7 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="tmp_52_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="9" slack="0"/>
<pin id="1254" dir="0" index="1" bw="1" slack="0"/>
<pin id="1255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52/7 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="tmp_54_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="9" slack="0"/>
<pin id="1260" dir="0" index="1" bw="1" slack="0"/>
<pin id="1261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_54/7 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="tmp_55_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="9" slack="0"/>
<pin id="1266" dir="0" index="1" bw="6" slack="0"/>
<pin id="1267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_55/7 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="bvh_d_index_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="9" slack="0"/>
<pin id="1272" dir="0" index="1" bw="8" slack="0"/>
<pin id="1273" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bvh_d_index/7 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="index_assign_cast_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="9" slack="0"/>
<pin id="1278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="index_assign_cast/7 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="y_is_odd_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="0"/>
<pin id="1282" dir="0" index="1" bw="23" slack="0"/>
<pin id="1283" dir="0" index="2" bw="9" slack="0"/>
<pin id="1284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="y_is_odd/7 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="sel_tmp4_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="1" slack="0"/>
<pin id="1290" dir="0" index="1" bw="1" slack="0"/>
<pin id="1291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/7 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="tmp42_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="0"/>
<pin id="1296" dir="0" index="1" bw="1" slack="0"/>
<pin id="1297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp42/7 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="tmp43_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="0"/>
<pin id="1302" dir="0" index="1" bw="1" slack="0"/>
<pin id="1303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp43/7 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="sel_tmp6_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="1" slack="0"/>
<pin id="1308" dir="0" index="1" bw="1" slack="0"/>
<pin id="1309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/7 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="y_is_odd_1_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="1" slack="0"/>
<pin id="1314" dir="0" index="1" bw="1" slack="0"/>
<pin id="1315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="y_is_odd_1/7 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="r_sign_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="0"/>
<pin id="1320" dir="0" index="1" bw="1" slack="0"/>
<pin id="1321" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_sign/7 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="tmp_58_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="1" slack="0"/>
<pin id="1326" dir="0" index="1" bw="1" slack="0"/>
<pin id="1327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_58/7 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="tmp_61_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="0"/>
<pin id="1332" dir="0" index="1" bw="1" slack="2"/>
<pin id="1333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_61/7 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="tmp_63_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="2"/>
<pin id="1337" dir="0" index="1" bw="1" slack="0"/>
<pin id="1338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_63/7 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="tmp_64_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="0"/>
<pin id="1342" dir="0" index="1" bw="1" slack="0"/>
<pin id="1343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_64/7 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="tmp47_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="1" slack="0"/>
<pin id="1348" dir="0" index="1" bw="1" slack="0"/>
<pin id="1349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp47/7 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="tmp48_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="1" slack="0"/>
<pin id="1354" dir="0" index="1" bw="1" slack="0"/>
<pin id="1355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp48/7 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="tmp_53_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="0"/>
<pin id="1360" dir="0" index="1" bw="1" slack="0"/>
<pin id="1361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_53/7 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="tmp_65_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="32" slack="0"/>
<pin id="1366" dir="0" index="1" bw="1" slack="0"/>
<pin id="1367" dir="0" index="2" bw="1" slack="0"/>
<pin id="1368" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_65/7 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="tmp_66_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="32" slack="0"/>
<pin id="1374" dir="0" index="1" bw="1" slack="0"/>
<pin id="1375" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_66/7 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="tmp_67_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="1" slack="0"/>
<pin id="1380" dir="0" index="1" bw="1" slack="2"/>
<pin id="1381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_67/7 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="tmp_68_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="0"/>
<pin id="1385" dir="0" index="1" bw="1" slack="0"/>
<pin id="1386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_68/7 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="tmp_69_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="2"/>
<pin id="1391" dir="0" index="1" bw="1" slack="0"/>
<pin id="1392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_69/7 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="tmp_70_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="0"/>
<pin id="1396" dir="0" index="1" bw="1" slack="0"/>
<pin id="1397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_70/7 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="tmp54_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="1" slack="0"/>
<pin id="1402" dir="0" index="1" bw="1" slack="0"/>
<pin id="1403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp54/7 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="tmp55_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="1" slack="0"/>
<pin id="1408" dir="0" index="1" bw="1" slack="0"/>
<pin id="1409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp55/7 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="tmp_71_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="1" slack="0"/>
<pin id="1414" dir="0" index="1" bw="1" slack="0"/>
<pin id="1415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_71/7 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="tmp_72_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="0"/>
<pin id="1420" dir="0" index="1" bw="1" slack="0"/>
<pin id="1421" dir="0" index="2" bw="1" slack="0"/>
<pin id="1422" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_72/7 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="tmp_73_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="32" slack="0"/>
<pin id="1428" dir="0" index="1" bw="1" slack="0"/>
<pin id="1429" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_73/7 "/>
</bind>
</comp>

<comp id="1432" class="1004" name="p_Val2_9_fu_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="40" slack="1"/>
<pin id="1434" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_9/7 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="tmp_82_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="66" slack="1"/>
<pin id="1437" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82/7 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="tmp_83_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="40" slack="0"/>
<pin id="1440" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83/7 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="p_Val2_23_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="65" slack="0"/>
<pin id="1444" dir="0" index="1" bw="66" slack="0"/>
<pin id="1445" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_23/7 "/>
</bind>
</comp>

<comp id="1448" class="1004" name="tmp_85_fu_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="43" slack="0"/>
<pin id="1450" dir="0" index="1" bw="67" slack="0"/>
<pin id="1451" dir="0" index="2" bw="6" slack="0"/>
<pin id="1452" dir="0" index="3" bw="8" slack="0"/>
<pin id="1453" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_85/7 "/>
</bind>
</comp>

<comp id="1458" class="1004" name="p_Result_79_fu_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="25" slack="0"/>
<pin id="1460" dir="0" index="1" bw="1" slack="0"/>
<pin id="1461" dir="0" index="2" bw="23" slack="0"/>
<pin id="1462" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_79/7 "/>
</bind>
</comp>

<comp id="1466" class="1004" name="p_Val2_s_195_fu_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="1" slack="0"/>
<pin id="1468" dir="0" index="1" bw="25" slack="0"/>
<pin id="1469" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s_195/7 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="p_Val2_24_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="1" slack="0"/>
<pin id="1474" dir="0" index="1" bw="25" slack="0"/>
<pin id="1475" dir="0" index="2" bw="25" slack="0"/>
<pin id="1476" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_24/7 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="OP1_V_2_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="43" slack="0"/>
<pin id="1482" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2/7 "/>
</bind>
</comp>

<comp id="1484" class="1004" name="OP2_V_3_fu_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="25" slack="0"/>
<pin id="1486" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_3/7 "/>
</bind>
</comp>

<comp id="1488" class="1004" name="p_Val2_10_fu_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="25" slack="0"/>
<pin id="1490" dir="0" index="1" bw="43" slack="0"/>
<pin id="1491" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_10/7 "/>
</bind>
</comp>

<comp id="1494" class="1004" name="tmp_152_fu_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="1" slack="0"/>
<pin id="1496" dir="0" index="1" bw="67" slack="0"/>
<pin id="1497" dir="0" index="2" bw="8" slack="0"/>
<pin id="1498" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_152/7 "/>
</bind>
</comp>

<comp id="1502" class="1004" name="sh_assign_3_fu_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="8" slack="0"/>
<pin id="1504" dir="0" index="1" bw="8" slack="1"/>
<pin id="1505" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_assign_3/8 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="sh_assign_4_cast1_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="8" slack="0"/>
<pin id="1509" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_4_cast1/8 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="sh_assign_4_cast_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="8" slack="0"/>
<pin id="1513" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_4_cast/8 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="sh_assign_2_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="1" slack="1"/>
<pin id="1517" dir="0" index="1" bw="8" slack="0"/>
<pin id="1518" dir="0" index="2" bw="9" slack="1"/>
<pin id="1519" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_2/8 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="sh_assign_3_cast_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="9" slack="0"/>
<pin id="1523" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_3_cast/8 "/>
</bind>
</comp>

<comp id="1525" class="1004" name="tmp_86_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="9" slack="0"/>
<pin id="1527" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_86/8 "/>
</bind>
</comp>

<comp id="1529" class="1004" name="tmp_87_fu_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="67" slack="1"/>
<pin id="1531" dir="0" index="1" bw="32" slack="0"/>
<pin id="1532" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_87/8 "/>
</bind>
</comp>

<comp id="1534" class="1004" name="tmp_88_fu_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="67" slack="1"/>
<pin id="1536" dir="0" index="1" bw="32" slack="0"/>
<pin id="1537" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_88/8 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="p_Val2_11_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="1" slack="1"/>
<pin id="1541" dir="0" index="1" bw="67" slack="0"/>
<pin id="1542" dir="0" index="2" bw="67" slack="0"/>
<pin id="1543" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_11/8 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="tmp_142_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="67" slack="0"/>
<pin id="1548" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_142/8 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="tmp_90_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="9" slack="0"/>
<pin id="1552" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_90/8 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="tmp_91_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="66" slack="0"/>
<pin id="1556" dir="0" index="1" bw="32" slack="0"/>
<pin id="1557" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_91/8 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="tmp_92_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="66" slack="0"/>
<pin id="1562" dir="0" index="1" bw="32" slack="0"/>
<pin id="1563" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_92/8 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="m_fix_back_V_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="1" slack="1"/>
<pin id="1568" dir="0" index="1" bw="66" slack="0"/>
<pin id="1569" dir="0" index="2" bw="66" slack="0"/>
<pin id="1570" dir="1" index="3" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_fix_back_V/8 "/>
</bind>
</comp>

<comp id="1573" class="1004" name="tmp_143_fu_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="1" slack="0"/>
<pin id="1575" dir="0" index="1" bw="9" slack="1"/>
<pin id="1576" dir="0" index="2" bw="5" slack="0"/>
<pin id="1577" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_143/8 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="tmp_94_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="8" slack="0"/>
<pin id="1582" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_94/8 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="p_Val2_25_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="67" slack="1"/>
<pin id="1586" dir="0" index="1" bw="32" slack="0"/>
<pin id="1587" dir="1" index="2" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="p_Val2_25/8 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="p_Val2_39_in_in_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="1" slack="0"/>
<pin id="1591" dir="0" index="1" bw="67" slack="0"/>
<pin id="1592" dir="0" index="2" bw="67" slack="0"/>
<pin id="1593" dir="1" index="3" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_39_in_in/8 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="p_Val2_12_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="36" slack="0"/>
<pin id="1599" dir="0" index="1" bw="67" slack="0"/>
<pin id="1600" dir="0" index="2" bw="6" slack="0"/>
<pin id="1601" dir="0" index="3" bw="8" slack="0"/>
<pin id="1602" dir="1" index="4" bw="36" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_12/8 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="p_Val2_13_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="13" slack="0"/>
<pin id="1609" dir="0" index="1" bw="67" slack="0"/>
<pin id="1610" dir="0" index="2" bw="7" slack="0"/>
<pin id="1611" dir="0" index="3" bw="8" slack="0"/>
<pin id="1612" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_13/8 "/>
</bind>
</comp>

<comp id="1617" class="1004" name="tmp_144_fu_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="1" slack="0"/>
<pin id="1619" dir="0" index="1" bw="67" slack="0"/>
<pin id="1620" dir="0" index="2" bw="8" slack="0"/>
<pin id="1621" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_144/8 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="tmp_100_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="66" slack="0"/>
<pin id="1627" dir="1" index="1" bw="67" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_100/8 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="tmp_115_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="66" slack="0"/>
<pin id="1631" dir="0" index="1" bw="67" slack="1"/>
<pin id="1632" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_115/8 "/>
</bind>
</comp>

<comp id="1634" class="1004" name="OP1_V_3_fu_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="13" slack="1"/>
<pin id="1636" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_3/9 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="tmp_96_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="16" slack="0"/>
<pin id="1639" dir="0" index="1" bw="1" slack="1"/>
<pin id="1640" dir="0" index="2" bw="15" slack="0"/>
<pin id="1641" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_96/9 "/>
</bind>
</comp>

<comp id="1644" class="1004" name="tmp_113_cast_fu_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="16" slack="0"/>
<pin id="1646" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_113_cast/9 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="tmp_97_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="10" slack="0"/>
<pin id="1650" dir="0" index="1" bw="25" slack="0"/>
<pin id="1651" dir="0" index="2" bw="5" slack="0"/>
<pin id="1652" dir="0" index="3" bw="6" slack="0"/>
<pin id="1653" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_97/9 "/>
</bind>
</comp>

<comp id="1657" class="1004" name="tmp_145_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="0"/>
<pin id="1659" dir="0" index="1" bw="25" slack="0"/>
<pin id="1660" dir="0" index="2" bw="6" slack="0"/>
<pin id="1661" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_145/9 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="tmp_146_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="25" slack="0"/>
<pin id="1666" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_146/9 "/>
</bind>
</comp>

<comp id="1667" class="1004" name="tmp_98_fu_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="15" slack="0"/>
<pin id="1669" dir="0" index="1" bw="1" slack="0"/>
<pin id="1670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_98/9 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="ret_V_5_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="1" slack="0"/>
<pin id="1675" dir="0" index="1" bw="10" slack="0"/>
<pin id="1676" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/9 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="p_s_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="1" slack="0"/>
<pin id="1681" dir="0" index="1" bw="10" slack="0"/>
<pin id="1682" dir="0" index="2" bw="10" slack="0"/>
<pin id="1683" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/9 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="r_exp_V_3_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="1" slack="0"/>
<pin id="1689" dir="0" index="1" bw="10" slack="0"/>
<pin id="1690" dir="0" index="2" bw="10" slack="0"/>
<pin id="1691" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_3/9 "/>
</bind>
</comp>

<comp id="1695" class="1004" name="OP1_V_4_cast_fu_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="10" slack="1"/>
<pin id="1697" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_4_cast/10 "/>
</bind>
</comp>

<comp id="1698" class="1004" name="p_Val2_15_fu_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="37" slack="0"/>
<pin id="1700" dir="0" index="1" bw="10" slack="0"/>
<pin id="1701" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_15/10 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="p_Val2_16_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="36" slack="0"/>
<pin id="1706" dir="0" index="1" bw="45" slack="0"/>
<pin id="1707" dir="0" index="2" bw="5" slack="0"/>
<pin id="1708" dir="0" index="3" bw="7" slack="0"/>
<pin id="1709" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_16/10 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="tmp_101_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="36" slack="2"/>
<pin id="1716" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_101/10 "/>
</bind>
</comp>

<comp id="1717" class="1004" name="tmp_102_fu_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="36" slack="0"/>
<pin id="1719" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_102/10 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="p_Val2_17_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="36" slack="0"/>
<pin id="1723" dir="0" index="1" bw="36" slack="0"/>
<pin id="1724" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_17/10 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="m_diff_hi_V_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="9" slack="0"/>
<pin id="1729" dir="0" index="1" bw="37" slack="0"/>
<pin id="1730" dir="0" index="2" bw="6" slack="0"/>
<pin id="1731" dir="0" index="3" bw="6" slack="0"/>
<pin id="1732" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/10 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="p_Val2_63_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="37" slack="0"/>
<pin id="1739" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_63/10 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="tmp_103_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="9" slack="0"/>
<pin id="1743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_103/10 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="Z2_ind_V_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="5" slack="0"/>
<pin id="1748" dir="0" index="1" bw="37" slack="0"/>
<pin id="1749" dir="0" index="2" bw="5" slack="0"/>
<pin id="1750" dir="0" index="3" bw="6" slack="0"/>
<pin id="1751" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_ind_V/10 "/>
</bind>
</comp>

<comp id="1756" class="1004" name="tmp_i2_196_fu_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="5" slack="0"/>
<pin id="1758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i2_196/10 "/>
</bind>
</comp>

<comp id="1761" class="1004" name="tmp_i3_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="18" slack="1"/>
<pin id="1763" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i3/11 "/>
</bind>
</comp>

<comp id="1764" class="1004" name="tmp_25_i_fu_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="8" slack="0"/>
<pin id="1766" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_i/11 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="p_Val2_39_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="8" slack="0"/>
<pin id="1770" dir="0" index="1" bw="18" slack="0"/>
<pin id="1771" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_39/11 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="exp_Z1P_m_1_V_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="18" slack="0"/>
<pin id="1776" dir="0" index="1" bw="19" slack="0"/>
<pin id="1777" dir="0" index="2" bw="1" slack="0"/>
<pin id="1778" dir="0" index="3" bw="6" slack="0"/>
<pin id="1779" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/11 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="tmp_105_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="18" slack="0"/>
<pin id="1786" dir="0" index="1" bw="27" slack="0"/>
<pin id="1787" dir="0" index="2" bw="5" slack="0"/>
<pin id="1788" dir="0" index="3" bw="6" slack="0"/>
<pin id="1789" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_105/11 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="OP1_V_5_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="18" slack="0"/>
<pin id="1796" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_5/11 "/>
</bind>
</comp>

<comp id="1798" class="1004" name="OP2_V_4_fu_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="18" slack="0"/>
<pin id="1800" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_4/11 "/>
</bind>
</comp>

<comp id="1802" class="1004" name="p_Result_75_fu_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="32" slack="0"/>
<pin id="1804" dir="0" index="1" bw="1" slack="5"/>
<pin id="1805" dir="0" index="2" bw="31" slack="0"/>
<pin id="1806" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_75/12 "/>
</bind>
</comp>

<comp id="1809" class="1004" name="p_Result_76_fu_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="32" slack="0"/>
<pin id="1811" dir="0" index="1" bw="1" slack="5"/>
<pin id="1812" dir="0" index="2" bw="24" slack="0"/>
<pin id="1813" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_76/12 "/>
</bind>
</comp>

<comp id="1816" class="1004" name="p_Result_78_fu_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="32" slack="0"/>
<pin id="1818" dir="0" index="1" bw="1" slack="5"/>
<pin id="1819" dir="0" index="2" bw="1" slack="0"/>
<pin id="1820" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_78/12 "/>
</bind>
</comp>

<comp id="1823" class="1004" name="tmp_106_fu_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="27" slack="1"/>
<pin id="1825" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_106/12 "/>
</bind>
</comp>

<comp id="1826" class="1004" name="p_Val2_18_fu_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="4" slack="0"/>
<pin id="1828" dir="0" index="1" bw="27" slack="0"/>
<pin id="1829" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_18/12 "/>
</bind>
</comp>

<comp id="1832" class="1004" name="tmp_107_fu_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="45" slack="0"/>
<pin id="1834" dir="0" index="1" bw="28" slack="0"/>
<pin id="1835" dir="0" index="2" bw="1" slack="0"/>
<pin id="1836" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_107/12 "/>
</bind>
</comp>

<comp id="1840" class="1004" name="tmp_145_cast_fu_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="36" slack="1"/>
<pin id="1842" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_145_cast/12 "/>
</bind>
</comp>

<comp id="1843" class="1004" name="tmp_148_fu_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="28" slack="0"/>
<pin id="1845" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_148/12 "/>
</bind>
</comp>

<comp id="1847" class="1004" name="tmp_108_fu_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="44" slack="0"/>
<pin id="1849" dir="0" index="1" bw="27" slack="0"/>
<pin id="1850" dir="0" index="2" bw="1" slack="0"/>
<pin id="1851" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_108/12 "/>
</bind>
</comp>

<comp id="1855" class="1004" name="tmp_109_fu_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="36" slack="1"/>
<pin id="1857" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109/12 "/>
</bind>
</comp>

<comp id="1858" class="1004" name="tmp_149_fu_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="28" slack="0"/>
<pin id="1860" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_149/12 "/>
</bind>
</comp>

<comp id="1862" class="1004" name="tmp_110_fu_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="43" slack="0"/>
<pin id="1864" dir="0" index="1" bw="26" slack="0"/>
<pin id="1865" dir="0" index="2" bw="1" slack="0"/>
<pin id="1866" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_110/12 "/>
</bind>
</comp>

<comp id="1870" class="1004" name="tmp_111_fu_1870">
<pin_list>
<pin id="1871" dir="0" index="0" bw="36" slack="1"/>
<pin id="1872" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_111/12 "/>
</bind>
</comp>

<comp id="1873" class="1004" name="p_Val2_20_fu_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="36" slack="0"/>
<pin id="1875" dir="0" index="1" bw="45" slack="0"/>
<pin id="1876" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20/12 "/>
</bind>
</comp>

<comp id="1879" class="1004" name="p_Val2_20_cast2_fu_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="36" slack="0"/>
<pin id="1881" dir="0" index="1" bw="43" slack="0"/>
<pin id="1882" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_cast2/12 "/>
</bind>
</comp>

<comp id="1885" class="1004" name="p_Val2_20_cast_fu_1885">
<pin_list>
<pin id="1886" dir="0" index="0" bw="36" slack="0"/>
<pin id="1887" dir="0" index="1" bw="44" slack="0"/>
<pin id="1888" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_20_cast/12 "/>
</bind>
</comp>

<comp id="1891" class="1004" name="tmp_150_fu_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="1" slack="0"/>
<pin id="1893" dir="0" index="1" bw="45" slack="0"/>
<pin id="1894" dir="0" index="2" bw="7" slack="0"/>
<pin id="1895" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_150/12 "/>
</bind>
</comp>

<comp id="1899" class="1004" name="r_exp_V_fu_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="1" slack="0"/>
<pin id="1901" dir="0" index="1" bw="10" slack="3"/>
<pin id="1902" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/12 "/>
</bind>
</comp>

<comp id="1904" class="1004" name="r_exp_V_2_fu_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="1" slack="0"/>
<pin id="1906" dir="0" index="1" bw="10" slack="3"/>
<pin id="1907" dir="0" index="2" bw="10" slack="0"/>
<pin id="1908" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/12 "/>
</bind>
</comp>

<comp id="1911" class="1004" name="tmp_151_fu_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="3" slack="0"/>
<pin id="1913" dir="0" index="1" bw="10" slack="0"/>
<pin id="1914" dir="0" index="2" bw="4" slack="0"/>
<pin id="1915" dir="0" index="3" bw="5" slack="0"/>
<pin id="1916" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_151/12 "/>
</bind>
</comp>

<comp id="1921" class="1004" name="icmp_fu_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="3" slack="0"/>
<pin id="1923" dir="0" index="1" bw="1" slack="0"/>
<pin id="1924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/12 "/>
</bind>
</comp>

<comp id="1927" class="1004" name="or_cond1_fu_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="1" slack="4"/>
<pin id="1929" dir="0" index="1" bw="1" slack="0"/>
<pin id="1930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/12 "/>
</bind>
</comp>

<comp id="1932" class="1004" name="tmp_116_fu_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="10" slack="0"/>
<pin id="1934" dir="0" index="1" bw="8" slack="0"/>
<pin id="1935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_116/12 "/>
</bind>
</comp>

<comp id="1938" class="1004" name="tmp_117_fu_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="23" slack="0"/>
<pin id="1940" dir="0" index="1" bw="44" slack="0"/>
<pin id="1941" dir="0" index="2" bw="6" slack="0"/>
<pin id="1942" dir="0" index="3" bw="7" slack="0"/>
<pin id="1943" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_117/12 "/>
</bind>
</comp>

<comp id="1948" class="1004" name="tmp_118_fu_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="23" slack="0"/>
<pin id="1950" dir="0" index="1" bw="43" slack="0"/>
<pin id="1951" dir="0" index="2" bw="6" slack="0"/>
<pin id="1952" dir="0" index="3" bw="7" slack="0"/>
<pin id="1953" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_118/12 "/>
</bind>
</comp>

<comp id="1958" class="1004" name="loc_V_7_fu_1958">
<pin_list>
<pin id="1959" dir="0" index="0" bw="1" slack="0"/>
<pin id="1960" dir="0" index="1" bw="23" slack="0"/>
<pin id="1961" dir="0" index="2" bw="23" slack="0"/>
<pin id="1962" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="loc_V_7/12 "/>
</bind>
</comp>

<comp id="1966" class="1004" name="tmp_153_fu_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="10" slack="0"/>
<pin id="1968" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_153/12 "/>
</bind>
</comp>

<comp id="1970" class="1004" name="out_exp_V_fu_1970">
<pin_list>
<pin id="1971" dir="0" index="0" bw="8" slack="0"/>
<pin id="1972" dir="0" index="1" bw="8" slack="0"/>
<pin id="1973" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/12 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="p_Result_80_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="32" slack="0"/>
<pin id="1978" dir="0" index="1" bw="1" slack="5"/>
<pin id="1979" dir="0" index="2" bw="8" slack="0"/>
<pin id="1980" dir="0" index="3" bw="23" slack="0"/>
<pin id="1981" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_80/12 "/>
</bind>
</comp>

<comp id="1985" class="1004" name="sel_tmp14_fu_1985">
<pin_list>
<pin id="1986" dir="0" index="0" bw="1" slack="5"/>
<pin id="1987" dir="0" index="1" bw="31" slack="0"/>
<pin id="1988" dir="0" index="2" bw="32" slack="0"/>
<pin id="1989" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp14/12 "/>
</bind>
</comp>

<comp id="1992" class="1004" name="sel_tmp17_demorgan_fu_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="1" slack="5"/>
<pin id="1994" dir="0" index="1" bw="1" slack="5"/>
<pin id="1995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp17_demorgan/12 "/>
</bind>
</comp>

<comp id="1996" class="1004" name="sel_tmp18_fu_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="1" slack="0"/>
<pin id="1998" dir="0" index="1" bw="32" slack="0"/>
<pin id="1999" dir="0" index="2" bw="32" slack="0"/>
<pin id="2000" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp18/12 "/>
</bind>
</comp>

<comp id="2004" class="1004" name="sel_tmp19_fu_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="1" slack="5"/>
<pin id="2006" dir="0" index="1" bw="1" slack="0"/>
<pin id="2007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp19/12 "/>
</bind>
</comp>

<comp id="2009" class="1004" name="sel_tmp20_fu_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="1" slack="5"/>
<pin id="2011" dir="0" index="1" bw="1" slack="0"/>
<pin id="2012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp20/12 "/>
</bind>
</comp>

<comp id="2014" class="1004" name="sel_tmp21_fu_2014">
<pin_list>
<pin id="2015" dir="0" index="0" bw="1" slack="0"/>
<pin id="2016" dir="0" index="1" bw="1" slack="5"/>
<pin id="2017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp21/12 "/>
</bind>
</comp>

<comp id="2019" class="1004" name="sel_tmp22_fu_2019">
<pin_list>
<pin id="2020" dir="0" index="0" bw="1" slack="0"/>
<pin id="2021" dir="0" index="1" bw="32" slack="0"/>
<pin id="2022" dir="0" index="2" bw="32" slack="0"/>
<pin id="2023" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp22/12 "/>
</bind>
</comp>

<comp id="2027" class="1004" name="sel_tmp25_fu_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="1" slack="5"/>
<pin id="2029" dir="0" index="1" bw="1" slack="0"/>
<pin id="2030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp25/12 "/>
</bind>
</comp>

<comp id="2032" class="1004" name="sel_tmp26_fu_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="1" slack="0"/>
<pin id="2034" dir="0" index="1" bw="1" slack="0"/>
<pin id="2035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp26/12 "/>
</bind>
</comp>

<comp id="2038" class="1004" name="sel_tmp27_fu_2038">
<pin_list>
<pin id="2039" dir="0" index="0" bw="1" slack="5"/>
<pin id="2040" dir="0" index="1" bw="1" slack="0"/>
<pin id="2041" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp27/12 "/>
</bind>
</comp>

<comp id="2043" class="1004" name="sel_tmp28_fu_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="1" slack="0"/>
<pin id="2045" dir="0" index="1" bw="1" slack="0"/>
<pin id="2046" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp28/12 "/>
</bind>
</comp>

<comp id="2049" class="1004" name="sel_tmp29_fu_2049">
<pin_list>
<pin id="2050" dir="0" index="0" bw="1" slack="0"/>
<pin id="2051" dir="0" index="1" bw="32" slack="0"/>
<pin id="2052" dir="0" index="2" bw="32" slack="0"/>
<pin id="2053" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp29/12 "/>
</bind>
</comp>

<comp id="2057" class="1004" name="sel_tmp34_fu_2057">
<pin_list>
<pin id="2058" dir="0" index="0" bw="1" slack="0"/>
<pin id="2059" dir="0" index="1" bw="1" slack="5"/>
<pin id="2060" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp34/12 "/>
</bind>
</comp>

<comp id="2062" class="1004" name="sel_tmp35_fu_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="1" slack="5"/>
<pin id="2064" dir="0" index="1" bw="1" slack="0"/>
<pin id="2065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp35/12 "/>
</bind>
</comp>

<comp id="2067" class="1004" name="sel_tmp36_fu_2067">
<pin_list>
<pin id="2068" dir="0" index="0" bw="1" slack="0"/>
<pin id="2069" dir="0" index="1" bw="1" slack="0"/>
<pin id="2070" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp36/12 "/>
</bind>
</comp>

<comp id="2073" class="1004" name="sel_tmp37_fu_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="1" slack="0"/>
<pin id="2075" dir="0" index="1" bw="32" slack="0"/>
<pin id="2076" dir="0" index="2" bw="32" slack="0"/>
<pin id="2077" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp37/12 "/>
</bind>
</comp>

<comp id="2081" class="1004" name="sel_tmp43_fu_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="1" slack="0"/>
<pin id="2083" dir="0" index="1" bw="1" slack="5"/>
<pin id="2084" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp43/12 "/>
</bind>
</comp>

<comp id="2086" class="1004" name="sel_tmp44_fu_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="1" slack="5"/>
<pin id="2088" dir="0" index="1" bw="1" slack="0"/>
<pin id="2089" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp44/12 "/>
</bind>
</comp>

<comp id="2091" class="1004" name="sel_tmp46_fu_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="1" slack="5"/>
<pin id="2093" dir="0" index="1" bw="1" slack="0"/>
<pin id="2094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp46/12 "/>
</bind>
</comp>

<comp id="2096" class="1004" name="sel_tmp47_fu_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="1" slack="5"/>
<pin id="2098" dir="0" index="1" bw="1" slack="0"/>
<pin id="2099" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp47/12 "/>
</bind>
</comp>

<comp id="2101" class="1004" name="sel_tmp48_fu_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="1" slack="0"/>
<pin id="2103" dir="0" index="1" bw="1" slack="0"/>
<pin id="2104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp48/12 "/>
</bind>
</comp>

<comp id="2107" class="1004" name="sel_tmp49_fu_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="1" slack="0"/>
<pin id="2109" dir="0" index="1" bw="1" slack="0"/>
<pin id="2110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp49/12 "/>
</bind>
</comp>

<comp id="2113" class="1004" name="tmp94_fu_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="1" slack="0"/>
<pin id="2115" dir="0" index="1" bw="1" slack="0"/>
<pin id="2116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp94/12 "/>
</bind>
</comp>

<comp id="2119" class="1004" name="sel_tmp50_fu_2119">
<pin_list>
<pin id="2120" dir="0" index="0" bw="1" slack="0"/>
<pin id="2121" dir="0" index="1" bw="1" slack="0"/>
<pin id="2122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp50/12 "/>
</bind>
</comp>

<comp id="2125" class="1004" name="sel_tmp51_fu_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="1" slack="0"/>
<pin id="2127" dir="0" index="1" bw="32" slack="0"/>
<pin id="2128" dir="0" index="2" bw="32" slack="0"/>
<pin id="2129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp51/12 "/>
</bind>
</comp>

<comp id="2133" class="1004" name="tmp95_fu_2133">
<pin_list>
<pin id="2134" dir="0" index="0" bw="1" slack="5"/>
<pin id="2135" dir="0" index="1" bw="1" slack="0"/>
<pin id="2136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp95/12 "/>
</bind>
</comp>

<comp id="2138" class="1004" name="sel_tmp63_fu_2138">
<pin_list>
<pin id="2139" dir="0" index="0" bw="1" slack="0"/>
<pin id="2140" dir="0" index="1" bw="1" slack="0"/>
<pin id="2141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp63/12 "/>
</bind>
</comp>

<comp id="2144" class="1004" name="sel_tmp64_fu_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="1" slack="0"/>
<pin id="2146" dir="0" index="1" bw="32" slack="0"/>
<pin id="2147" dir="0" index="2" bw="32" slack="0"/>
<pin id="2148" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp64/12 "/>
</bind>
</comp>

<comp id="2152" class="1004" name="sel_tmp_fu_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="1" slack="0"/>
<pin id="2154" dir="0" index="1" bw="1" slack="0"/>
<pin id="2155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/12 "/>
</bind>
</comp>

<comp id="2158" class="1004" name="sel_tmp71_fu_2158">
<pin_list>
<pin id="2159" dir="0" index="0" bw="1" slack="5"/>
<pin id="2160" dir="0" index="1" bw="1" slack="0"/>
<pin id="2161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp71/12 "/>
</bind>
</comp>

<comp id="2163" class="1004" name="sel_tmp76_demorgan_fu_2163">
<pin_list>
<pin id="2164" dir="0" index="0" bw="1" slack="5"/>
<pin id="2165" dir="0" index="1" bw="1" slack="0"/>
<pin id="2166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp76_demorgan/12 "/>
</bind>
</comp>

<comp id="2168" class="1004" name="sel_tmp72_fu_2168">
<pin_list>
<pin id="2169" dir="0" index="0" bw="1" slack="0"/>
<pin id="2170" dir="0" index="1" bw="1" slack="0"/>
<pin id="2171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp72/12 "/>
</bind>
</comp>

<comp id="2174" class="1004" name="sel_tmp73_fu_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="1" slack="0"/>
<pin id="2176" dir="0" index="1" bw="1" slack="0"/>
<pin id="2177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp73/12 "/>
</bind>
</comp>

<comp id="2180" class="1004" name="tmp96_fu_2180">
<pin_list>
<pin id="2181" dir="0" index="0" bw="1" slack="0"/>
<pin id="2182" dir="0" index="1" bw="1" slack="0"/>
<pin id="2183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp96/12 "/>
</bind>
</comp>

<comp id="2186" class="1004" name="sel_tmp74_fu_2186">
<pin_list>
<pin id="2187" dir="0" index="0" bw="1" slack="0"/>
<pin id="2188" dir="0" index="1" bw="1" slack="0"/>
<pin id="2189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp74/12 "/>
</bind>
</comp>

<comp id="2192" class="1004" name="p_1_in_fu_2192">
<pin_list>
<pin id="2193" dir="0" index="0" bw="1" slack="0"/>
<pin id="2194" dir="0" index="1" bw="32" slack="0"/>
<pin id="2195" dir="0" index="2" bw="32" slack="0"/>
<pin id="2196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1_in/12 "/>
</bind>
</comp>

<comp id="2200" class="1004" name="p_1_fu_2200">
<pin_list>
<pin id="2201" dir="0" index="0" bw="32" slack="0"/>
<pin id="2202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_1/12 "/>
</bind>
</comp>

<comp id="2204" class="1007" name="grp_fu_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="25" slack="0"/>
<pin id="2206" dir="0" index="1" bw="13" slack="0"/>
<pin id="2207" dir="0" index="2" bw="16" slack="0"/>
<pin id="2208" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_Val2_14/9 r_V_6/9 "/>
</bind>
</comp>

<comp id="2215" class="1007" name="p_Val2_19_fu_2215">
<pin_list>
<pin id="2216" dir="0" index="0" bw="18" slack="0"/>
<pin id="2217" dir="0" index="1" bw="18" slack="0"/>
<pin id="2218" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_19/11 "/>
</bind>
</comp>

<comp id="2221" class="1005" name="exp_read_reg_2221">
<pin_list>
<pin id="2222" dir="0" index="0" bw="32" slack="6"/>
<pin id="2223" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="exp_read "/>
</bind>
</comp>

<comp id="2226" class="1005" name="p_Result_s_reg_2226">
<pin_list>
<pin id="2227" dir="0" index="0" bw="1" slack="6"/>
<pin id="2228" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="2232" class="1005" name="loc_V_reg_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="8" slack="4"/>
<pin id="2234" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="loc_V "/>
</bind>
</comp>

<comp id="2239" class="1005" name="loc_V_4_reg_2239">
<pin_list>
<pin id="2240" dir="0" index="0" bw="23" slack="1"/>
<pin id="2241" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_4 "/>
</bind>
</comp>

<comp id="2247" class="1005" name="tmp_139_reg_2247">
<pin_list>
<pin id="2248" dir="0" index="0" bw="1" slack="1"/>
<pin id="2249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_139 "/>
</bind>
</comp>

<comp id="2253" class="1005" name="pow_reduce_anonymo_12_reg_2253">
<pin_list>
<pin id="2254" dir="0" index="0" bw="6" slack="1"/>
<pin id="2255" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_12 "/>
</bind>
</comp>

<comp id="2258" class="1005" name="pow_reduce_anonymo_13_reg_2258">
<pin_list>
<pin id="2259" dir="0" index="0" bw="6" slack="1"/>
<pin id="2260" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_13 "/>
</bind>
</comp>

<comp id="2263" class="1005" name="tmp_27_reg_2263">
<pin_list>
<pin id="2264" dir="0" index="0" bw="1" slack="5"/>
<pin id="2265" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="2269" class="1005" name="tmp_i2_reg_2269">
<pin_list>
<pin id="2270" dir="0" index="0" bw="1" slack="5"/>
<pin id="2271" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_i2 "/>
</bind>
</comp>

<comp id="2274" class="1005" name="log_sum_V_reg_2274">
<pin_list>
<pin id="2275" dir="0" index="0" bw="56" slack="4"/>
<pin id="2276" dir="1" index="1" bw="56" slack="4"/>
</pin_list>
<bind>
<opset="log_sum_V "/>
</bind>
</comp>

<comp id="2279" class="1005" name="p_Val2_2_reg_2279">
<pin_list>
<pin id="2280" dir="0" index="0" bw="25" slack="1"/>
<pin id="2281" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="2284" class="1005" name="p_Val2_s_reg_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="4" slack="1"/>
<pin id="2286" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="2290" class="1005" name="p_Val2_21_reg_2290">
<pin_list>
<pin id="2291" dir="0" index="0" bw="45" slack="1"/>
<pin id="2292" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21 "/>
</bind>
</comp>

<comp id="2295" class="1005" name="p_Val2_56_reg_2295">
<pin_list>
<pin id="2296" dir="0" index="0" bw="41" slack="1"/>
<pin id="2297" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_56 "/>
</bind>
</comp>

<comp id="2301" class="1005" name="p_Val2_72_reg_2301">
<pin_list>
<pin id="2302" dir="0" index="0" bw="6" slack="1"/>
<pin id="2303" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_72 "/>
</bind>
</comp>

<comp id="2307" class="1005" name="tmp_112_reg_2307">
<pin_list>
<pin id="2308" dir="0" index="0" bw="35" slack="1"/>
<pin id="2309" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="tmp_112 "/>
</bind>
</comp>

<comp id="2312" class="1005" name="p_Val2_58_reg_2312">
<pin_list>
<pin id="2313" dir="0" index="0" bw="44" slack="1"/>
<pin id="2314" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_58 "/>
</bind>
</comp>

<comp id="2318" class="1005" name="p_Val2_73_reg_2318">
<pin_list>
<pin id="2319" dir="0" index="0" bw="6" slack="1"/>
<pin id="2320" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_73 "/>
</bind>
</comp>

<comp id="2324" class="1005" name="tmp_113_reg_2324">
<pin_list>
<pin id="2325" dir="0" index="0" bw="38" slack="1"/>
<pin id="2326" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_113 "/>
</bind>
</comp>

<comp id="2329" class="1005" name="tmp_s_reg_2329">
<pin_list>
<pin id="2330" dir="0" index="0" bw="1" slack="2"/>
<pin id="2331" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2334" class="1005" name="tmp_i1_194_reg_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="1" slack="2"/>
<pin id="2336" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_i1_194 "/>
</bind>
</comp>

<comp id="2340" class="1005" name="tmp_31_reg_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="1" slack="2"/>
<pin id="2342" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="2347" class="1005" name="tmp_136_reg_2347">
<pin_list>
<pin id="2348" dir="0" index="0" bw="1" slack="2"/>
<pin id="2349" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_136 "/>
</bind>
</comp>

<comp id="2352" class="1005" name="tmp_138_reg_2352">
<pin_list>
<pin id="2353" dir="0" index="0" bw="1" slack="2"/>
<pin id="2354" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_138 "/>
</bind>
</comp>

<comp id="2358" class="1005" name="b_exp_2_reg_2358">
<pin_list>
<pin id="2359" dir="0" index="0" bw="9" slack="1"/>
<pin id="2360" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="b_exp_2 "/>
</bind>
</comp>

<comp id="2363" class="1005" name="pow_reduce_anonymo_14_reg_2363">
<pin_list>
<pin id="2364" dir="0" index="0" bw="4" slack="1"/>
<pin id="2365" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_14 "/>
</bind>
</comp>

<comp id="2368" class="1005" name="pow_reduce_anonymo_15_reg_2368">
<pin_list>
<pin id="2369" dir="0" index="0" bw="6" slack="1"/>
<pin id="2370" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_15 "/>
</bind>
</comp>

<comp id="2373" class="1005" name="pow_reduce_anonymo_16_reg_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="6" slack="1"/>
<pin id="2375" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_16 "/>
</bind>
</comp>

<comp id="2378" class="1005" name="tmp_114_reg_2378">
<pin_list>
<pin id="2379" dir="0" index="0" bw="39" slack="1"/>
<pin id="2380" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="tmp_114 "/>
</bind>
</comp>

<comp id="2383" class="1005" name="ssdm_int_V_write_ass_3_reg_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="23" slack="1"/>
<pin id="2385" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="ssdm_int_V_write_ass_3 "/>
</bind>
</comp>

<comp id="2388" class="1005" name="tmp_60_reg_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="40" slack="1"/>
<pin id="2390" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="2393" class="1005" name="p_Val2_22_reg_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="66" slack="1"/>
<pin id="2395" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_22 "/>
</bind>
</comp>

<comp id="2398" class="1005" name="loc_V_5_reg_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="8" slack="1"/>
<pin id="2400" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_5 "/>
</bind>
</comp>

<comp id="2403" class="1005" name="m_exp_reg_2403">
<pin_list>
<pin id="2404" dir="0" index="0" bw="9" slack="1"/>
<pin id="2405" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m_exp "/>
</bind>
</comp>

<comp id="2409" class="1005" name="x_is_n1_reg_2409">
<pin_list>
<pin id="2410" dir="0" index="0" bw="1" slack="5"/>
<pin id="2411" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="x_is_n1 "/>
</bind>
</comp>

<comp id="2415" class="1005" name="isNeg_reg_2415">
<pin_list>
<pin id="2416" dir="0" index="0" bw="1" slack="1"/>
<pin id="2417" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="2422" class="1005" name="tmp_38_reg_2422">
<pin_list>
<pin id="2423" dir="0" index="0" bw="1" slack="5"/>
<pin id="2424" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="2429" class="1005" name="tmp_50_reg_2429">
<pin_list>
<pin id="2430" dir="0" index="0" bw="1" slack="5"/>
<pin id="2431" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="2435" class="1005" name="tmp_54_reg_2435">
<pin_list>
<pin id="2436" dir="0" index="0" bw="1" slack="5"/>
<pin id="2437" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_54 "/>
</bind>
</comp>

<comp id="2443" class="1005" name="r_sign_reg_2443">
<pin_list>
<pin id="2444" dir="0" index="0" bw="1" slack="5"/>
<pin id="2445" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="r_sign "/>
</bind>
</comp>

<comp id="2451" class="1005" name="tmp_66_reg_2451">
<pin_list>
<pin id="2452" dir="0" index="0" bw="1" slack="5"/>
<pin id="2453" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="2457" class="1005" name="tmp_73_reg_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="1" slack="5"/>
<pin id="2459" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="2463" class="1005" name="p_Val2_10_reg_2463">
<pin_list>
<pin id="2464" dir="0" index="0" bw="67" slack="1"/>
<pin id="2465" dir="1" index="1" bw="67" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="2471" class="1005" name="tmp_152_reg_2471">
<pin_list>
<pin id="2472" dir="0" index="0" bw="1" slack="5"/>
<pin id="2473" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_152 "/>
</bind>
</comp>

<comp id="2477" class="1005" name="p_Val2_12_reg_2477">
<pin_list>
<pin id="2478" dir="0" index="0" bw="36" slack="2"/>
<pin id="2479" dir="1" index="1" bw="36" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="2482" class="1005" name="p_Val2_13_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="13" slack="1"/>
<pin id="2484" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="2487" class="1005" name="tmp_144_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="1" slack="1"/>
<pin id="2489" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_144 "/>
</bind>
</comp>

<comp id="2492" class="1005" name="tmp_115_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="1" slack="4"/>
<pin id="2494" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_115 "/>
</bind>
</comp>

<comp id="2497" class="1005" name="r_exp_V_3_reg_2497">
<pin_list>
<pin id="2498" dir="0" index="0" bw="10" slack="1"/>
<pin id="2499" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_3 "/>
</bind>
</comp>

<comp id="2504" class="1005" name="p_Val2_63_reg_2504">
<pin_list>
<pin id="2505" dir="0" index="0" bw="18" slack="1"/>
<pin id="2506" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_63 "/>
</bind>
</comp>

<comp id="2509" class="1005" name="pow_reduce_anonymo_17_reg_2509">
<pin_list>
<pin id="2510" dir="0" index="0" bw="9" slack="1"/>
<pin id="2511" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_17 "/>
</bind>
</comp>

<comp id="2514" class="1005" name="pow_reduce_anonymo_18_reg_2514">
<pin_list>
<pin id="2515" dir="0" index="0" bw="5" slack="1"/>
<pin id="2516" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="pow_reduce_anonymo_18 "/>
</bind>
</comp>

<comp id="2519" class="1005" name="p_Val2_65_reg_2519">
<pin_list>
<pin id="2520" dir="0" index="0" bw="27" slack="1"/>
<pin id="2521" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_65 "/>
</bind>
</comp>

<comp id="2524" class="1005" name="p_Val2_19_reg_2524">
<pin_list>
<pin id="2525" dir="0" index="0" bw="36" slack="1"/>
<pin id="2526" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="294"><net_src comp="18" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="2" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="18" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="0" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="4" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="36" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="6" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="8" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="328" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="10" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="36" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="341" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="12" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="36" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="354" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="14" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="367" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="16" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="380" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="296" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="20" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="22" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="411"><net_src comp="24" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="393" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="26" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="28" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="418"><net_src comp="393" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="20" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="393" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="30" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="433"><net_src comp="32" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="393" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="34" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="30" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="440"><net_src comp="427" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="447"><net_src comp="38" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="38" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="40" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="42" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="44" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="467"><net_src comp="46" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="42" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="469" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="479"><net_src comp="453" pin="4"/><net_sink comp="473" pin=2"/></net>

<net id="483"><net_src comp="309" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="473" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="48" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="50" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="52" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="503"><net_src comp="484" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="54" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="484" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="52" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="518"><net_src comp="56" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="58" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="484" pin="2"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="60" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="528"><net_src comp="62" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="58" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="484" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="64" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="535"><net_src comp="512" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="504" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="522" pin="4"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="532" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="66" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="500" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="68" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="536" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="552" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="70" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="64" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="579"><net_src comp="566" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="573" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="592"><net_src comp="580" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="586" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="605"><net_src comp="72" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="606"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="607"><net_src comp="74" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="608"><net_src comp="76" pin="0"/><net_sink comp="599" pin=3"/></net>

<net id="615"><net_src comp="78" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="593" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="617"><net_src comp="80" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="618"><net_src comp="76" pin="0"/><net_sink comp="609" pin=3"/></net>

<net id="625"><net_src comp="82" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="593" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="627"><net_src comp="74" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="628"><net_src comp="84" pin="0"/><net_sink comp="619" pin=3"/></net>

<net id="634"><net_src comp="86" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="88" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="90" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="64" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="646"><net_src comp="636" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="629" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="643" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="667"><net_src comp="657" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="651" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="92" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="663" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="44" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="684"><net_src comp="673" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="669" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="697"><net_src comp="94" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="685" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="96" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="700"><net_src comp="98" pin="0"/><net_sink comp="691" pin=3"/></net>

<net id="707"><net_src comp="100" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="685" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="102" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="98" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="717"><net_src comp="104" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="685" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="719"><net_src comp="96" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="720"><net_src comp="76" pin="0"/><net_sink comp="711" pin=3"/></net>

<net id="728"><net_src comp="106" pin="0"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="721" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="108" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="110" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="745"><net_src comp="112" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="114" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="724" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="116" pin="0"/><net_sink comp="746" pin=2"/></net>

<net id="759"><net_src comp="114" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="760"><net_src comp="724" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="761"><net_src comp="116" pin="0"/><net_sink comp="754" pin=2"/></net>

<net id="766"><net_src comp="118" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="721" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="762" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="774"><net_src comp="724" pin="2"/><net_sink comp="768" pin=2"/></net>

<net id="778"><net_src comp="775" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="782"><net_src comp="779" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="788"><net_src comp="120" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="789"><net_src comp="122" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="795"><net_src comp="124" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="126" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="800"><net_src comp="790" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="783" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="801" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="797" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="821"><net_src comp="811" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="814" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="826"><net_src comp="805" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="832"><net_src comp="128" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="817" pin="2"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="130" pin="0"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="827" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="823" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="845" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="855"><net_src comp="132" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="839" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="857"><net_src comp="52" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="858"><net_src comp="134" pin="0"/><net_sink comp="849" pin=3"/></net>

<net id="865"><net_src comp="136" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="839" pin="2"/><net_sink comp="859" pin=1"/></net>

<net id="867"><net_src comp="138" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="868"><net_src comp="134" pin="0"/><net_sink comp="859" pin=3"/></net>

<net id="876"><net_src comp="140" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="869" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="881"><net_src comp="335" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="348" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="889"><net_src comp="361" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="894"><net_src comp="878" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="899"><net_src comp="886" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="882" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="890" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="901" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="914"><net_src comp="905" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="922"><net_src comp="915" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="915" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="930"><net_src comp="142" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="918" pin="2"/><net_sink comp="924" pin=1"/></net>

<net id="932"><net_src comp="144" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="933"><net_src comp="146" pin="0"/><net_sink comp="924" pin=3"/></net>

<net id="939"><net_src comp="148" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="126" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="944"><net_src comp="934" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="924" pin="4"/><net_sink comp="945" pin=0"/></net>

<net id="953"><net_src comp="941" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="945" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="961"><net_src comp="150" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="949" pin="2"/><net_sink comp="955" pin=1"/></net>

<net id="963"><net_src comp="52" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="964"><net_src comp="152" pin="0"/><net_sink comp="955" pin=3"/></net>

<net id="970"><net_src comp="154" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="872" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="972"><net_src comp="156" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="976"><net_src comp="965" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="980"><net_src comp="911" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="973" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="977" pin="1"/><net_sink comp="981" pin=1"/></net>

<net id="995"><net_src comp="20" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="987" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="997"><net_src comp="22" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="1004"><net_src comp="24" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1005"><net_src comp="987" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1006"><net_src comp="26" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1007"><net_src comp="28" pin="0"/><net_sink comp="998" pin=3"/></net>

<net id="1011"><net_src comp="987" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="998" pin="4"/><net_sink comp="1012" pin=0"/></net>

<net id="1020"><net_src comp="106" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="1012" pin="1"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="998" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="112" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1036"><net_src comp="42" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1041"><net_src comp="1028" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1032" pin="2"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="1028" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1052"><net_src comp="998" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="110" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1058"><net_src comp="1008" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="38" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1064"><net_src comp="1048" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="1054" pin="2"/><net_sink comp="1060" pin=1"/></net>

<net id="1070"><net_src comp="1008" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="38" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1076"><net_src comp="1048" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1077"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=1"/></net>

<net id="1090"><net_src comp="1082" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="1032" pin="2"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1101"><net_src comp="1092" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="42" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1109"><net_src comp="158" pin="0"/><net_sink comp="1103" pin=0"/></net>

<net id="1110"><net_src comp="987" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1111"><net_src comp="26" pin="0"/><net_sink comp="1103" pin=2"/></net>

<net id="1112"><net_src comp="160" pin="0"/><net_sink comp="1103" pin=3"/></net>

<net id="1117"><net_src comp="162" pin="0"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="1103" pin="4"/><net_sink comp="1113" pin=1"/></net>

<net id="1122"><net_src comp="1113" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1127"><net_src comp="164" pin="0"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="1119" pin="1"/><net_sink comp="1123" pin=1"/></net>

<net id="1133"><net_src comp="1008" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="1123" pin="2"/><net_sink comp="1129" pin=1"/></net>

<net id="1139"><net_src comp="1129" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="38" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1146"><net_src comp="114" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="1016" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="116" pin="0"/><net_sink comp="1141" pin=2"/></net>

<net id="1153"><net_src comp="1141" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="1135" pin="2"/><net_sink comp="1149" pin=1"/></net>

<net id="1159"><net_src comp="1043" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="1060" pin="2"/><net_sink comp="1155" pin=1"/></net>

<net id="1165"><net_src comp="1037" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="1155" pin="2"/><net_sink comp="1161" pin=1"/></net>

<net id="1171"><net_src comp="1161" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="1022" pin="2"/><net_sink comp="1167" pin=1"/></net>

<net id="1177"><net_src comp="1060" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="42" pin="0"/><net_sink comp="1173" pin=1"/></net>

<net id="1183"><net_src comp="1097" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1184"><net_src comp="1173" pin="2"/><net_sink comp="1179" pin=1"/></net>

<net id="1189"><net_src comp="1016" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="166" pin="0"/><net_sink comp="1185" pin=1"/></net>

<net id="1195"><net_src comp="1149" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="1185" pin="2"/><net_sink comp="1191" pin=1"/></net>

<net id="1201"><net_src comp="1191" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="1179" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="1072" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="1197" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1213"><net_src comp="1203" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="1078" pin="2"/><net_sink comp="1209" pin=1"/></net>

<net id="1220"><net_src comp="168" pin="0"/><net_sink comp="1215" pin=0"/></net>

<net id="1221"><net_src comp="170" pin="0"/><net_sink comp="1215" pin=1"/></net>

<net id="1222"><net_src comp="1209" pin="2"/><net_sink comp="1215" pin=2"/></net>

<net id="1227"><net_src comp="1215" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="172" pin="0"/><net_sink comp="1223" pin=1"/></net>

<net id="1233"><net_src comp="990" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="42" pin="0"/><net_sink comp="1229" pin=1"/></net>

<net id="1239"><net_src comp="1060" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="1229" pin="2"/><net_sink comp="1235" pin=1"/></net>

<net id="1245"><net_src comp="1060" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="990" pin="3"/><net_sink comp="1241" pin=1"/></net>

<net id="1251"><net_src comp="42" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1256"><net_src comp="1016" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="108" pin="0"/><net_sink comp="1252" pin=1"/></net>

<net id="1262"><net_src comp="1016" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="108" pin="0"/><net_sink comp="1258" pin=1"/></net>

<net id="1268"><net_src comp="1016" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="174" pin="0"/><net_sink comp="1264" pin=1"/></net>

<net id="1274"><net_src comp="176" pin="0"/><net_sink comp="1270" pin=0"/></net>

<net id="1275"><net_src comp="1012" pin="1"/><net_sink comp="1270" pin=1"/></net>

<net id="1279"><net_src comp="1270" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1285"><net_src comp="178" pin="0"/><net_sink comp="1280" pin=0"/></net>

<net id="1286"><net_src comp="1008" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1287"><net_src comp="1276" pin="1"/><net_sink comp="1280" pin=2"/></net>

<net id="1292"><net_src comp="1252" pin="2"/><net_sink comp="1288" pin=0"/></net>

<net id="1293"><net_src comp="42" pin="0"/><net_sink comp="1288" pin=1"/></net>

<net id="1298"><net_src comp="1258" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1299"><net_src comp="1264" pin="2"/><net_sink comp="1294" pin=1"/></net>

<net id="1304"><net_src comp="1280" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="1288" pin="2"/><net_sink comp="1300" pin=1"/></net>

<net id="1310"><net_src comp="1300" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="1294" pin="2"/><net_sink comp="1306" pin=1"/></net>

<net id="1316"><net_src comp="1252" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="1306" pin="2"/><net_sink comp="1312" pin=1"/></net>

<net id="1322"><net_src comp="1312" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1323"><net_src comp="1097" pin="2"/><net_sink comp="1318" pin=1"/></net>

<net id="1328"><net_src comp="1235" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1329"><net_src comp="1247" pin="2"/><net_sink comp="1324" pin=1"/></net>

<net id="1334"><net_src comp="1241" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1339"><net_src comp="990" pin="3"/><net_sink comp="1335" pin=1"/></net>

<net id="1344"><net_src comp="1082" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1345"><net_src comp="1229" pin="2"/><net_sink comp="1340" pin=1"/></net>

<net id="1350"><net_src comp="1335" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="1340" pin="2"/><net_sink comp="1346" pin=1"/></net>

<net id="1356"><net_src comp="1324" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1357"><net_src comp="1330" pin="2"/><net_sink comp="1352" pin=1"/></net>

<net id="1362"><net_src comp="1352" pin="2"/><net_sink comp="1358" pin=0"/></net>

<net id="1363"><net_src comp="1346" pin="2"/><net_sink comp="1358" pin=1"/></net>

<net id="1369"><net_src comp="168" pin="0"/><net_sink comp="1364" pin=0"/></net>

<net id="1370"><net_src comp="170" pin="0"/><net_sink comp="1364" pin=1"/></net>

<net id="1371"><net_src comp="1358" pin="2"/><net_sink comp="1364" pin=2"/></net>

<net id="1376"><net_src comp="1364" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="172" pin="0"/><net_sink comp="1372" pin=1"/></net>

<net id="1382"><net_src comp="1235" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1387"><net_src comp="1241" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1388"><net_src comp="1247" pin="2"/><net_sink comp="1383" pin=1"/></net>

<net id="1393"><net_src comp="1229" pin="2"/><net_sink comp="1389" pin=1"/></net>

<net id="1398"><net_src comp="1082" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1399"><net_src comp="990" pin="3"/><net_sink comp="1394" pin=1"/></net>

<net id="1404"><net_src comp="1394" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1405"><net_src comp="1389" pin="2"/><net_sink comp="1400" pin=1"/></net>

<net id="1410"><net_src comp="1378" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1411"><net_src comp="1383" pin="2"/><net_sink comp="1406" pin=1"/></net>

<net id="1416"><net_src comp="1406" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1417"><net_src comp="1400" pin="2"/><net_sink comp="1412" pin=1"/></net>

<net id="1423"><net_src comp="168" pin="0"/><net_sink comp="1418" pin=0"/></net>

<net id="1424"><net_src comp="170" pin="0"/><net_sink comp="1418" pin=1"/></net>

<net id="1425"><net_src comp="1412" pin="2"/><net_sink comp="1418" pin=2"/></net>

<net id="1430"><net_src comp="1418" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1431"><net_src comp="172" pin="0"/><net_sink comp="1426" pin=1"/></net>

<net id="1441"><net_src comp="1432" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1446"><net_src comp="1438" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1447"><net_src comp="1435" pin="1"/><net_sink comp="1442" pin=1"/></net>

<net id="1454"><net_src comp="180" pin="0"/><net_sink comp="1448" pin=0"/></net>

<net id="1455"><net_src comp="1442" pin="2"/><net_sink comp="1448" pin=1"/></net>

<net id="1456"><net_src comp="30" pin="0"/><net_sink comp="1448" pin=2"/></net>

<net id="1457"><net_src comp="182" pin="0"/><net_sink comp="1448" pin=3"/></net>

<net id="1463"><net_src comp="184" pin="0"/><net_sink comp="1458" pin=0"/></net>

<net id="1464"><net_src comp="186" pin="0"/><net_sink comp="1458" pin=1"/></net>

<net id="1465"><net_src comp="1008" pin="1"/><net_sink comp="1458" pin=2"/></net>

<net id="1470"><net_src comp="188" pin="0"/><net_sink comp="1466" pin=0"/></net>

<net id="1471"><net_src comp="1458" pin="3"/><net_sink comp="1466" pin=1"/></net>

<net id="1477"><net_src comp="990" pin="3"/><net_sink comp="1472" pin=0"/></net>

<net id="1478"><net_src comp="1466" pin="2"/><net_sink comp="1472" pin=1"/></net>

<net id="1479"><net_src comp="1458" pin="3"/><net_sink comp="1472" pin=2"/></net>

<net id="1483"><net_src comp="1448" pin="4"/><net_sink comp="1480" pin=0"/></net>

<net id="1487"><net_src comp="1472" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1492"><net_src comp="1484" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1493"><net_src comp="1480" pin="1"/><net_sink comp="1488" pin=1"/></net>

<net id="1499"><net_src comp="190" pin="0"/><net_sink comp="1494" pin=0"/></net>

<net id="1500"><net_src comp="1488" pin="2"/><net_sink comp="1494" pin=1"/></net>

<net id="1501"><net_src comp="192" pin="0"/><net_sink comp="1494" pin=2"/></net>

<net id="1506"><net_src comp="194" pin="0"/><net_sink comp="1502" pin=0"/></net>

<net id="1510"><net_src comp="1502" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1514"><net_src comp="1502" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1520"><net_src comp="1507" pin="1"/><net_sink comp="1515" pin=1"/></net>

<net id="1524"><net_src comp="1515" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1528"><net_src comp="1521" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="1533"><net_src comp="1525" pin="1"/><net_sink comp="1529" pin=1"/></net>

<net id="1538"><net_src comp="1525" pin="1"/><net_sink comp="1534" pin=1"/></net>

<net id="1544"><net_src comp="1529" pin="2"/><net_sink comp="1539" pin=1"/></net>

<net id="1545"><net_src comp="1534" pin="2"/><net_sink comp="1539" pin=2"/></net>

<net id="1549"><net_src comp="1539" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1553"><net_src comp="1521" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1558"><net_src comp="1546" pin="1"/><net_sink comp="1554" pin=0"/></net>

<net id="1559"><net_src comp="1550" pin="1"/><net_sink comp="1554" pin=1"/></net>

<net id="1564"><net_src comp="1546" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1565"><net_src comp="1550" pin="1"/><net_sink comp="1560" pin=1"/></net>

<net id="1571"><net_src comp="1554" pin="2"/><net_sink comp="1566" pin=1"/></net>

<net id="1572"><net_src comp="1560" pin="2"/><net_sink comp="1566" pin=2"/></net>

<net id="1578"><net_src comp="114" pin="0"/><net_sink comp="1573" pin=0"/></net>

<net id="1579"><net_src comp="116" pin="0"/><net_sink comp="1573" pin=2"/></net>

<net id="1583"><net_src comp="1511" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1588"><net_src comp="1580" pin="1"/><net_sink comp="1584" pin=1"/></net>

<net id="1594"><net_src comp="1573" pin="3"/><net_sink comp="1589" pin=0"/></net>

<net id="1595"><net_src comp="1584" pin="2"/><net_sink comp="1589" pin=1"/></net>

<net id="1596"><net_src comp="1539" pin="3"/><net_sink comp="1589" pin=2"/></net>

<net id="1603"><net_src comp="196" pin="0"/><net_sink comp="1597" pin=0"/></net>

<net id="1604"><net_src comp="1589" pin="3"/><net_sink comp="1597" pin=1"/></net>

<net id="1605"><net_src comp="28" pin="0"/><net_sink comp="1597" pin=2"/></net>

<net id="1606"><net_src comp="198" pin="0"/><net_sink comp="1597" pin=3"/></net>

<net id="1613"><net_src comp="200" pin="0"/><net_sink comp="1607" pin=0"/></net>

<net id="1614"><net_src comp="1589" pin="3"/><net_sink comp="1607" pin=1"/></net>

<net id="1615"><net_src comp="202" pin="0"/><net_sink comp="1607" pin=2"/></net>

<net id="1616"><net_src comp="198" pin="0"/><net_sink comp="1607" pin=3"/></net>

<net id="1622"><net_src comp="190" pin="0"/><net_sink comp="1617" pin=0"/></net>

<net id="1623"><net_src comp="1589" pin="3"/><net_sink comp="1617" pin=1"/></net>

<net id="1624"><net_src comp="198" pin="0"/><net_sink comp="1617" pin=2"/></net>

<net id="1628"><net_src comp="1566" pin="3"/><net_sink comp="1625" pin=0"/></net>

<net id="1633"><net_src comp="1625" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="1642"><net_src comp="206" pin="0"/><net_sink comp="1637" pin=0"/></net>

<net id="1643"><net_src comp="208" pin="0"/><net_sink comp="1637" pin=2"/></net>

<net id="1647"><net_src comp="1637" pin="3"/><net_sink comp="1644" pin=0"/></net>

<net id="1654"><net_src comp="210" pin="0"/><net_sink comp="1648" pin=0"/></net>

<net id="1655"><net_src comp="212" pin="0"/><net_sink comp="1648" pin=2"/></net>

<net id="1656"><net_src comp="52" pin="0"/><net_sink comp="1648" pin=3"/></net>

<net id="1662"><net_src comp="54" pin="0"/><net_sink comp="1657" pin=0"/></net>

<net id="1663"><net_src comp="52" pin="0"/><net_sink comp="1657" pin=2"/></net>

<net id="1671"><net_src comp="1664" pin="1"/><net_sink comp="1667" pin=0"/></net>

<net id="1672"><net_src comp="214" pin="0"/><net_sink comp="1667" pin=1"/></net>

<net id="1677"><net_src comp="216" pin="0"/><net_sink comp="1673" pin=0"/></net>

<net id="1678"><net_src comp="1648" pin="4"/><net_sink comp="1673" pin=1"/></net>

<net id="1684"><net_src comp="1667" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1685"><net_src comp="1648" pin="4"/><net_sink comp="1679" pin=1"/></net>

<net id="1686"><net_src comp="1673" pin="2"/><net_sink comp="1679" pin=2"/></net>

<net id="1692"><net_src comp="1657" pin="3"/><net_sink comp="1687" pin=0"/></net>

<net id="1693"><net_src comp="1679" pin="3"/><net_sink comp="1687" pin=1"/></net>

<net id="1694"><net_src comp="1648" pin="4"/><net_sink comp="1687" pin=2"/></net>

<net id="1702"><net_src comp="218" pin="0"/><net_sink comp="1698" pin=0"/></net>

<net id="1703"><net_src comp="1695" pin="1"/><net_sink comp="1698" pin=1"/></net>

<net id="1710"><net_src comp="220" pin="0"/><net_sink comp="1704" pin=0"/></net>

<net id="1711"><net_src comp="1698" pin="2"/><net_sink comp="1704" pin=1"/></net>

<net id="1712"><net_src comp="222" pin="0"/><net_sink comp="1704" pin=2"/></net>

<net id="1713"><net_src comp="102" pin="0"/><net_sink comp="1704" pin=3"/></net>

<net id="1720"><net_src comp="1704" pin="4"/><net_sink comp="1717" pin=0"/></net>

<net id="1725"><net_src comp="1714" pin="1"/><net_sink comp="1721" pin=0"/></net>

<net id="1726"><net_src comp="1717" pin="1"/><net_sink comp="1721" pin=1"/></net>

<net id="1733"><net_src comp="224" pin="0"/><net_sink comp="1727" pin=0"/></net>

<net id="1734"><net_src comp="1721" pin="2"/><net_sink comp="1727" pin=1"/></net>

<net id="1735"><net_src comp="226" pin="0"/><net_sink comp="1727" pin=2"/></net>

<net id="1736"><net_src comp="228" pin="0"/><net_sink comp="1727" pin=3"/></net>

<net id="1740"><net_src comp="1721" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1744"><net_src comp="1727" pin="4"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1752"><net_src comp="230" pin="0"/><net_sink comp="1746" pin=0"/></net>

<net id="1753"><net_src comp="1721" pin="2"/><net_sink comp="1746" pin=1"/></net>

<net id="1754"><net_src comp="232" pin="0"/><net_sink comp="1746" pin=2"/></net>

<net id="1755"><net_src comp="34" pin="0"/><net_sink comp="1746" pin=3"/></net>

<net id="1759"><net_src comp="1746" pin="4"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="1767"><net_src comp="387" pin="3"/><net_sink comp="1764" pin=0"/></net>

<net id="1772"><net_src comp="1764" pin="1"/><net_sink comp="1768" pin=0"/></net>

<net id="1773"><net_src comp="1761" pin="1"/><net_sink comp="1768" pin=1"/></net>

<net id="1780"><net_src comp="234" pin="0"/><net_sink comp="1774" pin=0"/></net>

<net id="1781"><net_src comp="1768" pin="2"/><net_sink comp="1774" pin=1"/></net>

<net id="1782"><net_src comp="144" pin="0"/><net_sink comp="1774" pin=2"/></net>

<net id="1783"><net_src comp="226" pin="0"/><net_sink comp="1774" pin=3"/></net>

<net id="1790"><net_src comp="236" pin="0"/><net_sink comp="1784" pin=0"/></net>

<net id="1791"><net_src comp="374" pin="3"/><net_sink comp="1784" pin=1"/></net>

<net id="1792"><net_src comp="222" pin="0"/><net_sink comp="1784" pin=2"/></net>

<net id="1793"><net_src comp="228" pin="0"/><net_sink comp="1784" pin=3"/></net>

<net id="1797"><net_src comp="1784" pin="4"/><net_sink comp="1794" pin=0"/></net>

<net id="1801"><net_src comp="1774" pin="4"/><net_sink comp="1798" pin=0"/></net>

<net id="1807"><net_src comp="244" pin="0"/><net_sink comp="1802" pin=0"/></net>

<net id="1808"><net_src comp="246" pin="0"/><net_sink comp="1802" pin=2"/></net>

<net id="1814"><net_src comp="244" pin="0"/><net_sink comp="1809" pin=0"/></net>

<net id="1815"><net_src comp="248" pin="0"/><net_sink comp="1809" pin=2"/></net>

<net id="1821"><net_src comp="244" pin="0"/><net_sink comp="1816" pin=0"/></net>

<net id="1822"><net_src comp="170" pin="0"/><net_sink comp="1816" pin=2"/></net>

<net id="1830"><net_src comp="250" pin="0"/><net_sink comp="1826" pin=0"/></net>

<net id="1831"><net_src comp="1823" pin="1"/><net_sink comp="1826" pin=1"/></net>

<net id="1837"><net_src comp="252" pin="0"/><net_sink comp="1832" pin=0"/></net>

<net id="1838"><net_src comp="1826" pin="2"/><net_sink comp="1832" pin=1"/></net>

<net id="1839"><net_src comp="254" pin="0"/><net_sink comp="1832" pin=2"/></net>

<net id="1846"><net_src comp="1826" pin="2"/><net_sink comp="1843" pin=0"/></net>

<net id="1852"><net_src comp="256" pin="0"/><net_sink comp="1847" pin=0"/></net>

<net id="1853"><net_src comp="1843" pin="1"/><net_sink comp="1847" pin=1"/></net>

<net id="1854"><net_src comp="254" pin="0"/><net_sink comp="1847" pin=2"/></net>

<net id="1861"><net_src comp="1826" pin="2"/><net_sink comp="1858" pin=0"/></net>

<net id="1867"><net_src comp="258" pin="0"/><net_sink comp="1862" pin=0"/></net>

<net id="1868"><net_src comp="1858" pin="1"/><net_sink comp="1862" pin=1"/></net>

<net id="1869"><net_src comp="254" pin="0"/><net_sink comp="1862" pin=2"/></net>

<net id="1877"><net_src comp="1840" pin="1"/><net_sink comp="1873" pin=0"/></net>

<net id="1878"><net_src comp="1832" pin="3"/><net_sink comp="1873" pin=1"/></net>

<net id="1883"><net_src comp="1870" pin="1"/><net_sink comp="1879" pin=0"/></net>

<net id="1884"><net_src comp="1862" pin="3"/><net_sink comp="1879" pin=1"/></net>

<net id="1889"><net_src comp="1855" pin="1"/><net_sink comp="1885" pin=0"/></net>

<net id="1890"><net_src comp="1847" pin="3"/><net_sink comp="1885" pin=1"/></net>

<net id="1896"><net_src comp="260" pin="0"/><net_sink comp="1891" pin=0"/></net>

<net id="1897"><net_src comp="1873" pin="2"/><net_sink comp="1891" pin=1"/></net>

<net id="1898"><net_src comp="76" pin="0"/><net_sink comp="1891" pin=2"/></net>

<net id="1903"><net_src comp="262" pin="0"/><net_sink comp="1899" pin=0"/></net>

<net id="1909"><net_src comp="1891" pin="3"/><net_sink comp="1904" pin=0"/></net>

<net id="1910"><net_src comp="1899" pin="2"/><net_sink comp="1904" pin=2"/></net>

<net id="1917"><net_src comp="264" pin="0"/><net_sink comp="1911" pin=0"/></net>

<net id="1918"><net_src comp="1904" pin="3"/><net_sink comp="1911" pin=1"/></net>

<net id="1919"><net_src comp="266" pin="0"/><net_sink comp="1911" pin=2"/></net>

<net id="1920"><net_src comp="222" pin="0"/><net_sink comp="1911" pin=3"/></net>

<net id="1925"><net_src comp="1911" pin="4"/><net_sink comp="1921" pin=0"/></net>

<net id="1926"><net_src comp="268" pin="0"/><net_sink comp="1921" pin=1"/></net>

<net id="1931"><net_src comp="1921" pin="2"/><net_sink comp="1927" pin=1"/></net>

<net id="1936"><net_src comp="1904" pin="3"/><net_sink comp="1932" pin=0"/></net>

<net id="1937"><net_src comp="270" pin="0"/><net_sink comp="1932" pin=1"/></net>

<net id="1944"><net_src comp="272" pin="0"/><net_sink comp="1938" pin=0"/></net>

<net id="1945"><net_src comp="1885" pin="2"/><net_sink comp="1938" pin=1"/></net>

<net id="1946"><net_src comp="274" pin="0"/><net_sink comp="1938" pin=2"/></net>

<net id="1947"><net_src comp="276" pin="0"/><net_sink comp="1938" pin=3"/></net>

<net id="1954"><net_src comp="278" pin="0"/><net_sink comp="1948" pin=0"/></net>

<net id="1955"><net_src comp="1879" pin="2"/><net_sink comp="1948" pin=1"/></net>

<net id="1956"><net_src comp="280" pin="0"/><net_sink comp="1948" pin=2"/></net>

<net id="1957"><net_src comp="282" pin="0"/><net_sink comp="1948" pin=3"/></net>

<net id="1963"><net_src comp="1891" pin="3"/><net_sink comp="1958" pin=0"/></net>

<net id="1964"><net_src comp="1938" pin="4"/><net_sink comp="1958" pin=1"/></net>

<net id="1965"><net_src comp="1948" pin="4"/><net_sink comp="1958" pin=2"/></net>

<net id="1969"><net_src comp="1904" pin="3"/><net_sink comp="1966" pin=0"/></net>

<net id="1974"><net_src comp="194" pin="0"/><net_sink comp="1970" pin=0"/></net>

<net id="1975"><net_src comp="1966" pin="1"/><net_sink comp="1970" pin=1"/></net>

<net id="1982"><net_src comp="284" pin="0"/><net_sink comp="1976" pin=0"/></net>

<net id="1983"><net_src comp="1970" pin="2"/><net_sink comp="1976" pin=2"/></net>

<net id="1984"><net_src comp="1958" pin="3"/><net_sink comp="1976" pin=3"/></net>

<net id="1990"><net_src comp="286" pin="0"/><net_sink comp="1985" pin=1"/></net>

<net id="1991"><net_src comp="1976" pin="4"/><net_sink comp="1985" pin=2"/></net>

<net id="2001"><net_src comp="1992" pin="2"/><net_sink comp="1996" pin=0"/></net>

<net id="2002"><net_src comp="1985" pin="3"/><net_sink comp="1996" pin=1"/></net>

<net id="2003"><net_src comp="288" pin="0"/><net_sink comp="1996" pin=2"/></net>

<net id="2008"><net_src comp="42" pin="0"/><net_sink comp="2004" pin=1"/></net>

<net id="2013"><net_src comp="2004" pin="2"/><net_sink comp="2009" pin=1"/></net>

<net id="2018"><net_src comp="2009" pin="2"/><net_sink comp="2014" pin=0"/></net>

<net id="2024"><net_src comp="2014" pin="2"/><net_sink comp="2019" pin=0"/></net>

<net id="2025"><net_src comp="1802" pin="3"/><net_sink comp="2019" pin=1"/></net>

<net id="2026"><net_src comp="1996" pin="3"/><net_sink comp="2019" pin=2"/></net>

<net id="2031"><net_src comp="42" pin="0"/><net_sink comp="2027" pin=1"/></net>

<net id="2036"><net_src comp="2009" pin="2"/><net_sink comp="2032" pin=0"/></net>

<net id="2037"><net_src comp="2027" pin="2"/><net_sink comp="2032" pin=1"/></net>

<net id="2042"><net_src comp="42" pin="0"/><net_sink comp="2038" pin=1"/></net>

<net id="2047"><net_src comp="2032" pin="2"/><net_sink comp="2043" pin=0"/></net>

<net id="2048"><net_src comp="2038" pin="2"/><net_sink comp="2043" pin=1"/></net>

<net id="2054"><net_src comp="2043" pin="2"/><net_sink comp="2049" pin=0"/></net>

<net id="2055"><net_src comp="1809" pin="3"/><net_sink comp="2049" pin=1"/></net>

<net id="2056"><net_src comp="2019" pin="3"/><net_sink comp="2049" pin=2"/></net>

<net id="2061"><net_src comp="2032" pin="2"/><net_sink comp="2057" pin=0"/></net>

<net id="2066"><net_src comp="42" pin="0"/><net_sink comp="2062" pin=1"/></net>

<net id="2071"><net_src comp="2057" pin="2"/><net_sink comp="2067" pin=0"/></net>

<net id="2072"><net_src comp="2062" pin="2"/><net_sink comp="2067" pin=1"/></net>

<net id="2078"><net_src comp="2067" pin="2"/><net_sink comp="2073" pin=0"/></net>

<net id="2079"><net_src comp="1816" pin="3"/><net_sink comp="2073" pin=1"/></net>

<net id="2080"><net_src comp="2049" pin="3"/><net_sink comp="2073" pin=2"/></net>

<net id="2085"><net_src comp="2057" pin="2"/><net_sink comp="2081" pin=0"/></net>

<net id="2090"><net_src comp="42" pin="0"/><net_sink comp="2086" pin=1"/></net>

<net id="2095"><net_src comp="1927" pin="2"/><net_sink comp="2091" pin=1"/></net>

<net id="2100"><net_src comp="42" pin="0"/><net_sink comp="2096" pin=1"/></net>

<net id="2105"><net_src comp="1921" pin="2"/><net_sink comp="2101" pin=0"/></net>

<net id="2106"><net_src comp="2096" pin="2"/><net_sink comp="2101" pin=1"/></net>

<net id="2111"><net_src comp="2091" pin="2"/><net_sink comp="2107" pin=0"/></net>

<net id="2112"><net_src comp="2101" pin="2"/><net_sink comp="2107" pin=1"/></net>

<net id="2117"><net_src comp="2107" pin="2"/><net_sink comp="2113" pin=0"/></net>

<net id="2118"><net_src comp="2086" pin="2"/><net_sink comp="2113" pin=1"/></net>

<net id="2123"><net_src comp="2113" pin="2"/><net_sink comp="2119" pin=0"/></net>

<net id="2124"><net_src comp="2081" pin="2"/><net_sink comp="2119" pin=1"/></net>

<net id="2130"><net_src comp="2119" pin="2"/><net_sink comp="2125" pin=0"/></net>

<net id="2131"><net_src comp="1809" pin="3"/><net_sink comp="2125" pin=1"/></net>

<net id="2132"><net_src comp="2073" pin="3"/><net_sink comp="2125" pin=2"/></net>

<net id="2137"><net_src comp="2107" pin="2"/><net_sink comp="2133" pin=1"/></net>

<net id="2142"><net_src comp="2133" pin="2"/><net_sink comp="2138" pin=0"/></net>

<net id="2143"><net_src comp="2081" pin="2"/><net_sink comp="2138" pin=1"/></net>

<net id="2149"><net_src comp="2138" pin="2"/><net_sink comp="2144" pin=0"/></net>

<net id="2150"><net_src comp="1816" pin="3"/><net_sink comp="2144" pin=1"/></net>

<net id="2151"><net_src comp="2125" pin="3"/><net_sink comp="2144" pin=2"/></net>

<net id="2156"><net_src comp="1927" pin="2"/><net_sink comp="2152" pin=0"/></net>

<net id="2157"><net_src comp="42" pin="0"/><net_sink comp="2152" pin=1"/></net>

<net id="2162"><net_src comp="2152" pin="2"/><net_sink comp="2158" pin=1"/></net>

<net id="2167"><net_src comp="1921" pin="2"/><net_sink comp="2163" pin=1"/></net>

<net id="2172"><net_src comp="2163" pin="2"/><net_sink comp="2168" pin=0"/></net>

<net id="2173"><net_src comp="42" pin="0"/><net_sink comp="2168" pin=1"/></net>

<net id="2178"><net_src comp="2158" pin="2"/><net_sink comp="2174" pin=0"/></net>

<net id="2179"><net_src comp="2168" pin="2"/><net_sink comp="2174" pin=1"/></net>

<net id="2184"><net_src comp="1932" pin="2"/><net_sink comp="2180" pin=0"/></net>

<net id="2185"><net_src comp="2174" pin="2"/><net_sink comp="2180" pin=1"/></net>

<net id="2190"><net_src comp="2180" pin="2"/><net_sink comp="2186" pin=0"/></net>

<net id="2191"><net_src comp="2081" pin="2"/><net_sink comp="2186" pin=1"/></net>

<net id="2197"><net_src comp="2186" pin="2"/><net_sink comp="2192" pin=0"/></net>

<net id="2198"><net_src comp="1816" pin="3"/><net_sink comp="2192" pin=1"/></net>

<net id="2199"><net_src comp="2144" pin="3"/><net_sink comp="2192" pin=2"/></net>

<net id="2203"><net_src comp="2192" pin="3"/><net_sink comp="2200" pin=0"/></net>

<net id="2209"><net_src comp="204" pin="0"/><net_sink comp="2204" pin=0"/></net>

<net id="2210"><net_src comp="1634" pin="1"/><net_sink comp="2204" pin=1"/></net>

<net id="2211"><net_src comp="1644" pin="1"/><net_sink comp="2204" pin=2"/></net>

<net id="2212"><net_src comp="2204" pin="3"/><net_sink comp="1648" pin=1"/></net>

<net id="2213"><net_src comp="2204" pin="3"/><net_sink comp="1657" pin=1"/></net>

<net id="2214"><net_src comp="2204" pin="3"/><net_sink comp="1664" pin=0"/></net>

<net id="2219"><net_src comp="1794" pin="1"/><net_sink comp="2215" pin=0"/></net>

<net id="2220"><net_src comp="1798" pin="1"/><net_sink comp="2215" pin=1"/></net>

<net id="2224"><net_src comp="290" pin="2"/><net_sink comp="2221" pin=0"/></net>

<net id="2225"><net_src comp="2221" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="2229"><net_src comp="397" pin="3"/><net_sink comp="2226" pin=0"/></net>

<net id="2230"><net_src comp="2226" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="2231"><net_src comp="2226" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="2235"><net_src comp="405" pin="4"/><net_sink comp="2232" pin=0"/></net>

<net id="2236"><net_src comp="2232" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="2237"><net_src comp="2232" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="2238"><net_src comp="2232" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="2242"><net_src comp="415" pin="1"/><net_sink comp="2239" pin=0"/></net>

<net id="2243"><net_src comp="2239" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="2244"><net_src comp="2239" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="2245"><net_src comp="2239" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="2246"><net_src comp="2239" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="2250"><net_src comp="419" pin="3"/><net_sink comp="2247" pin=0"/></net>

<net id="2251"><net_src comp="2247" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="2252"><net_src comp="2247" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="2256"><net_src comp="302" pin="3"/><net_sink comp="2253" pin=0"/></net>

<net id="2257"><net_src comp="2253" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="2261"><net_src comp="315" pin="3"/><net_sink comp="2258" pin=0"/></net>

<net id="2262"><net_src comp="2258" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="2266"><net_src comp="443" pin="2"/><net_sink comp="2263" pin=0"/></net>

<net id="2267"><net_src comp="2263" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="2268"><net_src comp="2263" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="2272"><net_src comp="448" pin="2"/><net_sink comp="2269" pin=0"/></net>

<net id="2273"><net_src comp="2269" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="2277"><net_src comp="322" pin="3"/><net_sink comp="2274" pin=0"/></net>

<net id="2278"><net_src comp="2274" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="2282"><net_src comp="484" pin="2"/><net_sink comp="2279" pin=0"/></net>

<net id="2283"><net_src comp="2279" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="2287"><net_src comp="490" pin="4"/><net_sink comp="2284" pin=0"/></net>

<net id="2288"><net_src comp="2284" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="2289"><net_src comp="2284" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="2293"><net_src comp="560" pin="2"/><net_sink comp="2290" pin=0"/></net>

<net id="2294"><net_src comp="2290" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="2298"><net_src comp="599" pin="4"/><net_sink comp="2295" pin=0"/></net>

<net id="2299"><net_src comp="2295" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="2300"><net_src comp="2295" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="2304"><net_src comp="609" pin="4"/><net_sink comp="2301" pin=0"/></net>

<net id="2305"><net_src comp="2301" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="2306"><net_src comp="2301" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="2310"><net_src comp="619" pin="4"/><net_sink comp="2307" pin=0"/></net>

<net id="2311"><net_src comp="2307" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="2315"><net_src comp="691" pin="4"/><net_sink comp="2312" pin=0"/></net>

<net id="2316"><net_src comp="2312" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="2317"><net_src comp="2312" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="2321"><net_src comp="701" pin="4"/><net_sink comp="2318" pin=0"/></net>

<net id="2322"><net_src comp="2318" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="2323"><net_src comp="2318" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="2327"><net_src comp="711" pin="4"/><net_sink comp="2324" pin=0"/></net>

<net id="2328"><net_src comp="2324" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="2332"><net_src comp="730" pin="2"/><net_sink comp="2329" pin=0"/></net>

<net id="2333"><net_src comp="2329" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="2337"><net_src comp="736" pin="2"/><net_sink comp="2334" pin=0"/></net>

<net id="2338"><net_src comp="2334" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="2339"><net_src comp="2334" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="2343"><net_src comp="741" pin="2"/><net_sink comp="2340" pin=0"/></net>

<net id="2344"><net_src comp="2340" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="2345"><net_src comp="2340" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="2346"><net_src comp="2340" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="2350"><net_src comp="746" pin="3"/><net_sink comp="2347" pin=0"/></net>

<net id="2351"><net_src comp="2347" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="2355"><net_src comp="754" pin="3"/><net_sink comp="2352" pin=0"/></net>

<net id="2356"><net_src comp="2352" pin="1"/><net_sink comp="1330" pin=1"/></net>

<net id="2357"><net_src comp="2352" pin="1"/><net_sink comp="1378" pin=1"/></net>

<net id="2361"><net_src comp="768" pin="3"/><net_sink comp="2358" pin=0"/></net>

<net id="2362"><net_src comp="2358" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="2366"><net_src comp="328" pin="3"/><net_sink comp="2363" pin=0"/></net>

<net id="2367"><net_src comp="2363" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="2371"><net_src comp="341" pin="3"/><net_sink comp="2368" pin=0"/></net>

<net id="2372"><net_src comp="2368" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="2376"><net_src comp="354" pin="3"/><net_sink comp="2373" pin=0"/></net>

<net id="2377"><net_src comp="2373" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="2381"><net_src comp="849" pin="4"/><net_sink comp="2378" pin=0"/></net>

<net id="2382"><net_src comp="2378" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="2386"><net_src comp="859" pin="4"/><net_sink comp="2383" pin=0"/></net>

<net id="2387"><net_src comp="2383" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="2391"><net_src comp="955" pin="4"/><net_sink comp="2388" pin=0"/></net>

<net id="2392"><net_src comp="2388" pin="1"/><net_sink comp="1432" pin=0"/></net>

<net id="2396"><net_src comp="981" pin="2"/><net_sink comp="2393" pin=0"/></net>

<net id="2397"><net_src comp="2393" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="2401"><net_src comp="998" pin="4"/><net_sink comp="2398" pin=0"/></net>

<net id="2402"><net_src comp="2398" pin="1"/><net_sink comp="1502" pin=1"/></net>

<net id="2406"><net_src comp="1016" pin="2"/><net_sink comp="2403" pin=0"/></net>

<net id="2407"><net_src comp="2403" pin="1"/><net_sink comp="1515" pin=2"/></net>

<net id="2408"><net_src comp="2403" pin="1"/><net_sink comp="1573" pin=1"/></net>

<net id="2412"><net_src comp="1043" pin="2"/><net_sink comp="2409" pin=0"/></net>

<net id="2413"><net_src comp="2409" pin="1"/><net_sink comp="2014" pin=1"/></net>

<net id="2414"><net_src comp="2409" pin="1"/><net_sink comp="2027" pin=0"/></net>

<net id="2418"><net_src comp="1141" pin="3"/><net_sink comp="2415" pin=0"/></net>

<net id="2419"><net_src comp="2415" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="2420"><net_src comp="2415" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="2421"><net_src comp="2415" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="2425"><net_src comp="1167" pin="2"/><net_sink comp="2422" pin=0"/></net>

<net id="2426"><net_src comp="2422" pin="1"/><net_sink comp="1985" pin=0"/></net>

<net id="2427"><net_src comp="2422" pin="1"/><net_sink comp="1992" pin=0"/></net>

<net id="2428"><net_src comp="2422" pin="1"/><net_sink comp="2004" pin=0"/></net>

<net id="2432"><net_src comp="1223" pin="2"/><net_sink comp="2429" pin=0"/></net>

<net id="2433"><net_src comp="2429" pin="1"/><net_sink comp="1992" pin=1"/></net>

<net id="2434"><net_src comp="2429" pin="1"/><net_sink comp="2009" pin=0"/></net>

<net id="2438"><net_src comp="1258" pin="2"/><net_sink comp="2435" pin=0"/></net>

<net id="2439"><net_src comp="2435" pin="1"/><net_sink comp="2091" pin=0"/></net>

<net id="2440"><net_src comp="2435" pin="1"/><net_sink comp="2096" pin=0"/></net>

<net id="2441"><net_src comp="2435" pin="1"/><net_sink comp="2158" pin=0"/></net>

<net id="2442"><net_src comp="2435" pin="1"/><net_sink comp="2163" pin=0"/></net>

<net id="2446"><net_src comp="1318" pin="2"/><net_sink comp="2443" pin=0"/></net>

<net id="2447"><net_src comp="2443" pin="1"/><net_sink comp="1802" pin=1"/></net>

<net id="2448"><net_src comp="2443" pin="1"/><net_sink comp="1809" pin=1"/></net>

<net id="2449"><net_src comp="2443" pin="1"/><net_sink comp="1816" pin=1"/></net>

<net id="2450"><net_src comp="2443" pin="1"/><net_sink comp="1976" pin=1"/></net>

<net id="2454"><net_src comp="1372" pin="2"/><net_sink comp="2451" pin=0"/></net>

<net id="2455"><net_src comp="2451" pin="1"/><net_sink comp="2038" pin=0"/></net>

<net id="2456"><net_src comp="2451" pin="1"/><net_sink comp="2057" pin=1"/></net>

<net id="2460"><net_src comp="1426" pin="2"/><net_sink comp="2457" pin=0"/></net>

<net id="2461"><net_src comp="2457" pin="1"/><net_sink comp="2062" pin=0"/></net>

<net id="2462"><net_src comp="2457" pin="1"/><net_sink comp="2081" pin=1"/></net>

<net id="2466"><net_src comp="1488" pin="2"/><net_sink comp="2463" pin=0"/></net>

<net id="2467"><net_src comp="2463" pin="1"/><net_sink comp="1529" pin=0"/></net>

<net id="2468"><net_src comp="2463" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="2469"><net_src comp="2463" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="2470"><net_src comp="2463" pin="1"/><net_sink comp="1629" pin=1"/></net>

<net id="2474"><net_src comp="1494" pin="3"/><net_sink comp="2471" pin=0"/></net>

<net id="2475"><net_src comp="2471" pin="1"/><net_sink comp="2086" pin=0"/></net>

<net id="2476"><net_src comp="2471" pin="1"/><net_sink comp="2133" pin=0"/></net>

<net id="2480"><net_src comp="1597" pin="4"/><net_sink comp="2477" pin=0"/></net>

<net id="2481"><net_src comp="2477" pin="1"/><net_sink comp="1714" pin=0"/></net>

<net id="2485"><net_src comp="1607" pin="4"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="1634" pin=0"/></net>

<net id="2490"><net_src comp="1617" pin="3"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="1637" pin=1"/></net>

<net id="2495"><net_src comp="1629" pin="2"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="1927" pin=0"/></net>

<net id="2500"><net_src comp="1687" pin="3"/><net_sink comp="2497" pin=0"/></net>

<net id="2501"><net_src comp="2497" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="2502"><net_src comp="2497" pin="1"/><net_sink comp="1899" pin=1"/></net>

<net id="2503"><net_src comp="2497" pin="1"/><net_sink comp="1904" pin=1"/></net>

<net id="2507"><net_src comp="1737" pin="1"/><net_sink comp="2504" pin=0"/></net>

<net id="2508"><net_src comp="2504" pin="1"/><net_sink comp="1761" pin=0"/></net>

<net id="2512"><net_src comp="367" pin="3"/><net_sink comp="2509" pin=0"/></net>

<net id="2513"><net_src comp="2509" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="2517"><net_src comp="380" pin="3"/><net_sink comp="2514" pin=0"/></net>

<net id="2518"><net_src comp="2514" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="2522"><net_src comp="374" pin="3"/><net_sink comp="2519" pin=0"/></net>

<net id="2523"><net_src comp="2519" pin="1"/><net_sink comp="1823" pin=0"/></net>

<net id="2527"><net_src comp="2215" pin="2"/><net_sink comp="2524" pin=0"/></net>

<net id="2528"><net_src comp="2524" pin="1"/><net_sink comp="1840" pin=0"/></net>

<net id="2529"><net_src comp="2524" pin="1"/><net_sink comp="1855" pin=0"/></net>

<net id="2530"><net_src comp="2524" pin="1"/><net_sink comp="1870" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pow_generic<float> : base_r | {1 }
	Port: pow_generic<float> : exp | {1 }
	Port: pow_generic<float> : pow_reduce_anonymo_7 | {1 2 }
	Port: pow_generic<float> : pow_reduce_anonymo_6 | {1 2 }
	Port: pow_generic<float> : pow_reduce_anonymo_9 | {5 6 }
	Port: pow_generic<float> : pow_reduce_anonymo_10 | {5 6 }
	Port: pow_generic<float> : pow_reduce_anonymo_8 | {5 6 }
	Port: pow_generic<float> : pow_reduce_anonymo_11 | {10 11 }
	Port: pow_generic<float> : pow_reduce_anonymo | {10 11 }
  - Chain level:
	State 1
		p_Result_s : 1
		loc_V : 1
		loc_V_4 : 1
		tmp_139 : 1
		index0_V : 1
		tmp_76 : 2
		pow_reduce_anonymo_12 : 3
		b_frac_tilde_inverse : 4
		pow_reduce_anonymo_13 : 3
		log_sum_V : 4
	State 2
		tmp_77 : 1
		tmp_75 : 2
		OP2_V_1 : 1
		p_Val2_2 : 3
		p_Val2_s : 4
		tmp_140 : 4
		tmp_141 : 4
		sf : 4
		tmp_95 : 4
		tmp_99 : 5
		p_Val2_7 : 6
		tmp_170_i_i : 5
		tmp_170_i_i_cast : 6
		tmp_171_i_i : 7
		p_Val2_21 : 8
	State 3
		OP2_V : 1
		p_Val2_26 : 2
		tmp_173_i_i : 3
		p_Val2_27 : 4
		p_Val2_56 : 5
		p_Val2_72 : 5
		tmp_112 : 5
	State 4
		tmp_161_i_i_cast : 1
		tmp_162_i_i : 1
		p_Val2_30 : 2
		p_Val2_31 : 1
		tmp_163_i_i : 3
		tmp_165_i_i : 2
		tmp_165_i_i_cast : 3
		p_Val2_32 : 4
		p_Val2_58 : 5
		p_Val2_73 : 5
		tmp_113 : 5
	State 5
		b_exp : 1
		tmp_s : 2
		tmp_136 : 2
		tmp_138 : 2
		b_exp_1 : 1
		b_exp_2 : 2
		pow_reduce_anonymo_14 : 1
		p_Val2_55 : 2
		pow_reduce_anonymo_15 : 1
		p_Val2_57 : 2
		tmp_177_i_i_cast : 1
		tmp_178_i_i : 1
		p_Val2_35 : 2
		p_Val2_36 : 1
		tmp_179_i_i : 3
		tmp_181_i_i : 2
		tmp_181_i_i_cast : 3
		p_Val2_37 : 4
		pow_reduce_anonymo_16 : 1
		p_Val2_59 : 2
		tmp_114 : 5
		ssdm_int_V_write_ass_3 : 5
	State 6
		p_Val2_3 : 1
		ssdm_int_V_write_ass : 1
		ssdm_int_V_write_ass_1 : 1
		ssdm_int_V_write_ass_2 : 1
		tmp57 : 2
		tmp58 : 2
		tmp93_cast : 3
		log_sum_V_1 : 4
		p_Val2_i_cast : 5
		r_V : 1
		tmp_78 : 2
		tmp_90_cast : 1
		tmp_91_cast : 3
		p_Val2_8 : 4
		tmp_60 : 5
		tmp_80 : 2
		tmp_93_cast : 3
		tmp_81 : 6
		p_Val2_22 : 7
	State 7
		p_Result_47 : 1
		loc_V_5 : 1
		loc_V_6 : 1
		tmp_i105_cast : 2
		m_exp : 3
		tmp : 2
		tmp_i : 2
		tmp_i_193 : 2
		tmp_1692_i : 3
		tmp_i1 : 2
		tmp_1691_i : 3
		tmp_130 : 1
		tmp_131 : 2
		tmp_132 : 3
		tmp_133 : 4
		p_Result_74 : 5
		phitmp : 5
		isNeg : 4
		tmp36 : 6
		tmp_37 : 3
		tmp37 : 3
		tmp_38 : 3
		tmp_44 : 3
		tmp38 : 3
		tmp_39 : 4
		tmp40 : 6
		tmp_48 : 6
		tmp41 : 6
		tmp_62 : 6
		tmp_49 : 6
		tmp_50 : 7
		not_Result_i1 : 2
		y_is_pinf : 3
		y_is_ninf : 3
		tmp_52 : 4
		tmp_54 : 4
		tmp_55 : 4
		bvh_d_index : 3
		index_assign_cast : 4
		y_is_odd : 5
		sel_tmp4 : 5
		tmp42 : 5
		tmp43 : 6
		sel_tmp6 : 6
		y_is_odd_1 : 6
		r_sign : 6
		tmp_58 : 3
		tmp_61 : 3
		tmp_63 : 2
		tmp_64 : 2
		tmp47 : 2
		tmp48 : 3
		tmp_53 : 3
		tmp_65 : 3
		tmp_66 : 4
		tmp_67 : 3
		tmp_68 : 3
		tmp_69 : 2
		tmp_70 : 2
		tmp54 : 2
		tmp55 : 3
		tmp_71 : 3
		tmp_72 : 3
		tmp_73 : 4
		tmp_83 : 1
		p_Val2_23 : 2
		tmp_85 : 3
		p_Result_79 : 2
		p_Val2_s_195 : 3
		p_Val2_24 : 4
		OP1_V_2 : 4
		OP2_V_3 : 5
		p_Val2_10 : 6
		tmp_152 : 7
	State 8
		sh_assign_4_cast1 : 1
		sh_assign_4_cast : 1
		sh_assign_2 : 2
		sh_assign_3_cast : 3
		tmp_86 : 4
		tmp_87 : 5
		tmp_88 : 5
		p_Val2_11 : 6
		tmp_142 : 7
		tmp_90 : 4
		tmp_91 : 8
		tmp_92 : 8
		m_fix_back_V : 9
		tmp_94 : 2
		p_Val2_25 : 3
		p_Val2_39_in_in : 7
		p_Val2_12 : 8
		p_Val2_13 : 8
		tmp_144 : 8
		tmp_100 : 10
		tmp_115 : 11
	State 9
		p_Val2_14 : 1
		tmp_113_cast : 1
		r_V_6 : 2
		tmp_97 : 3
		tmp_145 : 3
		tmp_146 : 3
		tmp_98 : 4
		ret_V_5 : 4
		p_s : 5
		r_exp_V_3 : 6
	State 10
		p_Val2_15 : 1
		p_Val2_16 : 2
		tmp_102 : 3
		p_Val2_17 : 4
		m_diff_hi_V : 5
		p_Val2_63 : 5
		tmp_103 : 6
		pow_reduce_anonymo_17 : 7
		p_Val2_65 : 8
		Z2_ind_V : 5
		tmp_i2_196 : 6
		pow_reduce_anonymo_18 : 7
		p_Val2_64 : 8
	State 11
		tmp_25_i : 1
		p_Val2_39 : 2
		exp_Z1P_m_1_V : 3
		tmp_105 : 1
		OP1_V_5 : 2
		OP2_V_4 : 4
		p_Val2_19 : 5
	State 12
		p_Val2_18 : 1
		tmp_107 : 2
		tmp_148 : 2
		tmp_108 : 3
		tmp_149 : 2
		tmp_110 : 3
		p_Val2_20 : 3
		p_Val2_20_cast2 : 4
		p_Val2_20_cast : 4
		tmp_150 : 4
		r_exp_V_2 : 5
		tmp_151 : 6
		icmp : 7
		or_cond1 : 8
		tmp_116 : 6
		tmp_117 : 5
		tmp_118 : 5
		loc_V_7 : 6
		tmp_153 : 6
		out_exp_V : 7
		p_Result_80 : 8
		sel_tmp14 : 9
		sel_tmp18 : 10
		sel_tmp22 : 11
		sel_tmp29 : 12
		sel_tmp37 : 13
		sel_tmp46 : 8
		sel_tmp48 : 8
		sel_tmp49 : 8
		tmp94 : 8
		sel_tmp50 : 8
		sel_tmp51 : 14
		tmp95 : 8
		sel_tmp63 : 8
		sel_tmp64 : 15
		sel_tmp : 8
		sel_tmp71 : 8
		sel_tmp76_demorgan : 8
		sel_tmp72 : 8
		sel_tmp73 : 8
		tmp96 : 8
		sel_tmp74 : 8
		p_1_in : 16
		p_1 : 17
		StgValue_343 : 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        p_Val2_21_fu_560       |    0    |    0    |    51   |
|          |        p_Val2_30_fu_651       |    0    |    0    |    56   |
|          |          b_exp_fu_724         |    0    |    0    |    15   |
|          |         b_exp_1_fu_762        |    0    |    0    |    15   |
|          |        p_Val2_35_fu_805       |    0    |    0    |    69   |
|          |          tmp57_fu_890         |    0    |    0    |    56   |
|          |          tmp58_fu_895         |    0    |    0    |    56   |
|          |       log_sum_V_1_fu_905      |    0    |    0    |    56   |
|          |        p_Val2_22_fu_981       |    0    |    0    |    72   |
|    add   |         m_exp_fu_1016         |    0    |    0    |    15   |
|          |        tmp_131_fu_1113        |    0    |    0    |    15   |
|          |       p_Val2_23_fu_1442       |    0    |    0    |    73   |
|          |        ret_V_5_fu_1673        |    0    |    0    |    17   |
|          |       p_Val2_39_fu_1768       |    0    |    0    |    25   |
|          |       p_Val2_18_fu_1826       |    0    |    0    |    34   |
|          |       p_Val2_20_fu_1873       |    0    |    0    |    52   |
|          |    p_Val2_20_cast2_fu_1879    |    0    |    0    |    50   |
|          |     p_Val2_20_cast_fu_1885    |    0    |    0    |    51   |
|          |        r_exp_V_fu_1899        |    0    |    0    |    17   |
|          |       out_exp_V_fu_1970       |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_75_fu_473         |    0    |    0    |    25   |
|          |        p_Val2_7_fu_536        |    0    |    0    |    44   |
|          |         b_exp_2_fu_768        |    0    |    0    |    9    |
|          |       p_Val2_24_fu_1472       |    0    |    0    |    25   |
|          |      sh_assign_2_fu_1515      |    0    |    0    |    9    |
|          |       p_Val2_11_fu_1539       |    0    |    0    |    67   |
|          |      m_fix_back_V_fu_1566     |    0    |    0    |    66   |
|          |    p_Val2_39_in_in_fu_1589    |    0    |    0    |    67   |
|          |          p_s_fu_1679          |    0    |    0    |    10   |
|  select  |       r_exp_V_3_fu_1687       |    0    |    0    |    10   |
|          |       r_exp_V_2_fu_1904       |    0    |    0    |    10   |
|          |        loc_V_7_fu_1958        |    0    |    0    |    23   |
|          |       sel_tmp14_fu_1985       |    0    |    0    |    32   |
|          |       sel_tmp18_fu_1996       |    0    |    0    |    32   |
|          |       sel_tmp22_fu_2019       |    0    |    0    |    32   |
|          |       sel_tmp29_fu_2049       |    0    |    0    |    32   |
|          |       sel_tmp37_fu_2073       |    0    |    0    |    32   |
|          |       sel_tmp51_fu_2125       |    0    |    0    |    32   |
|          |       sel_tmp64_fu_2144       |    0    |    0    |    32   |
|          |         p_1_in_fu_2192        |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_87_fu_1529        |    0    |    0    |   195   |
|   ashr   |         tmp_92_fu_1560        |    0    |    0    |   191   |
|          |       p_Val2_25_fu_1584       |    0    |    0    |   195   |
|----------|-------------------------------|---------|---------|---------|
|    shl   |         tmp_88_fu_1534        |    0    |    0    |   195   |
|          |         tmp_91_fu_1554        |    0    |    0    |   191   |
|----------|-------------------------------|---------|---------|---------|
|          |        p_Val2_27_fu_593       |    0    |    0    |    52   |
|          |        p_Val2_32_fu_685       |    0    |    0    |    57   |
|          |        p_Val2_37_fu_839       |    0    |    0    |    70   |
|    sub   |        p_Val2_8_fu_949        |    0    |    0    |    70   |
|          |      bvh_d_index_fu_1270      |    0    |    0    |    16   |
|          |      p_Val2_s_195_fu_1466     |    0    |    0    |    32   |
|          |      sh_assign_3_fu_1502      |    0    |    0    |    15   |
|          |       p_Val2_17_fu_1721       |    0    |    0    |    43   |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_27_fu_443         |    0    |    0    |    18   |
|          |         tmp_i2_fu_448         |    0    |    0    |    18   |
|          |          tmp_s_fu_730         |    0    |    0    |    13   |
|          |       tmp_i1_194_fu_736       |    0    |    0    |    11   |
|          |         tmp_31_fu_741         |    0    |    0    |    11   |
|          |          tmp_fu_1022          |    0    |    0    |    11   |
|          |         tmp_i_fu_1048         |    0    |    0    |    11   |
|          |       tmp_i_193_fu_1054       |    0    |    0    |    18   |
|          |         tmp_i1_fu_1066        |    0    |    0    |    18   |
|          |         phitmp_fu_1135        |    0    |    0    |    18   |
|   icmp   |         tmp_39_fu_1185        |    0    |    0    |    13   |
|          |         tmp_50_fu_1223        |    0    |    0    |    18   |
|          |         tmp_52_fu_1252        |    0    |    0    |    13   |
|          |         tmp_54_fu_1258        |    0    |    0    |    13   |
|          |         tmp_55_fu_1264        |    0    |    0    |    13   |
|          |         tmp_66_fu_1372        |    0    |    0    |    18   |
|          |         tmp_73_fu_1426        |    0    |    0    |    18   |
|          |        tmp_115_fu_1629        |    0    |    0    |    50   |
|          |         tmp_98_fu_1667        |    0    |    0    |    13   |
|          |          icmp_fu_1921         |    0    |    0    |    9    |
|          |        tmp_116_fu_1932        |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |        p_Val2_2_fu_484        |    1    |    0    |    47   |
|          |        p_Val2_26_fu_580       |    4    |    0    |    28   |
|          |        p_Val2_31_fu_663       |    6    |    0    |    29   |
|          |        p_Val2_36_fu_817       |    6    |    0    |    20   |
|    mul   |        p_Val2_3_fu_872        |    6    |    0    |    17   |
|          |           r_V_fu_918          |    1    |    0    |    33   |
|          |       p_Val2_10_fu_1488       |    6    |    0    |    23   |
|          |       p_Val2_15_fu_1698       |    4    |    0    |    26   |
|          |       p_Val2_19_fu_2215       |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         x_is_1_fu_1028        |    0    |    0    |    2    |
|          |        x_is_p1_fu_1037        |    0    |    0    |    2    |
|          |        x_is_n1_fu_1043        |    0    |    0    |    2    |
|          |       tmp_1692_i_fu_1060      |    0    |    0    |    2    |
|          |       tmp_1691_i_fu_1072      |    0    |    0    |    2    |
|          |      tmp_1691_i1_fu_1078      |    0    |    0    |    2    |
|          |      tmp_1692_i1_fu_1082      |    0    |    0    |    2    |
|          |      p_Result_74_fu_1129      |    0    |    0    |    23   |
|          |         tmp_37_fu_1155        |    0    |    0    |    2    |
|          |         tmp38_fu_1179         |    0    |    0    |    2    |
|          |         tmp40_fu_1191         |    0    |    0    |    2    |
|          |         tmp_48_fu_1197        |    0    |    0    |    2    |
|          |       y_is_pinf_fu_1235       |    0    |    0    |    2    |
|          |       y_is_ninf_fu_1241       |    0    |    0    |    2    |
|          |         tmp42_fu_1294         |    0    |    0    |    2    |
|          |         tmp43_fu_1300         |    0    |    0    |    2    |
|          |        sel_tmp6_fu_1306       |    0    |    0    |    2    |
|          |         r_sign_fu_1318        |    0    |    0    |    2    |
|          |         tmp_58_fu_1324        |    0    |    0    |    2    |
|          |         tmp_61_fu_1330        |    0    |    0    |    2    |
|    and   |         tmp_63_fu_1335        |    0    |    0    |    2    |
|          |         tmp_64_fu_1340        |    0    |    0    |    2    |
|          |         tmp_67_fu_1378        |    0    |    0    |    2    |
|          |         tmp_68_fu_1383        |    0    |    0    |    2    |
|          |         tmp_69_fu_1389        |    0    |    0    |    2    |
|          |         tmp_70_fu_1394        |    0    |    0    |    2    |
|          |       sel_tmp20_fu_2009       |    0    |    0    |    2    |
|          |       sel_tmp21_fu_2014       |    0    |    0    |    2    |
|          |       sel_tmp26_fu_2032       |    0    |    0    |    2    |
|          |       sel_tmp28_fu_2043       |    0    |    0    |    2    |
|          |       sel_tmp34_fu_2057       |    0    |    0    |    2    |
|          |       sel_tmp36_fu_2067       |    0    |    0    |    2    |
|          |       sel_tmp43_fu_2081       |    0    |    0    |    2    |
|          |       sel_tmp46_fu_2091       |    0    |    0    |    2    |
|          |       sel_tmp48_fu_2101       |    0    |    0    |    2    |
|          |         tmp94_fu_2113         |    0    |    0    |    2    |
|          |       sel_tmp50_fu_2119       |    0    |    0    |    2    |
|          |         tmp95_fu_2133         |    0    |    0    |    2    |
|          |       sel_tmp63_fu_2138       |    0    |    0    |    2    |
|          |       sel_tmp71_fu_2158       |    0    |    0    |    2    |
|          |         tmp96_fu_2180         |    0    |    0    |    2    |
|          |       sel_tmp74_fu_2186       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp35_fu_1086         |    0    |    0    |    2    |
|          |   x_is_neg_demorgan_fu_1092   |    0    |    0    |    2    |
|          |         tmp36_fu_1149         |    0    |    0    |    2    |
|          |         tmp37_fu_1161         |    0    |    0    |    2    |
|          |         tmp_38_fu_1167        |    0    |    0    |    2    |
|          |         tmp41_fu_1203         |    0    |    0    |    2    |
|          |         tmp_62_fu_1209        |    0    |    0    |    2    |
|          |       y_is_odd_1_fu_1312      |    0    |    0    |    2    |
|          |         tmp47_fu_1346         |    0    |    0    |    2    |
|    or    |         tmp48_fu_1352         |    0    |    0    |    2    |
|          |         tmp_53_fu_1358        |    0    |    0    |    2    |
|          |         tmp54_fu_1400         |    0    |    0    |    2    |
|          |         tmp55_fu_1406         |    0    |    0    |    2    |
|          |         tmp_71_fu_1412        |    0    |    0    |    2    |
|          |        or_cond1_fu_1927       |    0    |    0    |    2    |
|          |   sel_tmp17_demorgan_fu_1992  |    0    |    0    |    2    |
|          |       sel_tmp49_fu_2107       |    0    |    0    |    2    |
|          |   sel_tmp76_demorgan_fu_2163  |    0    |    0    |    2    |
|          |       sel_tmp73_fu_2174       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |      not_Result_i_fu_1032     |    0    |    0    |    2    |
|          |        x_is_neg_fu_1097       |    0    |    0    |    2    |
|          |         tmp_44_fu_1173        |    0    |    0    |    2    |
|          |     not_Result_i1_fu_1229     |    0    |    0    |    2    |
|          |          rev_fu_1247          |    0    |    0    |    2    |
|          |        sel_tmp4_fu_1288       |    0    |    0    |    2    |
|    xor   |       sel_tmp19_fu_2004       |    0    |    0    |    2    |
|          |       sel_tmp25_fu_2027       |    0    |    0    |    2    |
|          |       sel_tmp27_fu_2038       |    0    |    0    |    2    |
|          |       sel_tmp35_fu_2062       |    0    |    0    |    2    |
|          |       sel_tmp44_fu_2086       |    0    |    0    |    2    |
|          |       sel_tmp47_fu_2096       |    0    |    0    |    2    |
|          |        sel_tmp_fu_2152        |    0    |    0    |    2    |
|          |       sel_tmp72_fu_2168       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|   lshr   |        tmp_133_fu_1123        |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_2204          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   read   |      exp_read_read_fu_290     |    0    |    0    |    0    |
|          |     base_read_read_fu_296     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       p_Result_s_fu_397       |    0    |    0    |    0    |
|          |         tmp_139_fu_419        |    0    |    0    |    0    |
|          |         tmp_141_fu_504        |    0    |    0    |    0    |
|          |         tmp_136_fu_746        |    0    |    0    |    0    |
|          |         tmp_138_fu_754        |    0    |    0    |    0    |
|          |       p_Result_47_fu_990      |    0    |    0    |    0    |
| bitselect|         isNeg_fu_1141         |    0    |    0    |    0    |
|          |        y_is_odd_fu_1280       |    0    |    0    |    0    |
|          |        tmp_152_fu_1494        |    0    |    0    |    0    |
|          |        tmp_143_fu_1573        |    0    |    0    |    0    |
|          |        tmp_144_fu_1617        |    0    |    0    |    0    |
|          |        tmp_145_fu_1657        |    0    |    0    |    0    |
|          |        tmp_150_fu_1891        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          loc_V_fu_405         |    0    |    0    |    0    |
|          |        index0_V_fu_427        |    0    |    0    |    0    |
|          |        p_Val2_s_fu_490        |    0    |    0    |    0    |
|          |        p_Val2_56_fu_599       |    0    |    0    |    0    |
|          |        p_Val2_72_fu_609       |    0    |    0    |    0    |
|          |         tmp_112_fu_619        |    0    |    0    |    0    |
|          |        p_Val2_58_fu_691       |    0    |    0    |    0    |
|          |        p_Val2_73_fu_701       |    0    |    0    |    0    |
|          |         tmp_113_fu_711        |    0    |    0    |    0    |
|          |         tmp_114_fu_849        |    0    |    0    |    0    |
|          | ssdm_int_V_write_ass_3_fu_859 |    0    |    0    |    0    |
|          |         tmp_78_fu_924         |    0    |    0    |    0    |
|          |         tmp_60_fu_955         |    0    |    0    |    0    |
|partselect|         loc_V_5_fu_998        |    0    |    0    |    0    |
|          |        tmp_130_fu_1103        |    0    |    0    |    0    |
|          |         tmp_85_fu_1448        |    0    |    0    |    0    |
|          |       p_Val2_12_fu_1597       |    0    |    0    |    0    |
|          |       p_Val2_13_fu_1607       |    0    |    0    |    0    |
|          |         tmp_97_fu_1648        |    0    |    0    |    0    |
|          |       p_Val2_16_fu_1704       |    0    |    0    |    0    |
|          |      m_diff_hi_V_fu_1727      |    0    |    0    |    0    |
|          |        Z2_ind_V_fu_1746       |    0    |    0    |    0    |
|          |     exp_Z1P_m_1_V_fu_1774     |    0    |    0    |    0    |
|          |        tmp_105_fu_1784        |    0    |    0    |    0    |
|          |        tmp_151_fu_1911        |    0    |    0    |    0    |
|          |        tmp_117_fu_1938        |    0    |    0    |    0    |
|          |        tmp_118_fu_1948        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         loc_V_4_fu_415        |    0    |    0    |    0    |
|          |         tmp_140_fu_500        |    0    |    0    |    0    |
|          |        loc_V_6_fu_1008        |    0    |    0    |    0    |
|          |        tmp_142_fu_1546        |    0    |    0    |    0    |
|   trunc  |        tmp_146_fu_1664        |    0    |    0    |    0    |
|          |       p_Val2_63_fu_1737       |    0    |    0    |    0    |
|          |        tmp_148_fu_1843        |    0    |    0    |    0    |
|          |        tmp_149_fu_1858        |    0    |    0    |    0    |
|          |        tmp_153_fu_1966        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_76_fu_437         |    0    |    0    |    0    |
|          |         tmp_77_fu_469         |    0    |    0    |    0    |
|          |         OP2_V_1_fu_480        |    0    |    0    |    0    |
|          |         tmp_99_fu_532         |    0    |    0    |    0    |
|          |    tmp_170_i_i_cast_fu_552    |    0    |    0    |    0    |
|          |       tmp_171_i_i_fu_556      |    0    |    0    |    0    |
|          |          OP1_V_fu_573         |    0    |    0    |    0    |
|          |          OP2_V_fu_576         |    0    |    0    |    0    |
|          |       tmp_172_i_i_fu_586      |    0    |    0    |    0    |
|          |       tmp_173_i_i_fu_589      |    0    |    0    |    0    |
|          |    tmp_161_i_i_cast_fu_643    |    0    |    0    |    0    |
|          |       tmp_162_i_i_fu_647      |    0    |    0    |    0    |
|          |         OP1_V_1_fu_657        |    0    |    0    |    0    |
|          |         OP2_V_2_fu_660        |    0    |    0    |    0    |
|          |       tmp_163_i_i_fu_669      |    0    |    0    |    0    |
|          |    tmp_165_i_i_cast_fu_681    |    0    |    0    |    0    |
|          |       tmp_i_cast_fu_721       |    0    |    0    |    0    |
|          |       tmp_175_i_i_fu_775      |    0    |    0    |    0    |
|          |       tmp_167_i_i_fu_779      |    0    |    0    |    0    |
|          |    tmp_177_i_i_cast_fu_797    |    0    |    0    |    0    |
|          |       tmp_178_i_i_fu_801      |    0    |    0    |    0    |
|          |         OP1_V_4_fu_811        |    0    |    0    |    0    |
|          |         OP2_V_5_fu_814        |    0    |    0    |    0    |
|          |       tmp_179_i_i_fu_823      |    0    |    0    |    0    |
|          |    tmp_181_i_i_cast_fu_835    |    0    |    0    |    0    |
|   zext   |       tmp_183_i_i_fu_845      |    0    |    0    |    0    |
|          |  ssdm_int_V_write_ass_fu_878  |    0    |    0    |    0    |
|          | ssdm_int_V_write_ass_1_fu_882 |    0    |    0    |    0    |
|          | ssdm_int_V_write_ass_2_fu_886 |    0    |    0    |    0    |
|          |       tmp93_cast_fu_901       |    0    |    0    |    0    |
|          |      OP1_V_6_cast_fu_915      |    0    |    0    |    0    |
|          |       tmp_90_cast_fu_941      |    0    |    0    |    0    |
|          |       tmp_91_cast_fu_945      |    0    |    0    |    0    |
|          |         tmp_81_fu_977         |    0    |    0    |    0    |
|          |     tmp_i105_cast_fu_1012     |    0    |    0    |    0    |
|          |        tmp_132_fu_1119        |    0    |    0    |    0    |
|          |         tmp_82_fu_1435        |    0    |    0    |    0    |
|          |         tmp_83_fu_1438        |    0    |    0    |    0    |
|          |         tmp_86_fu_1525        |    0    |    0    |    0    |
|          |         tmp_90_fu_1550        |    0    |    0    |    0    |
|          |         tmp_94_fu_1580        |    0    |    0    |    0    |
|          |        tmp_103_fu_1741        |    0    |    0    |    0    |
|          |       tmp_i2_196_fu_1756      |    0    |    0    |    0    |
|          |         tmp_i3_fu_1761        |    0    |    0    |    0    |
|          |        tmp_25_i_fu_1764       |    0    |    0    |    0    |
|          |        OP1_V_5_fu_1794        |    0    |    0    |    0    |
|          |        OP2_V_4_fu_1798        |    0    |    0    |    0    |
|          |        tmp_106_fu_1823        |    0    |    0    |    0    |
|          |      tmp_145_cast_fu_1840     |    0    |    0    |    0    |
|          |        tmp_109_fu_1855        |    0    |    0    |    0    |
|          |        tmp_111_fu_1870        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       p_Result_77_fu_453      |    0    |    0    |    0    |
|          |         tmp_74_fu_462         |    0    |    0    |    0    |
|          |           sf_fu_512           |    0    |    0    |    0    |
|          |         tmp_95_fu_522         |    0    |    0    |    0    |
|          |       tmp_170_i_i_fu_544      |    0    |    0    |    0    |
|          |        p_Val2_6_fu_566        |    0    |    0    |    0    |
|          |        p_Val2_29_fu_629       |    0    |    0    |    0    |
|          |       tmp_161_i_i_fu_636      |    0    |    0    |    0    |
|          |       tmp_165_i_i_fu_673      |    0    |    0    |    0    |
|          |        p_Val2_34_fu_783       |    0    |    0    |    0    |
|          |       tmp_177_i_i_fu_790      |    0    |    0    |    0    |
|          |       tmp_181_i_i_fu_827      |    0    |    0    |    0    |
|bitconcatenate|         tmp_79_fu_934         |    0    |    0    |    0    |
|          |         tmp_80_fu_965         |    0    |    0    |    0    |
|          |         tmp_49_fu_1215        |    0    |    0    |    0    |
|          |         tmp_65_fu_1364        |    0    |    0    |    0    |
|          |         tmp_72_fu_1418        |    0    |    0    |    0    |
|          |      p_Result_79_fu_1458      |    0    |    0    |    0    |
|          |         tmp_96_fu_1637        |    0    |    0    |    0    |
|          |      p_Result_75_fu_1802      |    0    |    0    |    0    |
|          |      p_Result_76_fu_1809      |    0    |    0    |    0    |
|          |      p_Result_78_fu_1816      |    0    |    0    |    0    |
|          |        tmp_107_fu_1832        |    0    |    0    |    0    |
|          |        tmp_108_fu_1847        |    0    |    0    |    0    |
|          |        tmp_110_fu_1862        |    0    |    0    |    0    |
|          |      p_Result_80_fu_1976      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       OP2_V_cast_fu_869       |    0    |    0    |    0    |
|          |      p_Val2_i_cast_fu_911     |    0    |    0    |    0    |
|          |       tmp_93_cast_fu_973      |    0    |    0    |    0    |
|          |   index_assign_cast_fu_1276   |    0    |    0    |    0    |
|          |        p_Val2_9_fu_1432       |    0    |    0    |    0    |
|          |        OP1_V_2_fu_1480        |    0    |    0    |    0    |
|          |        OP2_V_3_fu_1484        |    0    |    0    |    0    |
|   sext   |   sh_assign_4_cast1_fu_1507   |    0    |    0    |    0    |
|          |    sh_assign_4_cast_fu_1511   |    0    |    0    |    0    |
|          |    sh_assign_3_cast_fu_1521   |    0    |    0    |    0    |
|          |        tmp_100_fu_1625        |    0    |    0    |    0    |
|          |        OP1_V_3_fu_1634        |    0    |    0    |    0    |
|          |      tmp_113_cast_fu_1644     |    0    |    0    |    0    |
|          |      OP1_V_4_cast_fu_1695     |    0    |    0    |    0    |
|          |        tmp_101_fu_1714        |    0    |    0    |    0    |
|          |        tmp_102_fu_1717        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    36   |    0    |   3497  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        b_exp_2_reg_2358       |    9   |
|       exp_read_reg_2221       |   32   |
|         isNeg_reg_2415        |    1   |
|        loc_V_4_reg_2239       |   23   |
|        loc_V_5_reg_2398       |    8   |
|         loc_V_reg_2232        |    8   |
|       log_sum_V_reg_2274      |   56   |
|         m_exp_reg_2403        |    9   |
|      p_Result_s_reg_2226      |    1   |
|       p_Val2_10_reg_2463      |   67   |
|       p_Val2_12_reg_2477      |   36   |
|       p_Val2_13_reg_2482      |   13   |
|       p_Val2_19_reg_2524      |   36   |
|       p_Val2_21_reg_2290      |   45   |
|       p_Val2_22_reg_2393      |   66   |
|       p_Val2_2_reg_2279       |   25   |
|       p_Val2_56_reg_2295      |   41   |
|       p_Val2_58_reg_2312      |   44   |
|       p_Val2_63_reg_2504      |   18   |
|       p_Val2_65_reg_2519      |   27   |
|       p_Val2_72_reg_2301      |    6   |
|       p_Val2_73_reg_2318      |    6   |
|       p_Val2_s_reg_2284       |    4   |
| pow_reduce_anonymo_12_reg_2253|    6   |
| pow_reduce_anonymo_13_reg_2258|    6   |
| pow_reduce_anonymo_14_reg_2363|    4   |
| pow_reduce_anonymo_15_reg_2368|    6   |
| pow_reduce_anonymo_16_reg_2373|    6   |
| pow_reduce_anonymo_17_reg_2509|    9   |
| pow_reduce_anonymo_18_reg_2514|    5   |
|       r_exp_V_3_reg_2497      |   10   |
|        r_sign_reg_2443        |    1   |
|ssdm_int_V_write_ass_3_reg_2383|   23   |
|        tmp_112_reg_2307       |   35   |
|        tmp_113_reg_2324       |   38   |
|        tmp_114_reg_2378       |   39   |
|        tmp_115_reg_2492       |    1   |
|        tmp_136_reg_2347       |    1   |
|        tmp_138_reg_2352       |    1   |
|        tmp_139_reg_2247       |    1   |
|        tmp_144_reg_2487       |    1   |
|        tmp_152_reg_2471       |    1   |
|        tmp_27_reg_2263        |    1   |
|        tmp_31_reg_2340        |    1   |
|        tmp_38_reg_2422        |    1   |
|        tmp_50_reg_2429        |    1   |
|        tmp_54_reg_2435        |    1   |
|        tmp_60_reg_2388        |   40   |
|        tmp_66_reg_2451        |    1   |
|        tmp_73_reg_2457        |    1   |
|      tmp_i1_194_reg_2334      |    1   |
|        tmp_i2_reg_2269        |    1   |
|         tmp_s_reg_2329        |    1   |
|        x_is_n1_reg_2409       |    1   |
+-------------------------------+--------+
|             Total             |   826  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_309 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_322 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_335 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_348 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_361 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_374 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_387 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   ||  6.846  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   36   |    -   |    0   |  3497  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   63   |
|  Register |    -   |    -   |   826  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   36   |    6   |   826  |  3560  |
+-----------+--------+--------+--------+--------+
