
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//wipefs_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402138 <.init>:
  402138:	stp	x29, x30, [sp, #-16]!
  40213c:	mov	x29, sp
  402140:	bl	4027d0 <ferror@plt+0x60>
  402144:	ldp	x29, x30, [sp], #16
  402148:	ret

Disassembly of section .plt:

0000000000402150 <memcpy@plt-0x20>:
  402150:	stp	x16, x30, [sp, #-16]!
  402154:	adrp	x16, 416000 <ferror@plt+0x13890>
  402158:	ldr	x17, [x16, #4088]
  40215c:	add	x16, x16, #0xff8
  402160:	br	x17
  402164:	nop
  402168:	nop
  40216c:	nop

0000000000402170 <memcpy@plt>:
  402170:	adrp	x16, 417000 <ferror@plt+0x14890>
  402174:	ldr	x17, [x16]
  402178:	add	x16, x16, #0x0
  40217c:	br	x17

0000000000402180 <scols_column_set_json_type@plt>:
  402180:	adrp	x16, 417000 <ferror@plt+0x14890>
  402184:	ldr	x17, [x16, #8]
  402188:	add	x16, x16, #0x8
  40218c:	br	x17

0000000000402190 <_exit@plt>:
  402190:	adrp	x16, 417000 <ferror@plt+0x14890>
  402194:	ldr	x17, [x16, #16]
  402198:	add	x16, x16, #0x10
  40219c:	br	x17

00000000004021a0 <strtoul@plt>:
  4021a0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4021a4:	ldr	x17, [x16, #24]
  4021a8:	add	x16, x16, #0x18
  4021ac:	br	x17

00000000004021b0 <strlen@plt>:
  4021b0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4021b4:	ldr	x17, [x16, #32]
  4021b8:	add	x16, x16, #0x20
  4021bc:	br	x17

00000000004021c0 <fputs@plt>:
  4021c0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4021c4:	ldr	x17, [x16, #40]
  4021c8:	add	x16, x16, #0x28
  4021cc:	br	x17

00000000004021d0 <exit@plt>:
  4021d0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4021d4:	ldr	x17, [x16, #48]
  4021d8:	add	x16, x16, #0x30
  4021dc:	br	x17

00000000004021e0 <dup@plt>:
  4021e0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4021e4:	ldr	x17, [x16, #56]
  4021e8:	add	x16, x16, #0x38
  4021ec:	br	x17

00000000004021f0 <scols_line_refer_data@plt>:
  4021f0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4021f4:	ldr	x17, [x16, #64]
  4021f8:	add	x16, x16, #0x40
  4021fc:	br	x17

0000000000402200 <strtoimax@plt>:
  402200:	adrp	x16, 417000 <ferror@plt+0x14890>
  402204:	ldr	x17, [x16, #72]
  402208:	add	x16, x16, #0x48
  40220c:	br	x17

0000000000402210 <blkid_do_probe@plt>:
  402210:	adrp	x16, 417000 <ferror@plt+0x14890>
  402214:	ldr	x17, [x16, #80]
  402218:	add	x16, x16, #0x50
  40221c:	br	x17

0000000000402220 <strtoll@plt>:
  402220:	adrp	x16, 417000 <ferror@plt+0x14890>
  402224:	ldr	x17, [x16, #88]
  402228:	add	x16, x16, #0x58
  40222c:	br	x17

0000000000402230 <scols_table_set_name@plt>:
  402230:	adrp	x16, 417000 <ferror@plt+0x14890>
  402234:	ldr	x17, [x16, #96]
  402238:	add	x16, x16, #0x60
  40223c:	br	x17

0000000000402240 <blkid_probe_lookup_value@plt>:
  402240:	adrp	x16, 417000 <ferror@plt+0x14890>
  402244:	ldr	x17, [x16, #104]
  402248:	add	x16, x16, #0x68
  40224c:	br	x17

0000000000402250 <strtod@plt>:
  402250:	adrp	x16, 417000 <ferror@plt+0x14890>
  402254:	ldr	x17, [x16, #112]
  402258:	add	x16, x16, #0x70
  40225c:	br	x17

0000000000402260 <scols_table_enable_noheadings@plt>:
  402260:	adrp	x16, 417000 <ferror@plt+0x14890>
  402264:	ldr	x17, [x16, #120]
  402268:	add	x16, x16, #0x78
  40226c:	br	x17

0000000000402270 <scols_column_get_header@plt>:
  402270:	adrp	x16, 417000 <ferror@plt+0x14890>
  402274:	ldr	x17, [x16, #128]
  402278:	add	x16, x16, #0x80
  40227c:	br	x17

0000000000402280 <scols_table_new_column@plt>:
  402280:	adrp	x16, 417000 <ferror@plt+0x14890>
  402284:	ldr	x17, [x16, #136]
  402288:	add	x16, x16, #0x88
  40228c:	br	x17

0000000000402290 <blkid_new_probe_from_filename@plt>:
  402290:	adrp	x16, 417000 <ferror@plt+0x14890>
  402294:	ldr	x17, [x16, #144]
  402298:	add	x16, x16, #0x90
  40229c:	br	x17

00000000004022a0 <scols_free_iter@plt>:
  4022a0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4022a4:	ldr	x17, [x16, #152]
  4022a8:	add	x16, x16, #0x98
  4022ac:	br	x17

00000000004022b0 <blkid_probe_enable_superblocks@plt>:
  4022b0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4022b4:	ldr	x17, [x16, #160]
  4022b8:	add	x16, x16, #0xa0
  4022bc:	br	x17

00000000004022c0 <__cxa_atexit@plt>:
  4022c0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4022c4:	ldr	x17, [x16, #168]
  4022c8:	add	x16, x16, #0xa8
  4022cc:	br	x17

00000000004022d0 <fputc@plt>:
  4022d0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4022d4:	ldr	x17, [x16, #176]
  4022d8:	add	x16, x16, #0xb0
  4022dc:	br	x17

00000000004022e0 <scols_table_enable_raw@plt>:
  4022e0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4022e4:	ldr	x17, [x16, #184]
  4022e8:	add	x16, x16, #0xb8
  4022ec:	br	x17

00000000004022f0 <scols_table_set_column_separator@plt>:
  4022f0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4022f4:	ldr	x17, [x16, #192]
  4022f8:	add	x16, x16, #0xc0
  4022fc:	br	x17

0000000000402300 <blkid_probe_enable_partitions@plt>:
  402300:	adrp	x16, 417000 <ferror@plt+0x14890>
  402304:	ldr	x17, [x16, #200]
  402308:	add	x16, x16, #0xc8
  40230c:	br	x17

0000000000402310 <blkid_probe_step_back@plt>:
  402310:	adrp	x16, 417000 <ferror@plt+0x14890>
  402314:	ldr	x17, [x16, #208]
  402318:	add	x16, x16, #0xd0
  40231c:	br	x17

0000000000402320 <snprintf@plt>:
  402320:	adrp	x16, 417000 <ferror@plt+0x14890>
  402324:	ldr	x17, [x16, #216]
  402328:	add	x16, x16, #0xd8
  40232c:	br	x17

0000000000402330 <localeconv@plt>:
  402330:	adrp	x16, 417000 <ferror@plt+0x14890>
  402334:	ldr	x17, [x16, #224]
  402338:	add	x16, x16, #0xe0
  40233c:	br	x17

0000000000402340 <fileno@plt>:
  402340:	adrp	x16, 417000 <ferror@plt+0x14890>
  402344:	ldr	x17, [x16, #232]
  402348:	add	x16, x16, #0xe8
  40234c:	br	x17

0000000000402350 <blkid_probe_set_device@plt>:
  402350:	adrp	x16, 417000 <ferror@plt+0x14890>
  402354:	ldr	x17, [x16, #240]
  402358:	add	x16, x16, #0xf0
  40235c:	br	x17

0000000000402360 <fsync@plt>:
  402360:	adrp	x16, 417000 <ferror@plt+0x14890>
  402364:	ldr	x17, [x16, #248]
  402368:	add	x16, x16, #0xf8
  40236c:	br	x17

0000000000402370 <malloc@plt>:
  402370:	adrp	x16, 417000 <ferror@plt+0x14890>
  402374:	ldr	x17, [x16, #256]
  402378:	add	x16, x16, #0x100
  40237c:	br	x17

0000000000402380 <open@plt>:
  402380:	adrp	x16, 417000 <ferror@plt+0x14890>
  402384:	ldr	x17, [x16, #264]
  402388:	add	x16, x16, #0x108
  40238c:	br	x17

0000000000402390 <strncmp@plt>:
  402390:	adrp	x16, 417000 <ferror@plt+0x14890>
  402394:	ldr	x17, [x16, #272]
  402398:	add	x16, x16, #0x110
  40239c:	br	x17

00000000004023a0 <bindtextdomain@plt>:
  4023a0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4023a4:	ldr	x17, [x16, #280]
  4023a8:	add	x16, x16, #0x118
  4023ac:	br	x17

00000000004023b0 <__libc_start_main@plt>:
  4023b0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4023b4:	ldr	x17, [x16, #288]
  4023b8:	add	x16, x16, #0x120
  4023bc:	br	x17

00000000004023c0 <fgetc@plt>:
  4023c0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4023c4:	ldr	x17, [x16, #296]
  4023c8:	add	x16, x16, #0x128
  4023cc:	br	x17

00000000004023d0 <scols_new_table@plt>:
  4023d0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4023d4:	ldr	x17, [x16, #304]
  4023d8:	add	x16, x16, #0x130
  4023dc:	br	x17

00000000004023e0 <blkid_probe_is_wholedisk@plt>:
  4023e0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4023e4:	ldr	x17, [x16, #312]
  4023e8:	add	x16, x16, #0x138
  4023ec:	br	x17

00000000004023f0 <blkid_probe_set_superblocks_flags@plt>:
  4023f0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4023f4:	ldr	x17, [x16, #320]
  4023f8:	add	x16, x16, #0x140
  4023fc:	br	x17

0000000000402400 <calloc@plt>:
  402400:	adrp	x16, 417000 <ferror@plt+0x14890>
  402404:	ldr	x17, [x16, #328]
  402408:	add	x16, x16, #0x148
  40240c:	br	x17

0000000000402410 <__xpg_basename@plt>:
  402410:	adrp	x16, 417000 <ferror@plt+0x14890>
  402414:	ldr	x17, [x16, #336]
  402418:	add	x16, x16, #0x150
  40241c:	br	x17

0000000000402420 <strdup@plt>:
  402420:	adrp	x16, 417000 <ferror@plt+0x14890>
  402424:	ldr	x17, [x16, #344]
  402428:	add	x16, x16, #0x158
  40242c:	br	x17

0000000000402430 <scols_table_new_line@plt>:
  402430:	adrp	x16, 417000 <ferror@plt+0x14890>
  402434:	ldr	x17, [x16, #352]
  402438:	add	x16, x16, #0x160
  40243c:	br	x17

0000000000402440 <scols_unref_table@plt>:
  402440:	adrp	x16, 417000 <ferror@plt+0x14890>
  402444:	ldr	x17, [x16, #360]
  402448:	add	x16, x16, #0x168
  40244c:	br	x17

0000000000402450 <close@plt>:
  402450:	adrp	x16, 417000 <ferror@plt+0x14890>
  402454:	ldr	x17, [x16, #368]
  402458:	add	x16, x16, #0x170
  40245c:	br	x17

0000000000402460 <__gmon_start__@plt>:
  402460:	adrp	x16, 417000 <ferror@plt+0x14890>
  402464:	ldr	x17, [x16, #376]
  402468:	add	x16, x16, #0x178
  40246c:	br	x17

0000000000402470 <write@plt>:
  402470:	adrp	x16, 417000 <ferror@plt+0x14890>
  402474:	ldr	x17, [x16, #384]
  402478:	add	x16, x16, #0x180
  40247c:	br	x17

0000000000402480 <strtoumax@plt>:
  402480:	adrp	x16, 417000 <ferror@plt+0x14890>
  402484:	ldr	x17, [x16, #392]
  402488:	add	x16, x16, #0x188
  40248c:	br	x17

0000000000402490 <abort@plt>:
  402490:	adrp	x16, 417000 <ferror@plt+0x14890>
  402494:	ldr	x17, [x16, #400]
  402498:	add	x16, x16, #0x190
  40249c:	br	x17

00000000004024a0 <scols_table_is_empty@plt>:
  4024a0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4024a4:	ldr	x17, [x16, #408]
  4024a8:	add	x16, x16, #0x198
  4024ac:	br	x17

00000000004024b0 <puts@plt>:
  4024b0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4024b4:	ldr	x17, [x16, #416]
  4024b8:	add	x16, x16, #0x1a0
  4024bc:	br	x17

00000000004024c0 <textdomain@plt>:
  4024c0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4024c4:	ldr	x17, [x16, #424]
  4024c8:	add	x16, x16, #0x1a8
  4024cc:	br	x17

00000000004024d0 <getopt_long@plt>:
  4024d0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4024d4:	ldr	x17, [x16, #432]
  4024d8:	add	x16, x16, #0x1b0
  4024dc:	br	x17

00000000004024e0 <strcmp@plt>:
  4024e0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4024e4:	ldr	x17, [x16, #440]
  4024e8:	add	x16, x16, #0x1b8
  4024ec:	br	x17

00000000004024f0 <warn@plt>:
  4024f0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4024f4:	ldr	x17, [x16, #448]
  4024f8:	add	x16, x16, #0x1c0
  4024fc:	br	x17

0000000000402500 <__ctype_b_loc@plt>:
  402500:	adrp	x16, 417000 <ferror@plt+0x14890>
  402504:	ldr	x17, [x16, #456]
  402508:	add	x16, x16, #0x1c8
  40250c:	br	x17

0000000000402510 <blkid_probe_set_partitions_flags@plt>:
  402510:	adrp	x16, 417000 <ferror@plt+0x14890>
  402514:	ldr	x17, [x16, #464]
  402518:	add	x16, x16, #0x1d0
  40251c:	br	x17

0000000000402520 <strtol@plt>:
  402520:	adrp	x16, 417000 <ferror@plt+0x14890>
  402524:	ldr	x17, [x16, #472]
  402528:	add	x16, x16, #0x1d8
  40252c:	br	x17

0000000000402530 <scols_table_next_column@plt>:
  402530:	adrp	x16, 417000 <ferror@plt+0x14890>
  402534:	ldr	x17, [x16, #480]
  402538:	add	x16, x16, #0x1e0
  40253c:	br	x17

0000000000402540 <blkid_new_probe@plt>:
  402540:	adrp	x16, 417000 <ferror@plt+0x14890>
  402544:	ldr	x17, [x16, #488]
  402548:	add	x16, x16, #0x1e8
  40254c:	br	x17

0000000000402550 <scols_cell_get_data@plt>:
  402550:	adrp	x16, 417000 <ferror@plt+0x14890>
  402554:	ldr	x17, [x16, #496]
  402558:	add	x16, x16, #0x1f0
  40255c:	br	x17

0000000000402560 <free@plt>:
  402560:	adrp	x16, 417000 <ferror@plt+0x14890>
  402564:	ldr	x17, [x16, #504]
  402568:	add	x16, x16, #0x1f8
  40256c:	br	x17

0000000000402570 <scols_table_enable_json@plt>:
  402570:	adrp	x16, 417000 <ferror@plt+0x14890>
  402574:	ldr	x17, [x16, #512]
  402578:	add	x16, x16, #0x200
  40257c:	br	x17

0000000000402580 <strncasecmp@plt>:
  402580:	adrp	x16, 417000 <ferror@plt+0x14890>
  402584:	ldr	x17, [x16, #520]
  402588:	add	x16, x16, #0x208
  40258c:	br	x17

0000000000402590 <nanosleep@plt>:
  402590:	adrp	x16, 417000 <ferror@plt+0x14890>
  402594:	ldr	x17, [x16, #528]
  402598:	add	x16, x16, #0x210
  40259c:	br	x17

00000000004025a0 <vasprintf@plt>:
  4025a0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4025a4:	ldr	x17, [x16, #536]
  4025a8:	add	x16, x16, #0x218
  4025ac:	br	x17

00000000004025b0 <strndup@plt>:
  4025b0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4025b4:	ldr	x17, [x16, #544]
  4025b8:	add	x16, x16, #0x220
  4025bc:	br	x17

00000000004025c0 <strspn@plt>:
  4025c0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4025c4:	ldr	x17, [x16, #552]
  4025c8:	add	x16, x16, #0x228
  4025cc:	br	x17

00000000004025d0 <strchr@plt>:
  4025d0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4025d4:	ldr	x17, [x16, #560]
  4025d8:	add	x16, x16, #0x230
  4025dc:	br	x17

00000000004025e0 <fwrite@plt>:
  4025e0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4025e4:	ldr	x17, [x16, #568]
  4025e8:	add	x16, x16, #0x238
  4025ec:	br	x17

00000000004025f0 <blkid_free_probe@plt>:
  4025f0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4025f4:	ldr	x17, [x16, #576]
  4025f8:	add	x16, x16, #0x240
  4025fc:	br	x17

0000000000402600 <dcngettext@plt>:
  402600:	adrp	x16, 417000 <ferror@plt+0x14890>
  402604:	ldr	x17, [x16, #584]
  402608:	add	x16, x16, #0x248
  40260c:	br	x17

0000000000402610 <fflush@plt>:
  402610:	adrp	x16, 417000 <ferror@plt+0x14890>
  402614:	ldr	x17, [x16, #592]
  402618:	add	x16, x16, #0x250
  40261c:	br	x17

0000000000402620 <blkid_probe_hide_range@plt>:
  402620:	adrp	x16, 417000 <ferror@plt+0x14890>
  402624:	ldr	x17, [x16, #600]
  402628:	add	x16, x16, #0x258
  40262c:	br	x17

0000000000402630 <scols_print_table@plt>:
  402630:	adrp	x16, 417000 <ferror@plt+0x14890>
  402634:	ldr	x17, [x16, #608]
  402638:	add	x16, x16, #0x260
  40263c:	br	x17

0000000000402640 <warnx@plt>:
  402640:	adrp	x16, 417000 <ferror@plt+0x14890>
  402644:	ldr	x17, [x16, #616]
  402648:	add	x16, x16, #0x268
  40264c:	br	x17

0000000000402650 <memchr@plt>:
  402650:	adrp	x16, 417000 <ferror@plt+0x14890>
  402654:	ldr	x17, [x16, #624]
  402658:	add	x16, x16, #0x270
  40265c:	br	x17

0000000000402660 <scols_new_iter@plt>:
  402660:	adrp	x16, 417000 <ferror@plt+0x14890>
  402664:	ldr	x17, [x16, #632]
  402668:	add	x16, x16, #0x278
  40266c:	br	x17

0000000000402670 <__fxstat@plt>:
  402670:	adrp	x16, 417000 <ferror@plt+0x14890>
  402674:	ldr	x17, [x16, #640]
  402678:	add	x16, x16, #0x280
  40267c:	br	x17

0000000000402680 <dcgettext@plt>:
  402680:	adrp	x16, 417000 <ferror@plt+0x14890>
  402684:	ldr	x17, [x16, #648]
  402688:	add	x16, x16, #0x288
  40268c:	br	x17

0000000000402690 <errx@plt>:
  402690:	adrp	x16, 417000 <ferror@plt+0x14890>
  402694:	ldr	x17, [x16, #656]
  402698:	add	x16, x16, #0x290
  40269c:	br	x17

00000000004026a0 <strcspn@plt>:
  4026a0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4026a4:	ldr	x17, [x16, #664]
  4026a8:	add	x16, x16, #0x298
  4026ac:	br	x17

00000000004026b0 <printf@plt>:
  4026b0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4026b4:	ldr	x17, [x16, #672]
  4026b8:	add	x16, x16, #0x2a0
  4026bc:	br	x17

00000000004026c0 <__assert_fail@plt>:
  4026c0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4026c4:	ldr	x17, [x16, #680]
  4026c8:	add	x16, x16, #0x2a8
  4026cc:	br	x17

00000000004026d0 <__errno_location@plt>:
  4026d0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4026d4:	ldr	x17, [x16, #688]
  4026d8:	add	x16, x16, #0x2b0
  4026dc:	br	x17

00000000004026e0 <getenv@plt>:
  4026e0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4026e4:	ldr	x17, [x16, #696]
  4026e8:	add	x16, x16, #0x2b8
  4026ec:	br	x17

00000000004026f0 <putchar@plt>:
  4026f0:	adrp	x16, 417000 <ferror@plt+0x14890>
  4026f4:	ldr	x17, [x16, #704]
  4026f8:	add	x16, x16, #0x2c0
  4026fc:	br	x17

0000000000402700 <blkid_probe_get_fd@plt>:
  402700:	adrp	x16, 417000 <ferror@plt+0x14890>
  402704:	ldr	x17, [x16, #712]
  402708:	add	x16, x16, #0x2c8
  40270c:	br	x17

0000000000402710 <fprintf@plt>:
  402710:	adrp	x16, 417000 <ferror@plt+0x14890>
  402714:	ldr	x17, [x16, #720]
  402718:	add	x16, x16, #0x2d0
  40271c:	br	x17

0000000000402720 <scols_init_debug@plt>:
  402720:	adrp	x16, 417000 <ferror@plt+0x14890>
  402724:	ldr	x17, [x16, #728]
  402728:	add	x16, x16, #0x2d8
  40272c:	br	x17

0000000000402730 <err@plt>:
  402730:	adrp	x16, 417000 <ferror@plt+0x14890>
  402734:	ldr	x17, [x16, #736]
  402738:	add	x16, x16, #0x2e0
  40273c:	br	x17

0000000000402740 <ioctl@plt>:
  402740:	adrp	x16, 417000 <ferror@plt+0x14890>
  402744:	ldr	x17, [x16, #744]
  402748:	add	x16, x16, #0x2e8
  40274c:	br	x17

0000000000402750 <setlocale@plt>:
  402750:	adrp	x16, 417000 <ferror@plt+0x14890>
  402754:	ldr	x17, [x16, #752]
  402758:	add	x16, x16, #0x2f0
  40275c:	br	x17

0000000000402760 <blkid_do_wipe@plt>:
  402760:	adrp	x16, 417000 <ferror@plt+0x14890>
  402764:	ldr	x17, [x16, #760]
  402768:	add	x16, x16, #0x2f8
  40276c:	br	x17

0000000000402770 <ferror@plt>:
  402770:	adrp	x16, 417000 <ferror@plt+0x14890>
  402774:	ldr	x17, [x16, #768]
  402778:	add	x16, x16, #0x300
  40277c:	br	x17

Disassembly of section .text:

0000000000402780 <.text>:
  402780:	mov	x29, #0x0                   	// #0
  402784:	mov	x30, #0x0                   	// #0
  402788:	mov	x5, x0
  40278c:	ldr	x1, [sp]
  402790:	add	x2, sp, #0x8
  402794:	mov	x6, sp
  402798:	movz	x0, #0x0, lsl #48
  40279c:	movk	x0, #0x0, lsl #32
  4027a0:	movk	x0, #0x40, lsl #16
  4027a4:	movk	x0, #0x28d0
  4027a8:	movz	x3, #0x0, lsl #48
  4027ac:	movk	x3, #0x0, lsl #32
  4027b0:	movk	x3, #0x40, lsl #16
  4027b4:	movk	x3, #0x5ea0
  4027b8:	movz	x4, #0x0, lsl #48
  4027bc:	movk	x4, #0x0, lsl #32
  4027c0:	movk	x4, #0x40, lsl #16
  4027c4:	movk	x4, #0x5f20
  4027c8:	bl	4023b0 <__libc_start_main@plt>
  4027cc:	bl	402490 <abort@plt>
  4027d0:	adrp	x0, 416000 <ferror@plt+0x13890>
  4027d4:	ldr	x0, [x0, #4064]
  4027d8:	cbz	x0, 4027e0 <ferror@plt+0x70>
  4027dc:	b	402460 <__gmon_start__@plt>
  4027e0:	ret
  4027e4:	adrp	x0, 417000 <ferror@plt+0x14890>
  4027e8:	add	x0, x0, #0x320
  4027ec:	adrp	x1, 417000 <ferror@plt+0x14890>
  4027f0:	add	x1, x1, #0x320
  4027f4:	cmp	x0, x1
  4027f8:	b.eq	40282c <ferror@plt+0xbc>  // b.none
  4027fc:	stp	x29, x30, [sp, #-32]!
  402800:	mov	x29, sp
  402804:	adrp	x0, 405000 <ferror@plt+0x2890>
  402808:	ldr	x0, [x0, #3936]
  40280c:	str	x0, [sp, #24]
  402810:	mov	x1, x0
  402814:	cbz	x1, 402824 <ferror@plt+0xb4>
  402818:	adrp	x0, 417000 <ferror@plt+0x14890>
  40281c:	add	x0, x0, #0x320
  402820:	blr	x1
  402824:	ldp	x29, x30, [sp], #32
  402828:	ret
  40282c:	ret
  402830:	adrp	x0, 417000 <ferror@plt+0x14890>
  402834:	add	x0, x0, #0x320
  402838:	adrp	x1, 417000 <ferror@plt+0x14890>
  40283c:	add	x1, x1, #0x320
  402840:	sub	x0, x0, x1
  402844:	lsr	x1, x0, #63
  402848:	add	x0, x1, x0, asr #3
  40284c:	cmp	xzr, x0, asr #1
  402850:	b.eq	402888 <ferror@plt+0x118>  // b.none
  402854:	stp	x29, x30, [sp, #-32]!
  402858:	mov	x29, sp
  40285c:	asr	x1, x0, #1
  402860:	adrp	x0, 405000 <ferror@plt+0x2890>
  402864:	ldr	x0, [x0, #3944]
  402868:	str	x0, [sp, #24]
  40286c:	mov	x2, x0
  402870:	cbz	x2, 402880 <ferror@plt+0x110>
  402874:	adrp	x0, 417000 <ferror@plt+0x14890>
  402878:	add	x0, x0, #0x320
  40287c:	blr	x2
  402880:	ldp	x29, x30, [sp], #32
  402884:	ret
  402888:	ret
  40288c:	adrp	x0, 417000 <ferror@plt+0x14890>
  402890:	ldrb	w0, [x0, #840]
  402894:	cbnz	w0, 4028b8 <ferror@plt+0x148>
  402898:	stp	x29, x30, [sp, #-16]!
  40289c:	mov	x29, sp
  4028a0:	bl	4027e4 <ferror@plt+0x74>
  4028a4:	adrp	x0, 417000 <ferror@plt+0x14890>
  4028a8:	mov	w1, #0x1                   	// #1
  4028ac:	strb	w1, [x0, #840]
  4028b0:	ldp	x29, x30, [sp], #16
  4028b4:	ret
  4028b8:	ret
  4028bc:	stp	x29, x30, [sp, #-16]!
  4028c0:	mov	x29, sp
  4028c4:	bl	402830 <ferror@plt+0xc0>
  4028c8:	ldp	x29, x30, [sp], #16
  4028cc:	ret
  4028d0:	sub	sp, sp, #0xb0
  4028d4:	stp	x20, x19, [sp, #160]
  4028d8:	mov	x19, x1
  4028dc:	adrp	x1, 406000 <ferror@plt+0x3890>
  4028e0:	mov	w20, w0
  4028e4:	movi	v0.2d, #0x0
  4028e8:	add	x1, x1, #0x38b
  4028ec:	mov	w0, #0x6                   	// #6
  4028f0:	stp	x29, x30, [sp, #80]
  4028f4:	stp	x28, x27, [sp, #96]
  4028f8:	stp	x26, x25, [sp, #112]
  4028fc:	stp	x24, x23, [sp, #128]
  402900:	stp	x22, x21, [sp, #144]
  402904:	add	x29, sp, #0x50
  402908:	stp	q0, q0, [sp, #48]
  40290c:	stp	q0, q0, [sp, #16]
  402910:	str	xzr, [sp, #8]
  402914:	bl	402750 <setlocale@plt>
  402918:	adrp	x21, 406000 <ferror@plt+0x3890>
  40291c:	add	x21, x21, #0x301
  402920:	adrp	x1, 406000 <ferror@plt+0x3890>
  402924:	add	x1, x1, #0x30c
  402928:	mov	x0, x21
  40292c:	bl	4023a0 <bindtextdomain@plt>
  402930:	mov	x0, x21
  402934:	bl	4024c0 <textdomain@plt>
  402938:	bl	402d54 <ferror@plt+0x5e4>
  40293c:	adrp	x2, 406000 <ferror@plt+0x3890>
  402940:	adrp	x3, 405000 <ferror@plt+0x2890>
  402944:	add	x2, x2, #0x31e
  402948:	add	x3, x3, #0xfa8
  40294c:	mov	w0, w20
  402950:	mov	x1, x19
  402954:	mov	x4, xzr
  402958:	bl	4024d0 <getopt_long@plt>
  40295c:	cmn	w0, #0x1
  402960:	b.eq	402a8c <ferror@plt+0x31c>  // b.none
  402964:	add	x8, sp, #0x10
  402968:	adrp	x27, 405000 <ferror@plt+0x2890>
  40296c:	adrp	x22, 406000 <ferror@plt+0x3890>
  402970:	adrp	x23, 405000 <ferror@plt+0x2890>
  402974:	adrp	x25, 406000 <ferror@plt+0x3890>
  402978:	mov	w26, w0
  40297c:	mov	x21, xzr
  402980:	add	x27, x27, #0xf70
  402984:	add	x22, x22, #0x31e
  402988:	add	x23, x23, #0xfa8
  40298c:	adrp	x28, 417000 <ferror@plt+0x14890>
  402990:	add	x24, x8, #0x18
  402994:	add	x25, x25, #0x32f
  402998:	b	4029cc <ferror@plt+0x25c>
  40299c:	ldrb	w8, [sp, #72]
  4029a0:	orr	w8, w8, #0x1
  4029a4:	strb	w8, [sp, #72]
  4029a8:	mov	w0, w20
  4029ac:	mov	x1, x19
  4029b0:	mov	x2, x22
  4029b4:	mov	x3, x23
  4029b8:	mov	x4, xzr
  4029bc:	bl	4024d0 <getopt_long@plt>
  4029c0:	mov	w26, w0
  4029c4:	cmn	w0, #0x1
  4029c8:	b.eq	402a90 <ferror@plt+0x320>  // b.none
  4029cc:	add	x1, sp, #0x8
  4029d0:	mov	w0, w26
  4029d4:	bl	402d70 <ferror@plt+0x600>
  4029d8:	sub	w8, w26, #0x4a
  4029dc:	cmp	w8, #0x2a
  4029e0:	b.hi	402d1c <ferror@plt+0x5ac>  // b.pmore
  4029e4:	adr	x9, 40299c <ferror@plt+0x22c>
  4029e8:	ldrb	w10, [x27, x8]
  4029ec:	add	x9, x9, x10, lsl #2
  4029f0:	br	x9
  4029f4:	ldrb	w8, [sp, #72]
  4029f8:	orr	w8, w8, #0x20
  4029fc:	b	4029a4 <ferror@plt+0x234>
  402a00:	ldrb	w8, [sp, #72]
  402a04:	orr	w8, w8, #0x10
  402a08:	b	4029a4 <ferror@plt+0x234>
  402a0c:	ldrb	w8, [sp, #72]
  402a10:	orr	w8, w8, #0x8
  402a14:	b	4029a4 <ferror@plt+0x234>
  402a18:	ldrb	w8, [sp, #72]
  402a1c:	orr	w8, w8, #0xc0
  402a20:	b	4029a4 <ferror@plt+0x234>
  402a24:	ldr	x8, [x28, #808]
  402a28:	str	x8, [sp, #24]
  402a2c:	b	4029a8 <ferror@plt+0x238>
  402a30:	ldr	x21, [x28, #808]
  402a34:	b	4029a8 <ferror@plt+0x238>
  402a38:	ldrb	w8, [sp, #72]
  402a3c:	orr	w8, w8, #0x2
  402a40:	b	4029a4 <ferror@plt+0x234>
  402a44:	ldrb	w8, [sp, #72]
  402a48:	orr	w8, w8, #0x40
  402a4c:	b	4029a4 <ferror@plt+0x234>
  402a50:	ldr	x26, [x28, #808]
  402a54:	mov	w2, #0x5                   	// #5
  402a58:	mov	x0, xzr
  402a5c:	mov	x1, x25
  402a60:	bl	402680 <dcgettext@plt>
  402a64:	mov	x1, x0
  402a68:	mov	x0, x26
  402a6c:	bl	405088 <ferror@plt+0x2918>
  402a70:	mov	x1, x0
  402a74:	mov	x0, x24
  402a78:	bl	402e8c <ferror@plt+0x71c>
  402a7c:	b	4029a8 <ferror@plt+0x238>
  402a80:	ldrb	w8, [sp, #72]
  402a84:	orr	w8, w8, #0x4
  402a88:	b	4029a4 <ferror@plt+0x234>
  402a8c:	mov	x21, xzr
  402a90:	adrp	x22, 417000 <ferror@plt+0x14890>
  402a94:	ldr	w8, [x22, #816]
  402a98:	cmp	w8, w20
  402a9c:	b.eq	402d04 <ferror@plt+0x594>  // b.none
  402aa0:	ldrb	w8, [sp, #72]
  402aa4:	mov	w9, #0xa                   	// #10
  402aa8:	and	w8, w8, w9
  402aac:	cmp	w8, #0x8
  402ab0:	b.ne	402abc <ferror@plt+0x34c>  // b.any
  402ab4:	ldr	x8, [sp, #40]
  402ab8:	cbz	x8, 402b1c <ferror@plt+0x3ac>
  402abc:	ldrsb	w11, [sp, #72]
  402ac0:	tbnz	w11, #1, 402b3c <ferror@plt+0x3cc>
  402ac4:	ldr	x8, [sp, #40]
  402ac8:	cbnz	x8, 402b3c <ferror@plt+0x3cc>
  402acc:	adrp	x8, 417000 <ferror@plt+0x14890>
  402ad0:	ldr	x9, [x8, #904]
  402ad4:	adrp	x10, 417000 <ferror@plt+0x14890>
  402ad8:	add	x10, x10, #0x350
  402adc:	mov	w12, #0x4                   	// #4
  402ae0:	add	x14, x9, #0x1
  402ae4:	str	x14, [x8, #904]
  402ae8:	tbnz	w11, #31, 402bfc <ferror@plt+0x48c>
  402aec:	mov	w17, #0x6                   	// #6
  402af0:	mov	w11, wzr
  402af4:	add	x13, x10, x14, lsl #2
  402af8:	add	x14, x9, #0x2
  402afc:	mov	w16, #0x1                   	// #1
  402b00:	mov	w18, #0x3                   	// #3
  402b04:	mov	w0, #0x5                   	// #5
  402b08:	mov	w15, #0x4                   	// #4
  402b0c:	str	w17, [x10, x9, lsl #2]
  402b10:	mov	w17, #0x3                   	// #3
  402b14:	str	x14, [x8, #904]
  402b18:	b	402c18 <ferror@plt+0x4a8>
  402b1c:	adrp	x1, 406000 <ferror@plt+0x3890>
  402b20:	add	x1, x1, #0x3a0
  402b24:	mov	w2, #0x5                   	// #5
  402b28:	mov	x0, xzr
  402b2c:	bl	402680 <dcgettext@plt>
  402b30:	bl	402640 <warnx@plt>
  402b34:	ldrsb	w11, [sp, #72]
  402b38:	tbz	w11, #1, 402ac4 <ferror@plt+0x354>
  402b3c:	ldr	w8, [x22, #816]
  402b40:	subs	w9, w20, w8
  402b44:	sxtw	x9, w9
  402b48:	str	x9, [sp, #48]
  402b4c:	b.le	402b80 <ferror@plt+0x410>
  402b50:	add	w9, w8, #0x1
  402b54:	str	w9, [x22, #816]
  402b58:	ldr	x8, [x19, w8, sxtw #3]
  402b5c:	add	x0, sp, #0x10
  402b60:	str	x8, [sp, #16]
  402b64:	bl	4035bc <ferror@plt+0xe4c>
  402b68:	ldr	x9, [sp, #48]
  402b6c:	ldr	w8, [x22, #816]
  402b70:	sub	x9, x9, #0x1
  402b74:	cmp	w8, w20
  402b78:	str	x9, [sp, #48]
  402b7c:	b.lt	402b50 <ferror@plt+0x3e0>  // b.tstop
  402b80:	ldr	x8, [sp, #64]
  402b84:	cbz	x8, 402bd0 <ferror@plt+0x460>
  402b88:	mov	x21, xzr
  402b8c:	b	402ba0 <ferror@plt+0x430>
  402b90:	ldr	x8, [sp, #64]
  402b94:	add	x21, x21, #0x1
  402b98:	cmp	x21, x8
  402b9c:	b.cs	402bd0 <ferror@plt+0x460>  // b.hs, b.nlast
  402ba0:	ldr	x8, [sp, #56]
  402ba4:	mov	w1, wzr
  402ba8:	ldr	x19, [x8, x21, lsl #3]
  402bac:	mov	x0, x19
  402bb0:	bl	402380 <open@plt>
  402bb4:	tbnz	w0, #31, 402b90 <ferror@plt+0x420>
  402bb8:	mov	x1, x19
  402bbc:	mov	w20, w0
  402bc0:	bl	40387c <ferror@plt+0x110c>
  402bc4:	mov	w0, w20
  402bc8:	bl	402450 <close@plt>
  402bcc:	b	402b90 <ferror@plt+0x420>
  402bd0:	ldr	x0, [sp, #56]
  402bd4:	bl	402560 <free@plt>
  402bd8:	mov	w0, wzr
  402bdc:	ldp	x20, x19, [sp, #160]
  402be0:	ldp	x22, x21, [sp, #144]
  402be4:	ldp	x24, x23, [sp, #128]
  402be8:	ldp	x26, x25, [sp, #112]
  402bec:	ldp	x28, x27, [sp, #96]
  402bf0:	ldp	x29, x30, [sp, #80]
  402bf4:	add	sp, sp, #0xb0
  402bf8:	ret
  402bfc:	mov	w17, wzr
  402c00:	add	x13, x10, x9, lsl #2
  402c04:	mov	w15, #0x3                   	// #3
  402c08:	mov	w11, #0x1                   	// #1
  402c0c:	mov	w18, #0x2                   	// #2
  402c10:	mov	w0, #0x4                   	// #4
  402c14:	mov	w16, #0x3                   	// #3
  402c18:	str	w12, [x13]
  402c1c:	add	x12, x9, x18
  402c20:	add	x13, x9, x15
  402c24:	add	x9, x9, x0
  402c28:	str	w17, [x10, x14, lsl #2]
  402c2c:	str	x12, [x8, #904]
  402c30:	str	x13, [x8, #904]
  402c34:	str	w11, [x10, x12, lsl #2]
  402c38:	str	x9, [x8, #904]
  402c3c:	str	w16, [x10, x13, lsl #2]
  402c40:	cbz	x21, 402c6c <ferror@plt+0x4fc>
  402c44:	adrp	x1, 417000 <ferror@plt+0x14890>
  402c48:	adrp	x3, 417000 <ferror@plt+0x14890>
  402c4c:	adrp	x4, 403000 <ferror@plt+0x890>
  402c50:	add	x1, x1, #0x350
  402c54:	add	x3, x3, #0x388
  402c58:	add	x4, x4, #0x198
  402c5c:	mov	w2, #0xe                   	// #14
  402c60:	mov	x0, x21
  402c64:	bl	405594 <ferror@plt+0x2e24>
  402c68:	tbnz	w0, #31, 402cc8 <ferror@plt+0x558>
  402c6c:	add	x0, sp, #0x10
  402c70:	bl	403268 <ferror@plt+0xaf8>
  402c74:	b	402c80 <ferror@plt+0x510>
  402c78:	mov	x0, x21
  402c7c:	bl	403464 <ferror@plt+0xcf4>
  402c80:	ldr	w8, [x22, #816]
  402c84:	cmp	w8, w20
  402c88:	b.ge	402cbc <ferror@plt+0x54c>  // b.tcont
  402c8c:	add	w9, w8, #0x1
  402c90:	str	w9, [x22, #816]
  402c94:	ldr	x8, [x19, w8, sxtw #3]
  402c98:	add	x0, sp, #0x10
  402c9c:	str	x8, [sp, #16]
  402ca0:	bl	40339c <ferror@plt+0xc2c>
  402ca4:	mov	x21, x0
  402ca8:	cbz	x0, 402c78 <ferror@plt+0x508>
  402cac:	add	x0, sp, #0x10
  402cb0:	mov	x1, x21
  402cb4:	bl	40342c <ferror@plt+0xcbc>
  402cb8:	b	402c78 <ferror@plt+0x508>
  402cbc:	add	x0, sp, #0x10
  402cc0:	bl	4034c0 <ferror@plt+0xd50>
  402cc4:	b	402bd8 <ferror@plt+0x468>
  402cc8:	mov	w0, #0x1                   	// #1
  402ccc:	b	402bdc <ferror@plt+0x46c>
  402cd0:	adrp	x1, 406000 <ferror@plt+0x3890>
  402cd4:	add	x1, x1, #0x347
  402cd8:	mov	w2, #0x5                   	// #5
  402cdc:	mov	x0, xzr
  402ce0:	bl	402680 <dcgettext@plt>
  402ce4:	adrp	x8, 417000 <ferror@plt+0x14890>
  402ce8:	ldr	x1, [x8, #832]
  402cec:	adrp	x2, 406000 <ferror@plt+0x3890>
  402cf0:	add	x2, x2, #0x353
  402cf4:	bl	4026b0 <printf@plt>
  402cf8:	mov	w0, wzr
  402cfc:	bl	4021d0 <exit@plt>
  402d00:	bl	402f18 <ferror@plt+0x7a8>
  402d04:	adrp	x1, 406000 <ferror@plt+0x3890>
  402d08:	add	x1, x1, #0x38c
  402d0c:	mov	w2, #0x5                   	// #5
  402d10:	mov	x0, xzr
  402d14:	bl	402680 <dcgettext@plt>
  402d18:	bl	402640 <warnx@plt>
  402d1c:	adrp	x8, 417000 <ferror@plt+0x14890>
  402d20:	ldr	x19, [x8, #800]
  402d24:	adrp	x1, 406000 <ferror@plt+0x3890>
  402d28:	add	x1, x1, #0x365
  402d2c:	mov	w2, #0x5                   	// #5
  402d30:	mov	x0, xzr
  402d34:	bl	402680 <dcgettext@plt>
  402d38:	adrp	x8, 417000 <ferror@plt+0x14890>
  402d3c:	ldr	x2, [x8, #832]
  402d40:	mov	x1, x0
  402d44:	mov	x0, x19
  402d48:	bl	402710 <fprintf@plt>
  402d4c:	mov	w0, #0x1                   	// #1
  402d50:	bl	4021d0 <exit@plt>
  402d54:	stp	x29, x30, [sp, #-16]!
  402d58:	adrp	x0, 403000 <ferror@plt+0x890>
  402d5c:	add	x0, x0, #0x91c
  402d60:	mov	x29, sp
  402d64:	bl	405f28 <ferror@plt+0x37b8>
  402d68:	ldp	x29, x30, [sp], #16
  402d6c:	ret
  402d70:	stp	x29, x30, [sp, #-64]!
  402d74:	cmp	w0, #0x4f
  402d78:	stp	x24, x23, [sp, #16]
  402d7c:	stp	x22, x21, [sp, #32]
  402d80:	stp	x20, x19, [sp, #48]
  402d84:	mov	x29, sp
  402d88:	b.lt	402e78 <ferror@plt+0x708>  // b.tstop
  402d8c:	adrp	x8, 406000 <ferror@plt+0x3890>
  402d90:	mov	w9, #0x4f                  	// #79
  402d94:	add	x8, x8, #0x16c
  402d98:	cmp	w9, w0
  402d9c:	b.eq	402db4 <ferror@plt+0x644>  // b.none
  402da0:	ldr	w9, [x8], #4
  402da4:	cbz	w9, 402e78 <ferror@plt+0x708>
  402da8:	cmp	w9, w0
  402dac:	b.le	402d98 <ferror@plt+0x628>
  402db0:	b	402e78 <ferror@plt+0x708>
  402db4:	ldr	w8, [x1]
  402db8:	cbz	w8, 402e74 <ferror@plt+0x704>
  402dbc:	cmp	w8, w0
  402dc0:	b.eq	402e78 <ferror@plt+0x708>  // b.none
  402dc4:	adrp	x22, 417000 <ferror@plt+0x14890>
  402dc8:	ldr	x19, [x22, #800]
  402dcc:	adrp	x1, 406000 <ferror@plt+0x3890>
  402dd0:	add	x1, x1, #0x3df
  402dd4:	mov	w2, #0x5                   	// #5
  402dd8:	mov	x0, xzr
  402ddc:	bl	402680 <dcgettext@plt>
  402de0:	adrp	x8, 417000 <ferror@plt+0x14890>
  402de4:	ldr	x2, [x8, #832]
  402de8:	mov	x1, x0
  402dec:	mov	x0, x19
  402df0:	bl	402710 <fprintf@plt>
  402df4:	adrp	x24, 406000 <ferror@plt+0x3890>
  402df8:	adrp	x19, 406000 <ferror@plt+0x3890>
  402dfc:	adrp	x20, 406000 <ferror@plt+0x3890>
  402e00:	mov	x23, xzr
  402e04:	add	x24, x24, #0x168
  402e08:	add	x19, x19, #0x407
  402e0c:	add	x20, x20, #0x401
  402e10:	ldr	w21, [x24, x23]
  402e14:	cbz	w21, 402e60 <ferror@plt+0x6f0>
  402e18:	mov	w0, w21
  402e1c:	bl	403a04 <ferror@plt+0x1294>
  402e20:	cbnz	x0, 402e44 <ferror@plt+0x6d4>
  402e24:	mov	w0, w21
  402e28:	bl	403a40 <ferror@plt+0x12d0>
  402e2c:	cbz	w0, 402e54 <ferror@plt+0x6e4>
  402e30:	ldr	x0, [x22, #800]
  402e34:	mov	x1, x19
  402e38:	mov	w2, w21
  402e3c:	bl	402710 <fprintf@plt>
  402e40:	b	402e54 <ferror@plt+0x6e4>
  402e44:	mov	x2, x0
  402e48:	ldr	x0, [x22, #800]
  402e4c:	mov	x1, x20
  402e50:	bl	402710 <fprintf@plt>
  402e54:	add	x23, x23, #0x4
  402e58:	cmp	x23, #0x3c
  402e5c:	b.ne	402e10 <ferror@plt+0x6a0>  // b.any
  402e60:	ldr	x1, [x22, #800]
  402e64:	mov	w0, #0xa                   	// #10
  402e68:	bl	4022d0 <fputc@plt>
  402e6c:	mov	w0, #0x1                   	// #1
  402e70:	bl	4021d0 <exit@plt>
  402e74:	str	w0, [x1]
  402e78:	ldp	x20, x19, [sp, #48]
  402e7c:	ldp	x22, x21, [sp, #32]
  402e80:	ldp	x24, x23, [sp, #16]
  402e84:	ldp	x29, x30, [sp], #64
  402e88:	ret
  402e8c:	stp	x29, x30, [sp, #-48]!
  402e90:	str	x21, [sp, #16]
  402e94:	stp	x20, x19, [sp, #32]
  402e98:	mov	x21, x1
  402e9c:	mov	x19, x0
  402ea0:	mov	x29, sp
  402ea4:	cbz	x0, 402ecc <ferror@plt+0x75c>
  402ea8:	ldr	x8, [x19]
  402eac:	cbz	x8, 402ecc <ferror@plt+0x75c>
  402eb0:	mov	x20, x8
  402eb4:	ldr	x8, [x8]
  402eb8:	cmp	x8, x21
  402ebc:	b.eq	402f04 <ferror@plt+0x794>  // b.none
  402ec0:	ldr	x8, [x20, #56]
  402ec4:	cbnz	x8, 402eb0 <ferror@plt+0x740>
  402ec8:	b	402ed0 <ferror@plt+0x760>
  402ecc:	mov	x20, xzr
  402ed0:	mov	w0, #0x1                   	// #1
  402ed4:	mov	w1, #0x48                  	// #72
  402ed8:	bl	403a50 <ferror@plt+0x12e0>
  402edc:	str	x21, [x0]
  402ee0:	str	xzr, [x0, #56]
  402ee4:	cbz	x20, 402eec <ferror@plt+0x77c>
  402ee8:	str	x0, [x20, #56]
  402eec:	cbz	x19, 402f00 <ferror@plt+0x790>
  402ef0:	ldr	x8, [x19]
  402ef4:	mov	x20, x0
  402ef8:	cbnz	x8, 402f04 <ferror@plt+0x794>
  402efc:	str	x0, [x19]
  402f00:	mov	x20, x0
  402f04:	mov	x0, x20
  402f08:	ldp	x20, x19, [sp, #32]
  402f0c:	ldr	x21, [sp, #16]
  402f10:	ldp	x29, x30, [sp], #48
  402f14:	ret
  402f18:	stp	x29, x30, [sp, #-64]!
  402f1c:	adrp	x1, 406000 <ferror@plt+0x3890>
  402f20:	add	x1, x1, #0x426
  402f24:	mov	w2, #0x5                   	// #5
  402f28:	mov	x0, xzr
  402f2c:	stp	x24, x23, [sp, #16]
  402f30:	stp	x22, x21, [sp, #32]
  402f34:	stp	x20, x19, [sp, #48]
  402f38:	mov	x29, sp
  402f3c:	bl	402680 <dcgettext@plt>
  402f40:	adrp	x22, 417000 <ferror@plt+0x14890>
  402f44:	ldr	x1, [x22, #824]
  402f48:	bl	4021c0 <fputs@plt>
  402f4c:	adrp	x1, 406000 <ferror@plt+0x3890>
  402f50:	add	x1, x1, #0x42f
  402f54:	mov	w2, #0x5                   	// #5
  402f58:	mov	x0, xzr
  402f5c:	bl	402680 <dcgettext@plt>
  402f60:	adrp	x8, 417000 <ferror@plt+0x14890>
  402f64:	ldr	x1, [x8, #832]
  402f68:	bl	4026b0 <printf@plt>
  402f6c:	ldr	x1, [x22, #824]
  402f70:	mov	w0, #0xa                   	// #10
  402f74:	bl	4022d0 <fputc@plt>
  402f78:	adrp	x1, 406000 <ferror@plt+0x3890>
  402f7c:	add	x1, x1, #0x447
  402f80:	mov	w2, #0x5                   	// #5
  402f84:	mov	x0, xzr
  402f88:	bl	402680 <dcgettext@plt>
  402f8c:	bl	4024b0 <puts@plt>
  402f90:	adrp	x1, 406000 <ferror@plt+0x3890>
  402f94:	add	x1, x1, #0x466
  402f98:	mov	w2, #0x5                   	// #5
  402f9c:	mov	x0, xzr
  402fa0:	bl	402680 <dcgettext@plt>
  402fa4:	ldr	x1, [x22, #824]
  402fa8:	bl	4021c0 <fputs@plt>
  402fac:	adrp	x1, 406000 <ferror@plt+0x3890>
  402fb0:	add	x1, x1, #0x471
  402fb4:	mov	w2, #0x5                   	// #5
  402fb8:	mov	x0, xzr
  402fbc:	bl	402680 <dcgettext@plt>
  402fc0:	bl	4024b0 <puts@plt>
  402fc4:	adrp	x1, 406000 <ferror@plt+0x3890>
  402fc8:	add	x1, x1, #0x4ab
  402fcc:	mov	w2, #0x5                   	// #5
  402fd0:	mov	x0, xzr
  402fd4:	bl	402680 <dcgettext@plt>
  402fd8:	bl	4024b0 <puts@plt>
  402fdc:	adrp	x1, 406000 <ferror@plt+0x3890>
  402fe0:	add	x1, x1, #0x4e3
  402fe4:	mov	w2, #0x5                   	// #5
  402fe8:	mov	x0, xzr
  402fec:	bl	402680 <dcgettext@plt>
  402ff0:	bl	4024b0 <puts@plt>
  402ff4:	adrp	x1, 406000 <ferror@plt+0x3890>
  402ff8:	add	x1, x1, #0x506
  402ffc:	mov	w2, #0x5                   	// #5
  403000:	mov	x0, xzr
  403004:	bl	402680 <dcgettext@plt>
  403008:	bl	4024b0 <puts@plt>
  40300c:	adrp	x1, 406000 <ferror@plt+0x3890>
  403010:	add	x1, x1, #0x530
  403014:	mov	w2, #0x5                   	// #5
  403018:	mov	x0, xzr
  40301c:	bl	402680 <dcgettext@plt>
  403020:	bl	4024b0 <puts@plt>
  403024:	adrp	x1, 406000 <ferror@plt+0x3890>
  403028:	add	x1, x1, #0x55c
  40302c:	mov	w2, #0x5                   	// #5
  403030:	mov	x0, xzr
  403034:	bl	402680 <dcgettext@plt>
  403038:	bl	4024b0 <puts@plt>
  40303c:	adrp	x1, 406000 <ferror@plt+0x3890>
  403040:	add	x1, x1, #0x59e
  403044:	mov	w2, #0x5                   	// #5
  403048:	mov	x0, xzr
  40304c:	bl	402680 <dcgettext@plt>
  403050:	bl	4024b0 <puts@plt>
  403054:	adrp	x1, 406000 <ferror@plt+0x3890>
  403058:	add	x1, x1, #0x5cd
  40305c:	mov	w2, #0x5                   	// #5
  403060:	mov	x0, xzr
  403064:	bl	402680 <dcgettext@plt>
  403068:	bl	4024b0 <puts@plt>
  40306c:	adrp	x1, 406000 <ferror@plt+0x3890>
  403070:	add	x1, x1, #0x601
  403074:	mov	w2, #0x5                   	// #5
  403078:	mov	x0, xzr
  40307c:	bl	402680 <dcgettext@plt>
  403080:	bl	4024b0 <puts@plt>
  403084:	adrp	x1, 406000 <ferror@plt+0x3890>
  403088:	add	x1, x1, #0x648
  40308c:	mov	w2, #0x5                   	// #5
  403090:	mov	x0, xzr
  403094:	bl	402680 <dcgettext@plt>
  403098:	bl	4024b0 <puts@plt>
  40309c:	adrp	x1, 406000 <ferror@plt+0x3890>
  4030a0:	add	x1, x1, #0x676
  4030a4:	mov	w2, #0x5                   	// #5
  4030a8:	mov	x0, xzr
  4030ac:	bl	402680 <dcgettext@plt>
  4030b0:	bl	4024b0 <puts@plt>
  4030b4:	adrp	x1, 406000 <ferror@plt+0x3890>
  4030b8:	add	x1, x1, #0x6df
  4030bc:	mov	w2, #0x5                   	// #5
  4030c0:	mov	x0, xzr
  4030c4:	bl	402680 <dcgettext@plt>
  4030c8:	adrp	x1, 406000 <ferror@plt+0x3890>
  4030cc:	mov	x19, x0
  4030d0:	add	x1, x1, #0x700
  4030d4:	mov	w2, #0x5                   	// #5
  4030d8:	mov	x0, xzr
  4030dc:	bl	402680 <dcgettext@plt>
  4030e0:	mov	x4, x0
  4030e4:	adrp	x0, 406000 <ferror@plt+0x3890>
  4030e8:	adrp	x1, 406000 <ferror@plt+0x3890>
  4030ec:	adrp	x3, 406000 <ferror@plt+0x3890>
  4030f0:	add	x0, x0, #0x6c2
  4030f4:	add	x1, x1, #0x6d3
  4030f8:	add	x3, x3, #0x6f1
  4030fc:	mov	x2, x19
  403100:	bl	4026b0 <printf@plt>
  403104:	adrp	x1, 406000 <ferror@plt+0x3890>
  403108:	add	x1, x1, #0x710
  40310c:	mov	w2, #0x5                   	// #5
  403110:	mov	x0, xzr
  403114:	bl	402680 <dcgettext@plt>
  403118:	ldr	x1, [x22, #824]
  40311c:	bl	4021c0 <fputs@plt>
  403120:	adrp	x24, 406000 <ferror@plt+0x3890>
  403124:	adrp	x19, 406000 <ferror@plt+0x3890>
  403128:	mov	x23, xzr
  40312c:	add	x24, x24, #0x1e8
  403130:	add	x19, x19, #0x72c
  403134:	add	x8, x24, x23
  403138:	ldr	x1, [x8, #24]
  40313c:	ldr	x20, [x22, #824]
  403140:	ldr	x21, [x8]
  403144:	mov	w2, #0x5                   	// #5
  403148:	mov	x0, xzr
  40314c:	bl	402680 <dcgettext@plt>
  403150:	mov	x3, x0
  403154:	mov	x0, x20
  403158:	mov	x1, x19
  40315c:	mov	x2, x21
  403160:	bl	402710 <fprintf@plt>
  403164:	add	x23, x23, #0x20
  403168:	cmp	x23, #0xe0
  40316c:	b.ne	403134 <ferror@plt+0x9c4>  // b.any
  403170:	adrp	x1, 406000 <ferror@plt+0x3890>
  403174:	add	x1, x1, #0x736
  403178:	mov	w2, #0x5                   	// #5
  40317c:	mov	x0, xzr
  403180:	bl	402680 <dcgettext@plt>
  403184:	adrp	x1, 406000 <ferror@plt+0x3890>
  403188:	add	x1, x1, #0x751
  40318c:	bl	4026b0 <printf@plt>
  403190:	mov	w0, wzr
  403194:	bl	4021d0 <exit@plt>
  403198:	stp	x29, x30, [sp, #-64]!
  40319c:	stp	x24, x23, [sp, #16]
  4031a0:	stp	x22, x21, [sp, #32]
  4031a4:	stp	x20, x19, [sp, #48]
  4031a8:	mov	x29, sp
  4031ac:	cbz	x0, 403248 <ferror@plt+0xad8>
  4031b0:	adrp	x24, 406000 <ferror@plt+0x3890>
  4031b4:	mov	x20, x1
  4031b8:	mov	x19, x0
  4031bc:	mov	x23, xzr
  4031c0:	add	x24, x24, #0x1e8
  4031c4:	b	4031ec <ferror@plt+0xa7c>
  4031c8:	ldrb	w8, [x22, x20]
  4031cc:	cmp	w8, #0x0
  4031d0:	cset	w8, ne  // ne = any
  4031d4:	csel	w21, w23, w21, eq  // eq = none
  4031d8:	tbz	w8, #0, 403230 <ferror@plt+0xac0>
  4031dc:	add	x23, x23, #0x1
  4031e0:	cmp	x23, #0x7
  4031e4:	add	x24, x24, #0x20
  4031e8:	b.eq	403210 <ferror@plt+0xaa0>  // b.none
  4031ec:	ldr	x22, [x24]
  4031f0:	mov	x0, x19
  4031f4:	mov	x2, x20
  4031f8:	mov	x1, x22
  4031fc:	bl	402580 <strncasecmp@plt>
  403200:	cbz	w0, 4031c8 <ferror@plt+0xa58>
  403204:	mov	w8, #0x1                   	// #1
  403208:	tbnz	w8, #0, 4031dc <ferror@plt+0xa6c>
  40320c:	b	403230 <ferror@plt+0xac0>
  403210:	adrp	x1, 406000 <ferror@plt+0x3890>
  403214:	add	x1, x1, #0x834
  403218:	mov	w2, #0x5                   	// #5
  40321c:	mov	x0, xzr
  403220:	bl	402680 <dcgettext@plt>
  403224:	mov	x1, x19
  403228:	bl	402640 <warnx@plt>
  40322c:	mov	w21, #0xffffffff            	// #-1
  403230:	mov	w0, w21
  403234:	ldp	x20, x19, [sp, #48]
  403238:	ldp	x22, x21, [sp, #32]
  40323c:	ldp	x24, x23, [sp, #16]
  403240:	ldp	x29, x30, [sp], #64
  403244:	ret
  403248:	adrp	x0, 406000 <ferror@plt+0x3890>
  40324c:	adrp	x1, 406000 <ferror@plt+0x3890>
  403250:	adrp	x3, 406000 <ferror@plt+0x3890>
  403254:	add	x0, x0, #0x7ef
  403258:	add	x1, x1, #0x7f4
  40325c:	add	x3, x3, #0x808
  403260:	mov	w2, #0x7c                  	// #124
  403264:	bl	4026c0 <__assert_fail@plt>
  403268:	stp	x29, x30, [sp, #-64]!
  40326c:	stp	x20, x19, [sp, #48]
  403270:	mov	x19, x0
  403274:	mov	w0, wzr
  403278:	str	x23, [sp, #16]
  40327c:	stp	x22, x21, [sp, #32]
  403280:	mov	x29, sp
  403284:	bl	402720 <scols_init_debug@plt>
  403288:	bl	4023d0 <scols_new_table@plt>
  40328c:	cbz	x0, 403390 <ferror@plt+0xc20>
  403290:	ldrb	w8, [x19, #56]
  403294:	mov	x20, x0
  403298:	tbz	w8, #5, 4032b8 <ferror@plt+0xb48>
  40329c:	mov	w1, #0x1                   	// #1
  4032a0:	mov	x0, x20
  4032a4:	bl	402570 <scols_table_enable_json@plt>
  4032a8:	adrp	x1, 406000 <ferror@plt+0x3890>
  4032ac:	add	x1, x1, #0x867
  4032b0:	mov	x0, x20
  4032b4:	bl	402230 <scols_table_set_name@plt>
  4032b8:	ldrb	w8, [x19, #56]
  4032bc:	mov	x0, x20
  4032c0:	ubfx	w1, w8, #6, #1
  4032c4:	bl	402260 <scols_table_enable_noheadings@plt>
  4032c8:	ldrsb	w8, [x19, #56]
  4032cc:	tbz	w8, #31, 4032ec <ferror@plt+0xb7c>
  4032d0:	mov	w1, #0x1                   	// #1
  4032d4:	mov	x0, x20
  4032d8:	bl	4022e0 <scols_table_enable_raw@plt>
  4032dc:	adrp	x1, 406000 <ferror@plt+0x3890>
  4032e0:	add	x1, x1, #0x872
  4032e4:	mov	x0, x20
  4032e8:	bl	4022f0 <scols_table_set_column_separator@plt>
  4032ec:	adrp	x23, 417000 <ferror@plt+0x14890>
  4032f0:	ldr	x8, [x23, #904]
  4032f4:	cbz	x8, 40335c <ferror@plt+0xbec>
  4032f8:	mov	x21, xzr
  4032fc:	b	403310 <ferror@plt+0xba0>
  403300:	ldr	x8, [x23, #904]
  403304:	add	x21, x21, #0x1
  403308:	cmp	x21, x8
  40330c:	b.cs	40335c <ferror@plt+0xbec>  // b.hs, b.nlast
  403310:	mov	w0, w21
  403314:	bl	403a90 <ferror@plt+0x1320>
  403318:	ldr	x1, [x0]
  40331c:	ldr	d0, [x0, #8]
  403320:	ldr	w2, [x0, #16]
  403324:	mov	x0, x20
  403328:	bl	402280 <scols_table_new_column@plt>
  40332c:	cbz	x0, 403374 <ferror@plt+0xc04>
  403330:	ldrb	w8, [x19, #56]
  403334:	tbz	w8, #5, 403300 <ferror@plt+0xb90>
  403338:	mov	x22, x0
  40333c:	mov	x0, x21
  403340:	bl	403ab8 <ferror@plt+0x1348>
  403344:	cmp	w0, #0x2
  403348:	b.ne	403300 <ferror@plt+0xb90>  // b.any
  40334c:	mov	w1, #0x1                   	// #1
  403350:	mov	x0, x22
  403354:	bl	402180 <scols_column_set_json_type@plt>
  403358:	b	403300 <ferror@plt+0xb90>
  40335c:	str	x20, [x19, #16]
  403360:	ldp	x20, x19, [sp, #48]
  403364:	ldp	x22, x21, [sp, #32]
  403368:	ldr	x23, [sp, #16]
  40336c:	ldp	x29, x30, [sp], #64
  403370:	ret
  403374:	adrp	x1, 406000 <ferror@plt+0x3890>
  403378:	add	x1, x1, #0x874
  40337c:	mov	w2, #0x5                   	// #5
  403380:	bl	402680 <dcgettext@plt>
  403384:	mov	x1, x0
  403388:	mov	w0, #0x1                   	// #1
  40338c:	bl	402730 <err@plt>
  403390:	adrp	x1, 406000 <ferror@plt+0x3890>
  403394:	add	x1, x1, #0x847
  403398:	b	40337c <ferror@plt+0xc0c>
  40339c:	sub	sp, sp, #0x40
  4033a0:	stp	x29, x30, [sp, #32]
  4033a4:	stp	x20, x19, [sp, #48]
  4033a8:	mov	x19, x0
  4033ac:	ldr	x0, [x0]
  4033b0:	mov	w1, wzr
  4033b4:	add	x29, sp, #0x20
  4033b8:	bl	403b2c <ferror@plt+0x13bc>
  4033bc:	stur	xzr, [x29, #-8]
  4033c0:	cbz	x0, 40341c <ferror@plt+0xcac>
  4033c4:	mov	x20, x0
  4033c8:	mov	x0, x20
  4033cc:	bl	402210 <blkid_do_probe@plt>
  4033d0:	cbnz	w0, 403410 <ferror@plt+0xca0>
  4033d4:	sub	x1, x29, #0x8
  4033d8:	add	x3, sp, #0x8
  4033dc:	add	x4, sp, #0x10
  4033e0:	mov	x0, x19
  4033e4:	mov	x2, x20
  4033e8:	stp	xzr, xzr, [sp, #8]
  4033ec:	bl	403c38 <ferror@plt+0x14c8>
  4033f0:	ldr	x2, [sp, #16]
  4033f4:	cbz	x2, 4033c8 <ferror@plt+0xc58>
  4033f8:	ldr	x1, [sp, #8]
  4033fc:	mov	x0, x20
  403400:	bl	402620 <blkid_probe_hide_range@plt>
  403404:	mov	x0, x20
  403408:	bl	402310 <blkid_probe_step_back@plt>
  40340c:	b	4033c8 <ferror@plt+0xc58>
  403410:	mov	x0, x20
  403414:	bl	4025f0 <blkid_free_probe@plt>
  403418:	ldur	x0, [x29, #-8]
  40341c:	ldp	x20, x19, [sp, #48]
  403420:	ldp	x29, x30, [sp, #32]
  403424:	add	sp, sp, #0x40
  403428:	ret
  40342c:	stp	x29, x30, [sp, #-32]!
  403430:	stp	x20, x19, [sp, #16]
  403434:	mov	x29, sp
  403438:	cbz	x1, 403458 <ferror@plt+0xce8>
  40343c:	mov	x19, x1
  403440:	mov	x20, x0
  403444:	mov	x0, x20
  403448:	mov	x1, x19
  40344c:	bl	403f18 <ferror@plt+0x17a8>
  403450:	ldr	x19, [x19, #56]
  403454:	cbnz	x19, 403444 <ferror@plt+0xcd4>
  403458:	ldp	x20, x19, [sp, #16]
  40345c:	ldp	x29, x30, [sp], #32
  403460:	ret
  403464:	stp	x29, x30, [sp, #-32]!
  403468:	stp	x20, x19, [sp, #16]
  40346c:	mov	x29, sp
  403470:	cbz	x0, 4034b4 <ferror@plt+0xd44>
  403474:	mov	x19, x0
  403478:	ldr	x0, [x19, #24]
  40347c:	ldr	x20, [x19, #56]
  403480:	bl	402560 <free@plt>
  403484:	ldr	x0, [x19, #32]
  403488:	bl	402560 <free@plt>
  40348c:	ldr	x0, [x19, #16]
  403490:	bl	402560 <free@plt>
  403494:	ldr	x0, [x19, #40]
  403498:	bl	402560 <free@plt>
  40349c:	ldr	x0, [x19, #48]
  4034a0:	bl	402560 <free@plt>
  4034a4:	mov	x0, x19
  4034a8:	bl	402560 <free@plt>
  4034ac:	mov	x19, x20
  4034b0:	cbnz	x20, 403478 <ferror@plt+0xd08>
  4034b4:	ldp	x20, x19, [sp, #16]
  4034b8:	ldp	x29, x30, [sp], #32
  4034bc:	ret
  4034c0:	stp	x29, x30, [sp, #-64]!
  4034c4:	stp	x22, x21, [sp, #32]
  4034c8:	stp	x20, x19, [sp, #48]
  4034cc:	ldrb	w8, [x0, #56]
  4034d0:	mov	x19, x0
  4034d4:	str	x23, [sp, #16]
  4034d8:	mov	x29, sp
  4034dc:	and	w8, w8, #0xc0
  4034e0:	cmp	w8, #0x80
  4034e4:	b.ne	403544 <ferror@plt+0xdd4>  // b.any
  4034e8:	ldr	x0, [x19, #16]
  4034ec:	bl	4024a0 <scols_table_is_empty@plt>
  4034f0:	cbnz	w0, 403544 <ferror@plt+0xdd4>
  4034f4:	bl	402660 <scols_new_iter@plt>
  4034f8:	cbz	x0, 4035b8 <ferror@plt+0xe48>
  4034fc:	adrp	x22, 417000 <ferror@plt+0x14890>
  403500:	ldr	x3, [x22, #824]
  403504:	mov	x20, x0
  403508:	adrp	x0, 406000 <ferror@plt+0x3890>
  40350c:	add	x0, x0, #0x9f9
  403510:	mov	w1, #0x2                   	// #2
  403514:	mov	w2, #0x1                   	// #1
  403518:	bl	4025e0 <fwrite@plt>
  40351c:	ldr	x0, [x19, #16]
  403520:	add	x2, x29, #0x18
  403524:	mov	x1, x20
  403528:	bl	402530 <scols_table_next_column@plt>
  40352c:	cbz	w0, 403568 <ferror@plt+0xdf8>
  403530:	ldr	x1, [x22, #824]
  403534:	mov	w0, #0xa                   	// #10
  403538:	bl	4022d0 <fputc@plt>
  40353c:	mov	x0, x20
  403540:	bl	4022a0 <scols_free_iter@plt>
  403544:	ldr	x0, [x19, #16]
  403548:	bl	402630 <scols_print_table@plt>
  40354c:	ldr	x0, [x19, #16]
  403550:	bl	402440 <scols_unref_table@plt>
  403554:	ldp	x20, x19, [sp, #48]
  403558:	ldp	x22, x21, [sp, #32]
  40355c:	ldr	x23, [sp, #16]
  403560:	ldp	x29, x30, [sp], #64
  403564:	ret
  403568:	mov	w23, wzr
  40356c:	b	403594 <ferror@plt+0xe24>
  403570:	ldr	x1, [x22, #824]
  403574:	mov	x0, x21
  403578:	bl	4021c0 <fputs@plt>
  40357c:	ldr	x0, [x19, #16]
  403580:	add	x2, x29, #0x18
  403584:	mov	x1, x20
  403588:	bl	402530 <scols_table_next_column@plt>
  40358c:	sub	w23, w23, #0x1
  403590:	cbnz	w0, 403530 <ferror@plt+0xdc0>
  403594:	ldr	x0, [x29, #24]
  403598:	bl	402270 <scols_column_get_header@plt>
  40359c:	bl	402550 <scols_cell_get_data@plt>
  4035a0:	mov	x21, x0
  4035a4:	cbz	w23, 403570 <ferror@plt+0xe00>
  4035a8:	ldr	x1, [x22, #824]
  4035ac:	mov	w0, #0x2c                  	// #44
  4035b0:	bl	4022d0 <fputc@plt>
  4035b4:	b	403570 <ferror@plt+0xe00>
  4035b8:	bl	404124 <ferror@plt+0x19b4>
  4035bc:	sub	sp, sp, #0x60
  4035c0:	stp	x29, x30, [sp, #16]
  4035c4:	add	x29, sp, #0x10
  4035c8:	stp	x24, x23, [sp, #48]
  4035cc:	stp	x22, x21, [sp, #64]
  4035d0:	stp	x20, x19, [sp, #80]
  4035d4:	str	xzr, [x29, #24]
  4035d8:	ldrb	w8, [x0, #56]
  4035dc:	mov	x20, x0
  4035e0:	ldr	x0, [x0]
  4035e4:	mov	w9, #0x2                   	// #2
  4035e8:	tst	w8, #0x10
  4035ec:	mov	w8, #0x82                  	// #130
  4035f0:	csel	w21, w8, w9, eq  // eq = none
  4035f4:	mov	w1, w21
  4035f8:	str	x25, [sp, #32]
  4035fc:	bl	403b2c <ferror@plt+0x13bc>
  403600:	cbz	x0, 403840 <ferror@plt+0x10d0>
  403604:	ldrb	w8, [x20, #56]
  403608:	mov	x19, x0
  40360c:	tbz	w8, #3, 403658 <ferror@plt+0xee8>
  403610:	adrp	x0, 406000 <ferror@plt+0x3890>
  403614:	add	x0, x0, #0x4de
  403618:	bl	4026e0 <getenv@plt>
  40361c:	ldr	x8, [x20]
  403620:	mov	x23, x0
  403624:	mov	x0, x8
  403628:	bl	403e90 <ferror@plt+0x1720>
  40362c:	cbz	x23, 40385c <ferror@plt+0x10ec>
  403630:	mov	x22, x0
  403634:	bl	402410 <__xpg_basename@plt>
  403638:	adrp	x1, 406000 <ferror@plt+0x3890>
  40363c:	mov	x3, x0
  403640:	add	x1, x1, #0xa50
  403644:	add	x0, x29, #0x18
  403648:	mov	x2, x23
  40364c:	bl	4040a4 <ferror@plt+0x1934>
  403650:	mov	x0, x22
  403654:	bl	402560 <free@plt>
  403658:	mov	x0, x19
  40365c:	bl	402210 <blkid_do_probe@plt>
  403660:	cbz	w0, 403720 <ferror@plt+0xfb0>
  403664:	mov	w25, wzr
  403668:	mov	w24, wzr
  40366c:	ldr	x23, [x20, #24]
  403670:	cbz	x23, 4036b8 <ferror@plt+0xf48>
  403674:	adrp	x22, 406000 <ferror@plt+0x3890>
  403678:	add	x22, x22, #0xaa0
  40367c:	b	403688 <ferror@plt+0xf18>
  403680:	ldr	x23, [x23, #56]
  403684:	cbz	x23, 4036b8 <ferror@plt+0xf48>
  403688:	ldrb	w8, [x23, #64]
  40368c:	tbnz	w8, #0, 403680 <ferror@plt+0xf10>
  403690:	ldrb	w8, [x20, #56]
  403694:	tbnz	w8, #2, 403680 <ferror@plt+0xf10>
  403698:	mov	w2, #0x5                   	// #5
  40369c:	mov	x0, xzr
  4036a0:	mov	x1, x22
  4036a4:	bl	402680 <dcgettext@plt>
  4036a8:	ldr	x1, [x20]
  4036ac:	ldr	x2, [x23]
  4036b0:	bl	402640 <warnx@plt>
  4036b4:	b	403680 <ferror@plt+0xf10>
  4036b8:	cbz	w25, 4036d4 <ferror@plt+0xf64>
  4036bc:	adrp	x1, 406000 <ferror@plt+0x3890>
  4036c0:	add	x1, x1, #0xabb
  4036c4:	mov	w2, #0x5                   	// #5
  4036c8:	mov	x0, xzr
  4036cc:	bl	402680 <dcgettext@plt>
  4036d0:	bl	402640 <warnx@plt>
  4036d4:	mov	x0, x19
  4036d8:	bl	402700 <blkid_probe_get_fd@plt>
  4036dc:	bl	402360 <fsync@plt>
  4036e0:	tbz	w21, #7, 403824 <ferror@plt+0x10b4>
  4036e4:	cbz	w24, 403824 <ferror@plt+0x10b4>
  4036e8:	ldr	x0, [x20, #32]
  4036ec:	cmp	x0, #0x2
  4036f0:	b.cc	403814 <ferror@plt+0x10a4>  // b.lo, b.ul, b.last
  4036f4:	ldr	x8, [x20, #40]
  4036f8:	cbnz	x8, 403708 <ferror@plt+0xf98>
  4036fc:	mov	w1, #0x8                   	// #8
  403700:	bl	403a50 <ferror@plt+0x12e0>
  403704:	str	x0, [x20, #40]
  403708:	ldp	x9, x8, [x20, #40]
  40370c:	ldr	x10, [x20]
  403710:	add	x11, x8, #0x1
  403714:	str	x11, [x20, #48]
  403718:	str	x10, [x9, x8, lsl #3]
  40371c:	b	403824 <ferror@plt+0x10b4>
  403720:	adrp	x22, 406000 <ferror@plt+0x3890>
  403724:	mov	w24, wzr
  403728:	mov	w25, wzr
  40372c:	add	x22, x22, #0xa5e
  403730:	b	403748 <ferror@plt+0xfd8>
  403734:	mov	x0, x23
  403738:	bl	403464 <ferror@plt+0xcf4>
  40373c:	mov	x0, x19
  403740:	bl	402210 <blkid_do_probe@plt>
  403744:	cbnz	w0, 40366c <ferror@plt+0xefc>
  403748:	mov	x3, sp
  40374c:	add	x4, sp, #0x8
  403750:	mov	x0, x20
  403754:	mov	x1, xzr
  403758:	mov	x2, x19
  40375c:	stp	xzr, xzr, [sp]
  403760:	bl	403c38 <ferror@plt+0x14c8>
  403764:	mov	x23, x0
  403768:	cbz	x0, 4037c0 <ferror@plt+0x1050>
  40376c:	ldrb	w8, [x20, #56]
  403770:	tbnz	w8, #4, 403788 <ferror@plt+0x1018>
  403774:	ldrb	w8, [x23, #64]
  403778:	tbz	w8, #1, 403788 <ferror@plt+0x1018>
  40377c:	mov	x0, x19
  403780:	bl	4023e0 <blkid_probe_is_wholedisk@plt>
  403784:	cbz	w0, 4037e8 <ferror@plt+0x1078>
  403788:	ldr	x1, [x29, #24]
  40378c:	cbz	x1, 403798 <ferror@plt+0x1028>
  403790:	mov	x0, x23
  403794:	bl	404148 <ferror@plt+0x19d8>
  403798:	mov	x0, x20
  40379c:	mov	x1, x19
  4037a0:	mov	x2, x23
  4037a4:	bl	4041e0 <ferror@plt+0x1a70>
  4037a8:	ldrb	w9, [x23, #64]
  4037ac:	mov	w8, wzr
  4037b0:	tst	w9, #0x2
  4037b4:	csinc	w24, w24, wzr, eq  // eq = none
  4037b8:	cbnz	w8, 4037c8 <ferror@plt+0x1058>
  4037bc:	b	403734 <ferror@plt+0xfc4>
  4037c0:	mov	w8, #0x1                   	// #1
  4037c4:	cbz	w8, 403734 <ferror@plt+0xfc4>
  4037c8:	ldr	x2, [sp, #8]
  4037cc:	cbz	x2, 403734 <ferror@plt+0xfc4>
  4037d0:	ldr	x1, [sp]
  4037d4:	mov	x0, x19
  4037d8:	bl	402620 <blkid_probe_hide_range@plt>
  4037dc:	mov	x0, x19
  4037e0:	bl	402310 <blkid_probe_step_back@plt>
  4037e4:	b	403734 <ferror@plt+0xfc4>
  4037e8:	mov	w2, #0x5                   	// #5
  4037ec:	mov	x0, xzr
  4037f0:	mov	x1, x22
  4037f4:	bl	402680 <dcgettext@plt>
  4037f8:	ldr	x1, [x20]
  4037fc:	ldr	x2, [x23, #32]
  403800:	bl	402640 <warnx@plt>
  403804:	mov	w25, #0x1                   	// #1
  403808:	mov	w8, #0x1                   	// #1
  40380c:	cbnz	w8, 4037c8 <ferror@plt+0x1058>
  403810:	b	403734 <ferror@plt+0xfc4>
  403814:	mov	x0, x19
  403818:	bl	402700 <blkid_probe_get_fd@plt>
  40381c:	ldr	x1, [x20]
  403820:	bl	40387c <ferror@plt+0x110c>
  403824:	mov	x0, x19
  403828:	bl	402700 <blkid_probe_get_fd@plt>
  40382c:	bl	402450 <close@plt>
  403830:	mov	x0, x19
  403834:	bl	4025f0 <blkid_free_probe@plt>
  403838:	ldr	x0, [x29, #24]
  40383c:	bl	402560 <free@plt>
  403840:	ldp	x20, x19, [sp, #80]
  403844:	ldp	x22, x21, [sp, #64]
  403848:	ldp	x24, x23, [sp, #48]
  40384c:	ldr	x25, [sp, #32]
  403850:	ldp	x29, x30, [sp, #16]
  403854:	add	sp, sp, #0x60
  403858:	ret
  40385c:	adrp	x1, 406000 <ferror@plt+0x3890>
  403860:	add	x1, x1, #0xa1b
  403864:	mov	w2, #0x5                   	// #5
  403868:	mov	x0, xzr
  40386c:	bl	402680 <dcgettext@plt>
  403870:	mov	x1, x0
  403874:	mov	w0, #0x1                   	// #1
  403878:	bl	402690 <errx@plt>
  40387c:	sub	sp, sp, #0xb0
  403880:	stp	x20, x19, [sp, #160]
  403884:	mov	x19, x1
  403888:	mov	x1, sp
  40388c:	stp	x29, x30, [sp, #128]
  403890:	stp	x22, x21, [sp, #144]
  403894:	add	x29, sp, #0x80
  403898:	mov	w20, w0
  40389c:	bl	405f38 <ferror@plt+0x37c8>
  4038a0:	cbnz	w0, 403908 <ferror@plt+0x1198>
  4038a4:	ldr	w8, [sp, #16]
  4038a8:	and	w8, w8, #0xf000
  4038ac:	cmp	w8, #0x6, lsl #12
  4038b0:	b.ne	403908 <ferror@plt+0x1198>  // b.any
  4038b4:	mov	w22, #0x5                   	// #5
  4038b8:	mov	w0, #0x61a8                	// #25000
  4038bc:	bl	404390 <ferror@plt+0x1c20>
  4038c0:	bl	4026d0 <__errno_location@plt>
  4038c4:	mov	x21, x0
  4038c8:	str	wzr, [x0]
  4038cc:	mov	w1, #0x125f                	// #4703
  4038d0:	mov	w0, w20
  4038d4:	bl	402740 <ioctl@plt>
  4038d8:	ldr	w8, [x21]
  4038dc:	cmp	w8, #0x10
  4038e0:	b.ne	4038ec <ferror@plt+0x117c>  // b.any
  4038e4:	subs	w22, w22, #0x1
  4038e8:	b.ne	4038b8 <ferror@plt+0x1148>  // b.any
  4038ec:	adrp	x1, 406000 <ferror@plt+0x3890>
  4038f0:	add	x1, x1, #0xbb7
  4038f4:	mov	w2, #0x5                   	// #5
  4038f8:	mov	x0, xzr
  4038fc:	bl	402680 <dcgettext@plt>
  403900:	mov	x1, x19
  403904:	bl	4026b0 <printf@plt>
  403908:	ldp	x20, x19, [sp, #160]
  40390c:	ldp	x22, x21, [sp, #144]
  403910:	ldp	x29, x30, [sp, #128]
  403914:	add	sp, sp, #0xb0
  403918:	ret
  40391c:	stp	x29, x30, [sp, #-32]!
  403920:	adrp	x8, 417000 <ferror@plt+0x14890>
  403924:	ldr	x0, [x8, #824]
  403928:	str	x19, [sp, #16]
  40392c:	mov	x29, sp
  403930:	bl	403998 <ferror@plt+0x1228>
  403934:	cbz	w0, 403948 <ferror@plt+0x11d8>
  403938:	bl	4026d0 <__errno_location@plt>
  40393c:	ldr	w8, [x0]
  403940:	cmp	w8, #0x20
  403944:	b.ne	403964 <ferror@plt+0x11f4>  // b.any
  403948:	adrp	x8, 417000 <ferror@plt+0x14890>
  40394c:	ldr	x0, [x8, #800]
  403950:	bl	403998 <ferror@plt+0x1228>
  403954:	cbnz	w0, 403984 <ferror@plt+0x1214>
  403958:	ldr	x19, [sp, #16]
  40395c:	ldp	x29, x30, [sp], #32
  403960:	ret
  403964:	adrp	x1, 406000 <ferror@plt+0x3890>
  403968:	add	x1, x1, #0x3d3
  40396c:	mov	w2, #0x5                   	// #5
  403970:	mov	x0, xzr
  403974:	mov	w19, w8
  403978:	bl	402680 <dcgettext@plt>
  40397c:	cbnz	w19, 40398c <ferror@plt+0x121c>
  403980:	bl	402640 <warnx@plt>
  403984:	mov	w0, #0x1                   	// #1
  403988:	bl	402190 <_exit@plt>
  40398c:	bl	4024f0 <warn@plt>
  403990:	mov	w0, #0x1                   	// #1
  403994:	bl	402190 <_exit@plt>
  403998:	stp	x29, x30, [sp, #-32]!
  40399c:	stp	x20, x19, [sp, #16]
  4039a0:	mov	x29, sp
  4039a4:	mov	x20, x0
  4039a8:	bl	4026d0 <__errno_location@plt>
  4039ac:	mov	x19, x0
  4039b0:	str	wzr, [x0]
  4039b4:	mov	x0, x20
  4039b8:	bl	402770 <ferror@plt>
  4039bc:	cbnz	w0, 4039cc <ferror@plt+0x125c>
  4039c0:	mov	x0, x20
  4039c4:	bl	402610 <fflush@plt>
  4039c8:	cbz	w0, 4039e4 <ferror@plt+0x1274>
  4039cc:	ldr	w8, [x19]
  4039d0:	cmp	w8, #0x9
  4039d4:	csetm	w0, ne  // ne = any
  4039d8:	ldp	x20, x19, [sp, #16]
  4039dc:	ldp	x29, x30, [sp], #32
  4039e0:	ret
  4039e4:	mov	x0, x20
  4039e8:	bl	402340 <fileno@plt>
  4039ec:	tbnz	w0, #31, 4039cc <ferror@plt+0x125c>
  4039f0:	bl	4021e0 <dup@plt>
  4039f4:	tbnz	w0, #31, 4039cc <ferror@plt+0x125c>
  4039f8:	bl	402450 <close@plt>
  4039fc:	cbnz	w0, 4039cc <ferror@plt+0x125c>
  403a00:	b	4039d8 <ferror@plt+0x1268>
  403a04:	cmp	w0, #0x61
  403a08:	b.ne	403a18 <ferror@plt+0x12a8>  // b.any
  403a0c:	adrp	x0, 406000 <ferror@plt+0x3890>
  403a10:	add	x0, x0, #0x59a
  403a14:	ret
  403a18:	adrp	x9, 405000 <ferror@plt+0x2890>
  403a1c:	mov	w8, w0
  403a20:	add	x9, x9, #0xfc8
  403a24:	ldr	x0, [x9]
  403a28:	cbz	x0, 403a3c <ferror@plt+0x12cc>
  403a2c:	ldr	w10, [x9, #24]
  403a30:	add	x9, x9, #0x20
  403a34:	cmp	w10, w8
  403a38:	b.ne	403a24 <ferror@plt+0x12b4>  // b.any
  403a3c:	ret
  403a40:	sub	w8, w0, #0x21
  403a44:	cmp	w8, #0x5e
  403a48:	cset	w0, cc  // cc = lo, ul, last
  403a4c:	ret
  403a50:	stp	x29, x30, [sp, #-32]!
  403a54:	stp	x20, x19, [sp, #16]
  403a58:	mov	x29, sp
  403a5c:	mov	x19, x1
  403a60:	mov	x20, x0
  403a64:	bl	402400 <calloc@plt>
  403a68:	cbz	x20, 403a70 <ferror@plt+0x1300>
  403a6c:	cbz	x0, 403a7c <ferror@plt+0x130c>
  403a70:	ldp	x20, x19, [sp, #16]
  403a74:	ldp	x29, x30, [sp], #32
  403a78:	ret
  403a7c:	adrp	x1, 406000 <ferror@plt+0x3890>
  403a80:	add	x1, x1, #0x40c
  403a84:	mov	w0, #0x1                   	// #1
  403a88:	mov	x2, x19
  403a8c:	bl	402730 <err@plt>
  403a90:	stp	x29, x30, [sp, #-16]!
  403a94:	mov	x29, sp
  403a98:	sxtw	x0, w0
  403a9c:	bl	403ab8 <ferror@plt+0x1348>
  403aa0:	adrp	x9, 406000 <ferror@plt+0x3890>
  403aa4:	sxtw	x8, w0
  403aa8:	add	x9, x9, #0x1e8
  403aac:	add	x0, x9, x8, lsl #5
  403ab0:	ldp	x29, x30, [sp], #16
  403ab4:	ret
  403ab8:	stp	x29, x30, [sp, #-16]!
  403abc:	adrp	x8, 417000 <ferror@plt+0x14890>
  403ac0:	ldr	x8, [x8, #904]
  403ac4:	mov	x29, sp
  403ac8:	cmp	x8, x0
  403acc:	b.ls	403aec <ferror@plt+0x137c>  // b.plast
  403ad0:	adrp	x8, 417000 <ferror@plt+0x14890>
  403ad4:	add	x8, x8, #0x350
  403ad8:	ldr	w0, [x8, x0, lsl #2]
  403adc:	cmp	w0, #0x7
  403ae0:	b.ge	403b0c <ferror@plt+0x139c>  // b.tcont
  403ae4:	ldp	x29, x30, [sp], #16
  403ae8:	ret
  403aec:	adrp	x0, 406000 <ferror@plt+0x3890>
  403af0:	adrp	x1, 406000 <ferror@plt+0x3890>
  403af4:	adrp	x3, 406000 <ferror@plt+0x3890>
  403af8:	add	x0, x0, #0x897
  403afc:	add	x1, x1, #0x7f4
  403b00:	add	x3, x3, #0x8a6
  403b04:	mov	w2, #0x89                  	// #137
  403b08:	bl	4026c0 <__assert_fail@plt>
  403b0c:	adrp	x0, 406000 <ferror@plt+0x3890>
  403b10:	adrp	x1, 406000 <ferror@plt+0x3890>
  403b14:	adrp	x3, 406000 <ferror@plt+0x3890>
  403b18:	add	x0, x0, #0x8c0
  403b1c:	add	x1, x1, #0x7f4
  403b20:	add	x3, x3, #0x8a6
  403b24:	mov	w2, #0x8a                  	// #138
  403b28:	bl	4026c0 <__assert_fail@plt>
  403b2c:	stp	x29, x30, [sp, #-48]!
  403b30:	str	x21, [sp, #16]
  403b34:	stp	x20, x19, [sp, #32]
  403b38:	mov	x29, sp
  403b3c:	cbz	x0, 403b94 <ferror@plt+0x1424>
  403b40:	mov	x19, x0
  403b44:	cbz	w1, 403b9c <ferror@plt+0x142c>
  403b48:	orr	w1, w1, #0x800
  403b4c:	mov	x0, x19
  403b50:	bl	402380 <open@plt>
  403b54:	tbnz	w0, #31, 403bac <ferror@plt+0x143c>
  403b58:	mov	w21, w0
  403b5c:	bl	402540 <blkid_new_probe@plt>
  403b60:	mov	x20, x0
  403b64:	cbz	x0, 403b80 <ferror@plt+0x1410>
  403b68:	mov	x0, x20
  403b6c:	mov	w1, w21
  403b70:	mov	x2, xzr
  403b74:	mov	x3, xzr
  403b78:	bl	402350 <blkid_probe_set_device@plt>
  403b7c:	cbz	w0, 403bbc <ferror@plt+0x144c>
  403b80:	mov	w0, w21
  403b84:	bl	402450 <close@plt>
  403b88:	mov	w8, wzr
  403b8c:	tbnz	w8, #0, 403bc4 <ferror@plt+0x1454>
  403b90:	b	403c0c <ferror@plt+0x149c>
  403b94:	mov	x20, xzr
  403b98:	b	403bf8 <ferror@plt+0x1488>
  403b9c:	mov	x0, x19
  403ba0:	bl	402290 <blkid_new_probe_from_filename@plt>
  403ba4:	mov	x20, x0
  403ba8:	b	403bc4 <ferror@plt+0x1454>
  403bac:	mov	x20, xzr
  403bb0:	mov	w8, wzr
  403bb4:	tbnz	w8, #0, 403bc4 <ferror@plt+0x1454>
  403bb8:	b	403c0c <ferror@plt+0x149c>
  403bbc:	mov	w8, #0x1                   	// #1
  403bc0:	tbz	w8, #0, 403c0c <ferror@plt+0x149c>
  403bc4:	cbz	x20, 403c0c <ferror@plt+0x149c>
  403bc8:	mov	w1, #0x1                   	// #1
  403bcc:	mov	x0, x20
  403bd0:	bl	4022b0 <blkid_probe_enable_superblocks@plt>
  403bd4:	mov	w1, #0x6aa                 	// #1706
  403bd8:	mov	x0, x20
  403bdc:	bl	4023f0 <blkid_probe_set_superblocks_flags@plt>
  403be0:	mov	w1, #0x1                   	// #1
  403be4:	mov	x0, x20
  403be8:	bl	402300 <blkid_probe_enable_partitions@plt>
  403bec:	mov	w1, #0xa                   	// #10
  403bf0:	mov	x0, x20
  403bf4:	bl	402510 <blkid_probe_set_partitions_flags@plt>
  403bf8:	mov	x0, x20
  403bfc:	ldp	x20, x19, [sp, #32]
  403c00:	ldr	x21, [sp, #16]
  403c04:	ldp	x29, x30, [sp], #48
  403c08:	ret
  403c0c:	mov	x0, x20
  403c10:	bl	4025f0 <blkid_free_probe@plt>
  403c14:	adrp	x1, 406000 <ferror@plt+0x3890>
  403c18:	add	x1, x1, #0x8e6
  403c1c:	mov	w2, #0x5                   	// #5
  403c20:	mov	x0, xzr
  403c24:	bl	402680 <dcgettext@plt>
  403c28:	mov	x1, x0
  403c2c:	mov	w0, #0x1                   	// #1
  403c30:	mov	x2, x19
  403c34:	bl	402730 <err@plt>
  403c38:	sub	sp, sp, #0x70
  403c3c:	stp	x29, x30, [sp, #32]
  403c40:	stp	x22, x21, [sp, #80]
  403c44:	stp	x20, x19, [sp, #96]
  403c48:	add	x29, sp, #0x20
  403c4c:	mov	x19, x2
  403c50:	mov	x21, x1
  403c54:	adrp	x1, 406000 <ferror@plt+0x3890>
  403c58:	stp	x24, x23, [sp, #64]
  403c5c:	mov	x22, x3
  403c60:	mov	x23, x0
  403c64:	add	x1, x1, #0x928
  403c68:	sub	x2, x29, #0x8
  403c6c:	mov	x0, x19
  403c70:	mov	x3, xzr
  403c74:	str	x25, [sp, #48]
  403c78:	mov	x20, x4
  403c7c:	str	xzr, [sp]
  403c80:	str	xzr, [x4]
  403c84:	bl	402240 <blkid_probe_lookup_value@plt>
  403c88:	cbz	w0, 403cd0 <ferror@plt+0x1560>
  403c8c:	adrp	x1, 406000 <ferror@plt+0x3890>
  403c90:	add	x1, x1, #0x926
  403c94:	sub	x2, x29, #0x8
  403c98:	mov	x0, x19
  403c9c:	mov	x3, xzr
  403ca0:	bl	402240 <blkid_probe_lookup_value@plt>
  403ca4:	mov	x24, xzr
  403ca8:	cbnz	w0, 403d90 <ferror@plt+0x1620>
  403cac:	adrp	x1, 406000 <ferror@plt+0x3890>
  403cb0:	add	x1, x1, #0x92d
  403cb4:	add	x2, x29, #0x18
  403cb8:	mov	x0, x19
  403cbc:	mov	x3, xzr
  403cc0:	bl	402240 <blkid_probe_lookup_value@plt>
  403cc4:	cbz	w0, 403d18 <ferror@plt+0x15a8>
  403cc8:	cbnz	w0, 403d8c <ferror@plt+0x161c>
  403ccc:	b	403d34 <ferror@plt+0x15c4>
  403cd0:	adrp	x1, 406000 <ferror@plt+0x3890>
  403cd4:	add	x1, x1, #0x90f
  403cd8:	add	x2, x29, #0x18
  403cdc:	mov	x0, x19
  403ce0:	mov	x3, xzr
  403ce4:	bl	402240 <blkid_probe_lookup_value@plt>
  403ce8:	cbz	w0, 403cf4 <ferror@plt+0x1584>
  403cec:	cbnz	w0, 403d8c <ferror@plt+0x161c>
  403cf0:	b	403d10 <ferror@plt+0x15a0>
  403cf4:	adrp	x1, 406000 <ferror@plt+0x3890>
  403cf8:	add	x1, x1, #0x91e
  403cfc:	add	x2, sp, #0x10
  403d00:	mov	x0, x19
  403d04:	mov	x3, x20
  403d08:	bl	402240 <blkid_probe_lookup_value@plt>
  403d0c:	cbnz	w0, 403d8c <ferror@plt+0x161c>
  403d10:	mov	w25, #0x1                   	// #1
  403d14:	b	403d44 <ferror@plt+0x15d4>
  403d18:	adrp	x1, 406000 <ferror@plt+0x3890>
  403d1c:	add	x1, x1, #0x93c
  403d20:	add	x2, sp, #0x10
  403d24:	mov	x0, x19
  403d28:	mov	x3, x20
  403d2c:	bl	402240 <blkid_probe_lookup_value@plt>
  403d30:	cbnz	w0, 403d8c <ferror@plt+0x161c>
  403d34:	adrp	x8, 406000 <ferror@plt+0x3890>
  403d38:	add	x8, x8, #0x944
  403d3c:	mov	w25, #0x3                   	// #3
  403d40:	str	x8, [sp]
  403d44:	ldr	x0, [x29, #24]
  403d48:	mov	w2, #0xa                   	// #10
  403d4c:	mov	x1, xzr
  403d50:	bl	402220 <strtoll@plt>
  403d54:	str	x0, [x22]
  403d58:	ldr	x1, [x23, #8]
  403d5c:	cbz	x1, 403d6c <ferror@plt+0x15fc>
  403d60:	ldur	x0, [x29, #-8]
  403d64:	bl	4043e8 <ferror@plt+0x1c78>
  403d68:	cbz	w0, 403d8c <ferror@plt+0x161c>
  403d6c:	ldr	x8, [x23, #24]
  403d70:	cbz	x8, 403dbc <ferror@plt+0x164c>
  403d74:	ldr	x9, [x22]
  403d78:	ldr	x10, [x8]
  403d7c:	cmp	x10, x9
  403d80:	b.eq	403db0 <ferror@plt+0x1640>  // b.none
  403d84:	ldr	x8, [x8, #56]
  403d88:	cbnz	x8, 403d78 <ferror@plt+0x1608>
  403d8c:	mov	x24, xzr
  403d90:	mov	x0, x24
  403d94:	ldp	x20, x19, [sp, #96]
  403d98:	ldp	x22, x21, [sp, #80]
  403d9c:	ldp	x24, x23, [sp, #64]
  403da0:	ldr	x25, [sp, #48]
  403da4:	ldp	x29, x30, [sp, #32]
  403da8:	add	sp, sp, #0x70
  403dac:	ret
  403db0:	ldrb	w9, [x8, #64]
  403db4:	orr	w9, w9, #0x1
  403db8:	strb	w9, [x8, #64]
  403dbc:	ldr	x1, [x22]
  403dc0:	mov	x0, x21
  403dc4:	bl	402e8c <ferror@plt+0x71c>
  403dc8:	mov	x24, x0
  403dcc:	cbz	x0, 403d90 <ferror@plt+0x1620>
  403dd0:	ldr	x8, [sp]
  403dd4:	cbnz	x8, 403df4 <ferror@plt+0x1684>
  403dd8:	adrp	x1, 406000 <ferror@plt+0x3890>
  403ddc:	add	x1, x1, #0x7c4
  403de0:	mov	x2, sp
  403de4:	mov	x0, x19
  403de8:	mov	x3, xzr
  403dec:	bl	402240 <blkid_probe_lookup_value@plt>
  403df0:	cbnz	w0, 403e00 <ferror@plt+0x1690>
  403df4:	ldr	x0, [sp]
  403df8:	bl	403e90 <ferror@plt+0x1720>
  403dfc:	str	x0, [x24, #24]
  403e00:	ldur	x0, [x29, #-8]
  403e04:	bl	403e90 <ferror@plt+0x1720>
  403e08:	ldrb	w8, [x24, #64]
  403e0c:	str	x0, [x24, #32]
  403e10:	and	w8, w8, #0xfc
  403e14:	orr	w8, w25, w8
  403e18:	strb	w8, [x24, #64]
  403e1c:	ldr	x0, [x20]
  403e20:	bl	403edc <ferror@plt+0x176c>
  403e24:	str	x0, [x24, #16]
  403e28:	ldr	x20, [x20]
  403e2c:	ldr	x1, [sp, #16]
  403e30:	mov	x2, x20
  403e34:	bl	402170 <memcpy@plt>
  403e38:	adrp	x1, 406000 <ferror@plt+0x3890>
  403e3c:	add	x1, x1, #0x780
  403e40:	add	x2, sp, #0x8
  403e44:	mov	x0, x19
  403e48:	mov	x3, xzr
  403e4c:	str	x20, [x24, #8]
  403e50:	bl	402240 <blkid_probe_lookup_value@plt>
  403e54:	cbnz	w0, 403e64 <ferror@plt+0x16f4>
  403e58:	ldr	x0, [sp, #8]
  403e5c:	bl	403e90 <ferror@plt+0x1720>
  403e60:	str	x0, [x24, #40]
  403e64:	adrp	x1, 406000 <ferror@plt+0x3890>
  403e68:	add	x1, x1, #0x770
  403e6c:	add	x2, sp, #0x8
  403e70:	mov	x0, x19
  403e74:	mov	x3, xzr
  403e78:	bl	402240 <blkid_probe_lookup_value@plt>
  403e7c:	cbnz	w0, 403d90 <ferror@plt+0x1620>
  403e80:	ldr	x0, [sp, #8]
  403e84:	bl	403e90 <ferror@plt+0x1720>
  403e88:	str	x0, [x24, #48]
  403e8c:	b	403d90 <ferror@plt+0x1620>
  403e90:	stp	x29, x30, [sp, #-16]!
  403e94:	mov	x29, sp
  403e98:	cbz	x0, 403eac <ferror@plt+0x173c>
  403e9c:	bl	402420 <strdup@plt>
  403ea0:	cbz	x0, 403ecc <ferror@plt+0x175c>
  403ea4:	ldp	x29, x30, [sp], #16
  403ea8:	ret
  403eac:	adrp	x0, 406000 <ferror@plt+0x3890>
  403eb0:	adrp	x1, 406000 <ferror@plt+0x3890>
  403eb4:	adrp	x3, 406000 <ferror@plt+0x3890>
  403eb8:	add	x0, x0, #0x954
  403ebc:	add	x1, x1, #0x958
  403ec0:	add	x3, x3, #0x96b
  403ec4:	mov	w2, #0x4a                  	// #74
  403ec8:	bl	4026c0 <__assert_fail@plt>
  403ecc:	adrp	x1, 406000 <ferror@plt+0x3890>
  403ed0:	add	x1, x1, #0x987
  403ed4:	mov	w0, #0x1                   	// #1
  403ed8:	bl	402730 <err@plt>
  403edc:	stp	x29, x30, [sp, #-32]!
  403ee0:	str	x19, [sp, #16]
  403ee4:	mov	x29, sp
  403ee8:	mov	x19, x0
  403eec:	bl	402370 <malloc@plt>
  403ef0:	cbz	x19, 403ef8 <ferror@plt+0x1788>
  403ef4:	cbz	x0, 403f04 <ferror@plt+0x1794>
  403ef8:	ldr	x19, [sp, #16]
  403efc:	ldp	x29, x30, [sp], #32
  403f00:	ret
  403f04:	adrp	x1, 406000 <ferror@plt+0x3890>
  403f08:	add	x1, x1, #0x40c
  403f0c:	mov	w0, #0x1                   	// #1
  403f10:	mov	x2, x19
  403f14:	bl	402730 <err@plt>
  403f18:	stp	x29, x30, [sp, #-96]!
  403f1c:	stp	x26, x25, [sp, #32]
  403f20:	stp	x24, x23, [sp, #48]
  403f24:	stp	x22, x21, [sp, #64]
  403f28:	stp	x20, x19, [sp, #80]
  403f2c:	mov	x19, x0
  403f30:	ldr	x0, [x0, #16]
  403f34:	mov	x20, x1
  403f38:	mov	x1, xzr
  403f3c:	str	x27, [sp, #16]
  403f40:	mov	x29, sp
  403f44:	bl	402430 <scols_table_new_line@plt>
  403f48:	adrp	x25, 417000 <ferror@plt+0x14890>
  403f4c:	str	x0, [x25, #912]
  403f50:	cbz	x0, 404094 <ferror@plt+0x1924>
  403f54:	adrp	x26, 417000 <ferror@plt+0x14890>
  403f58:	ldr	x8, [x26, #904]
  403f5c:	cbz	x8, 404054 <ferror@plt+0x18e4>
  403f60:	adrp	x27, 405000 <ferror@plt+0x2890>
  403f64:	adrp	x22, 406000 <ferror@plt+0x3890>
  403f68:	adrp	x23, 406000 <ferror@plt+0x3890>
  403f6c:	mov	x21, xzr
  403f70:	add	x27, x27, #0xf9b
  403f74:	add	x22, x22, #0x9c4
  403f78:	add	x23, x23, #0x9be
  403f7c:	b	403f90 <ferror@plt+0x1820>
  403f80:	ldr	x8, [x26, #904]
  403f84:	add	x21, x21, #0x1
  403f88:	cmp	x21, x8
  403f8c:	b.cs	404054 <ferror@plt+0x18e4>  // b.hs, b.nlast
  403f90:	mov	x0, x21
  403f94:	str	xzr, [x29, #24]
  403f98:	bl	403ab8 <ferror@plt+0x1348>
  403f9c:	cmp	w0, #0x6
  403fa0:	b.hi	404070 <ferror@plt+0x1900>  // b.pmore
  403fa4:	mov	w8, w0
  403fa8:	adr	x9, 403fb8 <ferror@plt+0x1848>
  403fac:	ldrb	w10, [x27, x8]
  403fb0:	add	x9, x9, x10, lsl #2
  403fb4:	br	x9
  403fb8:	ldr	x0, [x20, #48]
  403fbc:	cbnz	x0, 404008 <ferror@plt+0x1898>
  403fc0:	b	404010 <ferror@plt+0x18a0>
  403fc4:	ldr	x2, [x20]
  403fc8:	add	x0, x29, #0x18
  403fcc:	mov	x1, x23
  403fd0:	b	403fe0 <ferror@plt+0x1870>
  403fd4:	ldr	x2, [x20, #8]
  403fd8:	add	x0, x29, #0x18
  403fdc:	mov	x1, x22
  403fe0:	bl	4040a4 <ferror@plt+0x1934>
  403fe4:	b	404010 <ferror@plt+0x18a0>
  403fe8:	ldr	x0, [x20, #32]
  403fec:	cbnz	x0, 404008 <ferror@plt+0x1898>
  403ff0:	b	404010 <ferror@plt+0x18a0>
  403ff4:	ldr	x0, [x20, #40]
  403ff8:	cbnz	x0, 404008 <ferror@plt+0x1898>
  403ffc:	b	404010 <ferror@plt+0x18a0>
  404000:	ldr	x0, [x20, #24]
  404004:	cbz	x0, 404010 <ferror@plt+0x18a0>
  404008:	bl	403e90 <ferror@plt+0x1720>
  40400c:	str	x0, [x29, #24]
  404010:	ldr	x2, [x29, #24]
  404014:	cbz	x2, 403f80 <ferror@plt+0x1810>
  404018:	ldr	x0, [x25, #912]
  40401c:	mov	x1, x21
  404020:	bl	4021f0 <scols_line_refer_data@plt>
  404024:	cbz	w0, 403f80 <ferror@plt+0x1810>
  404028:	b	404074 <ferror@plt+0x1904>
  40402c:	ldr	x0, [x19]
  404030:	cbz	x0, 404010 <ferror@plt+0x18a0>
  404034:	bl	403e90 <ferror@plt+0x1720>
  404038:	mov	x24, x0
  40403c:	bl	402410 <__xpg_basename@plt>
  404040:	bl	403e90 <ferror@plt+0x1720>
  404044:	str	x0, [x29, #24]
  404048:	mov	x0, x24
  40404c:	bl	402560 <free@plt>
  404050:	b	404010 <ferror@plt+0x18a0>
  404054:	ldp	x20, x19, [sp, #80]
  404058:	ldp	x22, x21, [sp, #64]
  40405c:	ldp	x24, x23, [sp, #48]
  404060:	ldp	x26, x25, [sp, #32]
  404064:	ldr	x27, [sp, #16]
  404068:	ldp	x29, x30, [sp], #96
  40406c:	ret
  404070:	bl	402490 <abort@plt>
  404074:	adrp	x1, 406000 <ferror@plt+0x3890>
  404078:	add	x1, x1, #0x9c8
  40407c:	mov	w2, #0x5                   	// #5
  404080:	mov	x0, xzr
  404084:	bl	402680 <dcgettext@plt>
  404088:	mov	x1, x0
  40408c:	mov	w0, #0x1                   	// #1
  404090:	bl	402690 <errx@plt>
  404094:	adrp	x1, 406000 <ferror@plt+0x3890>
  404098:	add	x1, x1, #0x99f
  40409c:	mov	w2, #0x5                   	// #5
  4040a0:	b	404084 <ferror@plt+0x1914>
  4040a4:	sub	sp, sp, #0x100
  4040a8:	stp	x29, x30, [sp, #240]
  4040ac:	add	x29, sp, #0xf0
  4040b0:	mov	x8, #0xffffffffffffffd0    	// #-48
  4040b4:	mov	x9, sp
  4040b8:	sub	x10, x29, #0x70
  4040bc:	movk	x8, #0xff80, lsl #32
  4040c0:	add	x11, x29, #0x10
  4040c4:	add	x9, x9, #0x80
  4040c8:	add	x10, x10, #0x30
  4040cc:	stp	x9, x8, [x29, #-16]
  4040d0:	stp	x11, x10, [x29, #-32]
  4040d4:	stp	x2, x3, [x29, #-112]
  4040d8:	stp	x4, x5, [x29, #-96]
  4040dc:	stp	x6, x7, [x29, #-80]
  4040e0:	stp	q1, q2, [sp, #16]
  4040e4:	str	q0, [sp]
  4040e8:	ldp	q0, q1, [x29, #-32]
  4040ec:	sub	x2, x29, #0x40
  4040f0:	stp	q3, q4, [sp, #48]
  4040f4:	stp	q5, q6, [sp, #80]
  4040f8:	str	q7, [sp, #112]
  4040fc:	stp	q0, q1, [x29, #-64]
  404100:	bl	4025a0 <vasprintf@plt>
  404104:	tbnz	w0, #31, 404114 <ferror@plt+0x19a4>
  404108:	ldp	x29, x30, [sp, #240]
  40410c:	add	sp, sp, #0x100
  404110:	ret
  404114:	adrp	x1, 406000 <ferror@plt+0x3890>
  404118:	add	x1, x1, #0x9e2
  40411c:	mov	w0, #0x1                   	// #1
  404120:	bl	402730 <err@plt>
  404124:	stp	x29, x30, [sp, #-16]!
  404128:	adrp	x1, 406000 <ferror@plt+0x3890>
  40412c:	adrp	x2, 406000 <ferror@plt+0x3890>
  404130:	add	x1, x1, #0x9fc
  404134:	add	x2, x2, #0x7f4
  404138:	mov	w0, #0x1                   	// #1
  40413c:	mov	w3, #0xc5                  	// #197
  404140:	mov	x29, sp
  404144:	bl	402730 <err@plt>
  404148:	sub	sp, sp, #0x30
  40414c:	stp	x29, x30, [sp, #16]
  404150:	stp	x20, x19, [sp, #32]
  404154:	str	xzr, [sp, #8]
  404158:	ldr	x3, [x0]
  40415c:	mov	x2, x1
  404160:	adrp	x1, 406000 <ferror@plt+0x3890>
  404164:	mov	x19, x0
  404168:	add	x1, x1, #0xae2
  40416c:	add	x0, sp, #0x8
  404170:	add	x29, sp, #0x10
  404174:	bl	4040a4 <ferror@plt+0x1934>
  404178:	ldr	x0, [sp, #8]
  40417c:	mov	w1, #0x41                  	// #65
  404180:	mov	w2, #0x180                 	// #384
  404184:	bl	402380 <open@plt>
  404188:	tbnz	w0, #31, 4041bc <ferror@plt+0x1a4c>
  40418c:	ldp	x2, x1, [x19, #8]
  404190:	mov	w20, w0
  404194:	bl	4042e4 <ferror@plt+0x1b74>
  404198:	cbnz	w0, 4041bc <ferror@plt+0x1a4c>
  40419c:	mov	w0, w20
  4041a0:	bl	402450 <close@plt>
  4041a4:	ldr	x0, [sp, #8]
  4041a8:	bl	402560 <free@plt>
  4041ac:	ldp	x20, x19, [sp, #32]
  4041b0:	ldp	x29, x30, [sp, #16]
  4041b4:	add	sp, sp, #0x30
  4041b8:	ret
  4041bc:	adrp	x1, 406000 <ferror@plt+0x3890>
  4041c0:	add	x1, x1, #0xaf0
  4041c4:	mov	w2, #0x5                   	// #5
  4041c8:	mov	x0, xzr
  4041cc:	bl	402680 <dcgettext@plt>
  4041d0:	ldr	x2, [sp, #8]
  4041d4:	mov	x1, x0
  4041d8:	mov	w0, #0x1                   	// #1
  4041dc:	bl	402730 <err@plt>
  4041e0:	stp	x29, x30, [sp, #-48]!
  4041e4:	stp	x22, x21, [sp, #16]
  4041e8:	stp	x20, x19, [sp, #32]
  4041ec:	ldrb	w9, [x0, #56]
  4041f0:	mov	x8, x1
  4041f4:	mov	x20, x0
  4041f8:	mov	x0, x8
  4041fc:	and	w1, w9, #0x1
  404200:	mov	x29, sp
  404204:	mov	x19, x2
  404208:	bl	402760 <blkid_do_wipe@plt>
  40420c:	cbnz	w0, 4042b8 <ferror@plt+0x1b48>
  404210:	ldrb	w8, [x20, #56]
  404214:	tbnz	w8, #2, 4042a8 <ferror@plt+0x1b38>
  404218:	ldr	x3, [x19, #8]
  40421c:	adrp	x1, 406000 <ferror@plt+0x3890>
  404220:	adrp	x2, 406000 <ferror@plt+0x3890>
  404224:	add	x1, x1, #0xb4e
  404228:	add	x2, x2, #0xb7f
  40422c:	mov	w4, #0x5                   	// #5
  404230:	mov	x0, xzr
  404234:	bl	402600 <dcngettext@plt>
  404238:	ldr	x1, [x20]
  40423c:	ldp	x3, x2, [x19]
  404240:	ldr	x4, [x19, #32]
  404244:	bl	4026b0 <printf@plt>
  404248:	ldr	x8, [x19, #8]
  40424c:	cbz	x8, 4042a0 <ferror@plt+0x1b30>
  404250:	adrp	x20, 406000 <ferror@plt+0x3890>
  404254:	mov	x21, xzr
  404258:	add	x20, x20, #0xbb2
  40425c:	adrp	x22, 417000 <ferror@plt+0x14890>
  404260:	b	404270 <ferror@plt+0x1b00>
  404264:	ldr	x8, [x19, #8]
  404268:	cmp	x21, x8
  40426c:	b.cs	4042a0 <ferror@plt+0x1b30>  // b.hs, b.nlast
  404270:	ldr	x8, [x19, #16]
  404274:	mov	x0, x20
  404278:	ldrb	w1, [x8, x21]
  40427c:	bl	4026b0 <printf@plt>
  404280:	ldr	x8, [x19, #8]
  404284:	add	x21, x21, #0x1
  404288:	cmp	x21, x8
  40428c:	b.cs	404264 <ferror@plt+0x1af4>  // b.hs, b.nlast
  404290:	ldr	x1, [x22, #824]
  404294:	mov	w0, #0x20                  	// #32
  404298:	bl	4022d0 <fputc@plt>
  40429c:	b	404264 <ferror@plt+0x1af4>
  4042a0:	mov	w0, #0xa                   	// #10
  4042a4:	bl	4026f0 <putchar@plt>
  4042a8:	ldp	x20, x19, [sp, #32]
  4042ac:	ldp	x22, x21, [sp, #16]
  4042b0:	ldp	x29, x30, [sp], #48
  4042b4:	ret
  4042b8:	adrp	x1, 406000 <ferror@plt+0x3890>
  4042bc:	add	x1, x1, #0xb18
  4042c0:	mov	w2, #0x5                   	// #5
  4042c4:	mov	x0, xzr
  4042c8:	bl	402680 <dcgettext@plt>
  4042cc:	ldr	x2, [x20]
  4042d0:	ldr	x3, [x19, #32]
  4042d4:	ldr	x4, [x19]
  4042d8:	mov	x1, x0
  4042dc:	mov	w0, #0x1                   	// #1
  4042e0:	bl	402730 <err@plt>
  4042e4:	stp	x29, x30, [sp, #-48]!
  4042e8:	stp	x22, x21, [sp, #16]
  4042ec:	stp	x20, x19, [sp, #32]
  4042f0:	mov	x19, x2
  4042f4:	mov	x20, x1
  4042f8:	mov	w21, w0
  4042fc:	mov	x29, sp
  404300:	cbz	x19, 40437c <ferror@plt+0x1c0c>
  404304:	bl	4026d0 <__errno_location@plt>
  404308:	mov	x22, x0
  40430c:	str	wzr, [x0]
  404310:	mov	w0, w21
  404314:	mov	x1, x20
  404318:	mov	x2, x19
  40431c:	bl	402470 <write@plt>
  404320:	cmp	x0, #0x1
  404324:	b.lt	404358 <ferror@plt+0x1be8>  // b.tstop
  404328:	subs	x19, x19, x0
  40432c:	add	x8, x20, x0
  404330:	csel	x20, x20, x8, eq  // eq = none
  404334:	ldr	w8, [x22]
  404338:	cmp	w8, #0xb
  40433c:	b.ne	40434c <ferror@plt+0x1bdc>  // b.any
  404340:	mov	w0, #0xd090                	// #53392
  404344:	movk	w0, #0x3, lsl #16
  404348:	bl	404390 <ferror@plt+0x1c20>
  40434c:	mov	w8, #0x1                   	// #1
  404350:	tbnz	w8, #0, 404300 <ferror@plt+0x1b90>
  404354:	b	404374 <ferror@plt+0x1c04>
  404358:	ldr	w8, [x22]
  40435c:	cmp	w8, #0xb
  404360:	b.eq	404334 <ferror@plt+0x1bc4>  // b.none
  404364:	cmp	w8, #0x4
  404368:	b.eq	404334 <ferror@plt+0x1bc4>  // b.none
  40436c:	mov	w8, wzr
  404370:	tbnz	w8, #0, 404300 <ferror@plt+0x1b90>
  404374:	mov	w0, #0xffffffff            	// #-1
  404378:	b	404380 <ferror@plt+0x1c10>
  40437c:	mov	w0, wzr
  404380:	ldp	x20, x19, [sp, #32]
  404384:	ldp	x22, x21, [sp, #16]
  404388:	ldp	x29, x30, [sp], #48
  40438c:	ret
  404390:	sub	sp, sp, #0x20
  404394:	mov	x9, #0x34db                	// #13531
  404398:	movk	x9, #0xd7b6, lsl #16
  40439c:	movk	x9, #0xde82, lsl #32
  4043a0:	mov	w8, w0
  4043a4:	movk	x9, #0x431b, lsl #48
  4043a8:	mov	w10, #0x4240                	// #16960
  4043ac:	umulh	x9, x8, x9
  4043b0:	movk	w10, #0xf, lsl #16
  4043b4:	lsr	x9, x9, #18
  4043b8:	mov	w11, #0x3e8                 	// #1000
  4043bc:	msub	x8, x9, x10, x8
  4043c0:	mul	x8, x8, x11
  4043c4:	mov	x0, sp
  4043c8:	mov	x1, xzr
  4043cc:	stp	x29, x30, [sp, #16]
  4043d0:	add	x29, sp, #0x10
  4043d4:	stp	x9, x8, [sp]
  4043d8:	bl	402590 <nanosleep@plt>
  4043dc:	ldp	x29, x30, [sp, #16]
  4043e0:	add	sp, sp, #0x20
  4043e4:	ret
  4043e8:	stp	x29, x30, [sp, #-64]!
  4043ec:	orr	x8, x0, x1
  4043f0:	cmp	x8, #0x0
  4043f4:	stp	x20, x19, [sp, #48]
  4043f8:	mov	x19, x0
  4043fc:	cset	w0, eq  // eq = none
  404400:	stp	x24, x23, [sp, #16]
  404404:	stp	x22, x21, [sp, #32]
  404408:	mov	x29, sp
  40440c:	cbz	x1, 4044d8 <ferror@plt+0x1d68>
  404410:	tbnz	w0, #0, 4044d8 <ferror@plt+0x1d68>
  404414:	adrp	x20, 406000 <ferror@plt+0x3890>
  404418:	add	x20, x20, #0xbe9
  40441c:	mov	x21, x1
  404420:	mov	w2, #0x2                   	// #2
  404424:	mov	x0, x1
  404428:	mov	x1, x20
  40442c:	bl	402390 <strncmp@plt>
  404430:	cmp	w0, #0x0
  404434:	add	x8, x21, #0x2
  404438:	mov	x0, x19
  40443c:	cset	w23, eq  // eq = none
  404440:	csel	x21, x8, x21, eq  // eq = none
  404444:	bl	4021b0 <strlen@plt>
  404448:	mov	x8, #0x200000000           	// #8589934592
  40444c:	add	x8, x8, x0, lsl #32
  404450:	sxtw	x22, w0
  404454:	asr	x24, x8, #32
  404458:	b	404470 <ferror@plt+0x1d00>
  40445c:	mov	w1, #0x2c                  	// #44
  404460:	mov	x0, x21
  404464:	bl	4025d0 <strchr@plt>
  404468:	add	x21, x0, #0x1
  40446c:	cbz	x0, 4044d4 <ferror@plt+0x1d64>
  404470:	mov	w2, #0x2                   	// #2
  404474:	mov	x0, x21
  404478:	mov	x1, x20
  40447c:	bl	402390 <strncmp@plt>
  404480:	cbnz	w0, 4044a8 <ferror@plt+0x1d38>
  404484:	add	x0, x21, #0x2
  404488:	mov	x1, x19
  40448c:	mov	x2, x22
  404490:	bl	402580 <strncasecmp@plt>
  404494:	cbnz	w0, 4044a8 <ferror@plt+0x1d38>
  404498:	ldrb	w8, [x21, x24]
  40449c:	cbz	w8, 4044d8 <ferror@plt+0x1d68>
  4044a0:	cmp	w8, #0x2c
  4044a4:	b.eq	4044d8 <ferror@plt+0x1d68>  // b.none
  4044a8:	mov	x0, x21
  4044ac:	mov	x1, x19
  4044b0:	mov	x2, x22
  4044b4:	bl	402580 <strncasecmp@plt>
  4044b8:	cbnz	w0, 40445c <ferror@plt+0x1cec>
  4044bc:	ldrb	w8, [x21, x22]
  4044c0:	cmp	w8, #0x2c
  4044c4:	b.eq	4044cc <ferror@plt+0x1d5c>  // b.none
  4044c8:	cbnz	w8, 40445c <ferror@plt+0x1cec>
  4044cc:	eor	w0, w23, #0x1
  4044d0:	b	4044d8 <ferror@plt+0x1d68>
  4044d4:	mov	w0, w23
  4044d8:	ldp	x20, x19, [sp, #48]
  4044dc:	ldp	x22, x21, [sp, #32]
  4044e0:	ldp	x24, x23, [sp, #16]
  4044e4:	ldp	x29, x30, [sp], #64
  4044e8:	ret
  4044ec:	adrp	x8, 417000 <ferror@plt+0x14890>
  4044f0:	str	w0, [x8, #792]
  4044f4:	ret
  4044f8:	sub	sp, sp, #0x80
  4044fc:	stp	x29, x30, [sp, #32]
  404500:	stp	x28, x27, [sp, #48]
  404504:	stp	x26, x25, [sp, #64]
  404508:	stp	x24, x23, [sp, #80]
  40450c:	stp	x22, x21, [sp, #96]
  404510:	stp	x20, x19, [sp, #112]
  404514:	add	x29, sp, #0x20
  404518:	str	xzr, [x1]
  40451c:	cbz	x0, 404558 <ferror@plt+0x1de8>
  404520:	ldrb	w8, [x0]
  404524:	mov	x21, x0
  404528:	cbz	w8, 404558 <ferror@plt+0x1de8>
  40452c:	mov	x20, x2
  404530:	mov	x19, x1
  404534:	bl	402500 <__ctype_b_loc@plt>
  404538:	ldr	x8, [x0]
  40453c:	mov	x23, x0
  404540:	mov	x9, x21
  404544:	ldrb	w10, [x9], #1
  404548:	ldrh	w11, [x8, x10, lsl #1]
  40454c:	tbnz	w11, #13, 404544 <ferror@plt+0x1dd4>
  404550:	cmp	w10, #0x2d
  404554:	b.ne	404570 <ferror@plt+0x1e00>  // b.any
  404558:	mov	w21, #0xffffffea            	// #-22
  40455c:	tbz	w21, #31, 40479c <ferror@plt+0x202c>
  404560:	neg	w19, w21
  404564:	bl	4026d0 <__errno_location@plt>
  404568:	str	w19, [x0]
  40456c:	b	40479c <ferror@plt+0x202c>
  404570:	bl	4026d0 <__errno_location@plt>
  404574:	mov	x25, x0
  404578:	str	wzr, [x0]
  40457c:	sub	x1, x29, #0x8
  404580:	mov	x0, x21
  404584:	mov	w2, wzr
  404588:	stur	xzr, [x29, #-8]
  40458c:	bl	402480 <strtoumax@plt>
  404590:	ldur	x24, [x29, #-8]
  404594:	str	x0, [sp, #16]
  404598:	cmp	x24, x21
  40459c:	b.eq	4045b4 <ferror@plt+0x1e44>  // b.none
  4045a0:	add	x8, x0, #0x1
  4045a4:	cmp	x8, #0x1
  4045a8:	b.hi	4045cc <ferror@plt+0x1e5c>  // b.pmore
  4045ac:	ldr	w8, [x25]
  4045b0:	cbz	w8, 4045cc <ferror@plt+0x1e5c>
  4045b4:	ldr	w8, [x25]
  4045b8:	mov	w9, #0xffffffea            	// #-22
  4045bc:	cmp	w8, #0x0
  4045c0:	csneg	w21, w9, w8, eq  // eq = none
  4045c4:	tbz	w21, #31, 40479c <ferror@plt+0x202c>
  4045c8:	b	404560 <ferror@plt+0x1df0>
  4045cc:	cbz	x24, 40478c <ferror@plt+0x201c>
  4045d0:	ldrb	w8, [x24]
  4045d4:	cbz	w8, 40478c <ferror@plt+0x201c>
  4045d8:	mov	w28, wzr
  4045dc:	mov	w21, wzr
  4045e0:	mov	x22, xzr
  4045e4:	b	4045fc <ferror@plt+0x1e8c>
  4045e8:	mov	x27, xzr
  4045ec:	cbz	x22, 404684 <ferror@plt+0x1f14>
  4045f0:	mov	w21, #0xffffffea            	// #-22
  4045f4:	mov	w8, wzr
  4045f8:	tbz	wzr, #0, 404798 <ferror@plt+0x2028>
  4045fc:	ldrb	w8, [x24, #1]
  404600:	cmp	w8, #0x61
  404604:	b.le	404644 <ferror@plt+0x1ed4>
  404608:	cmp	w8, #0x62
  40460c:	b.eq	40464c <ferror@plt+0x1edc>  // b.none
  404610:	cmp	w8, #0x69
  404614:	b.ne	404658 <ferror@plt+0x1ee8>  // b.any
  404618:	ldrb	w9, [x24, #2]
  40461c:	orr	w9, w9, #0x20
  404620:	cmp	w9, #0x62
  404624:	b.ne	404630 <ferror@plt+0x1ec0>  // b.any
  404628:	ldrb	w9, [x24, #3]
  40462c:	cbz	w9, 4047c0 <ferror@plt+0x2050>
  404630:	cmp	w8, #0x42
  404634:	b.eq	40464c <ferror@plt+0x1edc>  // b.none
  404638:	cmp	w8, #0x62
  40463c:	b.ne	404654 <ferror@plt+0x1ee4>  // b.any
  404640:	b	40464c <ferror@plt+0x1edc>
  404644:	cmp	w8, #0x42
  404648:	b.ne	404654 <ferror@plt+0x1ee4>  // b.any
  40464c:	ldrb	w9, [x24, #2]
  404650:	cbz	w9, 4047c8 <ferror@plt+0x2058>
  404654:	cbz	w8, 4047c0 <ferror@plt+0x2050>
  404658:	bl	402330 <localeconv@plt>
  40465c:	cbz	x0, 40466c <ferror@plt+0x1efc>
  404660:	ldr	x26, [x0]
  404664:	cbnz	x26, 404674 <ferror@plt+0x1f04>
  404668:	b	4045e8 <ferror@plt+0x1e78>
  40466c:	mov	x26, xzr
  404670:	cbz	x26, 4045e8 <ferror@plt+0x1e78>
  404674:	mov	x0, x26
  404678:	bl	4021b0 <strlen@plt>
  40467c:	mov	x27, x0
  404680:	cbnz	x22, 4045f0 <ferror@plt+0x1e80>
  404684:	mov	w8, wzr
  404688:	cbz	x26, 404704 <ferror@plt+0x1f94>
  40468c:	ldrb	w9, [x24]
  404690:	cbz	w9, 404710 <ferror@plt+0x1fa0>
  404694:	mov	x0, x26
  404698:	mov	x1, x24
  40469c:	mov	x2, x27
  4046a0:	bl	402390 <strncmp@plt>
  4046a4:	cbnz	w0, 4045f0 <ferror@plt+0x1e80>
  4046a8:	add	x24, x24, x27
  4046ac:	ldrb	w8, [x24]
  4046b0:	cmp	w8, #0x30
  4046b4:	b.ne	4046c8 <ferror@plt+0x1f58>  // b.any
  4046b8:	ldrb	w8, [x24, #1]!
  4046bc:	add	w28, w28, #0x1
  4046c0:	cmp	w8, #0x30
  4046c4:	b.eq	4046b8 <ferror@plt+0x1f48>  // b.none
  4046c8:	ldr	x9, [x23]
  4046cc:	sxtb	x8, w8
  4046d0:	ldrh	w8, [x9, x8, lsl #1]
  4046d4:	tbnz	w8, #11, 40471c <ferror@plt+0x1fac>
  4046d8:	mov	x22, xzr
  4046dc:	stur	x24, [x29, #-8]
  4046e0:	cbz	x22, 4046f4 <ferror@plt+0x1f84>
  4046e4:	ldur	x8, [x29, #-8]
  4046e8:	cbz	x8, 404774 <ferror@plt+0x2004>
  4046ec:	ldrb	w8, [x8]
  4046f0:	cbz	w8, 404780 <ferror@plt+0x2010>
  4046f4:	ldur	x24, [x29, #-8]
  4046f8:	mov	w8, #0x1                   	// #1
  4046fc:	tbnz	w8, #0, 4045fc <ferror@plt+0x1e8c>
  404700:	b	404798 <ferror@plt+0x2028>
  404704:	mov	w21, #0xffffffea            	// #-22
  404708:	tbnz	w8, #0, 4045fc <ferror@plt+0x1e8c>
  40470c:	b	404798 <ferror@plt+0x2028>
  404710:	mov	w21, #0xffffffea            	// #-22
  404714:	tbnz	w8, #0, 4045fc <ferror@plt+0x1e8c>
  404718:	b	404798 <ferror@plt+0x2028>
  40471c:	sub	x1, x29, #0x8
  404720:	mov	x0, x24
  404724:	mov	w2, wzr
  404728:	str	wzr, [x25]
  40472c:	stur	xzr, [x29, #-8]
  404730:	bl	402480 <strtoumax@plt>
  404734:	ldur	x8, [x29, #-8]
  404738:	mov	x22, x0
  40473c:	cmp	x8, x24
  404740:	b.eq	404758 <ferror@plt+0x1fe8>  // b.none
  404744:	add	x8, x22, #0x1
  404748:	cmp	x8, #0x1
  40474c:	b.hi	4046e0 <ferror@plt+0x1f70>  // b.pmore
  404750:	ldr	w8, [x25]
  404754:	cbz	w8, 4046e0 <ferror@plt+0x1f70>
  404758:	ldr	w9, [x25]
  40475c:	mov	w10, #0xffffffea            	// #-22
  404760:	mov	w8, wzr
  404764:	cmp	w9, #0x0
  404768:	csneg	w21, w10, w9, eq  // eq = none
  40476c:	tbnz	w8, #0, 4045fc <ferror@plt+0x1e8c>
  404770:	b	404798 <ferror@plt+0x2028>
  404774:	mov	w21, #0xffffffea            	// #-22
  404778:	tbnz	w8, #0, 4045fc <ferror@plt+0x1e8c>
  40477c:	b	404798 <ferror@plt+0x2028>
  404780:	mov	w21, #0xffffffea            	// #-22
  404784:	tbnz	w8, #0, 4045fc <ferror@plt+0x1e8c>
  404788:	b	404798 <ferror@plt+0x2028>
  40478c:	mov	w21, wzr
  404790:	ldr	x8, [sp, #16]
  404794:	str	x8, [x19]
  404798:	tbnz	w21, #31, 404560 <ferror@plt+0x1df0>
  40479c:	mov	w0, w21
  4047a0:	ldp	x20, x19, [sp, #112]
  4047a4:	ldp	x22, x21, [sp, #96]
  4047a8:	ldp	x24, x23, [sp, #80]
  4047ac:	ldp	x26, x25, [sp, #64]
  4047b0:	ldp	x28, x27, [sp, #48]
  4047b4:	ldp	x29, x30, [sp, #32]
  4047b8:	add	sp, sp, #0x80
  4047bc:	ret
  4047c0:	mov	w23, #0x400                 	// #1024
  4047c4:	b	4047cc <ferror@plt+0x205c>
  4047c8:	mov	w23, #0x3e8                 	// #1000
  4047cc:	ldrsb	w24, [x24]
  4047d0:	adrp	x21, 406000 <ferror@plt+0x3890>
  4047d4:	add	x21, x21, #0xbf8
  4047d8:	mov	w2, #0x9                   	// #9
  4047dc:	mov	x0, x21
  4047e0:	mov	w1, w24
  4047e4:	bl	402650 <memchr@plt>
  4047e8:	cbnz	x0, 404808 <ferror@plt+0x2098>
  4047ec:	adrp	x21, 406000 <ferror@plt+0x3890>
  4047f0:	add	x21, x21, #0xc01
  4047f4:	mov	w2, #0x9                   	// #9
  4047f8:	mov	x0, x21
  4047fc:	mov	w1, w24
  404800:	bl	402650 <memchr@plt>
  404804:	cbz	x0, 404558 <ferror@plt+0x1de8>
  404808:	sub	w8, w0, w21
  40480c:	add	w24, w8, #0x1
  404810:	add	x0, sp, #0x10
  404814:	mov	w1, w23
  404818:	mov	w2, w24
  40481c:	bl	4048dc <ferror@plt+0x216c>
  404820:	mov	w21, w0
  404824:	cbz	x20, 40482c <ferror@plt+0x20bc>
  404828:	str	w24, [x20]
  40482c:	cbz	x22, 404790 <ferror@plt+0x2020>
  404830:	cbz	w24, 404790 <ferror@plt+0x2020>
  404834:	mov	w8, #0x1                   	// #1
  404838:	add	x0, sp, #0x8
  40483c:	mov	w1, w23
  404840:	mov	w2, w24
  404844:	str	x8, [sp, #8]
  404848:	bl	4048dc <ferror@plt+0x216c>
  40484c:	mov	w8, #0xa                   	// #10
  404850:	cmp	x22, #0xb
  404854:	b.cc	404868 <ferror@plt+0x20f8>  // b.lo, b.ul, b.last
  404858:	add	x8, x8, x8, lsl #2
  40485c:	lsl	x8, x8, #1
  404860:	cmp	x8, x22
  404864:	b.cc	404858 <ferror@plt+0x20e8>  // b.lo, b.ul, b.last
  404868:	cmp	w28, #0x1
  40486c:	b.lt	404880 <ferror@plt+0x2110>  // b.tstop
  404870:	add	x8, x8, x8, lsl #2
  404874:	subs	w28, w28, #0x1
  404878:	lsl	x8, x8, #1
  40487c:	b.ne	404870 <ferror@plt+0x2100>  // b.any
  404880:	ldp	x10, x9, [sp, #8]
  404884:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  404888:	mov	w13, #0x1                   	// #1
  40488c:	movk	x11, #0xcccd
  404890:	mov	w12, #0xa                   	// #10
  404894:	b	4048a8 <ferror@plt+0x2138>
  404898:	cmp	x22, #0x9
  40489c:	mov	x22, x14
  4048a0:	mov	x13, x15
  4048a4:	b.ls	4048d4 <ferror@plt+0x2164>  // b.plast
  4048a8:	umulh	x14, x22, x11
  4048ac:	lsr	x14, x14, #3
  4048b0:	add	x15, x13, x13, lsl #2
  4048b4:	msub	x16, x14, x12, x22
  4048b8:	lsl	x15, x15, #1
  4048bc:	cbz	x16, 404898 <ferror@plt+0x2128>
  4048c0:	udiv	x13, x8, x13
  4048c4:	udiv	x13, x13, x16
  4048c8:	udiv	x13, x10, x13
  4048cc:	add	x9, x9, x13
  4048d0:	b	404898 <ferror@plt+0x2128>
  4048d4:	str	x9, [sp, #16]
  4048d8:	b	404790 <ferror@plt+0x2020>
  4048dc:	cbz	w2, 404904 <ferror@plt+0x2194>
  4048e0:	sxtw	x8, w1
  4048e4:	ldr	x9, [x0]
  4048e8:	umulh	x10, x8, x9
  4048ec:	cmp	xzr, x10
  4048f0:	b.ne	40490c <ferror@plt+0x219c>  // b.any
  4048f4:	sub	w2, w2, #0x1
  4048f8:	mul	x9, x9, x8
  4048fc:	str	x9, [x0]
  404900:	cbnz	w2, 4048e4 <ferror@plt+0x2174>
  404904:	mov	w0, wzr
  404908:	ret
  40490c:	mov	w0, #0xffffffde            	// #-34
  404910:	ret
  404914:	stp	x29, x30, [sp, #-16]!
  404918:	mov	x2, xzr
  40491c:	mov	x29, sp
  404920:	bl	4044f8 <ferror@plt+0x1d88>
  404924:	ldp	x29, x30, [sp], #16
  404928:	ret
  40492c:	stp	x29, x30, [sp, #-48]!
  404930:	stp	x22, x21, [sp, #16]
  404934:	stp	x20, x19, [sp, #32]
  404938:	mov	x20, x1
  40493c:	mov	x19, x0
  404940:	mov	x21, x0
  404944:	mov	x29, sp
  404948:	cbz	x0, 404978 <ferror@plt+0x2208>
  40494c:	ldrb	w22, [x19]
  404950:	mov	x21, x19
  404954:	cbz	w22, 404978 <ferror@plt+0x2208>
  404958:	mov	x21, x19
  40495c:	bl	402500 <__ctype_b_loc@plt>
  404960:	ldr	x8, [x0]
  404964:	and	x9, x22, #0xff
  404968:	ldrh	w8, [x8, x9, lsl #1]
  40496c:	tbz	w8, #11, 404978 <ferror@plt+0x2208>
  404970:	ldrb	w22, [x21, #1]!
  404974:	cbnz	w22, 40495c <ferror@plt+0x21ec>
  404978:	cbz	x20, 404980 <ferror@plt+0x2210>
  40497c:	str	x21, [x20]
  404980:	cmp	x21, x19
  404984:	b.ls	404998 <ferror@plt+0x2228>  // b.plast
  404988:	ldrb	w8, [x21]
  40498c:	cmp	w8, #0x0
  404990:	cset	w0, eq  // eq = none
  404994:	b	40499c <ferror@plt+0x222c>
  404998:	mov	w0, wzr
  40499c:	ldp	x20, x19, [sp, #32]
  4049a0:	ldp	x22, x21, [sp, #16]
  4049a4:	ldp	x29, x30, [sp], #48
  4049a8:	ret
  4049ac:	stp	x29, x30, [sp, #-48]!
  4049b0:	stp	x22, x21, [sp, #16]
  4049b4:	stp	x20, x19, [sp, #32]
  4049b8:	mov	x20, x1
  4049bc:	mov	x19, x0
  4049c0:	mov	x21, x0
  4049c4:	mov	x29, sp
  4049c8:	cbz	x0, 4049f8 <ferror@plt+0x2288>
  4049cc:	ldrb	w22, [x19]
  4049d0:	mov	x21, x19
  4049d4:	cbz	w22, 4049f8 <ferror@plt+0x2288>
  4049d8:	mov	x21, x19
  4049dc:	bl	402500 <__ctype_b_loc@plt>
  4049e0:	ldr	x8, [x0]
  4049e4:	and	x9, x22, #0xff
  4049e8:	ldrh	w8, [x8, x9, lsl #1]
  4049ec:	tbz	w8, #12, 4049f8 <ferror@plt+0x2288>
  4049f0:	ldrb	w22, [x21, #1]!
  4049f4:	cbnz	w22, 4049dc <ferror@plt+0x226c>
  4049f8:	cbz	x20, 404a00 <ferror@plt+0x2290>
  4049fc:	str	x21, [x20]
  404a00:	cmp	x21, x19
  404a04:	b.ls	404a18 <ferror@plt+0x22a8>  // b.plast
  404a08:	ldrb	w8, [x21]
  404a0c:	cmp	w8, #0x0
  404a10:	cset	w0, eq  // eq = none
  404a14:	b	404a1c <ferror@plt+0x22ac>
  404a18:	mov	w0, wzr
  404a1c:	ldp	x20, x19, [sp, #32]
  404a20:	ldp	x22, x21, [sp, #16]
  404a24:	ldp	x29, x30, [sp], #48
  404a28:	ret
  404a2c:	sub	sp, sp, #0x100
  404a30:	stp	x29, x30, [sp, #208]
  404a34:	add	x29, sp, #0xd0
  404a38:	mov	x8, #0xffffffffffffffd0    	// #-48
  404a3c:	mov	x9, sp
  404a40:	sub	x10, x29, #0x50
  404a44:	stp	x22, x21, [sp, #224]
  404a48:	stp	x20, x19, [sp, #240]
  404a4c:	mov	x20, x1
  404a50:	mov	x19, x0
  404a54:	movk	x8, #0xff80, lsl #32
  404a58:	add	x11, x29, #0x30
  404a5c:	add	x9, x9, #0x80
  404a60:	add	x22, x10, #0x30
  404a64:	stp	x2, x3, [x29, #-80]
  404a68:	stp	x4, x5, [x29, #-64]
  404a6c:	stp	x6, x7, [x29, #-48]
  404a70:	stp	q1, q2, [sp, #16]
  404a74:	stp	q3, q4, [sp, #48]
  404a78:	str	q0, [sp]
  404a7c:	stp	q5, q6, [sp, #80]
  404a80:	str	q7, [sp, #112]
  404a84:	stp	x9, x8, [x29, #-16]
  404a88:	stp	x11, x22, [x29, #-32]
  404a8c:	ldursw	x8, [x29, #-8]
  404a90:	tbz	w8, #31, 404aa4 <ferror@plt+0x2334>
  404a94:	add	w9, w8, #0x8
  404a98:	cmp	w9, #0x0
  404a9c:	stur	w9, [x29, #-8]
  404aa0:	b.le	404b04 <ferror@plt+0x2394>
  404aa4:	ldur	x8, [x29, #-32]
  404aa8:	add	x9, x8, #0x8
  404aac:	stur	x9, [x29, #-32]
  404ab0:	ldr	x1, [x8]
  404ab4:	cbz	x1, 404b20 <ferror@plt+0x23b0>
  404ab8:	ldursw	x8, [x29, #-8]
  404abc:	tbz	w8, #31, 404ad0 <ferror@plt+0x2360>
  404ac0:	add	w9, w8, #0x8
  404ac4:	cmp	w9, #0x0
  404ac8:	stur	w9, [x29, #-8]
  404acc:	b.le	404b14 <ferror@plt+0x23a4>
  404ad0:	ldur	x8, [x29, #-32]
  404ad4:	add	x9, x8, #0x8
  404ad8:	stur	x9, [x29, #-32]
  404adc:	ldr	x21, [x8]
  404ae0:	cbz	x21, 404b20 <ferror@plt+0x23b0>
  404ae4:	mov	x0, x19
  404ae8:	bl	4024e0 <strcmp@plt>
  404aec:	cbz	w0, 404b3c <ferror@plt+0x23cc>
  404af0:	mov	x0, x19
  404af4:	mov	x1, x21
  404af8:	bl	4024e0 <strcmp@plt>
  404afc:	cbnz	w0, 404a8c <ferror@plt+0x231c>
  404b00:	b	404b40 <ferror@plt+0x23d0>
  404b04:	add	x8, x22, x8
  404b08:	ldr	x1, [x8]
  404b0c:	cbnz	x1, 404ab8 <ferror@plt+0x2348>
  404b10:	b	404b20 <ferror@plt+0x23b0>
  404b14:	add	x8, x22, x8
  404b18:	ldr	x21, [x8]
  404b1c:	cbnz	x21, 404ae4 <ferror@plt+0x2374>
  404b20:	adrp	x8, 417000 <ferror@plt+0x14890>
  404b24:	ldr	w0, [x8, #792]
  404b28:	adrp	x1, 406000 <ferror@plt+0x3890>
  404b2c:	add	x1, x1, #0xc0a
  404b30:	mov	x2, x20
  404b34:	mov	x3, x19
  404b38:	bl	402690 <errx@plt>
  404b3c:	mov	w0, #0x1                   	// #1
  404b40:	ldp	x20, x19, [sp, #240]
  404b44:	ldp	x22, x21, [sp, #224]
  404b48:	ldp	x29, x30, [sp, #208]
  404b4c:	add	sp, sp, #0x100
  404b50:	ret
  404b54:	cbz	x1, 404b78 <ferror@plt+0x2408>
  404b58:	sxtb	w8, w2
  404b5c:	ldrsb	w9, [x0]
  404b60:	cbz	w9, 404b78 <ferror@plt+0x2408>
  404b64:	cmp	w8, w9
  404b68:	b.eq	404b7c <ferror@plt+0x240c>  // b.none
  404b6c:	sub	x1, x1, #0x1
  404b70:	add	x0, x0, #0x1
  404b74:	cbnz	x1, 404b5c <ferror@plt+0x23ec>
  404b78:	mov	x0, xzr
  404b7c:	ret
  404b80:	stp	x29, x30, [sp, #-32]!
  404b84:	stp	x20, x19, [sp, #16]
  404b88:	mov	x29, sp
  404b8c:	mov	x20, x1
  404b90:	mov	x19, x0
  404b94:	bl	404bd4 <ferror@plt+0x2464>
  404b98:	cmp	w0, w0, sxth
  404b9c:	b.ne	404bac <ferror@plt+0x243c>  // b.any
  404ba0:	ldp	x20, x19, [sp, #16]
  404ba4:	ldp	x29, x30, [sp], #32
  404ba8:	ret
  404bac:	bl	4026d0 <__errno_location@plt>
  404bb0:	mov	w8, #0x22                  	// #34
  404bb4:	str	w8, [x0]
  404bb8:	adrp	x8, 417000 <ferror@plt+0x14890>
  404bbc:	ldr	w0, [x8, #792]
  404bc0:	adrp	x1, 406000 <ferror@plt+0x3890>
  404bc4:	add	x1, x1, #0xc0a
  404bc8:	mov	x2, x20
  404bcc:	mov	x3, x19
  404bd0:	bl	402730 <err@plt>
  404bd4:	stp	x29, x30, [sp, #-32]!
  404bd8:	stp	x20, x19, [sp, #16]
  404bdc:	mov	x29, sp
  404be0:	mov	x20, x1
  404be4:	mov	x19, x0
  404be8:	bl	404cac <ferror@plt+0x253c>
  404bec:	cmp	x0, w0, sxtw
  404bf0:	b.ne	404c00 <ferror@plt+0x2490>  // b.any
  404bf4:	ldp	x20, x19, [sp, #16]
  404bf8:	ldp	x29, x30, [sp], #32
  404bfc:	ret
  404c00:	bl	4026d0 <__errno_location@plt>
  404c04:	mov	w8, #0x22                  	// #34
  404c08:	str	w8, [x0]
  404c0c:	adrp	x8, 417000 <ferror@plt+0x14890>
  404c10:	ldr	w0, [x8, #792]
  404c14:	adrp	x1, 406000 <ferror@plt+0x3890>
  404c18:	add	x1, x1, #0xc0a
  404c1c:	mov	x2, x20
  404c20:	mov	x3, x19
  404c24:	bl	402730 <err@plt>
  404c28:	stp	x29, x30, [sp, #-16]!
  404c2c:	mov	w2, #0xa                   	// #10
  404c30:	mov	x29, sp
  404c34:	bl	404c40 <ferror@plt+0x24d0>
  404c38:	ldp	x29, x30, [sp], #16
  404c3c:	ret
  404c40:	stp	x29, x30, [sp, #-32]!
  404c44:	stp	x20, x19, [sp, #16]
  404c48:	mov	x29, sp
  404c4c:	mov	x20, x1
  404c50:	mov	x19, x0
  404c54:	bl	404d64 <ferror@plt+0x25f4>
  404c58:	cmp	w0, #0x10, lsl #12
  404c5c:	b.cs	404c6c <ferror@plt+0x24fc>  // b.hs, b.nlast
  404c60:	ldp	x20, x19, [sp, #16]
  404c64:	ldp	x29, x30, [sp], #32
  404c68:	ret
  404c6c:	bl	4026d0 <__errno_location@plt>
  404c70:	mov	w8, #0x22                  	// #34
  404c74:	str	w8, [x0]
  404c78:	adrp	x8, 417000 <ferror@plt+0x14890>
  404c7c:	ldr	w0, [x8, #792]
  404c80:	adrp	x1, 406000 <ferror@plt+0x3890>
  404c84:	add	x1, x1, #0xc0a
  404c88:	mov	x2, x20
  404c8c:	mov	x3, x19
  404c90:	bl	402730 <err@plt>
  404c94:	stp	x29, x30, [sp, #-16]!
  404c98:	mov	w2, #0x10                  	// #16
  404c9c:	mov	x29, sp
  404ca0:	bl	404c40 <ferror@plt+0x24d0>
  404ca4:	ldp	x29, x30, [sp], #16
  404ca8:	ret
  404cac:	stp	x29, x30, [sp, #-48]!
  404cb0:	mov	x29, sp
  404cb4:	str	x21, [sp, #16]
  404cb8:	stp	x20, x19, [sp, #32]
  404cbc:	mov	x20, x1
  404cc0:	mov	x19, x0
  404cc4:	str	xzr, [x29, #24]
  404cc8:	bl	4026d0 <__errno_location@plt>
  404ccc:	mov	x21, x0
  404cd0:	str	wzr, [x0]
  404cd4:	cbz	x19, 404d20 <ferror@plt+0x25b0>
  404cd8:	ldrb	w8, [x19]
  404cdc:	cbz	w8, 404d20 <ferror@plt+0x25b0>
  404ce0:	add	x1, x29, #0x18
  404ce4:	mov	w2, #0xa                   	// #10
  404ce8:	mov	x0, x19
  404cec:	bl	402200 <strtoimax@plt>
  404cf0:	ldr	w8, [x21]
  404cf4:	cbnz	w8, 404d20 <ferror@plt+0x25b0>
  404cf8:	ldr	x8, [x29, #24]
  404cfc:	cmp	x8, x19
  404d00:	b.eq	404d20 <ferror@plt+0x25b0>  // b.none
  404d04:	cbz	x8, 404d10 <ferror@plt+0x25a0>
  404d08:	ldrb	w8, [x8]
  404d0c:	cbnz	w8, 404d20 <ferror@plt+0x25b0>
  404d10:	ldp	x20, x19, [sp, #32]
  404d14:	ldr	x21, [sp, #16]
  404d18:	ldp	x29, x30, [sp], #48
  404d1c:	ret
  404d20:	ldr	w8, [x21]
  404d24:	adrp	x9, 417000 <ferror@plt+0x14890>
  404d28:	ldr	w0, [x9, #792]
  404d2c:	adrp	x1, 406000 <ferror@plt+0x3890>
  404d30:	add	x1, x1, #0xc0a
  404d34:	mov	x2, x20
  404d38:	mov	x3, x19
  404d3c:	cmp	w8, #0x22
  404d40:	b.ne	404d48 <ferror@plt+0x25d8>  // b.any
  404d44:	bl	402730 <err@plt>
  404d48:	bl	402690 <errx@plt>
  404d4c:	stp	x29, x30, [sp, #-16]!
  404d50:	mov	w2, #0xa                   	// #10
  404d54:	mov	x29, sp
  404d58:	bl	404d64 <ferror@plt+0x25f4>
  404d5c:	ldp	x29, x30, [sp], #16
  404d60:	ret
  404d64:	stp	x29, x30, [sp, #-32]!
  404d68:	stp	x20, x19, [sp, #16]
  404d6c:	mov	x29, sp
  404d70:	mov	x20, x1
  404d74:	mov	x19, x0
  404d78:	bl	404de8 <ferror@plt+0x2678>
  404d7c:	lsr	x8, x0, #32
  404d80:	cbnz	x8, 404d90 <ferror@plt+0x2620>
  404d84:	ldp	x20, x19, [sp, #16]
  404d88:	ldp	x29, x30, [sp], #32
  404d8c:	ret
  404d90:	bl	4026d0 <__errno_location@plt>
  404d94:	mov	w8, #0x22                  	// #34
  404d98:	str	w8, [x0]
  404d9c:	adrp	x8, 417000 <ferror@plt+0x14890>
  404da0:	ldr	w0, [x8, #792]
  404da4:	adrp	x1, 406000 <ferror@plt+0x3890>
  404da8:	add	x1, x1, #0xc0a
  404dac:	mov	x2, x20
  404db0:	mov	x3, x19
  404db4:	bl	402730 <err@plt>
  404db8:	stp	x29, x30, [sp, #-16]!
  404dbc:	mov	w2, #0x10                  	// #16
  404dc0:	mov	x29, sp
  404dc4:	bl	404d64 <ferror@plt+0x25f4>
  404dc8:	ldp	x29, x30, [sp], #16
  404dcc:	ret
  404dd0:	stp	x29, x30, [sp, #-16]!
  404dd4:	mov	w2, #0xa                   	// #10
  404dd8:	mov	x29, sp
  404ddc:	bl	404de8 <ferror@plt+0x2678>
  404de0:	ldp	x29, x30, [sp], #16
  404de4:	ret
  404de8:	sub	sp, sp, #0x40
  404dec:	stp	x29, x30, [sp, #16]
  404df0:	stp	x22, x21, [sp, #32]
  404df4:	stp	x20, x19, [sp, #48]
  404df8:	add	x29, sp, #0x10
  404dfc:	mov	w22, w2
  404e00:	mov	x20, x1
  404e04:	mov	x19, x0
  404e08:	str	xzr, [sp, #8]
  404e0c:	bl	4026d0 <__errno_location@plt>
  404e10:	mov	x21, x0
  404e14:	str	wzr, [x0]
  404e18:	cbz	x19, 404e68 <ferror@plt+0x26f8>
  404e1c:	ldrb	w8, [x19]
  404e20:	cbz	w8, 404e68 <ferror@plt+0x26f8>
  404e24:	add	x1, sp, #0x8
  404e28:	mov	x0, x19
  404e2c:	mov	w2, w22
  404e30:	bl	402480 <strtoumax@plt>
  404e34:	ldr	w8, [x21]
  404e38:	cbnz	w8, 404e68 <ferror@plt+0x26f8>
  404e3c:	ldr	x8, [sp, #8]
  404e40:	cmp	x8, x19
  404e44:	b.eq	404e68 <ferror@plt+0x26f8>  // b.none
  404e48:	cbz	x8, 404e54 <ferror@plt+0x26e4>
  404e4c:	ldrb	w8, [x8]
  404e50:	cbnz	w8, 404e68 <ferror@plt+0x26f8>
  404e54:	ldp	x20, x19, [sp, #48]
  404e58:	ldp	x22, x21, [sp, #32]
  404e5c:	ldp	x29, x30, [sp, #16]
  404e60:	add	sp, sp, #0x40
  404e64:	ret
  404e68:	ldr	w8, [x21]
  404e6c:	adrp	x9, 417000 <ferror@plt+0x14890>
  404e70:	ldr	w0, [x9, #792]
  404e74:	adrp	x1, 406000 <ferror@plt+0x3890>
  404e78:	add	x1, x1, #0xc0a
  404e7c:	mov	x2, x20
  404e80:	mov	x3, x19
  404e84:	cmp	w8, #0x22
  404e88:	b.ne	404e90 <ferror@plt+0x2720>  // b.any
  404e8c:	bl	402730 <err@plt>
  404e90:	bl	402690 <errx@plt>
  404e94:	stp	x29, x30, [sp, #-16]!
  404e98:	mov	w2, #0x10                  	// #16
  404e9c:	mov	x29, sp
  404ea0:	bl	404de8 <ferror@plt+0x2678>
  404ea4:	ldp	x29, x30, [sp], #16
  404ea8:	ret
  404eac:	stp	x29, x30, [sp, #-48]!
  404eb0:	mov	x29, sp
  404eb4:	str	x21, [sp, #16]
  404eb8:	stp	x20, x19, [sp, #32]
  404ebc:	mov	x20, x1
  404ec0:	mov	x19, x0
  404ec4:	str	xzr, [x29, #24]
  404ec8:	bl	4026d0 <__errno_location@plt>
  404ecc:	mov	x21, x0
  404ed0:	str	wzr, [x0]
  404ed4:	cbz	x19, 404f1c <ferror@plt+0x27ac>
  404ed8:	ldrb	w8, [x19]
  404edc:	cbz	w8, 404f1c <ferror@plt+0x27ac>
  404ee0:	add	x1, x29, #0x18
  404ee4:	mov	x0, x19
  404ee8:	bl	402250 <strtod@plt>
  404eec:	ldr	w8, [x21]
  404ef0:	cbnz	w8, 404f1c <ferror@plt+0x27ac>
  404ef4:	ldr	x8, [x29, #24]
  404ef8:	cmp	x8, x19
  404efc:	b.eq	404f1c <ferror@plt+0x27ac>  // b.none
  404f00:	cbz	x8, 404f0c <ferror@plt+0x279c>
  404f04:	ldrb	w8, [x8]
  404f08:	cbnz	w8, 404f1c <ferror@plt+0x27ac>
  404f0c:	ldp	x20, x19, [sp, #32]
  404f10:	ldr	x21, [sp, #16]
  404f14:	ldp	x29, x30, [sp], #48
  404f18:	ret
  404f1c:	ldr	w8, [x21]
  404f20:	adrp	x9, 417000 <ferror@plt+0x14890>
  404f24:	ldr	w0, [x9, #792]
  404f28:	adrp	x1, 406000 <ferror@plt+0x3890>
  404f2c:	add	x1, x1, #0xc0a
  404f30:	mov	x2, x20
  404f34:	mov	x3, x19
  404f38:	cmp	w8, #0x22
  404f3c:	b.ne	404f44 <ferror@plt+0x27d4>  // b.any
  404f40:	bl	402730 <err@plt>
  404f44:	bl	402690 <errx@plt>
  404f48:	stp	x29, x30, [sp, #-48]!
  404f4c:	mov	x29, sp
  404f50:	str	x21, [sp, #16]
  404f54:	stp	x20, x19, [sp, #32]
  404f58:	mov	x20, x1
  404f5c:	mov	x19, x0
  404f60:	str	xzr, [x29, #24]
  404f64:	bl	4026d0 <__errno_location@plt>
  404f68:	mov	x21, x0
  404f6c:	str	wzr, [x0]
  404f70:	cbz	x19, 404fbc <ferror@plt+0x284c>
  404f74:	ldrb	w8, [x19]
  404f78:	cbz	w8, 404fbc <ferror@plt+0x284c>
  404f7c:	add	x1, x29, #0x18
  404f80:	mov	w2, #0xa                   	// #10
  404f84:	mov	x0, x19
  404f88:	bl	402520 <strtol@plt>
  404f8c:	ldr	w8, [x21]
  404f90:	cbnz	w8, 404fbc <ferror@plt+0x284c>
  404f94:	ldr	x8, [x29, #24]
  404f98:	cmp	x8, x19
  404f9c:	b.eq	404fbc <ferror@plt+0x284c>  // b.none
  404fa0:	cbz	x8, 404fac <ferror@plt+0x283c>
  404fa4:	ldrb	w8, [x8]
  404fa8:	cbnz	w8, 404fbc <ferror@plt+0x284c>
  404fac:	ldp	x20, x19, [sp, #32]
  404fb0:	ldr	x21, [sp, #16]
  404fb4:	ldp	x29, x30, [sp], #48
  404fb8:	ret
  404fbc:	ldr	w8, [x21]
  404fc0:	adrp	x9, 417000 <ferror@plt+0x14890>
  404fc4:	ldr	w0, [x9, #792]
  404fc8:	adrp	x1, 406000 <ferror@plt+0x3890>
  404fcc:	add	x1, x1, #0xc0a
  404fd0:	mov	x2, x20
  404fd4:	mov	x3, x19
  404fd8:	cmp	w8, #0x22
  404fdc:	b.ne	404fe4 <ferror@plt+0x2874>  // b.any
  404fe0:	bl	402730 <err@plt>
  404fe4:	bl	402690 <errx@plt>
  404fe8:	stp	x29, x30, [sp, #-48]!
  404fec:	mov	x29, sp
  404ff0:	str	x21, [sp, #16]
  404ff4:	stp	x20, x19, [sp, #32]
  404ff8:	mov	x20, x1
  404ffc:	mov	x19, x0
  405000:	str	xzr, [x29, #24]
  405004:	bl	4026d0 <__errno_location@plt>
  405008:	mov	x21, x0
  40500c:	str	wzr, [x0]
  405010:	cbz	x19, 40505c <ferror@plt+0x28ec>
  405014:	ldrb	w8, [x19]
  405018:	cbz	w8, 40505c <ferror@plt+0x28ec>
  40501c:	add	x1, x29, #0x18
  405020:	mov	w2, #0xa                   	// #10
  405024:	mov	x0, x19
  405028:	bl	4021a0 <strtoul@plt>
  40502c:	ldr	w8, [x21]
  405030:	cbnz	w8, 40505c <ferror@plt+0x28ec>
  405034:	ldr	x8, [x29, #24]
  405038:	cmp	x8, x19
  40503c:	b.eq	40505c <ferror@plt+0x28ec>  // b.none
  405040:	cbz	x8, 40504c <ferror@plt+0x28dc>
  405044:	ldrb	w8, [x8]
  405048:	cbnz	w8, 40505c <ferror@plt+0x28ec>
  40504c:	ldp	x20, x19, [sp, #32]
  405050:	ldr	x21, [sp, #16]
  405054:	ldp	x29, x30, [sp], #48
  405058:	ret
  40505c:	ldr	w8, [x21]
  405060:	adrp	x9, 417000 <ferror@plt+0x14890>
  405064:	ldr	w0, [x9, #792]
  405068:	adrp	x1, 406000 <ferror@plt+0x3890>
  40506c:	add	x1, x1, #0xc0a
  405070:	mov	x2, x20
  405074:	mov	x3, x19
  405078:	cmp	w8, #0x22
  40507c:	b.ne	405084 <ferror@plt+0x2914>  // b.any
  405080:	bl	402730 <err@plt>
  405084:	bl	402690 <errx@plt>
  405088:	sub	sp, sp, #0x30
  40508c:	stp	x20, x19, [sp, #32]
  405090:	mov	x20, x1
  405094:	add	x1, sp, #0x8
  405098:	stp	x29, x30, [sp, #16]
  40509c:	add	x29, sp, #0x10
  4050a0:	mov	x19, x0
  4050a4:	bl	404914 <ferror@plt+0x21a4>
  4050a8:	cbnz	w0, 4050c0 <ferror@plt+0x2950>
  4050ac:	ldr	x0, [sp, #8]
  4050b0:	ldp	x20, x19, [sp, #32]
  4050b4:	ldp	x29, x30, [sp, #16]
  4050b8:	add	sp, sp, #0x30
  4050bc:	ret
  4050c0:	bl	4026d0 <__errno_location@plt>
  4050c4:	adrp	x9, 417000 <ferror@plt+0x14890>
  4050c8:	ldr	w8, [x0]
  4050cc:	ldr	w0, [x9, #792]
  4050d0:	adrp	x1, 406000 <ferror@plt+0x3890>
  4050d4:	add	x1, x1, #0xc0a
  4050d8:	mov	x2, x20
  4050dc:	mov	x3, x19
  4050e0:	cbnz	w8, 4050e8 <ferror@plt+0x2978>
  4050e4:	bl	402690 <errx@plt>
  4050e8:	bl	402730 <err@plt>
  4050ec:	stp	x29, x30, [sp, #-32]!
  4050f0:	str	x19, [sp, #16]
  4050f4:	mov	x19, x1
  4050f8:	mov	x1, x2
  4050fc:	mov	x29, sp
  405100:	bl	404eac <ferror@plt+0x273c>
  405104:	fcvtzs	x8, d0
  405108:	mov	x9, #0x848000000000        	// #145685290680320
  40510c:	movk	x9, #0x412e, lsl #48
  405110:	scvtf	d1, x8
  405114:	fmov	d2, x9
  405118:	fsub	d0, d0, d1
  40511c:	fmul	d0, d0, d2
  405120:	fcvtzs	x9, d0
  405124:	stp	x8, x9, [x19]
  405128:	ldr	x19, [sp, #16]
  40512c:	ldp	x29, x30, [sp], #32
  405130:	ret
  405134:	and	w8, w0, #0xf000
  405138:	sub	w8, w8, #0x1, lsl #12
  40513c:	lsr	w9, w8, #12
  405140:	cmp	w9, #0xb
  405144:	mov	w8, wzr
  405148:	b.hi	40519c <ferror@plt+0x2a2c>  // b.pmore
  40514c:	adrp	x10, 406000 <ferror@plt+0x3890>
  405150:	add	x10, x10, #0xbec
  405154:	adr	x11, 405168 <ferror@plt+0x29f8>
  405158:	ldrb	w12, [x10, x9]
  40515c:	add	x11, x11, x12, lsl #2
  405160:	mov	w9, #0x64                  	// #100
  405164:	br	x11
  405168:	mov	w9, #0x70                  	// #112
  40516c:	b	405194 <ferror@plt+0x2a24>
  405170:	mov	w9, #0x63                  	// #99
  405174:	b	405194 <ferror@plt+0x2a24>
  405178:	mov	w9, #0x62                  	// #98
  40517c:	b	405194 <ferror@plt+0x2a24>
  405180:	mov	w9, #0x6c                  	// #108
  405184:	b	405194 <ferror@plt+0x2a24>
  405188:	mov	w9, #0x73                  	// #115
  40518c:	b	405194 <ferror@plt+0x2a24>
  405190:	mov	w9, #0x2d                  	// #45
  405194:	mov	w8, #0x1                   	// #1
  405198:	strb	w9, [x1]
  40519c:	tst	w0, #0x100
  4051a0:	mov	w9, #0x72                  	// #114
  4051a4:	mov	w10, #0x2d                  	// #45
  4051a8:	add	x11, x1, x8
  4051ac:	mov	w12, #0x77                  	// #119
  4051b0:	csel	w17, w10, w9, eq  // eq = none
  4051b4:	tst	w0, #0x80
  4051b8:	mov	w14, #0x53                  	// #83
  4051bc:	mov	w15, #0x73                  	// #115
  4051c0:	mov	w16, #0x78                  	// #120
  4051c4:	strb	w17, [x11]
  4051c8:	csel	w17, w10, w12, eq  // eq = none
  4051cc:	tst	w0, #0x40
  4051d0:	orr	x13, x8, #0x2
  4051d4:	strb	w17, [x11, #1]
  4051d8:	csel	w11, w15, w14, ne  // ne = any
  4051dc:	csel	w17, w16, w10, ne  // ne = any
  4051e0:	tst	w0, #0x800
  4051e4:	csel	w11, w17, w11, eq  // eq = none
  4051e8:	add	x13, x13, x1
  4051ec:	tst	w0, #0x20
  4051f0:	strb	w11, [x13]
  4051f4:	csel	w11, w10, w9, eq  // eq = none
  4051f8:	tst	w0, #0x10
  4051fc:	strb	w11, [x13, #1]
  405200:	csel	w11, w10, w12, eq  // eq = none
  405204:	tst	w0, #0x8
  405208:	csel	w14, w15, w14, ne  // ne = any
  40520c:	csel	w15, w16, w10, ne  // ne = any
  405210:	tst	w0, #0x400
  405214:	orr	x8, x8, #0x6
  405218:	csel	w14, w15, w14, eq  // eq = none
  40521c:	tst	w0, #0x4
  405220:	add	x8, x8, x1
  405224:	csel	w9, w10, w9, eq  // eq = none
  405228:	tst	w0, #0x2
  40522c:	mov	w17, #0x54                  	// #84
  405230:	strb	w11, [x13, #2]
  405234:	mov	w11, #0x74                  	// #116
  405238:	strb	w14, [x13, #3]
  40523c:	strb	w9, [x8]
  405240:	csel	w9, w10, w12, eq  // eq = none
  405244:	tst	w0, #0x1
  405248:	strb	w9, [x8, #1]
  40524c:	csel	w9, w11, w17, ne  // ne = any
  405250:	csel	w10, w16, w10, ne  // ne = any
  405254:	tst	w0, #0x200
  405258:	csel	w9, w10, w9, eq  // eq = none
  40525c:	mov	x0, x1
  405260:	strb	w9, [x8, #2]
  405264:	strb	wzr, [x8, #3]
  405268:	ret
  40526c:	sub	sp, sp, #0x60
  405270:	stp	x22, x21, [sp, #64]
  405274:	stp	x20, x19, [sp, #80]
  405278:	mov	x21, x1
  40527c:	mov	w20, w0
  405280:	add	x22, sp, #0x8
  405284:	stp	x29, x30, [sp, #48]
  405288:	add	x29, sp, #0x30
  40528c:	tbz	w0, #1, 40529c <ferror@plt+0x2b2c>
  405290:	orr	x22, x22, #0x1
  405294:	mov	w8, #0x20                  	// #32
  405298:	strb	w8, [sp, #8]
  40529c:	mov	x0, x21
  4052a0:	bl	40543c <ferror@plt+0x2ccc>
  4052a4:	cbz	w0, 4052c8 <ferror@plt+0x2b58>
  4052a8:	mov	w8, #0x6667                	// #26215
  4052ac:	movk	w8, #0x6666, lsl #16
  4052b0:	smull	x8, w0, w8
  4052b4:	lsr	x9, x8, #63
  4052b8:	asr	x8, x8, #34
  4052bc:	add	w8, w8, w9
  4052c0:	sxtw	x9, w8
  4052c4:	b	4052cc <ferror@plt+0x2b5c>
  4052c8:	mov	x9, xzr
  4052cc:	adrp	x8, 406000 <ferror@plt+0x3890>
  4052d0:	add	x8, x8, #0xc13
  4052d4:	ldrb	w11, [x8, x9]
  4052d8:	mov	x10, #0xffffffffffffffff    	// #-1
  4052dc:	lsl	x8, x10, x0
  4052e0:	bic	x8, x21, x8
  4052e4:	cmp	w0, #0x0
  4052e8:	mov	x10, x22
  4052ec:	lsr	x19, x21, x0
  4052f0:	csel	x8, x8, xzr, ne  // ne = any
  4052f4:	strb	w11, [x10], #1
  4052f8:	tbz	w20, #0, 40530c <ferror@plt+0x2b9c>
  4052fc:	cbz	x9, 40530c <ferror@plt+0x2b9c>
  405300:	mov	w9, #0x4269                	// #17001
  405304:	add	x10, x22, #0x3
  405308:	sturh	w9, [x22, #1]
  40530c:	strb	wzr, [x10]
  405310:	cbz	x8, 405358 <ferror@plt+0x2be8>
  405314:	sub	w9, w0, #0xa
  405318:	lsr	x8, x8, x9
  40531c:	tbnz	w20, #2, 405364 <ferror@plt+0x2bf4>
  405320:	mov	x10, #0xf5c3                	// #62915
  405324:	movk	x10, #0x5c28, lsl #16
  405328:	add	x9, x8, #0x32
  40532c:	movk	x10, #0xc28f, lsl #32
  405330:	movk	x10, #0x28f5, lsl #48
  405334:	sub	x8, x8, #0x3b6
  405338:	lsr	x9, x9, #2
  40533c:	cmp	x8, #0x64
  405340:	umulh	x8, x9, x10
  405344:	lsr	x8, x8, #2
  405348:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  40534c:	cinc	w19, w19, cc  // cc = lo, ul, last
  405350:	cbnz	x20, 405394 <ferror@plt+0x2c24>
  405354:	b	405404 <ferror@plt+0x2c94>
  405358:	mov	x20, xzr
  40535c:	cbnz	x20, 405394 <ferror@plt+0x2c24>
  405360:	b	405404 <ferror@plt+0x2c94>
  405364:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  405368:	add	x8, x8, #0x5
  40536c:	movk	x9, #0xcccd
  405370:	umulh	x10, x8, x9
  405374:	lsr	x20, x10, #3
  405378:	mul	x9, x20, x9
  40537c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  405380:	ror	x9, x9, #1
  405384:	movk	x10, #0x1999, lsl #48
  405388:	cmp	x9, x10
  40538c:	b.ls	4053e4 <ferror@plt+0x2c74>  // b.plast
  405390:	cbz	x20, 405404 <ferror@plt+0x2c94>
  405394:	bl	402330 <localeconv@plt>
  405398:	cbz	x0, 4053a8 <ferror@plt+0x2c38>
  40539c:	ldr	x4, [x0]
  4053a0:	cbnz	x4, 4053b0 <ferror@plt+0x2c40>
  4053a4:	b	4053b8 <ferror@plt+0x2c48>
  4053a8:	mov	x4, xzr
  4053ac:	cbz	x4, 4053b8 <ferror@plt+0x2c48>
  4053b0:	ldrb	w8, [x4]
  4053b4:	cbnz	w8, 4053c0 <ferror@plt+0x2c50>
  4053b8:	adrp	x4, 406000 <ferror@plt+0x3890>
  4053bc:	add	x4, x4, #0x464
  4053c0:	adrp	x2, 406000 <ferror@plt+0x3890>
  4053c4:	add	x2, x2, #0xc1b
  4053c8:	add	x0, sp, #0x10
  4053cc:	add	x6, sp, #0x8
  4053d0:	mov	w1, #0x20                  	// #32
  4053d4:	mov	w3, w19
  4053d8:	mov	x5, x20
  4053dc:	bl	402320 <snprintf@plt>
  4053e0:	b	405420 <ferror@plt+0x2cb0>
  4053e4:	mov	x9, #0xf5c3                	// #62915
  4053e8:	movk	x9, #0x5c28, lsl #16
  4053ec:	movk	x9, #0xc28f, lsl #32
  4053f0:	lsr	x8, x8, #2
  4053f4:	movk	x9, #0x28f5, lsl #48
  4053f8:	umulh	x8, x8, x9
  4053fc:	lsr	x20, x8, #2
  405400:	cbnz	x20, 405394 <ferror@plt+0x2c24>
  405404:	adrp	x2, 406000 <ferror@plt+0x3890>
  405408:	add	x2, x2, #0xc25
  40540c:	add	x0, sp, #0x10
  405410:	add	x4, sp, #0x8
  405414:	mov	w1, #0x20                  	// #32
  405418:	mov	w3, w19
  40541c:	bl	402320 <snprintf@plt>
  405420:	add	x0, sp, #0x10
  405424:	bl	402420 <strdup@plt>
  405428:	ldp	x20, x19, [sp, #80]
  40542c:	ldp	x22, x21, [sp, #64]
  405430:	ldp	x29, x30, [sp, #48]
  405434:	add	sp, sp, #0x60
  405438:	ret
  40543c:	mov	w8, #0xa                   	// #10
  405440:	lsr	x9, x0, x8
  405444:	cbz	x9, 405458 <ferror@plt+0x2ce8>
  405448:	cmp	x8, #0x33
  40544c:	add	x8, x8, #0xa
  405450:	b.cc	405440 <ferror@plt+0x2cd0>  // b.lo, b.ul, b.last
  405454:	mov	w8, #0x46                  	// #70
  405458:	sub	w0, w8, #0xa
  40545c:	ret
  405460:	stp	x29, x30, [sp, #-80]!
  405464:	stp	x26, x25, [sp, #16]
  405468:	stp	x24, x23, [sp, #32]
  40546c:	stp	x22, x21, [sp, #48]
  405470:	stp	x20, x19, [sp, #64]
  405474:	mov	x29, sp
  405478:	cbz	x0, 40555c <ferror@plt+0x2dec>
  40547c:	mov	x20, x3
  405480:	mov	w19, #0xffffffff            	// #-1
  405484:	cbz	x3, 405578 <ferror@plt+0x2e08>
  405488:	mov	x21, x2
  40548c:	cbz	x2, 405578 <ferror@plt+0x2e08>
  405490:	mov	x22, x1
  405494:	cbz	x1, 405578 <ferror@plt+0x2e08>
  405498:	ldrb	w8, [x0]
  40549c:	cbz	w8, 405578 <ferror@plt+0x2e08>
  4054a0:	ldrb	w8, [x0]
  4054a4:	cbz	w8, 405564 <ferror@plt+0x2df4>
  4054a8:	mov	x24, xzr
  4054ac:	mov	x23, xzr
  4054b0:	add	x25, x0, #0x1
  4054b4:	b	4054c0 <ferror@plt+0x2d50>
  4054b8:	ldrb	w8, [x25], #1
  4054bc:	cbz	w8, 405574 <ferror@plt+0x2e04>
  4054c0:	cmp	x24, x21
  4054c4:	b.cs	405534 <ferror@plt+0x2dc4>  // b.hs, b.nlast
  4054c8:	ldrb	w10, [x25]
  4054cc:	sub	x9, x25, #0x1
  4054d0:	cmp	x23, #0x0
  4054d4:	and	w8, w8, #0xff
  4054d8:	csel	x23, x9, x23, eq  // eq = none
  4054dc:	cmp	w8, #0x2c
  4054e0:	csel	x8, x9, xzr, eq  // eq = none
  4054e4:	cmp	w10, #0x0
  4054e8:	csel	x26, x25, x8, eq  // eq = none
  4054ec:	mov	w8, #0x4                   	// #4
  4054f0:	cbz	x23, 40553c <ferror@plt+0x2dcc>
  4054f4:	cbz	x26, 40553c <ferror@plt+0x2dcc>
  4054f8:	subs	x1, x26, x23
  4054fc:	b.ls	40554c <ferror@plt+0x2ddc>  // b.plast
  405500:	mov	x0, x23
  405504:	blr	x20
  405508:	cmn	w0, #0x1
  40550c:	b.eq	40554c <ferror@plt+0x2ddc>  // b.none
  405510:	str	w0, [x22, x24, lsl #2]
  405514:	ldrb	w8, [x26]
  405518:	mov	x23, xzr
  40551c:	add	x24, x24, #0x1
  405520:	cmp	w8, #0x0
  405524:	cset	w8, eq  // eq = none
  405528:	lsl	w8, w8, #1
  40552c:	cbnz	w8, 405540 <ferror@plt+0x2dd0>
  405530:	b	4054b8 <ferror@plt+0x2d48>
  405534:	mov	w19, #0xfffffffe            	// #-2
  405538:	mov	w8, #0x1                   	// #1
  40553c:	cbz	w8, 4054b8 <ferror@plt+0x2d48>
  405540:	cmp	w8, #0x4
  405544:	b.eq	4054b8 <ferror@plt+0x2d48>  // b.none
  405548:	b	40556c <ferror@plt+0x2dfc>
  40554c:	mov	w19, #0xffffffff            	// #-1
  405550:	mov	w8, #0x1                   	// #1
  405554:	cbnz	w8, 405540 <ferror@plt+0x2dd0>
  405558:	b	4054b8 <ferror@plt+0x2d48>
  40555c:	mov	w19, #0xffffffff            	// #-1
  405560:	b	405578 <ferror@plt+0x2e08>
  405564:	mov	x24, xzr
  405568:	b	405574 <ferror@plt+0x2e04>
  40556c:	cmp	w8, #0x2
  405570:	b.ne	405578 <ferror@plt+0x2e08>  // b.any
  405574:	mov	w19, w24
  405578:	mov	w0, w19
  40557c:	ldp	x20, x19, [sp, #64]
  405580:	ldp	x22, x21, [sp, #48]
  405584:	ldp	x24, x23, [sp, #32]
  405588:	ldp	x26, x25, [sp, #16]
  40558c:	ldp	x29, x30, [sp], #80
  405590:	ret
  405594:	stp	x29, x30, [sp, #-32]!
  405598:	str	x19, [sp, #16]
  40559c:	mov	x29, sp
  4055a0:	cbz	x0, 4055c4 <ferror@plt+0x2e54>
  4055a4:	mov	x19, x3
  4055a8:	mov	w8, #0xffffffff            	// #-1
  4055ac:	cbz	x3, 4055c8 <ferror@plt+0x2e58>
  4055b0:	ldrb	w9, [x0]
  4055b4:	cbz	w9, 4055c8 <ferror@plt+0x2e58>
  4055b8:	ldr	x8, [x19]
  4055bc:	cmp	x8, x2
  4055c0:	b.ls	4055d8 <ferror@plt+0x2e68>  // b.plast
  4055c4:	mov	w8, #0xffffffff            	// #-1
  4055c8:	ldr	x19, [sp, #16]
  4055cc:	mov	w0, w8
  4055d0:	ldp	x29, x30, [sp], #32
  4055d4:	ret
  4055d8:	cmp	w9, #0x2b
  4055dc:	b.ne	4055e8 <ferror@plt+0x2e78>  // b.any
  4055e0:	add	x0, x0, #0x1
  4055e4:	b	4055ec <ferror@plt+0x2e7c>
  4055e8:	str	xzr, [x19]
  4055ec:	ldr	x8, [x19]
  4055f0:	mov	x3, x4
  4055f4:	add	x1, x1, x8, lsl #2
  4055f8:	sub	x2, x2, x8
  4055fc:	bl	405460 <ferror@plt+0x2cf0>
  405600:	mov	w8, w0
  405604:	cmp	w0, #0x1
  405608:	b.lt	4055c8 <ferror@plt+0x2e58>  // b.tstop
  40560c:	ldr	x9, [x19]
  405610:	add	x9, x9, w8, sxtw
  405614:	str	x9, [x19]
  405618:	b	4055c8 <ferror@plt+0x2e58>
  40561c:	stp	x29, x30, [sp, #-80]!
  405620:	stp	x22, x21, [sp, #48]
  405624:	mov	w21, #0xffffffea            	// #-22
  405628:	str	x25, [sp, #16]
  40562c:	stp	x24, x23, [sp, #32]
  405630:	stp	x20, x19, [sp, #64]
  405634:	mov	x29, sp
  405638:	cbz	x1, 405724 <ferror@plt+0x2fb4>
  40563c:	cbz	x0, 405724 <ferror@plt+0x2fb4>
  405640:	mov	x19, x2
  405644:	cbz	x2, 405724 <ferror@plt+0x2fb4>
  405648:	ldrb	w8, [x0]
  40564c:	cbz	w8, 405720 <ferror@plt+0x2fb0>
  405650:	mov	x20, x1
  405654:	mov	x22, xzr
  405658:	add	x23, x0, #0x1
  40565c:	mov	w24, #0x1                   	// #1
  405660:	b	40566c <ferror@plt+0x2efc>
  405664:	ldrb	w8, [x23], #1
  405668:	cbz	w8, 405720 <ferror@plt+0x2fb0>
  40566c:	mov	x9, x23
  405670:	ldrb	w10, [x9], #-1
  405674:	cmp	x22, #0x0
  405678:	and	w8, w8, #0xff
  40567c:	csel	x22, x9, x22, eq  // eq = none
  405680:	cmp	w8, #0x2c
  405684:	csel	x8, x9, xzr, eq  // eq = none
  405688:	cmp	w10, #0x0
  40568c:	csel	x25, x23, x8, eq  // eq = none
  405690:	mov	w8, #0x4                   	// #4
  405694:	cbz	x22, 4056f8 <ferror@plt+0x2f88>
  405698:	cbz	x25, 4056f8 <ferror@plt+0x2f88>
  40569c:	subs	x1, x25, x22
  4056a0:	b.ls	4056f0 <ferror@plt+0x2f80>  // b.plast
  4056a4:	mov	x0, x22
  4056a8:	blr	x19
  4056ac:	tbnz	w0, #31, 405708 <ferror@plt+0x2f98>
  4056b0:	add	w8, w0, #0x7
  4056b4:	cmp	w0, #0x0
  4056b8:	csel	w8, w8, w0, lt  // lt = tstop
  4056bc:	sbfx	x8, x8, #3, #29
  4056c0:	ldrb	w9, [x20, x8]
  4056c4:	and	w10, w0, #0x7
  4056c8:	lsl	w10, w24, w10
  4056cc:	mov	x22, xzr
  4056d0:	orr	w9, w9, w10
  4056d4:	strb	w9, [x20, x8]
  4056d8:	ldrb	w8, [x25]
  4056dc:	cmp	w8, #0x0
  4056e0:	cset	w8, eq  // eq = none
  4056e4:	lsl	w8, w8, #1
  4056e8:	cbnz	w8, 4056fc <ferror@plt+0x2f8c>
  4056ec:	b	405664 <ferror@plt+0x2ef4>
  4056f0:	mov	w21, #0xffffffff            	// #-1
  4056f4:	mov	w8, #0x1                   	// #1
  4056f8:	cbz	w8, 405664 <ferror@plt+0x2ef4>
  4056fc:	cmp	w8, #0x4
  405700:	b.eq	405664 <ferror@plt+0x2ef4>  // b.none
  405704:	b	405718 <ferror@plt+0x2fa8>
  405708:	mov	w8, #0x1                   	// #1
  40570c:	mov	w21, w0
  405710:	cbnz	w8, 4056fc <ferror@plt+0x2f8c>
  405714:	b	405664 <ferror@plt+0x2ef4>
  405718:	cmp	w8, #0x2
  40571c:	b.ne	405724 <ferror@plt+0x2fb4>  // b.any
  405720:	mov	w21, wzr
  405724:	mov	w0, w21
  405728:	ldp	x20, x19, [sp, #64]
  40572c:	ldp	x22, x21, [sp, #48]
  405730:	ldp	x24, x23, [sp, #32]
  405734:	ldr	x25, [sp, #16]
  405738:	ldp	x29, x30, [sp], #80
  40573c:	ret
  405740:	stp	x29, x30, [sp, #-64]!
  405744:	stp	x22, x21, [sp, #32]
  405748:	mov	w21, #0xffffffea            	// #-22
  40574c:	stp	x24, x23, [sp, #16]
  405750:	stp	x20, x19, [sp, #48]
  405754:	mov	x29, sp
  405758:	cbz	x1, 405828 <ferror@plt+0x30b8>
  40575c:	cbz	x0, 405828 <ferror@plt+0x30b8>
  405760:	mov	x19, x2
  405764:	cbz	x2, 405828 <ferror@plt+0x30b8>
  405768:	ldrb	w8, [x0]
  40576c:	cbz	w8, 405824 <ferror@plt+0x30b4>
  405770:	mov	x20, x1
  405774:	mov	x22, xzr
  405778:	add	x23, x0, #0x1
  40577c:	b	405788 <ferror@plt+0x3018>
  405780:	ldrb	w8, [x23], #1
  405784:	cbz	w8, 405824 <ferror@plt+0x30b4>
  405788:	mov	x9, x23
  40578c:	ldrb	w10, [x9], #-1
  405790:	cmp	x22, #0x0
  405794:	and	w8, w8, #0xff
  405798:	csel	x22, x9, x22, eq  // eq = none
  40579c:	cmp	w8, #0x2c
  4057a0:	csel	x8, x9, xzr, eq  // eq = none
  4057a4:	cmp	w10, #0x0
  4057a8:	csel	x24, x23, x8, eq  // eq = none
  4057ac:	mov	w8, #0x4                   	// #4
  4057b0:	cbz	x22, 4057fc <ferror@plt+0x308c>
  4057b4:	cbz	x24, 4057fc <ferror@plt+0x308c>
  4057b8:	subs	x1, x24, x22
  4057bc:	b.ls	4057f4 <ferror@plt+0x3084>  // b.plast
  4057c0:	mov	x0, x22
  4057c4:	blr	x19
  4057c8:	tbnz	x0, #63, 40580c <ferror@plt+0x309c>
  4057cc:	ldr	x8, [x20]
  4057d0:	mov	x22, xzr
  4057d4:	orr	x8, x8, x0
  4057d8:	str	x8, [x20]
  4057dc:	ldrb	w8, [x24]
  4057e0:	cmp	w8, #0x0
  4057e4:	cset	w8, eq  // eq = none
  4057e8:	lsl	w8, w8, #1
  4057ec:	cbnz	w8, 405800 <ferror@plt+0x3090>
  4057f0:	b	405780 <ferror@plt+0x3010>
  4057f4:	mov	w21, #0xffffffff            	// #-1
  4057f8:	mov	w8, #0x1                   	// #1
  4057fc:	cbz	w8, 405780 <ferror@plt+0x3010>
  405800:	cmp	w8, #0x4
  405804:	b.eq	405780 <ferror@plt+0x3010>  // b.none
  405808:	b	40581c <ferror@plt+0x30ac>
  40580c:	mov	w8, #0x1                   	// #1
  405810:	mov	w21, w0
  405814:	cbnz	w8, 405800 <ferror@plt+0x3090>
  405818:	b	405780 <ferror@plt+0x3010>
  40581c:	cmp	w8, #0x2
  405820:	b.ne	405828 <ferror@plt+0x30b8>  // b.any
  405824:	mov	w21, wzr
  405828:	mov	w0, w21
  40582c:	ldp	x20, x19, [sp, #48]
  405830:	ldp	x22, x21, [sp, #32]
  405834:	ldp	x24, x23, [sp, #16]
  405838:	ldp	x29, x30, [sp], #64
  40583c:	ret
  405840:	stp	x29, x30, [sp, #-64]!
  405844:	mov	x29, sp
  405848:	str	x23, [sp, #16]
  40584c:	stp	x22, x21, [sp, #32]
  405850:	stp	x20, x19, [sp, #48]
  405854:	str	xzr, [x29, #24]
  405858:	cbz	x0, 405948 <ferror@plt+0x31d8>
  40585c:	mov	w21, w3
  405860:	mov	x19, x2
  405864:	mov	x23, x1
  405868:	mov	x22, x0
  40586c:	str	w3, [x1]
  405870:	str	w3, [x2]
  405874:	bl	4026d0 <__errno_location@plt>
  405878:	str	wzr, [x0]
  40587c:	ldrb	w8, [x22]
  405880:	mov	x20, x0
  405884:	cmp	w8, #0x3a
  405888:	b.ne	4058d0 <ferror@plt+0x3160>  // b.any
  40588c:	add	x21, x22, #0x1
  405890:	add	x1, x29, #0x18
  405894:	mov	w2, #0xa                   	// #10
  405898:	mov	x0, x21
  40589c:	bl	402520 <strtol@plt>
  4058a0:	str	w0, [x19]
  4058a4:	ldr	w8, [x20]
  4058a8:	mov	w0, #0xffffffff            	// #-1
  4058ac:	cbnz	w8, 405948 <ferror@plt+0x31d8>
  4058b0:	ldr	x8, [x29, #24]
  4058b4:	cbz	x8, 405948 <ferror@plt+0x31d8>
  4058b8:	cmp	x8, x21
  4058bc:	mov	w0, #0xffffffff            	// #-1
  4058c0:	b.eq	405948 <ferror@plt+0x31d8>  // b.none
  4058c4:	ldrb	w8, [x8]
  4058c8:	cbz	w8, 405944 <ferror@plt+0x31d4>
  4058cc:	b	405948 <ferror@plt+0x31d8>
  4058d0:	add	x1, x29, #0x18
  4058d4:	mov	w2, #0xa                   	// #10
  4058d8:	mov	x0, x22
  4058dc:	bl	402520 <strtol@plt>
  4058e0:	str	w0, [x23]
  4058e4:	str	w0, [x19]
  4058e8:	ldr	x8, [x29, #24]
  4058ec:	mov	w0, #0xffffffff            	// #-1
  4058f0:	cmp	x8, x22
  4058f4:	b.eq	405948 <ferror@plt+0x31d8>  // b.none
  4058f8:	ldr	w9, [x20]
  4058fc:	cbnz	w9, 405948 <ferror@plt+0x31d8>
  405900:	cbz	x8, 405948 <ferror@plt+0x31d8>
  405904:	ldrb	w9, [x8]
  405908:	cmp	w9, #0x2d
  40590c:	b.eq	405930 <ferror@plt+0x31c0>  // b.none
  405910:	cmp	w9, #0x3a
  405914:	b.ne	405944 <ferror@plt+0x31d4>  // b.any
  405918:	ldrb	w10, [x8, #1]
  40591c:	cbz	w10, 405940 <ferror@plt+0x31d0>
  405920:	cmp	w9, #0x3a
  405924:	b.eq	405930 <ferror@plt+0x31c0>  // b.none
  405928:	cmp	w9, #0x2d
  40592c:	b.ne	405944 <ferror@plt+0x31d4>  // b.any
  405930:	add	x21, x8, #0x1
  405934:	str	xzr, [x29, #24]
  405938:	str	wzr, [x20]
  40593c:	b	405890 <ferror@plt+0x3120>
  405940:	str	w21, [x19]
  405944:	mov	w0, wzr
  405948:	ldp	x20, x19, [sp, #48]
  40594c:	ldp	x22, x21, [sp, #32]
  405950:	ldr	x23, [sp, #16]
  405954:	ldp	x29, x30, [sp], #64
  405958:	ret
  40595c:	sub	sp, sp, #0x50
  405960:	stp	x20, x19, [sp, #64]
  405964:	mov	x20, x1
  405968:	mov	x19, x0
  40596c:	stp	x29, x30, [sp, #16]
  405970:	stp	x24, x23, [sp, #32]
  405974:	stp	x22, x21, [sp, #48]
  405978:	add	x29, sp, #0x10
  40597c:	mov	w0, wzr
  405980:	cbz	x20, 405a4c <ferror@plt+0x32dc>
  405984:	cbz	x19, 405a4c <ferror@plt+0x32dc>
  405988:	add	x1, sp, #0x8
  40598c:	mov	x0, x19
  405990:	bl	405a64 <ferror@plt+0x32f4>
  405994:	mov	x21, x0
  405998:	mov	x1, sp
  40599c:	mov	x0, x20
  4059a0:	bl	405a64 <ferror@plt+0x32f4>
  4059a4:	ldp	x24, x22, [sp]
  4059a8:	adds	x8, x24, x22
  4059ac:	b.eq	4059d8 <ferror@plt+0x3268>  // b.none
  4059b0:	mov	x23, x0
  4059b4:	cmp	x8, #0x1
  4059b8:	b.ne	405a00 <ferror@plt+0x3290>  // b.any
  4059bc:	cbz	x21, 4059e4 <ferror@plt+0x3274>
  4059c0:	ldrb	w8, [x21]
  4059c4:	cmp	w8, #0x2f
  4059c8:	b.ne	4059e4 <ferror@plt+0x3274>  // b.any
  4059cc:	mov	w0, #0x1                   	// #1
  4059d0:	cbnz	w0, 405a40 <ferror@plt+0x32d0>
  4059d4:	b	40597c <ferror@plt+0x320c>
  4059d8:	mov	w0, #0x1                   	// #1
  4059dc:	cbnz	w0, 405a40 <ferror@plt+0x32d0>
  4059e0:	b	40597c <ferror@plt+0x320c>
  4059e4:	cbz	x23, 405a00 <ferror@plt+0x3290>
  4059e8:	ldrb	w8, [x23]
  4059ec:	cmp	w8, #0x2f
  4059f0:	b.ne	405a00 <ferror@plt+0x3290>  // b.any
  4059f4:	mov	w0, #0x1                   	// #1
  4059f8:	cbnz	w0, 405a40 <ferror@plt+0x32d0>
  4059fc:	b	40597c <ferror@plt+0x320c>
  405a00:	mov	w0, #0x3                   	// #3
  405a04:	cbz	x21, 405a2c <ferror@plt+0x32bc>
  405a08:	cbz	x23, 405a2c <ferror@plt+0x32bc>
  405a0c:	cmp	x22, x24
  405a10:	b.ne	405a2c <ferror@plt+0x32bc>  // b.any
  405a14:	mov	x0, x21
  405a18:	mov	x1, x23
  405a1c:	mov	x2, x22
  405a20:	bl	402390 <strncmp@plt>
  405a24:	cbz	w0, 405a34 <ferror@plt+0x32c4>
  405a28:	mov	w0, #0x3                   	// #3
  405a2c:	cbnz	w0, 405a40 <ferror@plt+0x32d0>
  405a30:	b	40597c <ferror@plt+0x320c>
  405a34:	add	x19, x21, x22
  405a38:	add	x20, x23, x24
  405a3c:	cbz	w0, 40597c <ferror@plt+0x320c>
  405a40:	cmp	w0, #0x3
  405a44:	b.ne	405a4c <ferror@plt+0x32dc>  // b.any
  405a48:	mov	w0, wzr
  405a4c:	ldp	x20, x19, [sp, #64]
  405a50:	ldp	x22, x21, [sp, #48]
  405a54:	ldp	x24, x23, [sp, #32]
  405a58:	ldp	x29, x30, [sp, #16]
  405a5c:	add	sp, sp, #0x50
  405a60:	ret
  405a64:	mov	x8, x0
  405a68:	str	xzr, [x1]
  405a6c:	mov	x0, x8
  405a70:	cbz	x8, 405ab8 <ferror@plt+0x3348>
  405a74:	ldrb	w9, [x0]
  405a78:	cmp	w9, #0x2f
  405a7c:	b.ne	405a90 <ferror@plt+0x3320>  // b.any
  405a80:	mov	x8, x0
  405a84:	ldrb	w10, [x8, #1]!
  405a88:	cmp	w10, #0x2f
  405a8c:	b.eq	405a6c <ferror@plt+0x32fc>  // b.none
  405a90:	cbz	w9, 405ab4 <ferror@plt+0x3344>
  405a94:	mov	w8, #0x1                   	// #1
  405a98:	str	x8, [x1]
  405a9c:	ldrb	w9, [x0, x8]
  405aa0:	cbz	w9, 405ab8 <ferror@plt+0x3348>
  405aa4:	cmp	w9, #0x2f
  405aa8:	b.eq	405ab8 <ferror@plt+0x3348>  // b.none
  405aac:	add	x8, x8, #0x1
  405ab0:	b	405a98 <ferror@plt+0x3328>
  405ab4:	mov	x0, xzr
  405ab8:	ret
  405abc:	stp	x29, x30, [sp, #-64]!
  405ac0:	orr	x8, x0, x1
  405ac4:	stp	x24, x23, [sp, #16]
  405ac8:	stp	x22, x21, [sp, #32]
  405acc:	stp	x20, x19, [sp, #48]
  405ad0:	mov	x29, sp
  405ad4:	cbz	x8, 405b08 <ferror@plt+0x3398>
  405ad8:	mov	x19, x1
  405adc:	mov	x22, x0
  405ae0:	mov	x20, x2
  405ae4:	cbz	x0, 405b1c <ferror@plt+0x33ac>
  405ae8:	cbz	x19, 405b30 <ferror@plt+0x33c0>
  405aec:	mov	x0, x22
  405af0:	bl	4021b0 <strlen@plt>
  405af4:	mvn	x8, x0
  405af8:	cmp	x8, x20
  405afc:	b.cs	405b38 <ferror@plt+0x33c8>  // b.hs, b.nlast
  405b00:	mov	x21, xzr
  405b04:	b	405b74 <ferror@plt+0x3404>
  405b08:	adrp	x0, 406000 <ferror@plt+0x3890>
  405b0c:	add	x0, x0, #0x38b
  405b10:	bl	402420 <strdup@plt>
  405b14:	mov	x21, x0
  405b18:	b	405b74 <ferror@plt+0x3404>
  405b1c:	mov	x0, x19
  405b20:	mov	x1, x20
  405b24:	bl	4025b0 <strndup@plt>
  405b28:	mov	x21, x0
  405b2c:	b	405b74 <ferror@plt+0x3404>
  405b30:	mov	x0, x22
  405b34:	b	405b10 <ferror@plt+0x33a0>
  405b38:	add	x24, x0, x20
  405b3c:	mov	x23, x0
  405b40:	add	x0, x24, #0x1
  405b44:	bl	402370 <malloc@plt>
  405b48:	mov	x21, x0
  405b4c:	cbz	x0, 405b74 <ferror@plt+0x3404>
  405b50:	mov	x0, x21
  405b54:	mov	x1, x22
  405b58:	mov	x2, x23
  405b5c:	bl	402170 <memcpy@plt>
  405b60:	add	x0, x21, x23
  405b64:	mov	x1, x19
  405b68:	mov	x2, x20
  405b6c:	bl	402170 <memcpy@plt>
  405b70:	strb	wzr, [x21, x24]
  405b74:	mov	x0, x21
  405b78:	ldp	x20, x19, [sp, #48]
  405b7c:	ldp	x22, x21, [sp, #32]
  405b80:	ldp	x24, x23, [sp, #16]
  405b84:	ldp	x29, x30, [sp], #64
  405b88:	ret
  405b8c:	stp	x29, x30, [sp, #-32]!
  405b90:	stp	x20, x19, [sp, #16]
  405b94:	mov	x19, x1
  405b98:	mov	x20, x0
  405b9c:	mov	x29, sp
  405ba0:	cbz	x1, 405bb4 <ferror@plt+0x3444>
  405ba4:	mov	x0, x19
  405ba8:	bl	4021b0 <strlen@plt>
  405bac:	mov	x2, x0
  405bb0:	b	405bb8 <ferror@plt+0x3448>
  405bb4:	mov	x2, xzr
  405bb8:	mov	x0, x20
  405bbc:	mov	x1, x19
  405bc0:	bl	405abc <ferror@plt+0x334c>
  405bc4:	ldp	x20, x19, [sp, #16]
  405bc8:	ldp	x29, x30, [sp], #32
  405bcc:	ret
  405bd0:	sub	sp, sp, #0x120
  405bd4:	stp	x29, x30, [sp, #256]
  405bd8:	add	x29, sp, #0x100
  405bdc:	add	x9, sp, #0x80
  405be0:	mov	x10, sp
  405be4:	mov	x11, #0xffffffffffffffd0    	// #-48
  405be8:	add	x8, x29, #0x20
  405bec:	movk	x11, #0xff80, lsl #32
  405bf0:	add	x9, x9, #0x30
  405bf4:	add	x10, x10, #0x80
  405bf8:	stp	x8, x9, [x29, #-32]
  405bfc:	stp	x10, x11, [x29, #-16]
  405c00:	stp	q1, q2, [sp, #16]
  405c04:	str	q0, [sp]
  405c08:	ldp	q0, q1, [x29, #-32]
  405c0c:	stp	x28, x19, [sp, #272]
  405c10:	mov	x19, x0
  405c14:	stp	x2, x3, [sp, #128]
  405c18:	sub	x0, x29, #0x28
  405c1c:	sub	x2, x29, #0x50
  405c20:	stp	x4, x5, [sp, #144]
  405c24:	stp	x6, x7, [sp, #160]
  405c28:	stp	q3, q4, [sp, #48]
  405c2c:	stp	q5, q6, [sp, #80]
  405c30:	str	q7, [sp, #112]
  405c34:	stp	q0, q1, [x29, #-80]
  405c38:	bl	4025a0 <vasprintf@plt>
  405c3c:	tbnz	w0, #31, 405c64 <ferror@plt+0x34f4>
  405c40:	ldur	x1, [x29, #-40]
  405c44:	sxtw	x2, w0
  405c48:	mov	x0, x19
  405c4c:	bl	405abc <ferror@plt+0x334c>
  405c50:	ldur	x8, [x29, #-40]
  405c54:	mov	x19, x0
  405c58:	mov	x0, x8
  405c5c:	bl	402560 <free@plt>
  405c60:	b	405c68 <ferror@plt+0x34f8>
  405c64:	mov	x19, xzr
  405c68:	mov	x0, x19
  405c6c:	ldp	x28, x19, [sp, #272]
  405c70:	ldp	x29, x30, [sp, #256]
  405c74:	add	sp, sp, #0x120
  405c78:	ret
  405c7c:	stp	x29, x30, [sp, #-80]!
  405c80:	stp	x24, x23, [sp, #32]
  405c84:	stp	x22, x21, [sp, #48]
  405c88:	stp	x20, x19, [sp, #64]
  405c8c:	ldr	x19, [x0]
  405c90:	str	x25, [sp, #16]
  405c94:	mov	x29, sp
  405c98:	ldrb	w8, [x19]
  405c9c:	cbz	w8, 405d9c <ferror@plt+0x362c>
  405ca0:	mov	x20, x0
  405ca4:	mov	x22, x1
  405ca8:	mov	x0, x19
  405cac:	mov	x1, x2
  405cb0:	mov	w23, w3
  405cb4:	mov	x21, x2
  405cb8:	bl	4025c0 <strspn@plt>
  405cbc:	add	x19, x19, x0
  405cc0:	ldrb	w8, [x19]
  405cc4:	cbz	x8, 405d98 <ferror@plt+0x3628>
  405cc8:	cbz	w23, 405d50 <ferror@plt+0x35e0>
  405ccc:	cmp	w8, #0x3f
  405cd0:	b.hi	405d68 <ferror@plt+0x35f8>  // b.pmore
  405cd4:	mov	w9, #0x1                   	// #1
  405cd8:	lsl	x8, x9, x8
  405cdc:	mov	x9, #0x1                   	// #1
  405ce0:	movk	x9, #0x84, lsl #32
  405ce4:	and	x8, x8, x9
  405ce8:	cbz	x8, 405d68 <ferror@plt+0x35f8>
  405cec:	mov	x23, x19
  405cf0:	ldrb	w25, [x23], #1
  405cf4:	add	x1, x29, #0x1c
  405cf8:	strb	wzr, [x29, #29]
  405cfc:	mov	x0, x23
  405d00:	strb	w25, [x29, #28]
  405d04:	bl	405dd4 <ferror@plt+0x3664>
  405d08:	str	x0, [x22]
  405d0c:	add	x8, x0, x19
  405d10:	ldrb	w9, [x8, #1]
  405d14:	mov	w8, wzr
  405d18:	cbz	w9, 405dc0 <ferror@plt+0x3650>
  405d1c:	cmp	w9, w25
  405d20:	b.ne	405dc0 <ferror@plt+0x3650>  // b.any
  405d24:	add	x8, x0, x19
  405d28:	ldrsb	w1, [x8, #2]
  405d2c:	mov	x24, x0
  405d30:	cbz	w1, 405d40 <ferror@plt+0x35d0>
  405d34:	mov	x0, x21
  405d38:	bl	4025d0 <strchr@plt>
  405d3c:	cbz	x0, 405dbc <ferror@plt+0x364c>
  405d40:	add	x8, x19, x24
  405d44:	add	x19, x8, #0x2
  405d48:	mov	w8, #0x1                   	// #1
  405d4c:	b	405dc4 <ferror@plt+0x3654>
  405d50:	mov	x0, x19
  405d54:	mov	x1, x21
  405d58:	bl	4026a0 <strcspn@plt>
  405d5c:	str	x0, [x22]
  405d60:	add	x22, x19, x0
  405d64:	b	405d90 <ferror@plt+0x3620>
  405d68:	mov	x0, x19
  405d6c:	mov	x1, x21
  405d70:	bl	405dd4 <ferror@plt+0x3664>
  405d74:	str	x0, [x22]
  405d78:	add	x22, x19, x0
  405d7c:	ldrsb	w1, [x22]
  405d80:	cbz	w1, 405d90 <ferror@plt+0x3620>
  405d84:	mov	x0, x21
  405d88:	bl	4025d0 <strchr@plt>
  405d8c:	cbz	x0, 405d98 <ferror@plt+0x3628>
  405d90:	str	x22, [x20]
  405d94:	b	405da0 <ferror@plt+0x3630>
  405d98:	str	x19, [x20]
  405d9c:	mov	x19, xzr
  405da0:	mov	x0, x19
  405da4:	ldp	x20, x19, [sp, #64]
  405da8:	ldp	x22, x21, [sp, #48]
  405dac:	ldp	x24, x23, [sp, #32]
  405db0:	ldr	x25, [sp, #16]
  405db4:	ldp	x29, x30, [sp], #80
  405db8:	ret
  405dbc:	mov	w8, wzr
  405dc0:	mov	x23, x19
  405dc4:	str	x19, [x20]
  405dc8:	mov	x19, x23
  405dcc:	tbz	w8, #0, 405d9c <ferror@plt+0x362c>
  405dd0:	b	405da0 <ferror@plt+0x3630>
  405dd4:	stp	x29, x30, [sp, #-48]!
  405dd8:	stp	x22, x21, [sp, #16]
  405ddc:	stp	x20, x19, [sp, #32]
  405de0:	ldrb	w8, [x0]
  405de4:	mov	x29, sp
  405de8:	cbz	w8, 405e38 <ferror@plt+0x36c8>
  405dec:	mov	x19, x1
  405df0:	mov	x22, xzr
  405df4:	mov	w20, wzr
  405df8:	add	x21, x0, #0x1
  405dfc:	b	405e20 <ferror@plt+0x36b0>
  405e00:	sxtb	w1, w8
  405e04:	mov	x0, x19
  405e08:	bl	4025d0 <strchr@plt>
  405e0c:	cbnz	x0, 405e44 <ferror@plt+0x36d4>
  405e10:	mov	w20, wzr
  405e14:	ldrb	w8, [x21, x22]
  405e18:	add	x22, x22, #0x1
  405e1c:	cbz	w8, 405e44 <ferror@plt+0x36d4>
  405e20:	cbnz	w20, 405e10 <ferror@plt+0x36a0>
  405e24:	and	w9, w8, #0xff
  405e28:	cmp	w9, #0x5c
  405e2c:	b.ne	405e00 <ferror@plt+0x3690>  // b.any
  405e30:	mov	w20, #0x1                   	// #1
  405e34:	b	405e14 <ferror@plt+0x36a4>
  405e38:	mov	w20, wzr
  405e3c:	mov	w22, wzr
  405e40:	b	405e44 <ferror@plt+0x36d4>
  405e44:	sub	w8, w22, w20
  405e48:	ldp	x20, x19, [sp, #32]
  405e4c:	ldp	x22, x21, [sp, #16]
  405e50:	sxtw	x0, w8
  405e54:	ldp	x29, x30, [sp], #48
  405e58:	ret
  405e5c:	stp	x29, x30, [sp, #-32]!
  405e60:	str	x19, [sp, #16]
  405e64:	mov	x19, x0
  405e68:	mov	x29, sp
  405e6c:	mov	x0, x19
  405e70:	bl	4023c0 <fgetc@plt>
  405e74:	cmn	w0, #0x1
  405e78:	b.eq	405e8c <ferror@plt+0x371c>  // b.none
  405e7c:	cmp	w0, #0xa
  405e80:	b.ne	405e6c <ferror@plt+0x36fc>  // b.any
  405e84:	mov	w0, wzr
  405e88:	b	405e90 <ferror@plt+0x3720>
  405e8c:	mov	w0, #0x1                   	// #1
  405e90:	ldr	x19, [sp, #16]
  405e94:	ldp	x29, x30, [sp], #32
  405e98:	ret
  405e9c:	nop
  405ea0:	stp	x29, x30, [sp, #-64]!
  405ea4:	mov	x29, sp
  405ea8:	stp	x19, x20, [sp, #16]
  405eac:	adrp	x20, 416000 <ferror@plt+0x13890>
  405eb0:	add	x20, x20, #0xdd0
  405eb4:	stp	x21, x22, [sp, #32]
  405eb8:	adrp	x21, 416000 <ferror@plt+0x13890>
  405ebc:	add	x21, x21, #0xdc8
  405ec0:	sub	x20, x20, x21
  405ec4:	mov	w22, w0
  405ec8:	stp	x23, x24, [sp, #48]
  405ecc:	mov	x23, x1
  405ed0:	mov	x24, x2
  405ed4:	bl	402138 <memcpy@plt-0x38>
  405ed8:	cmp	xzr, x20, asr #3
  405edc:	b.eq	405f08 <ferror@plt+0x3798>  // b.none
  405ee0:	asr	x20, x20, #3
  405ee4:	mov	x19, #0x0                   	// #0
  405ee8:	ldr	x3, [x21, x19, lsl #3]
  405eec:	mov	x2, x24
  405ef0:	add	x19, x19, #0x1
  405ef4:	mov	x1, x23
  405ef8:	mov	w0, w22
  405efc:	blr	x3
  405f00:	cmp	x20, x19
  405f04:	b.ne	405ee8 <ferror@plt+0x3778>  // b.any
  405f08:	ldp	x19, x20, [sp, #16]
  405f0c:	ldp	x21, x22, [sp, #32]
  405f10:	ldp	x23, x24, [sp, #48]
  405f14:	ldp	x29, x30, [sp], #64
  405f18:	ret
  405f1c:	nop
  405f20:	ret
  405f24:	nop
  405f28:	adrp	x2, 417000 <ferror@plt+0x14890>
  405f2c:	mov	x1, #0x0                   	// #0
  405f30:	ldr	x2, [x2, #784]
  405f34:	b	4022c0 <__cxa_atexit@plt>
  405f38:	mov	x2, x1
  405f3c:	mov	w1, w0
  405f40:	mov	w0, #0x0                   	// #0
  405f44:	b	402670 <__fxstat@plt>

Disassembly of section .fini:

0000000000405f48 <.fini>:
  405f48:	stp	x29, x30, [sp, #-16]!
  405f4c:	mov	x29, sp
  405f50:	ldp	x29, x30, [sp], #16
  405f54:	ret
