[12/12 18:26:16     0s] Checking out Encounter license ...
[12/12 18:26:17     0s] 	edsxl		DENIED:		"Encounter_Digital_Impl_Sys_XL"
[12/12 18:26:17     0s] 	edsl		DENIED:		"Encounter_Digital_Impl_Sys_L"
[12/12 18:26:17     0s] 	encblk		DENIED:		"Encounter_Block"
[12/12 18:26:17     0s] 	fegxl		DENIED:		"First_Encounter_GXL"
[12/12 18:26:17     0s] 	fexl		DENIED:		"FE_GPS"
[12/12 18:26:17     0s] 	nru		DENIED:		"NanoRoute_Ultra"
[12/12 18:26:17     0s] 	vdixl		DENIED:		"Virtuoso_Digital_Implem_XL"
[12/12 18:26:17     0s] 	vdi		CHECKED OUT:	"Virtuoso_Digital_Implem"
[12/12 18:26:17     0s] Virtuoso_Digital_Implem 14.2 license checkout succeeded.
[12/12 18:26:17     0s] 	Maximum number of instance allowed (1 x 50000).
[12/12 18:26:47     4s] *******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

[12/12 18:26:47     4s] @(#)CDS: Encounter v14.23-s044_1 (64bit) 03/20/2015 11:30 (Linux 2.6.18-194.el5)
[12/12 18:26:47     4s] @(#)CDS: NanoRoute v14.23-s028 NR150319-1745/14_23-UB (database version 2.30, 255.6.1) {superthreading v1.25}
[12/12 18:26:47     4s] @(#)CDS: CeltIC v14.23-s013_1 (64bit) 03/09/2015 04:15:07 (Linux 2.6.18-194.el5)
[12/12 18:26:47     4s] @(#)CDS: AAE 14.23-s010 (64bit) 03/20/2015 (Linux 2.6.18-194.el5)
[12/12 18:26:47     4s] @(#)CDS: CTE 14.23-s014_1 (64bit) Mar  9 2015 03:15:25 (Linux 2.6.18-194.el5)
[12/12 18:26:47     4s] @(#)CDS: CPE v14.23-s032
[12/12 18:26:47     4s] @(#)CDS: IQRC/TQRC 14.1.6-s260 (64bit) Mon Mar  2 11:26:49 PST 2015 (Linux 2.6.18-194.el5)
[12/12 18:26:47     4s] @(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
[12/12 18:26:47     4s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[12/12 18:26:47     4s] @(#)CDS: RCDB 11.5
[12/12 18:26:47     4s] --- Starting "Encounter v14.23-s044_1" on Tue Dec 12 18:26:47 2017 (mem=91.2M) ---
[12/12 18:26:47     4s] --- Running on linuxlab005.seas.wustl.edu (x86_64 w/Linux 3.10.0-514.26.2.el7.x86_64) ---
[12/12 18:26:47     4s] This version was compiled on Fri Mar 20 11:30:09 PDT 2015.
[12/12 18:26:47     4s] Set DBUPerIGU to 1000.
[12/12 18:26:47     4s] Set net toggle Scale Factor to 1.00
[12/12 18:26:47     4s] Set Shrink Factor to 1.00000
[12/12 18:26:49     5s] 
[12/12 18:26:49     5s] **INFO:  MMMC transition support version v31-84 
[12/12 18:26:49     5s] 
[12/12 18:26:49     5s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/12 18:26:49     5s] <CMD> suppressMessage ENCEXT-2799
[12/12 18:26:49     5s] <CMD> win
[12/12 18:33:30    66s] <CMD> set init_gnd_net gnd!
[12/12 18:33:30    66s] <CMD> set init_lef_file /project/linuxlab/cadence/vendors/VTVT/vtvt_tsmc180/vtvt_tsmc180_lef/vtvt_tsmc180.lef
[12/12 18:33:30    66s] <CMD> set init_verilog ../RTL_Synthesis_Report/Top.syn.v
[12/12 18:33:30    66s] <CMD> set init_mmmc_file Default.view
[12/12 18:33:30    66s] <CMD> set init_pwr_net vdd!
[12/12 18:33:30    66s] <CMD> init_design
[12/12 18:33:30    66s] 
[12/12 18:33:30    66s] Loading LEF file /project/linuxlab/cadence/vendors/VTVT/vtvt_tsmc180/vtvt_tsmc180_lef/vtvt_tsmc180.lef ...
[12/12 18:33:30    66s] **WARN: (ENCLF-108):	There is no overlap layer defined in any LEF file
[12/12 18:33:30    66s] so you are unable to create rectilinear partition in a hierarchical flow.
[12/12 18:33:30    66s] Set DBUPerIGU to M2 pitch 810.
[12/12 18:33:30    66s] 
[12/12 18:33:30    66s] viaInitial starts at Tue Dec 12 18:33:30 2017
viaInitial ends at Tue Dec 12 18:33:31 2017
*** Begin netlist parsing (mem=327.1M) ***
[12/12 18:33:31    66s] Reading netlist ...
[12/12 18:33:31    66s] Backslashed names will retain backslash and a trailing blank character.
[12/12 18:33:33    66s] Reading verilog netlist '../RTL_Synthesis_Report/Top.syn.v'
[12/12 18:33:33    66s] 
[12/12 18:33:33    66s] *** Memory Usage v#3 (Current mem = 327.137M, initial mem = 91.223M) ***
[12/12 18:33:33    66s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:02.0, mem=327.1M) ***
[12/12 18:33:33    66s] Top level cell is Top.
[12/12 18:33:34    66s] Loading view definition file from Default.view
[12/12 18:33:34    66s] Reading vtvt_tsmc180 timing library '/project/linuxlab/cadence/vendors/VTVT/vtvt_tsmc180/Synopsys_Libraries/libs/vtvt_tsmc180.lib' ...
[12/12 18:33:34    66s] Read 84 cells in library 'vtvt_tsmc180' 
[12/12 18:33:34    66s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=1.11min, fe_real=7.30min, fe_mem=339.1M) ***
[12/12 18:33:34    66s] Starting recursive module instantiation check.
[12/12 18:33:34    66s] No recursion found.
[12/12 18:33:34    66s] Building hierarchical netlist for Cell Top ...
[12/12 18:33:34    66s] *** Netlist is unique.
[12/12 18:33:34    66s] ** info: there are 86 modules.
[12/12 18:33:34    66s] ** info: there are 12157 stdCell insts.
[12/12 18:33:34    66s] 
[12/12 18:33:34    66s] *** Memory Usage v#3 (Current mem = 347.641M, initial mem = 91.223M) ***
[12/12 18:33:34    66s] Generated pitch 1.215 in metal6 is different from 1.62 defined in technology file in preferred direction.
[12/12 18:33:34    66s] Set Default Net Delay as 1000 ps.
[12/12 18:33:34    66s] Set Default Net Load as 0.5 pF. 
[12/12 18:33:34    66s] Set Input Pin Transition Delay as 0.1 ps.
[12/12 18:33:34    66s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/12 18:33:34    66s] **WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/12 18:33:34    66s] Type 'man ENCEXT-2773' for more detail.
[12/12 18:33:34    66s] **WARN: (ENCEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/12 18:33:34    66s] Type 'man ENCEXT-2773' for more detail.
[12/12 18:33:34    66s] **WARN: (ENCEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/12 18:33:34    66s] Type 'man ENCEXT-2773' for more detail.
[12/12 18:33:34    66s] **WARN: (ENCEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/12 18:33:34    66s] Type 'man ENCEXT-2773' for more detail.
[12/12 18:33:34    66s] **WARN: (ENCEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/12 18:33:34    66s] Type 'man ENCEXT-2773' for more detail.
[12/12 18:33:34    66s] **WARN: (ENCEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/12 18:33:34    66s] Type 'man ENCEXT-2773' for more detail.
[12/12 18:33:34    66s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.08 will be used.
[12/12 18:33:34    66s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.08 will be used.
[12/12 18:33:34    66s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.08 will be used.
[12/12 18:33:34    66s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in the cap table. LEF value 0.08 will be used.
[12/12 18:33:34    66s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in the cap table. LEF value 0.07 will be used.
[12/12 18:33:34    66s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in the cap table. LEF value 0.03 will be used.
[12/12 18:33:34    66s] Summary of Active RC-Corners : 
[12/12 18:33:34    66s]  
[12/12 18:33:34    66s]  Analysis View: constraint_rule
[12/12 18:33:34    66s]     RC-Corner Name        : default_rc_corner
[12/12 18:33:34    66s]     RC-Corner Index       : 0
[12/12 18:33:34    66s]     RC-Corner Temperature : 25 Celsius
[12/12 18:33:34    66s]     RC-Corner Cap Table   : ''
[12/12 18:33:34    66s]     RC-Corner PreRoute Res Factor         : 1
[12/12 18:33:34    66s]     RC-Corner PreRoute Cap Factor         : 1
[12/12 18:33:34    66s]     RC-Corner PostRoute Res Factor        : 1
[12/12 18:33:34    66s]     RC-Corner PostRoute Cap Factor        : 1
[12/12 18:33:34    66s]     RC-Corner PostRoute XCap Factor       : 1
[12/12 18:33:34    66s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/12 18:33:34    66s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/12 18:33:34    66s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[12/12 18:33:34    66s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[12/12 18:33:34    66s] *Info: initialize multi-corner CTS.
[12/12 18:33:34    66s] CTE reading timing constraint file '../RTL_Synthesis_Report/Top.sdc' ...
[12/12 18:33:34    66s] Current (total cpu=0:01:07, real=0:07:18, peak res=395.3M, current mem=443.9M)
[12/12 18:33:34    66s] INFO (CTE): Constraints read successfully.
[12/12 18:33:34    66s] WARNING (CTE-25): Line: 9 of File ../RTL_Synthesis_Report/Top.sdc : Skipped unsupported command: set_units
[12/12 18:33:34    66s] 
[12/12 18:33:34    66s] 
[12/12 18:33:34    66s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=409.2M, current mem=457.4M)
[12/12 18:33:34    66s] Current (total cpu=0:01:07, real=0:07:18, peak res=409.2M, current mem=457.4M)
[12/12 18:33:34    66s] Total number of combinational cells: 60
[12/12 18:33:34    66s] Total number of sequential cells: 20
[12/12 18:33:34    66s] Total number of tristate cells: 4
[12/12 18:33:34    66s] Total number of level shifter cells: 0
[12/12 18:33:34    66s] Total number of power gating cells: 0
[12/12 18:33:34    66s] Total number of isolation cells: 0
[12/12 18:33:34    66s] Total number of power switch cells: 0
[12/12 18:33:34    66s] Total number of pulse generator cells: 0
[12/12 18:33:34    66s] Total number of always on buffers: 0
[12/12 18:33:34    66s] Total number of retention cells: 0
[12/12 18:33:34    66s] List of usable buffers: buf_2 buf_1 buf_4 cd_8
[12/12 18:33:34    66s] Total number of usable buffers: 4
[12/12 18:33:34    66s] List of unusable buffers:
[12/12 18:33:34    66s] Total number of unusable buffers: 0
[12/12 18:33:34    66s] List of usable inverters: inv_2 inv_1 inv_4
[12/12 18:33:34    66s] Total number of usable inverters: 3
[12/12 18:33:34    66s] List of unusable inverters:
[12/12 18:33:34    66s] Total number of unusable inverters: 0
[12/12 18:33:34    66s] List of identified usable delay cells: cd_12 cd_16
[12/12 18:33:34    66s] Total number of identified usable delay cells: 2
[12/12 18:33:34    66s] List of identified unusable delay cells:
[12/12 18:33:34    66s] Total number of identified unusable delay cells: 0
[12/12 18:33:34    66s] 
[12/12 18:33:34    66s] *** Summary of all messages that are not suppressed in this session:
[12/12 18:33:34    66s] Severity  ID               Count  Summary                                  
[12/12 18:33:34    66s] WARNING   ENCLF-108            1  There is no overlap layer defined in any...
[12/12 18:33:34    66s] WARNING   ENCEXT-2766          6  Sheet resistance for layer %s is not def...
[12/12 18:33:34    66s] WARNING   ENCEXT-2773          6  The via resistance between layers %s and...
[12/12 18:33:34    66s] *** Message Summary: 13 warning(s), 0 error(s)
[12/12 18:33:34    66s] 
[12/12 18:34:11    71s] <CMD> windowSelect 1.111 0.252 -1.142 0.211
[12/12 18:34:21    73s] <CMD> zoomOut
[12/12 18:34:21    73s] <CMD> zoomOut
[12/12 18:34:22    73s] <CMD> zoomOut
[12/12 18:34:24    73s] <CMD> zoomOut
[12/12 18:34:24    73s] <CMD> zoomOut
[12/12 18:34:26    73s] <CMD> zoomOut
[12/12 18:34:26    73s] <CMD> zoomOut
[12/12 18:34:27    73s] <CMD> zoomIn
[12/12 18:34:29    74s] <CMD> zoomOut
[12/12 18:34:31    74s] <CMD> zoomIn
[12/12 18:34:33    74s] <CMD> windowSelect 754.130 -437.156 -24.973 -708.621
[12/12 18:34:35    75s] <CMD> windowToggleSelect 447.375 198.072 -318.155 -135.830
[12/12 18:34:36    75s] <CMD> zoomOut
[12/12 18:34:38    75s] <CMD> deselectAll
[12/12 18:34:41    76s] <CMD> zoomSelected
[12/12 18:34:45    76s] <CMD> zoomIn
[12/12 18:34:47    77s] <CMD> zoomOut
[12/12 18:34:47    77s] <CMD> fit
[12/12 18:38:33    98s] <CMD> getIoFlowFlag
[12/12 18:38:49   100s] <CMD> setIoFlowFlag 0
[12/12 18:38:49   100s] <CMD> floorPlan -site CoreSite -r 0.998481762637 0.699976 10.0 10.0 10.0 10.0
[12/12 18:38:49   100s] Snap core to left to manufacture grid: 9.9900.
[12/12 18:38:49   100s] Snap core to bottom to manufacture grid: 9.9900.
[12/12 18:38:49   100s] Snap core to right to manufacture grid: 9.9900.
[12/12 18:38:49   100s] Snap core to top to manufacture grid: 9.9900.
[12/12 18:38:49   100s] Adjusting Core to Left to: 10.5300. Core to Bottom to: 10.5300.
[12/12 18:38:49   100s] Generated pitch 1.215 in metal6 is different from 1.62 defined in technology file in preferred direction.
[12/12 18:38:49   100s] <CMD> uiSetTool select
[12/12 18:38:49   100s] <CMD> getIoFlowFlag
[12/12 18:38:49   100s] <CMD> fit
[12/12 18:39:34   104s] <CMD> clearGlobalNets
[12/12 18:39:34   104s] <CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
[12/12 18:39:34   104s] <CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
[12/12 18:39:36   105s] <CMD> clearGlobalNets
[12/12 18:39:36   105s] <CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
[12/12 18:39:36   105s] <CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
[12/12 18:39:53   106s] <CMD> set sprCreateIeRingNets {}
[12/12 18:39:53   106s] <CMD> set sprCreateIeRingLayers {}
[12/12 18:39:53   106s] <CMD> set sprCreateIeRingWidth 1.0
[12/12 18:39:53   106s] <CMD> set sprCreateIeRingSpacing 1.0
[12/12 18:39:53   106s] <CMD> set sprCreateIeRingOffset 1.0
[12/12 18:39:53   106s] <CMD> set sprCreateIeRingThreshold 1.0
[12/12 18:39:53   106s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/12 18:40:16   109s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer metal6 -type core_rings -jog_distance 0.81 -threshold 0.81 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 0.45 -spacing 0.45 -offset 0.81
[12/12 18:40:16   109s] 
[12/12 18:40:16   109s] The power planner created 8 wires.
[12/12 18:40:16   109s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 467.4M) ***
[12/12 18:40:39   111s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[12/12 18:40:42   112s] **ERROR: (ENCSYT-16250):	Choose the pin list first.
[12/12 18:40:45   113s] <CMD> setPinAssignMode -pinEditInBatch true
[12/12 18:40:45   113s] <CMD> editPin -fixOverlap 1 -layer 1 -pin {}
[12/12 18:40:45   113s] **ERROR: (ENCPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
[12/12 18:40:45   113s] <CMD> setPinAssignMode -pinEditInBatch false
[12/12 18:41:10   116s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1 metal6 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1 metal6 } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1 metal6 }
[12/12 18:41:11   116s] *** Begin SPECIAL ROUTE on Tue Dec 12 18:41:11 2017 ***
[12/12 18:41:11   116s] SPECIAL ROUTE ran on directory: /home/warehouse/drskelton/ese461/ProjectTestFolderRd2/Layout
[12/12 18:41:11   116s] SPECIAL ROUTE ran on machine: linuxlab005.seas.wustl.edu (Linux 3.10.0-514.26.2.el7.x86_64 Xeon 1.20Ghz)
[12/12 18:41:11   116s] 
[12/12 18:41:11   116s] Begin option processing ...
[12/12 18:41:11   116s] srouteConnectPowerBump set to false
[12/12 18:41:11   116s] routeSelectNet set to "gnd! vdd!"
[12/12 18:41:11   116s] routeSpecial set to true
[12/12 18:41:11   116s] srouteBlockPin set to "useLef"
[12/12 18:41:11   116s] srouteBottomLayerLimit set to 1
[12/12 18:41:11   116s] srouteBottomTargetLayerLimit set to 1
[12/12 18:41:11   116s] srouteConnectConverterPin set to false
[12/12 18:41:11   116s] srouteCrossoverViaBottomLayer set to 1
[12/12 18:41:11   116s] srouteCrossoverViaTopLayer set to 6
[12/12 18:41:11   116s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[12/12 18:41:11   116s] srouteFollowCorePinEnd set to 3
[12/12 18:41:11   116s] srouteJogControl set to "preferWithChanges differentLayer"
[12/12 18:41:11   116s] sroutePadPinAllPorts set to true
[12/12 18:41:11   116s] sroutePreserveExistingRoutes set to true
[12/12 18:41:11   116s] srouteRoutePowerBarPortOnBothDir set to true
[12/12 18:41:11   116s] srouteStopBlockPin set to "nearestTarget"
[12/12 18:41:11   116s] srouteTopLayerLimit set to 6
[12/12 18:41:11   116s] srouteTopTargetLayerLimit set to 6
[12/12 18:41:11   116s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1087.00 megs.
[12/12 18:41:11   116s] 
[12/12 18:41:11   116s] Reading DB technology information...
[12/12 18:41:11   116s] Finished reading DB technology information.
[12/12 18:41:11   116s] Reading floorplan and netlist information...
[12/12 18:41:11   116s] Finished reading floorplan and netlist information.
[12/12 18:41:11   116s] Read in 12 layers, 6 routing layers, 0 overlap layer
[12/12 18:41:11   116s] Read in 85 macros, 21 used
[12/12 18:41:11   116s] Read in 21 components
[12/12 18:41:11   116s]   21 core components: 21 unplaced, 0 placed, 0 fixed
[12/12 18:41:11   116s] Read in 140 logical pins
[12/12 18:41:11   116s] Read in 140 nets
[12/12 18:41:11   116s] Read in 2 special nets, 2 routed
[12/12 18:41:11   116s] Read in 42 terminals
[12/12 18:41:11   116s] 2 nets selected.
[12/12 18:41:11   116s] 
[12/12 18:41:11   116s] Begin power routing ...
[12/12 18:41:11   116s] Bad via found: M1_N
[12/12 18:41:11   116s] Bad via found: M1_P
[12/12 18:41:11   116s] Bad via found: M1_POLY
[12/12 18:41:11   116s] Bad via found: NTAP
[12/12 18:41:11   116s] **WARN: (ENCSR-1234):	Find 4 vias whose layer defination is incorrect before power routing.
[12/12 18:41:11   116s] **WARN: (ENCSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
[12/12 18:41:11   116s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[12/12 18:41:11   116s] Type 'man ENCSR-1256' for more detail.
[12/12 18:41:11   116s] Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
[12/12 18:41:11   116s] **WARN: (ENCSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
[12/12 18:41:11   116s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[12/12 18:41:11   116s] Type 'man ENCSR-1256' for more detail.
[12/12 18:41:11   116s] Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
[12/12 18:41:11   116s] CPU time for FollowPin 0 seconds
[12/12 18:41:11   116s] CPU time for FollowPin 0 seconds
[12/12 18:41:11   116s] Bad via found: M1_N
[12/12 18:41:11   116s] Bad via found: M1_P
[12/12 18:41:11   116s] Bad via found: M1_POLY
[12/12 18:41:11   116s] Bad via found: NTAP
[12/12 18:41:11   116s] **WARN: (ENCSR-1234):	Find 4 vias whose layer defination is incorrect after power routing.
[12/12 18:41:11   116s]   Number of IO ports routed: 0
[12/12 18:41:11   116s]   Number of Block ports routed: 0
[12/12 18:41:11   116s]   Number of Stripe ports routed: 0
[12/12 18:41:11   116s]   Number of Core ports routed: 216
[12/12 18:41:11   116s]   Number of Pad ports routed: 0
[12/12 18:41:11   116s]   Number of Power Bump ports routed: 0
[12/12 18:41:11   116s]   Number of Followpin connections: 108
[12/12 18:41:11   116s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1092.00 megs.
[12/12 18:41:11   116s] 
[12/12 18:41:11   116s] 
[12/12 18:41:11   116s] 
[12/12 18:41:11   116s]  Begin updating DB with routing results ...
[12/12 18:41:11   116s]  Updating DB with 12 via definition ...Extracting standard cell pins and blockage ...... 
[12/12 18:41:11   116s] Pin and blockage extraction finished
[12/12 18:41:11   116s] 
[12/12 18:41:11   116s] 
sroute post-processing starts at Tue Dec 12 18:41:11 2017
The viaGen is rebuilding shadow vias for net gnd!.
[12/12 18:41:11   116s] sroute post-processing ends at Tue Dec 12 18:41:11 2017

sroute post-processing starts at Tue Dec 12 18:41:11 2017
The viaGen is rebuilding shadow vias for net vdd!.
[12/12 18:41:11   116s] sroute post-processing ends at Tue Dec 12 18:41:11 2017
sroute: Total CPU time used = 0:0:0
[12/12 18:41:11   116s] sroute: Total Real time used = 0:0:1
[12/12 18:41:11   116s] sroute: Total Memory used = 6.42 megs
[12/12 18:41:11   116s] sroute: Total Peak Memory used = 476.87 megs
[12/12 18:41:29   118s] <CMD> zoomIn
[12/12 18:41:31   118s] <CMD> zoomOut
[12/12 18:41:34   118s] <CMD> zoomSelected
[12/12 18:41:35   119s] <CMD> windowSelect 1236.920 1037.979 1094.655 987.994
[12/12 18:41:37   119s] <CMD> zoomIn
[12/12 18:41:40   119s] <CMD> deselectAll
[12/12 18:41:42   120s] <CMD> zoomOut
[12/12 18:42:01   122s] <CMD> setPlaceMode -fp false
[12/12 18:42:01   122s] <CMD> placeDesign
[12/12 18:42:01   122s] *** Starting placeDesign default flow ***
[12/12 18:42:01   122s] **INFO: Enable pre-place timing setting for timing analysis
[12/12 18:42:01   122s] Set Using Default Delay Limit as 101.
[12/12 18:42:01   122s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/12 18:42:01   122s] Set Default Net Delay as 0 ps.
[12/12 18:42:01   122s] Set Default Net Load as 0 pF. 
[12/12 18:42:01   122s] **INFO: Analyzing IO path groups for slack adjustment
[12/12 18:42:01   122s] Effort level <high> specified for reg2reg_tmp.31595 path_group
[12/12 18:42:01   122s] #################################################################################
[12/12 18:42:01   122s] # Design Stage: PreRoute
[12/12 18:42:01   122s] # Design Mode: 90nm
[12/12 18:42:01   122s] # Analysis Mode: MMMC non-OCV
[12/12 18:42:01   122s] # Extraction Mode: default
[12/12 18:42:01   122s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[12/12 18:42:01   122s] # Switching Delay Calculation Engine to AAE
[12/12 18:42:01   122s] #################################################################################
[12/12 18:42:01   122s] Calculate delays in Single mode...
[12/12 18:42:01   122s] Topological Sorting (CPU = 0:00:00.0, MEM = 496.5M, InitMEM = 494.7M)
[12/12 18:42:01   122s] siFlow : Timing analysis mode is single, using late cdB files
[12/12 18:42:02   123s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 18:42:02   123s] AAE_THRD: End delay calculation. (MEM=641.129 CPU=0:00:01.0 REAL=0:00:01.0)
[12/12 18:42:02   123s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 641.1M) ***
[12/12 18:42:03   124s] *** Start deleteBufferTree ***
[12/12 18:42:03   124s] Info: Detect buffers to remove automatically.
[12/12 18:42:03   124s] Analyzing netlist ...
[12/12 18:42:03   124s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[12/12 18:42:03   124s] Updating netlist
[12/12 18:42:03   124s] 
[12/12 18:42:03   124s] *summary: 126 instances (buffers/inverters) removed
[12/12 18:42:03   124s] *** Finish deleteBufferTree (0:00:00.2) ***
[12/12 18:42:03   124s] **INFO: Disable pre-place timing setting for timing analysis
[12/12 18:42:03   124s] Set Using Default Delay Limit as 1000.
[12/12 18:42:03   124s] Set Default Net Delay as 1000 ps.
[12/12 18:42:03   124s] Set Default Net Load as 0.5 pF. 
[12/12 18:42:03   124s] *** Starting "NanoPlace(TM) placement v#1 (mem=633.1M)" ...
[12/12 18:42:03   124s] **WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[12/12 18:42:03   124s] Type 'man ENCTS-403' for more detail.
[12/12 18:42:03   124s] *** Build Buffered Sizing Timing Model
[12/12 18:42:03   124s] (cpu=0:00:00.1 mem=633.1M) ***
[12/12 18:42:03   124s] *** Build Virtual Sizing Timing Model
[12/12 18:42:03   124s] (cpu=0:00:00.1 mem=633.1M) ***
[12/12 18:42:03   124s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/12 18:42:03   124s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[12/12 18:42:03   124s] Define the scan chains before using this option.
[12/12 18:42:03   124s] Type 'man ENCSP-9042' for more detail.
[12/12 18:42:03   124s] #std cell=12037 (0 fixed + 12037 movable) #block=0 (0 floating + 0 preplaced)
[12/12 18:42:03   124s] #ioInst=0 #net=12837 #term=41286 #term/net=3.22, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=140
[12/12 18:42:03   124s] stdCell: 12037 single + 0 double + 0 multi
[12/12 18:42:03   124s] Total standard cell length = 90.6252 (mm), area = 1.0277 (mm^2)
[12/12 18:42:03   124s] Core basic site is CoreSite
[12/12 18:42:03   124s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:42:03   124s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 18:42:03   124s] Average module density = 0.697.
[12/12 18:42:03   124s] Density for the design = 0.697.
[12/12 18:42:03   124s]        = stdcell_area 111883 sites (1027690 um^2) / alloc_area 160500 sites (1474257 um^2).
[12/12 18:42:03   124s] Pin Density = 0.369.
[12/12 18:42:03   124s]             = total # of pins 41286 / total Instance area 111883.
[12/12 18:42:03   124s] === lastAutoLevel = 8 
[12/12 18:42:04   125s] Clock gating cells determined by native netlist tracing.
[12/12 18:42:04   125s] Effort level <high> specified for reg2reg path_group
[12/12 18:42:04   125s] Effort level <high> specified for reg2cgate path_group
[12/12 18:42:05   125s] Iteration  1: Total net bbox = 2.879e-08 (6.10e-09 2.27e-08)
[12/12 18:42:05   125s]               Est.  stn bbox = 3.006e-08 (6.52e-09 2.35e-08)
[12/12 18:42:05   125s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 618.7M
[12/12 18:42:05   125s] Iteration  2: Total net bbox = 2.879e-08 (6.10e-09 2.27e-08)
[12/12 18:42:05   125s]               Est.  stn bbox = 3.006e-08 (6.52e-09 2.35e-08)
[12/12 18:42:05   125s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 618.7M
[12/12 18:42:06   126s] Iteration  3: Total net bbox = 5.152e+02 (2.89e+02 2.26e+02)
[12/12 18:42:06   126s]               Est.  stn bbox = 6.640e+02 (3.74e+02 2.90e+02)
[12/12 18:42:06   126s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 621.7M
[12/12 18:42:06   126s] Total number of setup views is 1.
[12/12 18:42:06   126s] Total number of active setup views is 1.
[12/12 18:42:10   130s] Iteration  4: Total net bbox = 3.412e+05 (1.05e+05 2.36e+05)
[12/12 18:42:10   130s]               Est.  stn bbox = 4.371e+05 (1.38e+05 2.99e+05)
[12/12 18:42:10   130s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 625.2M
[12/12 18:42:14   134s] Iteration  5: Total net bbox = 4.021e+05 (1.72e+05 2.30e+05)
[12/12 18:42:14   134s]               Est.  stn bbox = 5.352e+05 (2.24e+05 3.11e+05)
[12/12 18:42:14   134s]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 626.4M
[12/12 18:42:20   140s] Iteration  6: Total net bbox = 4.698e+05 (2.10e+05 2.59e+05)
[12/12 18:42:20   140s]               Est.  stn bbox = 6.247e+05 (2.73e+05 3.52e+05)
[12/12 18:42:20   140s]               cpu = 0:00:05.3 real = 0:00:06.0 mem = 626.4M
[12/12 18:42:20   141s] Congestion driven padding in post-place stage.
[12/12 18:42:20   141s] Congestion driven padding increases utilization from 0.697 to 0.824
[12/12 18:42:20   141s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 626.4M
[12/12 18:42:22   142s] Iteration  7: Total net bbox = 5.205e+05 (2.37e+05 2.83e+05)
[12/12 18:42:22   142s]               Est.  stn bbox = 6.756e+05 (3.00e+05 3.76e+05)
[12/12 18:42:22   142s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 626.4M
[12/12 18:42:23   143s] nrCritNet: 0.00% ( 0 / 12837 ) cutoffSlk: 214748364.7ps stdDelay: 36.6ps
[12/12 18:42:23   144s] nrCritNet: 0.00% ( 0 / 12837 ) cutoffSlk: 214748364.7ps stdDelay: 36.6ps
[12/12 18:42:23   144s] Iteration  8: Total net bbox = 5.205e+05 (2.37e+05 2.83e+05)
[12/12 18:42:23   144s]               Est.  stn bbox = 6.756e+05 (3.00e+05 3.76e+05)
[12/12 18:42:23   144s]               cpu = 0:00:02.1 real = 0:00:01.0 mem = 626.4M
[12/12 18:42:28   149s] Congestion driven padding in post-place stage.
[12/12 18:42:28   149s] Congestion driven padding increases utilization from 0.697 to 0.824
[12/12 18:42:28   149s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 625.1M
[12/12 18:42:29   150s] Iteration  9: Total net bbox = 5.433e+05 (2.58e+05 2.86e+05)
[12/12 18:42:29   150s]               Est.  stn bbox = 7.073e+05 (3.23e+05 3.84e+05)
[12/12 18:42:29   150s]               cpu = 0:00:06.1 real = 0:00:06.0 mem = 625.1M
[12/12 18:42:30   150s] nrCritNet: 0.00% ( 0 / 12837 ) cutoffSlk: 214748364.7ps stdDelay: 36.6ps
[12/12 18:42:31   151s] nrCritNet: 0.00% ( 0 / 12837 ) cutoffSlk: 214748364.7ps stdDelay: 36.6ps
[12/12 18:42:31   151s] Iteration 10: Total net bbox = 5.433e+05 (2.58e+05 2.86e+05)
[12/12 18:42:31   151s]               Est.  stn bbox = 7.073e+05 (3.23e+05 3.84e+05)
[12/12 18:42:31   151s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 625.1M
[12/12 18:42:43   164s] Iteration 11: Total net bbox = 6.028e+05 (2.82e+05 3.21e+05)
[12/12 18:42:43   164s]               Est.  stn bbox = 7.653e+05 (3.47e+05 4.18e+05)
[12/12 18:42:43   164s]               cpu = 0:00:12.8 real = 0:00:12.0 mem = 628.0M
[12/12 18:42:43   164s] Iteration 12: Total net bbox = 6.028e+05 (2.82e+05 3.21e+05)
[12/12 18:42:43   164s]               Est.  stn bbox = 7.653e+05 (3.47e+05 4.18e+05)
[12/12 18:42:43   164s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 628.0M
[12/12 18:42:43   164s] Iteration 13: Total net bbox = 6.028e+05 (2.82e+05 3.21e+05)
[12/12 18:42:43   164s]               Est.  stn bbox = 7.653e+05 (3.47e+05 4.18e+05)
[12/12 18:42:43   164s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 628.0M
[12/12 18:42:43   164s] *** cost = 6.028e+05 (2.82e+05 3.21e+05) (cpu for global=0:00:39.0) real=0:00:39.0***
[12/12 18:42:43   164s] Info: 1 clock gating cells identified, 1 (on average) moved
[12/12 18:42:43   164s] Core Placement runtime cpu: 0:00:34.4 real: 0:00:36.0
[12/12 18:42:44   164s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[12/12 18:42:44   164s] Type 'man ENCSP-9025' for more detail.
[12/12 18:42:44   164s] Core basic site is CoreSite
[12/12 18:42:44   164s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:42:44   164s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 18:42:44   164s] *** Starting refinePlace (0:02:44 mem=598.6M) ***
[12/12 18:42:44   164s] Total net length = 6.031e+05 (2.819e+05 3.212e+05) (ext = 2.556e+04)
[12/12 18:42:44   164s] # spcSbClkGt: 1
[12/12 18:42:44   164s] Starting refinePlace ...
[12/12 18:42:44   164s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:42:44   164s]   Spread Effort: high, pre-route mode, useDDP on.
[12/12 18:42:44   164s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=603.2MB) @(0:02:44 - 0:02:44).
[12/12 18:42:44   164s] Move report: preRPlace moves 12037 insts, mean move: 3.47 um, max move: 17.86 um
[12/12 18:42:44   164s] 	Max move on inst (U11300): (760.28, 731.70) --> (773.55, 736.29)
[12/12 18:42:44   164s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: mux2_1
[12/12 18:42:44   164s] wireLenOptFixPriorityInst 0 inst fixed
[12/12 18:42:44   164s] Placement tweakage begins.
[12/12 18:42:44   164s] wire length = 8.283e+05
[12/12 18:42:45   166s] wire length = 7.876e+05
[12/12 18:42:45   166s] Placement tweakage ends.
[12/12 18:42:45   166s] Move report: tweak moves 3595 insts, mean move: 11.68 um, max move: 50.22 um
[12/12 18:42:45   166s] 	Max move on inst (U7229): (354.78, 191.97) --> (393.66, 180.63)
[12/12 18:42:45   166s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.8, real=0:00:01.0, mem=603.2MB) @(0:02:44 - 0:02:46).
[12/12 18:42:45   166s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:42:45   166s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=603.2MB) @(0:02:46 - 0:02:46).
[12/12 18:42:45   166s] Move report: Detail placement moves 12037 insts, mean move: 6.15 um, max move: 48.90 um
[12/12 18:42:45   166s] 	Max move on inst (U6186): (573.76, 528.36) --> (607.50, 543.51)
[12/12 18:42:45   166s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 603.2MB
[12/12 18:42:45   166s] Statistics of distance of Instance movement in refine placement:
[12/12 18:42:45   166s]   maximum (X+Y) =        48.90 um
[12/12 18:42:45   166s]   inst (U6186) with max move: (573.756, 528.359) -> (607.5, 543.51)
[12/12 18:42:45   166s]   mean    (X+Y) =         6.15 um
[12/12 18:42:45   166s] Total instances flipped for WireLenOpt: 541
[12/12 18:42:45   166s] Summary Report:
[12/12 18:42:45   166s] Instances move: 12037 (out of 12037 movable)
[12/12 18:42:45   166s] Mean displacement: 6.15 um
[12/12 18:42:45   166s] Max displacement: 48.90 um (Instance: U6186) (573.756, 528.359) -> (607.5, 543.51)
[12/12 18:42:45   166s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: nor2_1
[12/12 18:42:45   166s] Total instances moved : 12037
[12/12 18:42:45   166s] Total net length = 5.791e+05 (2.563e+05 3.228e+05) (ext = 2.532e+04)
[12/12 18:42:45   166s] Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 603.2MB
[12/12 18:42:45   166s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:01.0, mem=603.2MB) @(0:02:44 - 0:02:46).
[12/12 18:42:45   166s] *** Finished refinePlace (0:02:46 mem=603.2M) ***
[12/12 18:42:45   166s] Total net length = 5.776e+05 (2.547e+05 3.230e+05) (ext = 2.541e+04)
[12/12 18:42:45   166s] *** End of Placement (cpu=0:00:42.0, real=0:00:42.0, mem=603.2M) ***
[12/12 18:42:45   166s] Core basic site is CoreSite
[12/12 18:42:45   166s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:42:45   166s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 18:42:45   166s] default core: bins with density >  0.75 = 26.4 % ( 32 / 121 )
[12/12 18:42:45   166s] Density distribution unevenness ratio = 4.788%
[12/12 18:42:45   166s] *** Free Virtual Timing Model ...(mem=603.2M)
[12/12 18:42:45   166s] Starting IO pin assignment...
[12/12 18:42:45   166s] Completed IO pin assignment.
[12/12 18:42:45   166s] Starting congestion repair ...
[12/12 18:42:45   166s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[12/12 18:42:45   166s] *** Starting trialRoute (mem=603.2M) ***
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] There are 0 guide points passed to trialRoute for fixed pins.
[12/12 18:42:45   166s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[12/12 18:42:45   166s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[12/12 18:42:45   166s] Options:  -noPinGuide
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] routingBox: (0 0) (1235745 1233900)
[12/12 18:42:45   166s] coreBox:    (10530 10530) (1225755 1223910)
[12/12 18:42:45   166s] Number of multi-gpin terms=5179, multi-gpins=11692, moved blk term=0/0
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] Phase 1a route (0:00:00.0 603.2M):
[12/12 18:42:45   166s] Est net length = 7.522e+05um = 3.496e+05H + 4.026e+05V
[12/12 18:42:45   166s] Usage: (11.0%H 18.6%V) = (4.111e+05um 8.112e+05um) = (101428 71593)
[12/12 18:42:45   166s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[12/12 18:42:45   166s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] Phase 1b route (0:00:00.0 603.2M):
[12/12 18:42:45   166s] Usage: (10.9%H 18.6%V) = (4.100e+05um 8.112e+05um) = (101167 71593)
[12/12 18:42:45   166s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] Phase 1c route (0:00:00.0 603.2M):
[12/12 18:42:45   166s] Usage: (10.9%H 18.6%V) = (4.086e+05um 8.101e+05um) = (100821 71494)
[12/12 18:42:45   166s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] Phase 1d route (0:00:00.0 603.2M):
[12/12 18:42:45   166s] Usage: (10.9%H 18.6%V) = (4.086e+05um 8.101e+05um) = (100821 71494)
[12/12 18:42:45   166s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 603.2M)

[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] Phase 1e route (0:00:00.0 603.2M):
[12/12 18:42:45   166s] Usage: (10.9%H 18.6%V) = (4.086e+05um 8.101e+05um) = (100821 71494)
[12/12 18:42:45   166s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] Overflow: 0.00% H + 0.00% V (0:00:00.0 603.2M)

[12/12 18:42:45   166s] Usage: (10.9%H 18.6%V) = (4.086e+05um 8.101e+05um) = (100821 71494)
[12/12 18:42:45   166s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] Congestion distribution:
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] Remain	cntH		cntV
[12/12 18:42:45   166s] --------------------------------------
[12/12 18:42:45   166s] --------------------------------------
[12/12 18:42:45   166s]   1:	0	 0.00%	1	 0.00%
[12/12 18:42:45   166s]   2:	0	 0.00%	6	 0.02%
[12/12 18:42:45   166s]   3:	0	 0.00%	58	 0.17%
[12/12 18:42:45   166s]   4:	0	 0.00%	556	 1.65%
[12/12 18:42:45   166s]   5:	33744	100.00%	33123	98.16%
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] Global route (cpu=0.0s real=0.2s 603.2M)
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] *** After '-updateRemainTrks' operation: 
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] Usage: (11.6%H 20.5%V) = (4.336e+05um 8.920e+05um) = (106986 78740)
[12/12 18:42:45   166s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 611.2M)

[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] Congestion distribution:
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] Remain	cntH		cntV
[12/12 18:42:45   166s] --------------------------------------
[12/12 18:42:45   166s]  -1:	0	 0.00%	1	 0.00%
[12/12 18:42:45   166s] --------------------------------------
[12/12 18:42:45   166s]   0:	0	 0.00%	1	 0.00%
[12/12 18:42:45   166s]   1:	0	 0.00%	5	 0.01%
[12/12 18:42:45   166s]   2:	0	 0.00%	54	 0.16%
[12/12 18:42:45   166s]   3:	0	 0.00%	312	 0.92%
[12/12 18:42:45   166s]   4:	0	 0.00%	997	 2.95%
[12/12 18:42:45   166s]   5:	33744	100.00%	32374	95.94%
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] *** Completed Phase 1 route (0:00:00.0 611.2M) ***
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] 
[12/12 18:42:45   166s] ** np local hotspot detection info verbose **
[12/12 18:42:45   166s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/12 18:42:45   166s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/12 18:42:45   166s] 
[12/12 18:42:46   166s] 
[12/12 18:42:46   166s] Total length: 7.775e+05um, number of vias: 92569
[12/12 18:42:46   166s] M1(H) length: 0.000e+00um, number of vias: 41146
[12/12 18:42:46   166s] M2(V) length: 1.731e+05um, number of vias: 36277
[12/12 18:42:46   166s] M3(H) length: 3.480e+05um, number of vias: 15079
[12/12 18:42:46   166s] M4(V) length: 2.535e+05um, number of vias: 40
[12/12 18:42:46   166s] M5(H) length: 6.958e+02um, number of vias: 27
[12/12 18:42:46   166s] M6(V) length: 2.164e+03um
[12/12 18:42:46   166s] *** Completed Phase 2 route (0:00:00.0 611.2M) ***
[12/12 18:42:46   166s] 
[12/12 18:42:46   166s] *** Finished all Phases (cpu=0:00:00.0 mem=611.2M) ***
[12/12 18:42:46   166s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[12/12 18:42:46   166s] Peak Memory Usage was 611.2M 
[12/12 18:42:46   166s] TrialRoute+GlbRouteEst total runtime= +0:00:01.2 = 0:00:01.3
[12/12 18:42:46   166s]   TrialRoute full (called once) runtime= 0:00:01.2
[12/12 18:42:46   166s]   GlbRouteEst (called 2x) runtime= 0:00:00.1
[12/12 18:42:46   166s] *** Finished trialRoute (cpu=0:00:00.0 mem=611.2M) ***
[12/12 18:42:46   166s] 
[12/12 18:42:46   166s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/12 18:42:46   166s] 
[12/12 18:42:46   166s] ** np local hotspot detection info verbose **
[12/12 18:42:46   166s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[12/12 18:42:46   166s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[12/12 18:42:46   166s] 
[12/12 18:42:46   166s] describeCongestion: hCong = 0.00 vCong = 0.00
[12/12 18:42:46   166s] Trial Route Overflow 0.000000(H) 0.002963(V).
[12/12 18:42:46   166s] Start repairing congestion with level 1.
[12/12 18:42:46   166s] Skipped repairing congestion.
[12/12 18:42:46   166s] End of congRepair (cpu=0:00:00.0, real=0:00:01.0)
[12/12 18:42:46   166s] *** Finishing placeDesign default flow ***
[12/12 18:42:46   166s] **placeDesign ... cpu = 0: 0:44, real = 0: 0:45, mem = 603.2M **
[12/12 18:42:46   166s] 
[12/12 18:42:46   166s] *** Summary of all messages that are not suppressed in this session:
[12/12 18:42:46   166s] Severity  ID               Count  Summary                                  
[12/12 18:42:46   166s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[12/12 18:42:46   166s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[12/12 18:42:46   166s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[12/12 18:42:46   166s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[12/12 18:42:46   166s] *** Message Summary: 4 warning(s), 0 error(s)
[12/12 18:42:46   166s] 
[12/12 18:49:05   201s] <CMD> createClockTreeSpec -bufferList {buf_1 buf_2 buf_4 cd_12 cd_16 cd_8 inv_1 inv_2 inv_4} -file Clock.ctstch
[12/12 18:49:05   201s] **WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
[12/12 18:49:05   201s] Checking spec file integrity...
[12/12 18:49:05   201s] 
[12/12 18:49:05   201s] ******* createClockTreeSpec begin *******
[12/12 18:49:05   201s] Options:  -bufferList buf_1 buf_2 buf_4 cd_12 cd_16 cd_8 inv_1 inv_2 inv_4 -file Clock.ctstch 
[12/12 18:49:05   201s] New Clock Spec Generation is ON.
[12/12 18:49:05   201s] New CTE tracing is ON.
[12/12 18:49:05   201s] Handle Multi Mode on mixed active views: constraint_rule.
[12/12 18:49:06   202s] *Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
[12/12 18:49:06   202s] INFO: Include DontTouch Net from EDI DB.
[12/12 18:49:06   202s] Total 1 clock roots are extracted.
[12/12 18:49:06   202s] createClockTreeSpec invoking cleanupSpecifyClockTree
[12/12 18:49:06   202s] 
[12/12 18:49:06   202s] Reading clock tree spec file 'Clock.ctstch' ...
[12/12 18:49:06   202s] 
[12/12 18:49:06   202s] RouteType               : FE_CTS_DEFAULT
[12/12 18:49:06   202s] PreferredExtraSpace     : 1
[12/12 18:49:06   202s] Shield                  : NONE
[12/12 18:49:06   202s] PreferLayer             : M3 M4 
[12/12 18:49:06   202s] RC Information for View constraint_rule :
[12/12 18:49:06   202s] Est. Cap                : 0.145561(V=0.145561 H=0.145561) (ff/um) [0.000145561]
[12/12 18:49:06   202s] Est. Res                : 0.296296(V=0.296296 H=0.296296)(ohm/um) [0.000296296]
[12/12 18:49:06   202s] Est. Via Res            : 0.08(ohm) [0.16]
[12/12 18:49:06   202s] Est. Via Cap            : 0(ff)
[12/12 18:49:06   202s] M1(H) w=0.27(um) s=0.27(um) p=0.81(um) es=1.35(um) cap=0.145(ff/um) res=0.296(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[12/12 18:49:06   202s] M2(V) w=0.27(um) s=0.36(um) p=0.81(um) es=1.35(um) cap=0.146(ff/um) res=0.296(ohm/um) viaRes=0.08(ohm) viaCap=0(ff)
[12/12 18:49:06   202s] M3(H) w=0.27(um) s=0.36(um) p=0.81(um) es=1.35(um) cap=0.146(ff/um) res=0.296(ohm/um) viaRes=0.08(ohm) viaCap=0(ff)
[12/12 18:49:06   202s] M4(V) w=0.27(um) s=0.36(um) p=0.81(um) es=1.35(um) cap=0.146(ff/um) res=0.296(ohm/um) viaRes=0.08(ohm) viaCap=0(ff)
[12/12 18:49:06   202s] M5(H) w=0.36(um) s=0.36(um) p=0.81(um) es=1.26(um) cap=0.157(ff/um) res=0.194(ohm/um) viaRes=0.07(ohm) viaCap=0(ff)
[12/12 18:49:06   202s] M6(V) w=0.45(um) s=0.45(um) p=1.62(um) es=2.79(um) cap=0.13(ff/um) res=0.0667(ohm/um) viaRes=0.03(ohm) viaCap=0(ff)
[12/12 18:49:06   202s] 
[12/12 18:49:06   202s] RouteType               : FE_CTS_DEFAULT_LEAF
[12/12 18:49:06   202s] PreferredExtraSpace     : 1
[12/12 18:49:06   202s] Shield                  : NONE
[12/12 18:49:06   202s] PreferLayer             : M3 M4 
[12/12 18:49:06   202s] RC Information for View constraint_rule :
[12/12 18:49:06   202s] Est. Cap                : 0.145561(V=0.145561 H=0.145561) (ff/um) [0.000145561]
[12/12 18:49:06   202s] Est. Res                : 0.296296(V=0.296296 H=0.296296)(ohm/um) [0.000296296]
[12/12 18:49:06   202s] Est. Via Res            : 0.08(ohm) [0.16]
[12/12 18:49:06   202s] Est. Via Cap            : 0(ff)
[12/12 18:49:06   202s] M1(H) w=0.27(um) s=0.27(um) p=0.81(um) es=1.35(um) cap=0.145(ff/um) res=0.296(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[12/12 18:49:06   202s] M2(V) w=0.27(um) s=0.36(um) p=0.81(um) es=1.35(um) cap=0.146(ff/um) res=0.296(ohm/um) viaRes=0.08(ohm) viaCap=0(ff)
[12/12 18:49:06   202s] M3(H) w=0.27(um) s=0.36(um) p=0.81(um) es=1.35(um) cap=0.146(ff/um) res=0.296(ohm/um) viaRes=0.08(ohm) viaCap=0(ff)
[12/12 18:49:06   202s] M4(V) w=0.27(um) s=0.36(um) p=0.81(um) es=1.35(um) cap=0.146(ff/um) res=0.296(ohm/um) viaRes=0.08(ohm) viaCap=0(ff)
[12/12 18:49:06   202s] M5(H) w=0.36(um) s=0.36(um) p=0.81(um) es=1.26(um) cap=0.157(ff/um) res=0.194(ohm/um) viaRes=0.07(ohm) viaCap=0(ff)
[12/12 18:49:06   202s] M6(V) w=0.45(um) s=0.45(um) p=1.62(um) es=2.79(um) cap=0.13(ff/um) res=0.0667(ohm/um) viaRes=0.03(ohm) viaCap=0(ff)
[12/12 18:49:06   202s] 
[12/12 18:49:06   202s] Switching off Advanced RC Correlation modes in AAE mode.
[12/12 18:49:06   202s] Active Analysis Views for CTS are,
[12/12 18:49:06   202s] #1 constraint_rule
[12/12 18:49:06   202s] Default Analysis Views is constraint_rule
[12/12 18:49:06   202s] 
[12/12 18:49:06   202s] 
[12/12 18:49:06   202s] ****** AutoClockRootPin ******
[12/12 18:49:06   202s] AutoClockRootPin 1: clk
[12/12 18:49:06   202s] # NoGating         NO
[12/12 18:49:06   202s] # SetDPinAsSync    NO
[12/12 18:49:06   202s] # SetIoPinAsSync   NO
[12/12 18:49:06   202s] # SetAsyncSRPinAsSync   NO
[12/12 18:49:06   202s] # SetTriStEnPinAsSync   NO
[12/12 18:49:06   202s] # SetBBoxPinAsSync   NO
[12/12 18:49:06   202s] # RouteClkNet      YES
[12/12 18:49:06   202s] # PostOpt          YES
[12/12 18:49:06   202s] # RouteType        FE_CTS_DEFAULT
[12/12 18:49:06   202s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[12/12 18:49:06   202s] 
[12/12 18:49:06   202s] ***** !! NOTE !! *****
[12/12 18:49:06   202s] 
[12/12 18:49:06   202s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[12/12 18:49:06   202s] If you want to change the behavior, you need to use the SetDPinAsSync
[12/12 18:49:06   202s] or SetIoPinAsSync statement in the clock tree specification file,
[12/12 18:49:06   202s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[12/12 18:49:06   202s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[12/12 18:49:06   202s] before specifyClockTree command.
[12/12 18:49:06   202s] 
[12/12 18:49:06   202s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=631.0M) ***
[12/12 18:49:06   202s] *** End createClockTreeSpec (cpu=0:00:00.3, real=0:00:01.0, mem=631.0M) ***
[12/12 18:49:13   202s] <CMD> specifyClockTree -clkfile Clock.ctstch
[12/12 18:49:13   202s] **WARN: (ENCTCM-77):	Option "-clkfile" for command specifyClockTree is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/12 18:49:13   202s] Redoing specifyClockTree ...
[12/12 18:49:13   202s] Checking spec file integrity...
[12/12 18:49:13   202s] **WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.
[12/12 18:49:13   202s] 
[12/12 18:49:13   202s] Reading clock tree spec file 'Clock.ctstch' ...
[12/12 18:49:13   202s] 
[12/12 18:49:13   202s] **WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.
[12/12 18:49:13   202s] Type 'man ENCCK-661' for more detail.
[12/12 18:49:13   202s] Switching off Advanced RC Correlation modes in AAE mode.
[12/12 18:49:13   202s] Active Analysis Views for CTS are,
[12/12 18:49:13   202s] #1 constraint_rule
[12/12 18:49:13   202s] Default Analysis Views is constraint_rule
[12/12 18:49:13   202s] 
[12/12 18:49:13   202s] 
[12/12 18:49:13   202s] ****** AutoClockRootPin ******
[12/12 18:49:13   202s] AutoClockRootPin 1: clk
[12/12 18:49:13   202s] # NoGating         NO
[12/12 18:49:13   202s] # SetDPinAsSync    NO
[12/12 18:49:13   202s] # SetIoPinAsSync   NO
[12/12 18:49:13   202s] # SetAsyncSRPinAsSync   NO
[12/12 18:49:13   202s] # SetTriStEnPinAsSync   NO
[12/12 18:49:13   202s] # SetBBoxPinAsSync   NO
[12/12 18:49:13   202s] # RouteClkNet      YES
[12/12 18:49:13   202s] # PostOpt          YES
[12/12 18:49:13   202s] # RouteType        FE_CTS_DEFAULT
[12/12 18:49:13   202s] # LeafRouteType    FE_CTS_DEFAULT_LEAF
[12/12 18:49:13   202s] 
[12/12 18:49:13   202s] ***** !! NOTE !! *****
[12/12 18:49:13   202s] 
[12/12 18:49:13   202s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[12/12 18:49:13   202s] If you want to change the behavior, you need to use the SetDPinAsSync
[12/12 18:49:13   202s] or SetIoPinAsSync statement in the clock tree specification file,
[12/12 18:49:13   202s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[12/12 18:49:13   202s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[12/12 18:49:13   202s] before specifyClockTree command.
[12/12 18:49:13   202s] 
[12/12 18:49:13   202s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=631.0M) ***
[12/12 18:49:20   203s] <CMD> setCTSMode -routeGuide true -routeClkNet true
[12/12 18:49:31   204s] <CMD> clockDesign -outDir Clock_reports
[12/12 18:49:31   204s] -engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
[12/12 18:49:31   204s] **WARN: (ENCCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
[12/12 18:49:31   204s] (clockDesign): CCOpt Integration mode: native. CTS Engine: auto. Used Spec: pre-existing EDI-CTS spec.
[12/12 18:49:31   204s] <clockDesign CMD> saveClockTreeSpec -file Clock_reports/Top.ctstch
[12/12 18:49:31   204s] Redoing specifyClockTree ...
[12/12 18:49:31   204s] Checking spec file integrity...
[12/12 18:49:31   204s] Saving clock tree spec file 'Clock_reports/Top.ctstch' ...
[12/12 18:49:31   204s] <clockDesign CMD> ccopt_design -cts -ckSpec
[12/12 18:49:31   204s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/12 18:49:31   204s] <DBG>: (ccopt_design): The flow stage name is full
[12/12 18:49:31   204s] **WARN: MaxDelay detected in spec file. Not currently supported by setCTSMode -engine ccopt. Please contact your Cadence AE for the target release date.
[12/12 18:49:31   204s] **WARN: PostOpt detected in spec file. Always enabled when setCTSMode -engine is ccopt.
[12/12 18:49:31   204s] **WARN: OptAddBuffer detected in spec file. See equivalent setCTSMode constraint
[12/12 18:49:31   204s] setCTSMode -moveGateLimit 25 -routeClkNet true -routeGuide true
[12/12 18:49:31   204s] Preferred extra space for top nets is 0
[12/12 18:49:31   204s] Preferred extra space for trunk nets is 1
[12/12 18:49:31   204s] Preferred extra space for leaf nets is 1
[12/12 18:49:31   204s] Extracting original clock gating for clk... 
[12/12 18:49:31   204s]   clock_tree clk contains 2360 sinks and 0 clock gates.
[12/12 18:49:31   204s]   Extraction for clk complete.
[12/12 18:49:31   204s] Extracting original clock gating for clk done.
[12/12 18:49:32   205s] Un-defining clock tree clk.
[12/12 18:49:32   205s] Creating clock tree spec for modes (timing configs): constraint_rule
[12/12 18:49:32   205s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/12 18:49:32   205s] Updating timing graph... 
[12/12 18:49:32   205s]   
[12/12 18:49:32   205s] #################################################################################
[12/12 18:49:32   205s] # Design Stage: PreRoute
[12/12 18:49:32   205s] # Design Mode: 90nm
[12/12 18:49:32   205s] # Analysis Mode: MMMC non-OCV
[12/12 18:49:32   205s] # Extraction Mode: default
[12/12 18:49:32   205s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[12/12 18:49:32   205s] # Switching Delay Calculation Engine to AAE
[12/12 18:49:32   205s] #################################################################################
[12/12 18:49:32   205s] Extraction called for design 'Top' of instances=12037 and nets=12926 using extraction engine 'preRoute' .
[12/12 18:49:32   205s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 18:49:32   205s] Type 'man ENCEXT-3530' for more detail.
[12/12 18:49:32   205s] PreRoute RC Extraction called for design Top.
[12/12 18:49:32   205s] RC Extraction called in multi-corner(1) mode.
[12/12 18:49:32   205s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/12 18:49:32   205s] RCMode: PreRoute
[12/12 18:49:32   205s]       RC Corner Indexes            0   
[12/12 18:49:32   205s] Capacitance Scaling Factor   : 1.00000 
[12/12 18:49:32   205s] Resistance Scaling Factor    : 1.00000 
[12/12 18:49:32   205s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 18:49:32   205s] Clock Res. Scaling Factor    : 1.00000 
[12/12 18:49:32   205s] Shrink Factor                : 1.00000
[12/12 18:49:32   205s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 18:49:32   205s] Updating RC grid for preRoute extraction ...
[12/12 18:49:32   205s] Initializing multi-corner resistance tables ...
[12/12 18:49:32   205s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 632.980M)
[12/12 18:49:32   205s] Topological Sorting (CPU = 0:00:00.0, MEM = 634.8M, InitMEM = 633.0M)
[12/12 18:49:32   205s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[12/12 18:49:32   205s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[12/12 18:49:32   205s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[12/12 18:49:32   205s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[12/12 18:49:32   205s] **WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
[12/12 18:49:34   207s] AAE_THRD: End delay calculation. (MEM=662.926 CPU=0:00:01.3 REAL=0:00:02.0)
[12/12 18:49:34   207s] Topological Sorting (CPU = 0:00:00.0, MEM = 664.8M, InitMEM = 662.9M)
[12/12 18:49:35   208s] AAE_THRD: End delay calculation. (MEM=702.934 CPU=0:00:01.4 REAL=0:00:01.0)
[12/12 18:49:35   208s] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 702.9M) ***
[12/12 18:49:35   208s] Updating timing graph done.
[12/12 18:49:35   208s] Updating latch analysis... 
[12/12 18:49:35   208s] Updating latch analysis done.
[12/12 18:49:35   208s] Analyzing clock structure... 
[12/12 18:49:35   209s] Analyzing clock structure done.
[12/12 18:49:35   209s] Wrote: .31595.tornado.spec
[12/12 18:49:35   209s] Extracting original clock gating for clk... 
[12/12 18:49:35   209s]   clock_tree clk contains 2360 sinks and 0 clock gates.
[12/12 18:49:35   209s]   Extraction for clk complete.
[12/12 18:49:35   209s] Extracting original clock gating for clk done.
[12/12 18:49:35   209s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/12 18:49:35   209s] Set place::cacheFPlanSiteMark to 1
[12/12 18:49:35   209s] Core basic site is CoreSite
[12/12 18:49:35   209s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:49:35   209s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 18:49:35   209s] Begin checking placement ... (start mem=678.8M, init mem=678.8M)
[12/12 18:49:35   209s] *info: Placed = 12037         
[12/12 18:49:35   209s] *info: Unplaced = 0           
[12/12 18:49:35   209s] Placement Density:69.71%(1027690/1474257)
[12/12 18:49:35   209s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=678.8M)
[12/12 18:49:35   209s] Validating CTS configuration... 
[12/12 18:49:35   209s]   Non-default CCOpt properties:
[12/12 18:49:35   209s]   buffer_cells is set for at least one key
[12/12 18:49:35   209s]   move_clock_gates: false (default: true)
[12/12 18:49:35   209s]   respect_max_capacitance: 1 (default: true)
[12/12 18:49:35   209s]   inverter_cells is set for at least one key
[12/12 18:49:35   209s]   move_logic: 0 (default: true)
[12/12 18:49:35   209s]   preferred_extra_space is set for at least one key
[12/12 18:49:35   209s]   route_type is set for at least one key
[12/12 18:49:35   209s]   source_input_max_trans is set for at least one key
[12/12 18:49:35   209s]   target_max_trans is set for at least one key
[12/12 18:49:35   209s]   target_skew is set for at least one key
[12/12 18:49:35   209s] setPlaceMode -fp false
[12/12 18:49:35   209s] Core basic site is CoreSite
[12/12 18:49:35   209s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:49:36   209s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 18:49:36   209s]   Route type trimming info:
[12/12 18:49:36   209s]     No route type modifications where made.
[12/12 18:49:36   209s]   Clock tree balancer configuration for clock_tree clk:
[12/12 18:49:36   209s]   Non-default CCOpt properties for clock tree clk:
[12/12 18:49:36   209s]     buffer_cells: buf_1 buf_2 buf_4 cd_12 cd_16 cd_8 (default: )
[12/12 18:49:36   209s]     inverter_cells: inv_1 inv_2 inv_4 (default: )
[12/12 18:49:36   209s]     route_type (leaf): default_route_type_leaf_from_edi_cts (default: default)
[12/12 18:49:36   209s]     route_type (trunk): default_route_type_nonleaf_from_edi_cts (default: default)
[12/12 18:49:36   209s]     route_type (top): default_route_type_nonleaf_from_edi_cts (default: default)
[12/12 18:49:36   209s] **WARN: (ENCCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/12 18:49:36   209s]   For power_domain auto-default and effective power_domain auto-default:
[12/12 18:49:36   209s]     Buffers:     buf_4 cd_8 cd_16 cd_12 buf_2 buf_1 
[12/12 18:49:36   209s]     Inverters:   inv_4 inv_2 inv_1 
[12/12 18:49:36   209s]     Clock gates: 
[12/12 18:49:36   209s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 1474529.711um^2
[12/12 18:49:36   209s]   Top Routing info:
[12/12 18:49:36   209s]     Route-type name: default_route_type_nonleaf_from_edi_cts; Top/bottom preferred layer name: M4/M3; 
[12/12 18:49:36   209s]     Unshielded; Mask Constraint: 0.
[12/12 18:49:36   209s]   Trunk Routing info:
[12/12 18:49:36   209s]     Route-type name: default_route_type_nonleaf_from_edi_cts; Top/bottom preferred layer name: M4/M3; 
[12/12 18:49:36   209s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[12/12 18:49:36   209s]   Leaf Routing info:
[12/12 18:49:36   209s]     Route-type name: default_route_type_leaf_from_edi_cts; Top/bottom preferred layer name: M4/M3; 
[12/12 18:49:36   209s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[12/12 18:49:36   209s]   For timing_corner vtvt_tsmc180:setup, late:
[12/12 18:49:36   209s]     Slew time target (leaf):    200ps
[12/12 18:49:36   209s]     Slew time target (trunk):   200ps
[12/12 18:49:36   209s]     Slew time target (top):     200ps
[12/12 18:49:36   209s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   107ps
[12/12 18:49:36   209s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 1360.000um
[12/12 18:49:36   209s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[12/12 18:49:36   209s]     Buffer    : {lib_cell:buf_4, fastest_considered_half_corner=vtvt_tsmc180:setup.late, maxDistance=1360.000um, maxSlew=175ps, speed=6247.129um per ns, cellArea=40.524um^2 per 1000um}
[12/12 18:49:36   209s]     Inverter  : {lib_cell:inv_4, fastest_considered_half_corner=vtvt_tsmc180:setup.late, maxDistance=1020.000um, maxSlew=186ps, speed=4908.566um per ns, cellArea=36.021um^2 per 1000um}
[12/12 18:49:36   209s] **WARN: (ENCCCOPT-1076):	Leaf slew time target of 200ps is too low. It needs to be increased to at least 208ps.
[12/12 18:49:36   209s] **WARN: (ENCCCOPT-1076):	Trunk slew time target of 200ps is too low. It needs to be increased to at least 208ps.
[12/12 18:49:36   209s] **WARN: (ENCCCOPT-1076):	Top slew time target of 200ps is too low. It needs to be increased to at least 208ps.
[12/12 18:49:36   209s]   Clock tree balancer configuration for skew_group clk:
[12/12 18:49:36   209s]     Sources:                     pin clk
[12/12 18:49:36   209s]     Total number of sinks:       2360
[12/12 18:49:36   209s]     Delay constrained sinks:     2360
[12/12 18:49:36   209s]     Non-leaf sinks:              0
[12/12 18:49:36   209s]     Ignore pins:                 0
[12/12 18:49:36   209s]    Timing corner vtvt_tsmc180:setup.late:
[12/12 18:49:36   209s]     Skew target:                 2000ps
[12/12 18:49:36   209s] Validating CTS configuration done.
[12/12 18:49:36   209s] Encounter will update I/O latencies
[12/12 18:49:36   209s] All good
[12/12 18:49:36   209s] Executing ccopt post-processing.
[12/12 18:49:36   209s] Synthesizing clock trees with CCOpt...
[12/12 18:49:36   209s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/12 18:49:36   209s] *** Starting trialRoute (mem=690.4M) ***
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] There are 0 guide points passed to trialRoute for fixed pins.
[12/12 18:49:36   209s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[12/12 18:49:36   209s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[12/12 18:49:36   209s] Options:  -handlePreroute -noPinGuide
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Nr of prerouted/Fixed nets = 12837
[12/12 18:49:36   209s] routingBox: (0 0) (1235745 1233900)
[12/12 18:49:36   209s] coreBox:    (10530 10530) (1225755 1223910)
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Phase 1a route (0:00:00.0 690.4M):
[12/12 18:49:36   209s] Est net length = 0.000e+00um = 0.000e+00H + 0.000e+00V
[12/12 18:49:36   209s] Usage: (11.3%H 18.1%V) = (4.258e+05um 7.865e+05um) = (105050 69482)
[12/12 18:49:36   209s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[12/12 18:49:36   209s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Phase 1b route (0:00:00.0 690.4M):
[12/12 18:49:36   209s] Usage: (11.3%H 18.1%V) = (4.258e+05um 7.865e+05um) = (105050 69482)
[12/12 18:49:36   209s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Phase 1c route (0:00:00.0 690.4M):
[12/12 18:49:36   209s] Usage: (11.3%H 18.1%V) = (4.258e+05um 7.865e+05um) = (105050 69482)
[12/12 18:49:36   209s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Phase 1d route (0:00:00.0 690.4M):
[12/12 18:49:36   209s] Usage: (11.3%H 18.1%V) = (4.258e+05um 7.865e+05um) = (105050 69482)
[12/12 18:49:36   209s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 690.4M)

[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Phase 1e route (0:00:00.0 690.4M):
[12/12 18:49:36   209s] Usage: (11.3%H 18.1%V) = (4.258e+05um 7.865e+05um) = (105050 69482)
[12/12 18:49:36   209s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Overflow: 0.00% H + 0.00% V (0:00:00.0 690.4M)

[12/12 18:49:36   209s] Usage: (11.3%H 18.1%V) = (4.258e+05um 7.865e+05um) = (105050 69482)
[12/12 18:49:36   209s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Congestion distribution:
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Remain	cntH		cntV
[12/12 18:49:36   209s] --------------------------------------
[12/12 18:49:36   209s] --------------------------------------
[12/12 18:49:36   209s]   0:	0	 0.00%	2	 0.01%
[12/12 18:49:36   209s]   1:	0	 0.00%	4	 0.01%
[12/12 18:49:36   209s]   2:	0	 0.00%	36	 0.11%
[12/12 18:49:36   209s]   3:	0	 0.00%	184	 0.55%
[12/12 18:49:36   209s]   4:	0	 0.00%	734	 2.18%
[12/12 18:49:36   209s]   5:	33744	100.00%	32784	97.16%
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Global route (cpu=0.2s real=0.0s 690.4M)
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] *** After '-updateRemainTrks' operation: 
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Usage: (11.3%H 18.1%V) = (4.258e+05um 7.865e+05um) = (105050 69482)
[12/12 18:49:36   209s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.2 698.4M)

[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Congestion distribution:
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Remain	cntH		cntV
[12/12 18:49:36   209s] --------------------------------------
[12/12 18:49:36   209s] --------------------------------------
[12/12 18:49:36   209s]   0:	0	 0.00%	2	 0.01%
[12/12 18:49:36   209s]   1:	0	 0.00%	4	 0.01%
[12/12 18:49:36   209s]   2:	0	 0.00%	36	 0.11%
[12/12 18:49:36   209s]   3:	0	 0.00%	184	 0.55%
[12/12 18:49:36   209s]   4:	0	 0.00%	734	 2.18%
[12/12 18:49:36   209s]   5:	33744	100.00%	32784	97.16%
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] *** Completed Phase 1 route (0:00:00.2 698.4M) ***
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Total length: 7.775e+05um, number of vias: 92569
[12/12 18:49:36   209s] M1(H) length: 0.000e+00um, number of vias: 41146
[12/12 18:49:36   209s] M2(V) length: 1.731e+05um, number of vias: 36277
[12/12 18:49:36   209s] M3(H) length: 3.480e+05um, number of vias: 15079
[12/12 18:49:36   209s] M4(V) length: 2.535e+05um, number of vias: 40
[12/12 18:49:36   209s] M5(H) length: 6.958e+02um, number of vias: 27
[12/12 18:49:36   209s] M6(V) length: 2.164e+03um
[12/12 18:49:36   209s] *** Completed Phase 2 route (0:00:00.0 698.4M) ***
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] *** Finished all Phases (cpu=0:00:00.2 mem=698.4M) ***
[12/12 18:49:36   209s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[12/12 18:49:36   209s] Peak Memory Usage was 698.4M 
[12/12 18:49:36   209s] TrialRoute+GlbRouteEst total runtime= +0:00:00.3 = 0:00:01.6
[12/12 18:49:36   209s]   TrialRoute full (called 2x) runtime= 0:00:01.5
[12/12 18:49:36   209s]   GlbRouteEst (called 2x) runtime= 0:00:00.1
[12/12 18:49:36   209s] *** Finished trialRoute (cpu=0:00:00.2 mem=698.4M) ***
[12/12 18:49:36   209s] 
[12/12 18:49:36   209s] Validating CTS configuration... 
[12/12 18:49:36   209s]   Non-default CCOpt properties:
[12/12 18:49:36   209s]   buffer_cells is set for at least one key
[12/12 18:49:36   209s]   move_clock_gates: false (default: true)
[12/12 18:49:36   209s]   respect_max_capacitance: 1 (default: true)
[12/12 18:49:36   209s]   inverter_cells is set for at least one key
[12/12 18:49:36   209s]   move_logic: 0 (default: true)
[12/12 18:49:36   209s]   preferred_extra_space is set for at least one key
[12/12 18:49:36   209s]   route_type is set for at least one key
[12/12 18:49:36   209s]   source_input_max_trans is set for at least one key
[12/12 18:49:36   209s]   target_max_trans is set for at least one key
[12/12 18:49:36   209s]   target_skew is set for at least one key
[12/12 18:49:36   209s] setPlaceMode -fp false
[12/12 18:49:36   209s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:49:36   209s] Updating RC grid for preRoute extraction ...
[12/12 18:49:36   209s] Initializing multi-corner resistance tables ...
[12/12 18:49:36   209s]   Route type trimming info:
[12/12 18:49:36   209s]     No route type modifications where made.
[12/12 18:49:36   209s]   Clock tree balancer configuration for clock_tree clk:
[12/12 18:49:36   209s]   Non-default CCOpt properties for clock tree clk:
[12/12 18:49:36   209s]     buffer_cells: buf_1 buf_2 buf_4 cd_12 cd_16 cd_8 (default: )
[12/12 18:49:36   209s]     inverter_cells: inv_1 inv_2 inv_4 (default: )
[12/12 18:49:36   209s]     route_type (leaf): default_route_type_leaf_from_edi_cts (default: default)
[12/12 18:49:36   209s]     route_type (trunk): default_route_type_nonleaf_from_edi_cts (default: default)
[12/12 18:49:36   209s]     route_type (top): default_route_type_nonleaf_from_edi_cts (default: default)
[12/12 18:49:36   209s] **WARN: (ENCCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power context:power_domain auto-default and effective power_domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[12/12 18:49:36   209s]   For power_domain auto-default and effective power_domain auto-default:
[12/12 18:49:36   209s]     Buffers:     buf_4 cd_8 cd_16 cd_12 buf_2 buf_1 
[12/12 18:49:36   209s]     Inverters:   inv_4 inv_2 inv_1 
[12/12 18:49:36   209s]     Clock gates: 
[12/12 18:49:36   209s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 1474529.711um^2
[12/12 18:49:36   209s]   Top Routing info:
[12/12 18:49:36   209s]     Route-type name: default_route_type_nonleaf_from_edi_cts; Top/bottom preferred layer name: M4/M3; 
[12/12 18:49:36   209s]     Unshielded; Mask Constraint: 0.
[12/12 18:49:36   209s]   Trunk Routing info:
[12/12 18:49:36   209s]     Route-type name: default_route_type_nonleaf_from_edi_cts; Top/bottom preferred layer name: M4/M3; 
[12/12 18:49:36   209s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[12/12 18:49:36   209s]   Leaf Routing info:
[12/12 18:49:36   209s]     Route-type name: default_route_type_leaf_from_edi_cts; Top/bottom preferred layer name: M4/M3; 
[12/12 18:49:36   209s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[12/12 18:49:37   210s]   For timing_corner vtvt_tsmc180:setup, late:
[12/12 18:49:37   210s]     Slew time target (leaf):    200ps
[12/12 18:49:37   210s]     Slew time target (trunk):   200ps
[12/12 18:49:37   210s]     Slew time target (top):     200ps
[12/12 18:49:37   210s]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   107ps
[12/12 18:49:37   210s]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 1360.000um
[12/12 18:49:37   210s]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[12/12 18:49:37   210s]     Buffer    : {lib_cell:buf_4, fastest_considered_half_corner=vtvt_tsmc180:setup.late, maxDistance=1360.000um, maxSlew=175ps, speed=6247.129um per ns, cellArea=40.524um^2 per 1000um}
[12/12 18:49:37   210s]     Inverter  : {lib_cell:inv_4, fastest_considered_half_corner=vtvt_tsmc180:setup.late, maxDistance=1020.000um, maxSlew=186ps, speed=4908.566um per ns, cellArea=36.021um^2 per 1000um}
[12/12 18:49:37   210s] **WARN: (ENCCCOPT-1076):	Leaf slew time target of 200ps is too low. It needs to be increased to at least 208ps.
[12/12 18:49:37   210s] **WARN: (ENCCCOPT-1076):	Trunk slew time target of 200ps is too low. It needs to be increased to at least 208ps.
[12/12 18:49:37   210s] **WARN: (ENCCCOPT-1076):	Top slew time target of 200ps is too low. It needs to be increased to at least 208ps.
[12/12 18:49:37   210s]   Clock tree balancer configuration for skew_group clk:
[12/12 18:49:37   210s]     Sources:                     pin clk
[12/12 18:49:37   210s]     Total number of sinks:       2360
[12/12 18:49:37   210s]     Delay constrained sinks:     2360
[12/12 18:49:37   210s]     Non-leaf sinks:              0
[12/12 18:49:37   210s]     Ignore pins:                 0
[12/12 18:49:37   210s]    Timing corner vtvt_tsmc180:setup.late:
[12/12 18:49:37   210s]     Skew target:                 2000ps
[12/12 18:49:37   210s] Validating CTS configuration done.
[12/12 18:49:37   210s] Adding driver cell for primary IO roots...
[12/12 18:49:37   210s] Maximizing clock DAG abstraction... 
[12/12 18:49:37   210s] Maximizing clock DAG abstraction done.
[12/12 18:49:37   210s] Synthesizing clock trees... 
[12/12 18:49:37   210s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:49:37   210s]   Merging duplicate siblings in DAG... 
[12/12 18:49:37   210s]     Resynthesising clock tree into netlist... 
[12/12 18:49:37   210s]     Resynthesising clock tree into netlist done.
[12/12 18:49:37   210s]     Disconnecting clock tree from netlist... 
[12/12 18:49:37   210s]     Disconnecting clock tree from netlist done.
[12/12 18:49:37   210s]   Merging duplicate siblings in DAG done.
[12/12 18:49:37   210s]   Clustering... 
[12/12 18:49:37   210s]     Clock DAG stats before clustering:
[12/12 18:49:37   210s]       cell counts    : b=0, i=0, cg=0, l=1, total=1
[12/12 18:49:37   210s]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=55.112um^2
[12/12 18:49:37   210s]     Clustering clock_tree clk... 
[12/12 18:49:46   219s]     Clustering clock_tree clk done.
[12/12 18:49:46   219s]     Clock DAG stats after bottom-up phase:
[12/12 18:49:46   219s]       cell counts    : b=313, i=0, cg=0, l=1, total=314
[12/12 18:49:46   219s]       cell areas     : b=17250.181um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=17305.294um^2
[12/12 18:49:46   219s]     Legalizing clock trees... 
[12/12 18:49:46   219s]       Resynthesising clock tree into netlist... 
[12/12 18:49:46   219s]       Resynthesising clock tree into netlist done.
[12/12 18:49:46   219s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:49:46   219s] *** Starting refinePlace (0:03:40 mem=696.3M) ***
[12/12 18:49:46   219s] Total net length = 6.374e+05 (2.851e+05 3.522e+05) (ext = 2.316e+04)
[12/12 18:49:46   219s] Starting refinePlace ...
[12/12 18:49:46   219s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:49:47   220s]   Spread Effort: high, pre-route mode, useDDP on.
[12/12 18:49:47   220s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.7, real=0:00:01.0, mem=697.3MB) @(0:03:40 - 0:03:40).
[12/12 18:49:47   220s] Move report: preRPlace moves 1018 insts, mean move: 4.45 um, max move: 21.87 um
[12/12 18:49:47   220s] 	Max move on inst (ANSWER/mem_reg[6][4][10]): (939.60, 135.27) --> (929.07, 146.61)
[12/12 18:49:47   220s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dp_1
[12/12 18:49:47   220s] wireLenOptFixPriorityInst 2360 inst fixed
[12/12 18:49:47   220s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:49:47   220s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=697.3MB) @(0:03:40 - 0:03:40).
[12/12 18:49:47   220s] Move report: Detail placement moves 1018 insts, mean move: 4.45 um, max move: 21.87 um
[12/12 18:49:47   220s] 	Max move on inst (ANSWER/mem_reg[6][4][10]): (939.60, 135.27) --> (929.07, 146.61)
[12/12 18:49:47   220s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 697.3MB
[12/12 18:49:47   220s] Statistics of distance of Instance movement in refine placement:
[12/12 18:49:47   220s]   maximum (X+Y) =        21.87 um
[12/12 18:49:47   220s]   inst (ANSWER/mem_reg[6][4][10]) with max move: (939.6, 135.27) -> (929.07, 146.61)
[12/12 18:49:47   220s]   mean    (X+Y) =         4.45 um
[12/12 18:49:47   220s] Summary Report:
[12/12 18:49:47   220s] Instances move: 1018 (out of 12350 movable)
[12/12 18:49:47   220s] Mean displacement: 4.45 um
[12/12 18:49:47   220s] Max displacement: 21.87 um (Instance: ANSWER/mem_reg[6][4][10]) (939.6, 135.27) -> (929.07, 146.61)
[12/12 18:49:47   220s] 	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: dp_1
[12/12 18:49:47   220s] Total instances moved : 1018
[12/12 18:49:47   220s] Total net length = 6.374e+05 (2.851e+05 3.522e+05) (ext = 2.316e+04)
[12/12 18:49:47   220s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 697.3MB
[12/12 18:49:47   220s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=697.3MB) @(0:03:40 - 0:03:40).
[12/12 18:49:47   220s] *** Finished refinePlace (0:03:40 mem=697.3M) ***
[12/12 18:49:47   220s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:49:47   220s]       Disconnecting clock tree from netlist... 
[12/12 18:49:47   220s]       Disconnecting clock tree from netlist done.
[12/12 18:49:47   220s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:49:47   221s]       
[12/12 18:49:47   221s]       Clock tree legalization - Histogram:
[12/12 18:49:47   221s]       ====================================
[12/12 18:49:47   221s]       
[12/12 18:49:47   221s]       ----------------------------------
[12/12 18:49:47   221s]       Movement (um)      Number of cells
[12/12 18:49:47   221s]       ----------------------------------
[12/12 18:49:47   221s]       [0,1.296)                314
[12/12 18:49:47   221s]       [1.296,2.592)              2
[12/12 18:49:47   221s]       [2.592,3.888)              2
[12/12 18:49:47   221s]       [3.888,5.184)              2
[12/12 18:49:47   221s]       [5.184,6.48)              49
[12/12 18:49:47   221s]       [6.48,7.776)               1
[12/12 18:49:47   221s]       [7.776,9.072)              0
[12/12 18:49:47   221s]       [9.072,10.368)             0
[12/12 18:49:47   221s]       [10.368,11.664)            0
[12/12 18:49:47   221s]       [11.664,12.96)             4
[12/12 18:49:47   221s]       ----------------------------------
[12/12 18:49:47   221s]       
[12/12 18:49:47   221s]       
[12/12 18:49:47   221s]       Clock tree legalization - Top 10 Movements:
[12/12 18:49:47   221s]       ===========================================
[12/12 18:49:47   221s]       
[12/12 18:49:47   221s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/12 18:49:47   221s]       Movement (um)    Desired                Achieved               Node
[12/12 18:49:47   221s]                        location               location               
[12/12 18:49:47   221s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/12 18:49:47   221s]           12.96        (217.192,910.215)      (204.232,910.215)      ccl clock buffer, uid:Aa867 (a lib_cell buf_4) at (200.880,906.390), in power domain auto-default
[12/12 18:49:47   221s]           12.96        (781.762,751.455)      (794.722,751.455)      ccl clock buffer, uid:Aa136 (a lib_cell buf_4) at (791.370,747.630), in power domain auto-default
[12/12 18:49:47   221s]           12.96        (865.192,683.415)      (852.232,683.415)      ccl clock buffer, uid:Aa15e (a lib_cell buf_4) at (848.880,679.590), in power domain auto-default
[12/12 18:49:47   221s]           12.15        (254.452,774.135)      (266.602,774.135)      ccl clock buffer, uid:Aa869 (a lib_cell buf_4) at (263.250,770.310), in power domain auto-default
[12/12 18:49:47   221s]            7.29        (254.452,774.135)      (247.162,774.135)      ccl clock buffer, uid:Aa83e (a lib_cell buf_4) at (243.810,770.310), in power domain auto-default
[12/12 18:49:47   221s]            6.48        (802.822,1046.295)     (796.342,1046.295)     ccl clock buffer, uid:Aa143 (a lib_cell buf_4) at (792.990,1042.470), in power domain auto-default
[12/12 18:49:47   221s]            6.48        (947.812,1046.295)     (954.292,1046.295)     ccl clock buffer, uid:Aa13b (a lib_cell buf_4) at (950.940,1042.470), in power domain auto-default
[12/12 18:49:47   221s]            6.48        (1110.622,1046.295)    (1117.102,1046.295)    ccl clock buffer, uid:Aa131 (a lib_cell buf_4) at (1113.750,1042.470), in power domain auto-default
[12/12 18:49:47   221s]            6.48        (819.832,161.775)      (813.352,161.775)      ccl clock buffer, uid:Aa139 (a lib_cell buf_4) at (810.000,157.950), in power domain auto-default
[12/12 18:49:47   221s]            6.48        (1104.142,161.775)     (1110.622,161.775)     ccl clock buffer, uid:Aa138 (a lib_cell buf_4) at (1107.270,157.950), in power domain auto-default
[12/12 18:49:47   221s]       ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/12 18:49:47   221s]       
[12/12 18:49:47   221s]     Legalizing clock trees done.
[12/12 18:49:47   221s]     Clock DAG stats after 'Clustering':
[12/12 18:49:47   221s]       cell counts    : b=313, i=0, cg=0, l=1, total=314
[12/12 18:49:47   221s]       cell areas     : b=17250.181um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=17305.294um^2
[12/12 18:49:47   221s]       capacitance    : wire=8452.858fF, gate=41733.091fF, total=50185.949fF
[12/12 18:49:47   221s]       net violations : none
[12/12 18:49:47   221s]     Clock tree state after 'Clustering':
[12/12 18:49:47   221s]       clock_tree clk: worst slew is leaf(143),trunk(155),top(nil), margined worst slew is leaf(143),trunk(155),top(nil)
[12/12 18:49:47   221s]       skew_group clk: insertion delay [1014, 1203], skew 189 (wid=69 ws=31) (gid=1147 gs=193)
[12/12 18:49:47   221s]     Clock network insertion delays are now [1014ps, 1203ps] average 1114ps std.dev 36ps
[12/12 18:49:47   221s]   Clustering done.
[12/12 18:49:47   221s]   Resynthesising clock tree into netlist... 
[12/12 18:49:47   221s]   Resynthesising clock tree into netlist done.
[12/12 18:49:47   221s]   Updating congestion map to accurately time the clock tree... *info: There are 4 candidate Buffer cells
[12/12 18:49:47   221s] *info: There are 3 candidate Inverter cells
[12/12 18:49:48   221s] 
[12/12 18:49:48   221s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'Top' of instances=12350 and nets=13239 using extraction engine 'preRoute' .
[12/12 18:49:48   221s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 18:49:48   221s] Type 'man ENCEXT-3530' for more detail.
[12/12 18:49:48   221s] PreRoute RC Extraction called for design Top.
[12/12 18:49:48   221s] RC Extraction called in multi-corner(1) mode.
[12/12 18:49:48   221s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/12 18:49:48   221s] RCMode: PreRoute
[12/12 18:49:48   221s]       RC Corner Indexes            0   
[12/12 18:49:48   221s] Capacitance Scaling Factor   : 1.00000 
[12/12 18:49:48   221s] Resistance Scaling Factor    : 1.00000 
[12/12 18:49:48   221s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 18:49:48   221s] Clock Res. Scaling Factor    : 1.00000 
[12/12 18:49:48   221s] Shrink Factor                : 1.00000
[12/12 18:49:48   221s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 18:49:48   221s] Updating RC grid for preRoute extraction ...
[12/12 18:49:48   221s] Initializing multi-corner resistance tables ...
[12/12 18:49:48   221s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 747.527M)
[12/12 18:49:48   221s] 
[12/12 18:49:48   221s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/12 18:49:48   221s]   Updating congestion map to accurately time the clock tree done.
[12/12 18:49:48   221s]   Disconnecting clock tree from netlist... 
[12/12 18:49:48   221s]   Disconnecting clock tree from netlist done.
[12/12 18:49:48   222s]   Clock DAG stats After congestion update:
[12/12 18:49:48   222s]     cell counts    : b=313, i=0, cg=0, l=1, total=314
[12/12 18:49:48   222s]     cell areas     : b=17250.181um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=17305.294um^2
[12/12 18:49:48   222s]     capacitance    : wire=8463.597fF, gate=41733.091fF, total=50196.688fF
[12/12 18:49:48   222s]     net violations : none
[12/12 18:49:48   222s]   Clock tree state After congestion update:
[12/12 18:49:48   222s]     clock_tree clk: worst slew is leaf(143),trunk(155),top(nil), margined worst slew is leaf(143),trunk(155),top(nil)
[12/12 18:49:48   222s]     skew_group clk: insertion delay [1014, 1204], skew 189 (wid=69 ws=31) (gid=1147 gs=193)
[12/12 18:49:48   222s]   Clock network insertion delays are now [1014ps, 1204ps] average 1114ps std.dev 36ps
[12/12 18:49:48   222s]   Fixing clock tree slew time and max cap violations... 
[12/12 18:49:48   222s]     Fixing clock tree overload: 
[12/12 18:49:48   222s]     Fixing clock tree overload: .
[12/12 18:49:48   222s]     Fixing clock tree overload: ..
[12/12 18:49:48   222s]     Fixing clock tree overload: ...
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% 
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% .
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ..
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ...
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% 
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% .
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ..
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ...
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[12/12 18:49:48   222s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/12 18:49:48   222s]       cell counts    : b=313, i=0, cg=0, l=1, total=314
[12/12 18:49:48   222s]       cell areas     : b=17250.181um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=17305.294um^2
[12/12 18:49:48   222s]       capacitance    : wire=8463.597fF, gate=41733.091fF, total=50196.688fF
[12/12 18:49:48   222s]       net violations : none
[12/12 18:49:48   222s]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[12/12 18:49:48   222s]       clock_tree clk: worst slew is leaf(143),trunk(155),top(nil), margined worst slew is leaf(143),trunk(155),top(nil)
[12/12 18:49:48   222s]       skew_group clk: insertion delay [1014, 1204], skew 189 (wid=69 ws=31) (gid=1147 gs=193)
[12/12 18:49:48   222s]     Clock network insertion delays are now [1014ps, 1204ps] average 1114ps std.dev 36ps
[12/12 18:49:48   222s]   Fixing clock tree slew time and max cap violations done.
[12/12 18:49:48   222s]   Fixing clock tree slew time and max cap violations - detailed pass... 
[12/12 18:49:48   222s]     Fixing clock tree overload: 
[12/12 18:49:48   222s]     Fixing clock tree overload: .
[12/12 18:49:48   222s]     Fixing clock tree overload: ..
[12/12 18:49:48   222s]     Fixing clock tree overload: ...
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% 
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% .
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ..
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ...
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% 
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% .
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ..
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ...
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[12/12 18:49:48   222s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[12/12 18:49:48   222s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/12 18:49:48   222s]       cell counts    : b=313, i=0, cg=0, l=1, total=314
[12/12 18:49:48   222s]       cell areas     : b=17250.181um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=17305.294um^2
[12/12 18:49:48   222s]       capacitance    : wire=8463.597fF, gate=41733.091fF, total=50196.688fF
[12/12 18:49:48   222s]       net violations : none
[12/12 18:49:48   222s]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/12 18:49:48   222s]       clock_tree clk: worst slew is leaf(143),trunk(155),top(nil), margined worst slew is leaf(143),trunk(155),top(nil)
[12/12 18:49:48   222s]       skew_group clk: insertion delay [1014, 1204], skew 189 (wid=69 ws=31) (gid=1147 gs=193)
[12/12 18:49:48   222s]     Clock network insertion delays are now [1014ps, 1204ps] average 1114ps std.dev 36ps
[12/12 18:49:48   222s]   Fixing clock tree slew time and max cap violations - detailed pass done.
[12/12 18:49:48   222s]   Removing unnecessary root buffering... 
[12/12 18:49:48   222s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/12 18:49:48   222s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:48   222s]       cell areas     : b=17195.069um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=17250.181um^2
[12/12 18:49:48   222s]       capacitance    : wire=8461.957fF, gate=41711.174fF, total=50173.131fF
[12/12 18:49:48   222s]       net violations : none
[12/12 18:49:48   222s]     Clock tree state after 'Removing unnecessary root buffering':
[12/12 18:49:48   222s]       clock_tree clk: worst slew is leaf(143),trunk(199),top(nil), margined worst slew is leaf(143),trunk(199),top(nil)
[12/12 18:49:48   222s]       skew_group clk: insertion delay [925, 1120], skew 196 (wid=62 ws=31) (gid=1071 gs=200)
[12/12 18:49:48   222s]     Clock network insertion delays are now [925ps, 1120ps] average 1029ps std.dev 35ps
[12/12 18:49:48   222s]   Removing unnecessary root buffering done.
[12/12 18:49:48   222s]   Equalizing net lengths... 
[12/12 18:49:48   222s]     Clock DAG stats after 'Equalizing net lengths':
[12/12 18:49:48   222s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:48   222s]       cell areas     : b=17195.069um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=17250.181um^2
[12/12 18:49:48   222s]       capacitance    : wire=8461.957fF, gate=41711.174fF, total=50173.131fF
[12/12 18:49:48   222s]       net violations : none
[12/12 18:49:48   222s]     Clock tree state after 'Equalizing net lengths':
[12/12 18:49:48   222s]       clock_tree clk: worst slew is leaf(143),trunk(199),top(nil), margined worst slew is leaf(143),trunk(199),top(nil)
[12/12 18:49:48   222s]       skew_group clk: insertion delay [925, 1120], skew 196 (wid=62 ws=31) (gid=1071 gs=200)
[12/12 18:49:48   222s]     Clock network insertion delays are now [925ps, 1120ps] average 1029ps std.dev 35ps
[12/12 18:49:48   222s]   Equalizing net lengths done.
[12/12 18:49:48   222s]   Reducing insertion delay 1... 
[12/12 18:49:48   222s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/12 18:49:48   222s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:48   222s]       cell areas     : b=17195.069um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=17250.181um^2
[12/12 18:49:48   222s]       capacitance    : wire=8461.957fF, gate=41711.174fF, total=50173.131fF
[12/12 18:49:48   222s]       net violations : none
[12/12 18:49:48   222s]     Clock tree state after 'Reducing insertion delay 1':
[12/12 18:49:48   222s]       clock_tree clk: worst slew is leaf(143),trunk(199),top(nil), margined worst slew is leaf(143),trunk(199),top(nil)
[12/12 18:49:48   222s]       skew_group clk: insertion delay [925, 1120], skew 196 (wid=62 ws=31) (gid=1071 gs=200)
[12/12 18:49:48   222s]     Clock network insertion delays are now [925ps, 1120ps] average 1029ps std.dev 35ps
[12/12 18:49:48   222s]   Reducing insertion delay 1 done.
[12/12 18:49:48   222s]   Removing longest path buffering... 
[12/12 18:49:48   222s]     Clock DAG stats after removing longest path buffering:
[12/12 18:49:48   222s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:48   222s]       cell areas     : b=17195.069um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=17250.181um^2
[12/12 18:49:48   222s]       capacitance    : wire=8461.957fF, gate=41711.174fF, total=50173.131fF
[12/12 18:49:48   222s]       net violations : none
[12/12 18:49:48   222s]     Clock tree state after removing longest path buffering:
[12/12 18:49:48   222s]       clock_tree clk: worst slew is leaf(143),trunk(199),top(nil), margined worst slew is leaf(143),trunk(199),top(nil)
[12/12 18:49:48   222s]       skew_group clk: insertion delay [925, 1120], skew 196 (wid=62 ws=31) (gid=1071 gs=200)
[12/12 18:49:48   222s]     Clock network insertion delays are now [925ps, 1120ps] average 1029ps std.dev 35ps
[12/12 18:49:48   222s]     Clock DAG stats after 'Removing longest path buffering':
[12/12 18:49:48   222s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:48   222s]       cell areas     : b=17195.069um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=17250.181um^2
[12/12 18:49:48   222s]       capacitance    : wire=8461.957fF, gate=41711.174fF, total=50173.131fF
[12/12 18:49:48   222s]       net violations : none
[12/12 18:49:48   222s]     Clock tree state after 'Removing longest path buffering':
[12/12 18:49:48   222s]       clock_tree clk: worst slew is leaf(143),trunk(199),top(nil), margined worst slew is leaf(143),trunk(199),top(nil)
[12/12 18:49:48   222s]       skew_group clk: insertion delay [925, 1120], skew 196 (wid=62 ws=31) (gid=1071 gs=200)
[12/12 18:49:48   222s]     Clock network insertion delays are now [925ps, 1120ps] average 1029ps std.dev 35ps
[12/12 18:49:48   222s]   Removing longest path buffering done.
[12/12 18:49:48   222s]   Reducing insertion delay 2... 
[12/12 18:49:50   223s]     Path optimization required 382 stage delay updates 
[12/12 18:49:50   223s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/12 18:49:50   223s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:50   223s]       cell areas     : b=17195.069um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=17250.181um^2
[12/12 18:49:50   223s]       capacitance    : wire=8470.709fF, gate=41711.174fF, total=50181.883fF
[12/12 18:49:50   223s]       net violations : none
[12/12 18:49:50   223s]     Clock tree state after 'Reducing insertion delay 2':
[12/12 18:49:50   223s]       clock_tree clk: worst slew is leaf(144),trunk(199),top(nil), margined worst slew is leaf(144),trunk(199),top(nil)
[12/12 18:49:50   223s]       skew_group clk: insertion delay [925, 1100], skew 175 (wid=62 ws=31) (gid=1054 gs=183)
[12/12 18:49:50   223s]     Clock network insertion delays are now [925ps, 1100ps] average 1028ps std.dev 35ps
[12/12 18:49:50   223s]   Reducing insertion delay 2 done.
[12/12 18:49:50   223s]   Reducing clock tree power 1... 
[12/12 18:49:50   223s]     Resizing gates: 
[12/12 18:49:50   223s]     Resizing gates: .
[12/12 18:49:50   223s]     Resizing gates: ..
[12/12 18:49:50   223s]     Resizing gates: ...
[12/12 18:49:50   223s]     Resizing gates: ... 20% 
[12/12 18:49:50   223s]     Resizing gates: ... 20% .
[12/12 18:49:50   223s]     Resizing gates: ... 20% ..
[12/12 18:49:50   224s]     Resizing gates: ... 20% ...
[12/12 18:49:51   224s]     Resizing gates: ... 20% ... 40% 
[12/12 18:49:51   224s]     Resizing gates: ... 20% ... 40% .
[12/12 18:49:51   224s]     Resizing gates: ... 20% ... 40% ..
[12/12 18:49:51   224s]     Resizing gates: ... 20% ... 40% ...
[12/12 18:49:51   224s]     Resizing gates: ... 20% ... 40% ... 60% 
[12/12 18:49:51   224s]     Resizing gates: ... 20% ... 40% ... 60% .
[12/12 18:49:51   224s]     Resizing gates: ... 20% ... 40% ... 60% ..
[12/12 18:49:51   224s]     Resizing gates: ... 20% ... 40% ... 60% ...
[12/12 18:49:51   224s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[12/12 18:49:51   224s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[12/12 18:49:51   225s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[12/12 18:49:51   225s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[12/12 18:49:51   225s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[12/12 18:49:51   225s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/12 18:49:51   225s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:51   225s]       cell areas     : b=20014.987um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20070.099um^2
[12/12 18:49:51   225s]       capacitance    : wire=8491.039fF, gate=40864.457fF, total=49355.496fF
[12/12 18:49:51   225s]       net violations : none
[12/12 18:49:51   225s]     Clock tree state after 'Reducing clock tree power 1':
[12/12 18:49:51   225s]       clock_tree clk: worst slew is leaf(198),trunk(199),top(nil), margined worst slew is leaf(198),trunk(199),top(nil)
[12/12 18:49:51   225s]       skew_group clk: insertion delay [1042, 1154], skew 112 (wid=62 ws=32) (gid=1117 gs=110)
[12/12 18:49:51   225s]     Clock network insertion delays are now [1042ps, 1154ps] average 1117ps std.dev 22ps
[12/12 18:49:52   225s]   Reducing clock tree power 1 done.
[12/12 18:49:52   225s]   Reducing clock tree power 2... 
[12/12 18:49:52   225s]     Path optimization required 0 stage delay updates 
[12/12 18:49:52   225s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/12 18:49:52   225s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:52   225s]       cell areas     : b=20014.987um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20070.099um^2
[12/12 18:49:52   225s]       capacitance    : wire=8491.039fF, gate=40864.457fF, total=49355.496fF
[12/12 18:49:52   225s]       net violations : none
[12/12 18:49:52   225s]     Clock tree state after 'Reducing clock tree power 2':
[12/12 18:49:52   225s]       clock_tree clk: worst slew is leaf(198),trunk(199),top(nil), margined worst slew is leaf(198),trunk(199),top(nil)
[12/12 18:49:52   225s]       skew_group clk: insertion delay [1042, 1154], skew 112 (wid=62 ws=32) (gid=1117 gs=110)
[12/12 18:49:52   225s]     Clock network insertion delays are now [1042ps, 1154ps] average 1117ps std.dev 22ps
[12/12 18:49:52   225s]   Reducing clock tree power 2 done.
[12/12 18:49:52   225s]   Approximately balancing fragments step... 
[12/12 18:49:52   225s]     Resolving skew group constraints... 
[12/12 18:49:52   225s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
[12/12 18:49:52   225s]     Resolving skew group constraints done.
[12/12 18:49:52   225s]     Approximately balancing fragments... 
[12/12 18:49:52   225s]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[12/12 18:49:52   225s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/12 18:49:52   225s]           cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:52   225s]           cell areas     : b=20014.987um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20070.099um^2
[12/12 18:49:52   225s]           capacitance    : wire=8491.039fF, gate=40864.457fF, total=49355.496fF
[12/12 18:49:52   225s]           net violations : none
[12/12 18:49:52   225s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/12 18:49:52   225s]     Approximately balancing fragments done.
[12/12 18:49:52   225s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/12 18:49:52   225s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:52   225s]       cell areas     : b=20014.987um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20070.099um^2
[12/12 18:49:52   225s]       capacitance    : wire=8491.039fF, gate=40864.457fF, total=49355.496fF
[12/12 18:49:52   225s]       net violations : none
[12/12 18:49:52   225s]     Clock tree state after 'Approximately balancing fragments step':
[12/12 18:49:52   225s]       clock_tree clk: worst slew is leaf(198),trunk(199),top(nil), margined worst slew is leaf(198),trunk(199),top(nil)
[12/12 18:49:52   225s]     Clock network insertion delays are now [1042ps, 1154ps] average 1117ps std.dev 22ps
[12/12 18:49:52   225s]   Approximately balancing fragments step done.
[12/12 18:49:52   225s]   Clock DAG stats after Approximately balancing fragments:
[12/12 18:49:52   225s]     cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:52   225s]     cell areas     : b=20014.987um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20070.099um^2
[12/12 18:49:52   225s]     capacitance    : wire=8491.039fF, gate=40864.457fF, total=49355.496fF
[12/12 18:49:52   225s]     net violations : none
[12/12 18:49:52   225s]   Clock tree state after Approximately balancing fragments:
[12/12 18:49:52   225s]     clock_tree clk: worst slew is leaf(198),trunk(199),top(nil), margined worst slew is leaf(198),trunk(199),top(nil)
[12/12 18:49:52   225s]     skew_group clk: insertion delay [1042, 1154], skew 112 (wid=62 ws=32) (gid=1117 gs=110)
[12/12 18:49:52   225s]   Clock network insertion delays are now [1042ps, 1154ps] average 1117ps std.dev 22ps
[12/12 18:49:52   225s]   Improving fragments clock skew... 
[12/12 18:49:52   225s]     Clock DAG stats after 'Improving fragments clock skew':
[12/12 18:49:52   225s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:52   225s]       cell areas     : b=20014.987um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20070.099um^2
[12/12 18:49:52   225s]       capacitance    : wire=8491.039fF, gate=40864.457fF, total=49355.496fF
[12/12 18:49:52   225s]       net violations : none
[12/12 18:49:52   225s]     Clock tree state after 'Improving fragments clock skew':
[12/12 18:49:52   225s]       clock_tree clk: worst slew is leaf(198),trunk(199),top(nil), margined worst slew is leaf(198),trunk(199),top(nil)
[12/12 18:49:52   225s]       skew_group clk: insertion delay [1042, 1154], skew 112 (wid=62 ws=32) (gid=1117 gs=110)
[12/12 18:49:52   225s]     Clock network insertion delays are now [1042ps, 1154ps] average 1117ps std.dev 22ps
[12/12 18:49:52   225s]   Improving fragments clock skew done.
[12/12 18:49:52   225s]   Approximately balancing step... 
[12/12 18:49:52   225s]     Resolving skew group constraints... 
[12/12 18:49:52   225s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
[12/12 18:49:52   225s]     Resolving skew group constraints done.
[12/12 18:49:52   225s]     Approximately balancing... 
[12/12 18:49:52   225s]       Approximately balancing, wire and cell delays, iteration 1... 
[12/12 18:49:52   225s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/12 18:49:52   225s]           cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:52   225s]           cell areas     : b=20014.987um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20070.099um^2
[12/12 18:49:52   225s]           capacitance    : wire=8491.039fF, gate=40864.457fF, total=49355.496fF
[12/12 18:49:52   225s]           net violations : none
[12/12 18:49:52   225s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/12 18:49:52   225s]     Approximately balancing done.
[12/12 18:49:52   225s]     Clock DAG stats after 'Approximately balancing step':
[12/12 18:49:52   225s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:52   225s]       cell areas     : b=20014.987um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20070.099um^2
[12/12 18:49:52   225s]       capacitance    : wire=8491.039fF, gate=40864.457fF, total=49355.496fF
[12/12 18:49:52   225s]       net violations : none
[12/12 18:49:52   225s]     Clock tree state after 'Approximately balancing step':
[12/12 18:49:52   225s]       clock_tree clk: worst slew is leaf(198),trunk(199),top(nil), margined worst slew is leaf(198),trunk(199),top(nil)
[12/12 18:49:52   225s]       skew_group clk: insertion delay [1042, 1154], skew 112 (wid=62 ws=32) (gid=1117 gs=110)
[12/12 18:49:52   225s]     Clock network insertion delays are now [1042ps, 1154ps] average 1117ps std.dev 22ps
[12/12 18:49:52   225s]   Approximately balancing step done.
[12/12 18:49:52   225s]   Fixing clock tree overload... 
[12/12 18:49:52   225s]     Fixing clock tree overload: 
[12/12 18:49:52   225s]     Fixing clock tree overload: .
[12/12 18:49:52   225s]     Fixing clock tree overload: ..
[12/12 18:49:52   225s]     Fixing clock tree overload: ...
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% 
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% .
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ..
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ...
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ... 40% 
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ... 40% .
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ... 40% ..
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ... 40% ...
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[12/12 18:49:52   225s]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[12/12 18:49:52   225s]     Clock DAG stats after 'Fixing clock tree overload':
[12/12 18:49:52   225s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:52   225s]       cell areas     : b=20014.987um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20070.099um^2
[12/12 18:49:52   225s]       capacitance    : wire=8491.039fF, gate=40864.457fF, total=49355.496fF
[12/12 18:49:52   225s]       net violations : none
[12/12 18:49:52   225s]     Clock tree state after 'Fixing clock tree overload':
[12/12 18:49:52   225s]       clock_tree clk: worst slew is leaf(198),trunk(199),top(nil), margined worst slew is leaf(198),trunk(199),top(nil)
[12/12 18:49:52   225s]       skew_group clk: insertion delay [1042, 1154], skew 112 (wid=62 ws=32) (gid=1117 gs=110)
[12/12 18:49:52   225s]     Clock network insertion delays are now [1042ps, 1154ps] average 1117ps std.dev 22ps
[12/12 18:49:52   225s]   Fixing clock tree overload done.
[12/12 18:49:52   225s]   Approximately balancing paths... 
[12/12 18:49:52   225s]     Added 0 buffers.
[12/12 18:49:52   225s]     Clock DAG stats after 'Approximately balancing paths':
[12/12 18:49:52   225s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:52   225s]       cell areas     : b=20014.987um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20070.099um^2
[12/12 18:49:52   225s]       capacitance    : wire=8491.039fF, gate=40864.457fF, total=49355.496fF
[12/12 18:49:52   225s]       net violations : none
[12/12 18:49:52   225s]     Clock tree state after 'Approximately balancing paths':
[12/12 18:49:52   225s]       clock_tree clk: worst slew is leaf(198),trunk(199),top(nil), margined worst slew is leaf(198),trunk(199),top(nil)
[12/12 18:49:52   225s]       skew_group clk: insertion delay [1042, 1154], skew 112 (wid=62 ws=32) (gid=1117 gs=110)
[12/12 18:49:52   225s]     Clock network insertion delays are now [1042ps, 1154ps] average 1117ps std.dev 22ps
[12/12 18:49:52   225s]   Approximately balancing paths done.
[12/12 18:49:52   225s]   Resynthesising clock tree into netlist... 
[12/12 18:49:52   225s]   Resynthesising clock tree into netlist done.
[12/12 18:49:52   225s]   Updating congestion map to accurately time the clock tree... 
[12/12 18:49:53   226s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'Top' of instances=12349 and nets=13238 using extraction engine 'preRoute' .
[12/12 18:49:53   226s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 18:49:53   226s] Type 'man ENCEXT-3530' for more detail.
[12/12 18:49:53   226s] PreRoute RC Extraction called for design Top.
[12/12 18:49:53   226s] RC Extraction called in multi-corner(1) mode.
[12/12 18:49:53   226s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/12 18:49:53   226s] RCMode: PreRoute
[12/12 18:49:53   226s]       RC Corner Indexes            0   
[12/12 18:49:53   226s] Capacitance Scaling Factor   : 1.00000 
[12/12 18:49:53   226s] Resistance Scaling Factor    : 1.00000 
[12/12 18:49:53   226s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 18:49:53   226s] Clock Res. Scaling Factor    : 1.00000 
[12/12 18:49:53   226s] Shrink Factor                : 1.00000
[12/12 18:49:53   226s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 18:49:53   226s] Updating RC grid for preRoute extraction ...
[12/12 18:49:53   226s] Initializing multi-corner resistance tables ...
[12/12 18:49:53   226s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 747.531M)
[12/12 18:49:53   226s] 
[12/12 18:49:53   226s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/12 18:49:53   226s]   Updating congestion map to accurately time the clock tree done.
[12/12 18:49:53   226s]   Disconnecting clock tree from netlist... 
[12/12 18:49:53   226s]   Disconnecting clock tree from netlist done.
[12/12 18:49:53   226s]   Clock DAG stats After congestion update:
[12/12 18:49:53   226s]     cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:53   226s]     cell areas     : b=20014.987um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20070.099um^2
[12/12 18:49:53   226s]     capacitance    : wire=8491.166fF, gate=40864.457fF, total=49355.623fF
[12/12 18:49:53   226s]     net violations : none
[12/12 18:49:53   226s]   Clock tree state After congestion update:
[12/12 18:49:53   226s]     clock_tree clk: worst slew is leaf(198),trunk(199),top(nil), margined worst slew is leaf(198),trunk(199),top(nil)
[12/12 18:49:53   226s]     skew_group clk: insertion delay [1042, 1154], skew 112 (wid=62 ws=32) (gid=1117 gs=110)
[12/12 18:49:53   226s]   Clock network insertion delays are now [1042ps, 1154ps] average 1117ps std.dev 22ps
[12/12 18:49:53   226s]   Improving clock skew... 
[12/12 18:49:53   226s]     Clock DAG stats after 'Improving clock skew':
[12/12 18:49:53   226s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:53   226s]       cell areas     : b=20014.987um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20070.099um^2
[12/12 18:49:53   226s]       capacitance    : wire=8491.166fF, gate=40864.457fF, total=49355.623fF
[12/12 18:49:53   226s]       net violations : none
[12/12 18:49:53   226s]     Clock tree state after 'Improving clock skew':
[12/12 18:49:53   226s]       clock_tree clk: worst slew is leaf(198),trunk(199),top(nil), margined worst slew is leaf(198),trunk(199),top(nil)
[12/12 18:49:53   226s]       skew_group clk: insertion delay [1042, 1154], skew 112 (wid=62 ws=32) (gid=1117 gs=110)
[12/12 18:49:53   226s]     Clock network insertion delays are now [1042ps, 1154ps] average 1117ps std.dev 22ps
[12/12 18:49:53   226s]   Improving clock skew done.
[12/12 18:49:53   226s]   Reducing clock tree power 3... 
[12/12 18:49:53   226s]     Initial gate capacitance is (rise=40864.457fF fall=40864.457fF).
[12/12 18:49:53   226s]     Resizing gates: 
[12/12 18:49:53   226s]     Resizing gates: .
[12/12 18:49:53   226s]     Resizing gates: ..
[12/12 18:49:53   226s]     Resizing gates: ...
[12/12 18:49:53   226s]     Resizing gates: ... 20% 
[12/12 18:49:53   226s]     Resizing gates: ... 20% .
[12/12 18:49:53   226s]     Resizing gates: ... 20% ..
[12/12 18:49:53   226s]     Resizing gates: ... 20% ...
[12/12 18:49:53   226s]     Resizing gates: ... 20% ... 40% 
[12/12 18:49:53   226s]     Resizing gates: ... 20% ... 40% .
[12/12 18:49:53   226s]     Resizing gates: ... 20% ... 40% ..
[12/12 18:49:53   226s]     Resizing gates: ... 20% ... 40% ...
[12/12 18:49:53   226s]     Resizing gates: ... 20% ... 40% ... 60% 
[12/12 18:49:53   226s]     Resizing gates: ... 20% ... 40% ... 60% .
[12/12 18:49:53   226s]     Resizing gates: ... 20% ... 40% ... 60% ..
[12/12 18:49:53   227s]     Resizing gates: ... 20% ... 40% ... 60% ...
[12/12 18:49:54   227s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[12/12 18:49:54   227s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[12/12 18:49:54   227s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[12/12 18:49:54   227s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[12/12 18:49:54   227s]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[12/12 18:49:54   227s]     Stopping in iteration 1: unable to make further power recovery in this step.
[12/12 18:49:54   227s]     Iteration 1: gate capacitance is (rise=40758.347fF fall=40758.347fF).
[12/12 18:49:54   227s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/12 18:49:54   227s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:54   227s]       cell areas     : b=20308.919um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20364.032um^2
[12/12 18:49:54   227s]       capacitance    : wire=8494.737fF, gate=40758.347fF, total=49253.084fF
[12/12 18:49:54   227s]       net violations : none
[12/12 18:49:54   227s]     Clock tree state after 'Reducing clock tree power 3':
[12/12 18:49:54   227s]       clock_tree clk: worst slew is leaf(198),trunk(199),top(nil), margined worst slew is leaf(198),trunk(199),top(nil)
[12/12 18:49:54   227s]       skew_group clk: insertion delay [1048, 1154], skew 106 (wid=62 ws=32) (gid=1118 gs=119)
[12/12 18:49:54   227s]     Clock network insertion delays are now [1048ps, 1154ps] average 1122ps std.dev 21ps
[12/12 18:49:54   227s]   Reducing clock tree power 3 done.
[12/12 18:49:54   227s]   Improving insertion delay... 
[12/12 18:49:54   227s]     Clock DAG stats after improving insertion delay:
[12/12 18:49:54   227s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:54   227s]       cell areas     : b=20308.919um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20364.032um^2
[12/12 18:49:54   227s]       capacitance    : wire=8494.737fF, gate=40758.347fF, total=49253.084fF
[12/12 18:49:54   227s]       net violations : none
[12/12 18:49:54   227s]     Clock tree state after improving insertion delay:
[12/12 18:49:54   227s]       clock_tree clk: worst slew is leaf(198),trunk(199),top(nil), margined worst slew is leaf(198),trunk(199),top(nil)
[12/12 18:49:54   227s]       skew_group clk: insertion delay [1048, 1154], skew 106 (wid=62 ws=32) (gid=1118 gs=119)
[12/12 18:49:54   227s]     Clock network insertion delays are now [1048ps, 1154ps] average 1122ps std.dev 21ps
[12/12 18:49:54   227s]     Clock DAG stats after 'Improving insertion delay':
[12/12 18:49:54   227s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:49:54   227s]       cell areas     : b=20308.919um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20364.032um^2
[12/12 18:49:54   227s]       capacitance    : wire=8494.737fF, gate=40758.347fF, total=49253.084fF
[12/12 18:49:54   227s]       net violations : none
[12/12 18:49:54   227s]     Clock tree state after 'Improving insertion delay':
[12/12 18:49:54   227s]       clock_tree clk: worst slew is leaf(198),trunk(199),top(nil), margined worst slew is leaf(198),trunk(199),top(nil)
[12/12 18:49:54   227s]       skew_group clk: insertion delay [1048, 1154], skew 106 (wid=62 ws=32) (gid=1118 gs=119)
[12/12 18:49:54   227s]     Clock network insertion delays are now [1048ps, 1154ps] average 1122ps std.dev 21ps
[12/12 18:49:54   227s]   Improving insertion delay done.
[12/12 18:49:54   227s]   Total capacitance is (rise=49253.084fF fall=49253.084fF), of which (rise=8494.737fF fall=8494.737fF) is wire, and (rise=40758.347fF fall=40758.347fF) is gate.
[12/12 18:49:54   227s]   Legalizer releasing space for clock trees... 
[12/12 18:49:54   227s]   Legalizer releasing space for clock trees done.
[12/12 18:49:54   227s]   Updating netlist... 
[12/12 18:49:54   227s] *
[12/12 18:49:54   227s] * Starting clock placement refinement...
[12/12 18:49:54   227s] *
[12/12 18:49:54   227s] * First pass: Refine non-clock instances...
[12/12 18:49:54   227s] *
[12/12 18:49:54   227s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:49:54   227s] *** Starting refinePlace (0:03:47 mem=747.5M) ***
[12/12 18:49:54   227s] Total net length = 6.430e+05 (2.895e+05 3.535e+05) (ext = 2.364e+04)
[12/12 18:49:54   227s] Starting refinePlace ...
[12/12 18:49:54   227s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:49:54   227s]   Spread Effort: high, pre-route mode, useDDP on.
[12/12 18:49:54   227s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=747.0MB) @(0:03:47 - 0:03:47).
[12/12 18:49:54   227s] Move report: preRPlace moves 213 insts, mean move: 5.69 um, max move: 42.12 um
[12/12 18:49:54   227s] 	Max move on inst (U12932): (1133.19, 509.49) --> (1102.41, 520.83)
[12/12 18:49:54   227s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: mux2_1
[12/12 18:49:54   227s] wireLenOptFixPriorityInst 0 inst fixed
[12/12 18:49:54   228s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:49:54   228s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:00.0, mem=747.0MB) @(0:03:47 - 0:03:48).
[12/12 18:49:54   228s] Move report: Detail placement moves 213 insts, mean move: 5.69 um, max move: 42.12 um
[12/12 18:49:54   228s] 	Max move on inst (U12932): (1133.19, 509.49) --> (1102.41, 520.83)
[12/12 18:49:54   228s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 747.0MB
[12/12 18:49:54   228s] Statistics of distance of Instance movement in refine placement:
[12/12 18:49:54   228s]   maximum (X+Y) =        42.12 um
[12/12 18:49:54   228s]   inst (U12932) with max move: (1133.19, 509.49) -> (1102.41, 520.83)
[12/12 18:49:54   228s]   mean    (X+Y) =         5.69 um
[12/12 18:49:54   228s] Summary Report:
[12/12 18:49:54   228s] Instances move: 213 (out of 9676 movable)
[12/12 18:49:54   228s] Mean displacement: 5.69 um
[12/12 18:49:54   228s] Max displacement: 42.12 um (Instance: U12932) (1133.19, 509.49) -> (1102.41, 520.83)
[12/12 18:49:54   228s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: mux2_1
[12/12 18:49:54   228s] Total instances moved : 213
[12/12 18:49:54   228s] Total net length = 6.430e+05 (2.895e+05 3.535e+05) (ext = 2.364e+04)
[12/12 18:49:54   228s] Runtime: CPU: 0:00:01.0 REAL: 0:00:00.0 MEM: 747.0MB
[12/12 18:49:54   228s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:00.0, mem=747.0MB) @(0:03:47 - 0:03:48).
[12/12 18:49:54   228s] *** Finished refinePlace (0:03:48 mem=747.0M) ***
[12/12 18:49:54   228s] *
[12/12 18:49:54   228s] * Second pass: Refine clock instances...
[12/12 18:49:54   228s] *
[12/12 18:49:54   228s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:49:54   228s] *** Starting refinePlace (0:03:48 mem=747.0M) ***
[12/12 18:49:54   228s] Total net length = 6.446e+05 (2.903e+05 3.543e+05) (ext = 2.365e+04)
[12/12 18:49:54   228s] Starting refinePlace ...
[12/12 18:49:54   228s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:49:54   228s]   Spread Effort: high, pre-route mode, useDDP on.
[12/12 18:49:54   228s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=747.0MB) @(0:03:48 - 0:03:48).
[12/12 18:49:54   228s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:49:54   228s] wireLenOptFixPriorityInst 2360 inst fixed
[12/12 18:49:54   228s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:49:54   228s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=747.0MB) @(0:03:48 - 0:03:48).
[12/12 18:49:54   228s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:49:54   228s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 747.0MB
[12/12 18:49:54   228s] Statistics of distance of Instance movement in refine placement:
[12/12 18:49:54   228s]   maximum (X+Y) =         0.00 um
[12/12 18:49:54   228s]   mean    (X+Y) =         0.00 um
[12/12 18:49:54   228s] Summary Report:
[12/12 18:49:54   228s] Instances move: 0 (out of 12349 movable)
[12/12 18:49:54   228s] Mean displacement: 0.00 um
[12/12 18:49:54   228s] Max displacement: 0.00 um 
[12/12 18:49:54   228s] Total instances moved : 0
[12/12 18:49:54   228s] Total net length = 6.446e+05 (2.903e+05 3.543e+05) (ext = 2.365e+04)
[12/12 18:49:54   228s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 747.0MB
[12/12 18:49:54   228s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=747.0MB) @(0:03:48 - 0:03:48).
[12/12 18:49:54   228s] *** Finished refinePlace (0:03:48 mem=747.0M) ***
[12/12 18:49:54   228s] *
[12/12 18:49:54   228s] * No clock instances moved during refinement.
[12/12 18:49:54   228s] *
[12/12 18:49:54   228s] * Finished with clock placment refinement.
[12/12 18:49:54   228s] *
[12/12 18:49:55   228s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:49:55   228s] 
[12/12 18:49:55   228s] CCOPT: Starting clock implementation routing.
[12/12 18:49:55   228s] Net route status summary:
[12/12 18:49:55   228s]   Clock:       314 (unrouted=314, trialRouted=0, routed=0, fixed=0)
[12/12 18:49:55   228s]   Non-clock: 12924 (unrouted=89, trialRouted=12835, routed=0, fixed=0)
[12/12 18:49:55   228s] 
[12/12 18:49:55   228s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'Top' of instances=12349 and nets=13238 using extraction engine 'preRoute' .
[12/12 18:49:55   228s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 18:49:55   228s] Type 'man ENCEXT-3530' for more detail.
[12/12 18:49:55   228s] PreRoute RC Extraction called for design Top.
[12/12 18:49:55   228s] RC Extraction called in multi-corner(1) mode.
[12/12 18:49:55   228s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/12 18:49:55   228s] RCMode: PreRoute
[12/12 18:49:55   228s]       RC Corner Indexes            0   
[12/12 18:49:55   228s] Capacitance Scaling Factor   : 1.00000 
[12/12 18:49:55   228s] Resistance Scaling Factor    : 1.00000 
[12/12 18:49:55   228s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 18:49:55   228s] Clock Res. Scaling Factor    : 1.00000 
[12/12 18:49:55   228s] Shrink Factor                : 1.00000
[12/12 18:49:55   228s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 18:49:55   228s] Updating RC grid for preRoute extraction ...
[12/12 18:49:55   228s] Initializing multi-corner resistance tables ...
[12/12 18:49:55   228s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 750.594M)
[12/12 18:49:55   228s] 
[12/12 18:49:55   228s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/12 18:49:55   228s] 
[12/12 18:49:55   228s] CCOPT: Preparing to route 314 clock nets with NanoRoute.
[12/12 18:49:55   228s]   All net are default rule.
[12/12 18:49:55   228s]   Removed pre-existing routes for 314 nets.
[12/12 18:49:55   228s]   Preferred NanoRoute mode settings: Current
[12/12 18:49:55   228s] 
[12/12 18:49:55   228s]   drouteAutoStop = "false"
[12/12 18:49:55   228s]   drouteEndIteration = "20"
[12/12 18:49:55   228s]   drouteExpDeterministicMultiThread = "true"
[12/12 18:49:55   228s]   drouteStartIteration = "0"
[12/12 18:49:55   228s]   envHonorGlobalRoute = "false"
[12/12 18:49:55   228s]   grouteExpUseNanoRoute2 = "false"
[12/12 18:49:55   228s]   routeAllowPinAsFeedthrough = "false"
[12/12 18:49:55   228s]   routeExpDeterministicMultiThread = "true"
[12/12 18:49:55   228s]   routeSelectedNetOnly = "true"
[12/12 18:49:55   228s]   routeWithEco = "true"
[12/12 18:49:55   228s]   routeWithSiDriven = "false"
[12/12 18:49:55   228s]   routeWithTimingDriven = "false"
[12/12 18:49:55   228s] 
[12/12 18:49:55   228s] globalDetailRoute
[12/12 18:49:55   228s] 
[12/12 18:49:55   228s] #setNanoRouteMode -drouteAutoStop false
[12/12 18:49:55   228s] #setNanoRouteMode -drouteEndIteration 20
[12/12 18:49:55   228s] #setNanoRouteMode -drouteStartIteration 0
[12/12 18:49:55   228s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[12/12 18:49:55   228s] #setNanoRouteMode -routeSelectedNetOnly true
[12/12 18:49:55   228s] #setNanoRouteMode -routeWithEco true
[12/12 18:49:55   228s] #setNanoRouteMode -routeWithSiDriven false
[12/12 18:49:55   228s] #setNanoRouteMode -routeWithTimingDriven false
[12/12 18:49:55   228s] #Start globalDetailRoute on Tue Dec 12 18:49:55 2017
[12/12 18:49:55   228s] #
[12/12 18:49:55   228s] ### Ignoring a total of 8 master slice layers:
[12/12 18:49:55   228s] ###  glass pad sblock text res_id cap_id metalcap nodrc
[12/12 18:49:55   228s] #WARNING (NRDB-976) The TRACK STEP 1.2150 for preferred direction tracks is smaller than the PITCH 1.6200 for LAYER metal6. This will cause routability problems for NanoRoute.
[12/12 18:49:55   228s] #NanoRoute Version v14.23-s028 NR150319-1745/14_23-UB
[12/12 18:49:55   228s] #Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
[12/12 18:49:55   228s] #Start routing data preparation.
[12/12 18:49:55   228s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.270.
[12/12 18:49:55   228s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.270.
[12/12 18:49:55   228s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.270.
[12/12 18:49:55   228s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.270.
[12/12 18:49:55   228s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.270.
[12/12 18:49:55   228s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.270.
[12/12 18:49:55   228s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.270.
[12/12 18:49:55   228s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.270.
[12/12 18:49:55   228s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.270.
[12/12 18:49:55   228s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.270.
[12/12 18:49:55   228s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.270.
[12/12 18:49:55   228s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.270.
[12/12 18:49:55   228s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.270.
[12/12 18:49:55   228s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.360.
[12/12 18:49:55   228s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.270.
[12/12 18:49:55   228s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.360.
[12/12 18:49:55   228s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.360.
[12/12 18:49:55   228s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.450.
[12/12 18:49:55   228s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.360.
[12/12 18:49:55   228s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.450.
[12/12 18:49:55   228s] #Minimum voltage of a net in the design = 0.000.
[12/12 18:49:55   228s] #Maximum voltage of a net in the design = 1.800.
[12/12 18:49:55   228s] #Voltage range [0.000 - 0.000] has 1 net.
[12/12 18:49:55   228s] #Voltage range [1.800 - 1.800] has 1 net.
[12/12 18:49:55   228s] #Voltage range [0.000 - 1.800] has 13236 nets.
[12/12 18:49:55   228s] # metal1       H   Track-Pitch = 0.810    Line-2-Via Pitch = 0.630
[12/12 18:49:55   228s] # metal2       V   Track-Pitch = 0.810    Line-2-Via Pitch = 0.720
[12/12 18:49:55   228s] # metal3       H   Track-Pitch = 0.810    Line-2-Via Pitch = 0.720
[12/12 18:49:55   228s] # metal4       V   Track-Pitch = 0.810    Line-2-Via Pitch = 0.720
[12/12 18:49:55   228s] # metal5       H   Track-Pitch = 0.810    Line-2-Via Pitch = 0.765
[12/12 18:49:55   228s] # metal6       V   Track-Pitch = 1.215    Line-2-Via Pitch = 1.080
[12/12 18:49:55   228s] #Regenerating Ggrids automatically.
[12/12 18:49:55   228s] #Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.810.
[12/12 18:49:55   228s] #Using automatically generated G-grids.
[12/12 18:49:55   228s] #Done routing data preparation.
[12/12 18:49:55   228s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 770.71 (MB), peak = 770.72 (MB)
[12/12 18:49:55   228s] #Merging special wires...
[12/12 18:49:55   228s] #reading routing guides ......
[12/12 18:49:55   228s] #Number of eco nets is 0
[12/12 18:49:55   228s] #
[12/12 18:49:55   228s] #Start data preparation...
[12/12 18:49:55   228s] #
[12/12 18:49:55   228s] #Data preparation is done on Tue Dec 12 18:49:55 2017
[12/12 18:49:55   228s] #
[12/12 18:49:55   228s] #Analyzing routing resource...
[12/12 18:49:55   229s] #Routing resource analysis is done on Tue Dec 12 18:49:55 2017
[12/12 18:49:55   229s] #
[12/12 18:49:55   229s] #  Resource Analysis:
[12/12 18:49:55   229s] #
[12/12 18:49:55   229s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/12 18:49:55   229s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/12 18:49:55   229s] #  --------------------------------------------------------------
[12/12 18:49:55   229s] #  Metal 1        H        1523           0       10404    82.37%
[12/12 18:49:55   229s] #  Metal 2        V        1525           0       10404     3.09%
[12/12 18:49:55   229s] #  Metal 3        H        1523           0       10404     0.00%
[12/12 18:49:55   229s] #  Metal 4        V        1525           0       10404     0.00%
[12/12 18:49:55   229s] #  Metal 5        H        1523           0       10404     0.00%
[12/12 18:49:55   229s] #  Metal 6        V        1017           0       10404     0.00%
[12/12 18:49:55   229s] #  --------------------------------------------------------------
[12/12 18:49:55   229s] #  Total                   8636       0.00%  62424    14.24%
[12/12 18:49:55   229s] #
[12/12 18:49:55   229s] #  314 nets (2.37%) with 1 preferred extra spacing.
[12/12 18:49:55   229s] #
[12/12 18:49:55   229s] #
[12/12 18:49:55   229s] #Routing guide is on.
[12/12 18:49:55   229s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 771.12 (MB), peak = 771.16 (MB)
[12/12 18:49:55   229s] #
[12/12 18:49:55   229s] #start global routing iteration 1...
[12/12 18:49:56   229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 771.46 (MB), peak = 771.48 (MB)
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #start global routing iteration 2...
[12/12 18:49:56   229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 771.48 (MB), peak = 771.52 (MB)
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #Total number of trivial nets (e.g. < 2 pins) = 89 (skipped).
[12/12 18:49:56   229s] #Total number of selected nets for routing = 314.
[12/12 18:49:56   229s] #Total number of unselected nets (but routable) for routing = 12835 (skipped).
[12/12 18:49:56   229s] #Total number of nets in the design = 13238.
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #12835 skipped nets do not have any wires.
[12/12 18:49:56   229s] #314 routable nets have only global wires.
[12/12 18:49:56   229s] #314 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #Routed net constraints summary:
[12/12 18:49:56   229s] #------------------------------------------------
[12/12 18:49:56   229s] #        Rules   Pref Extra Space   Unconstrained  
[12/12 18:49:56   229s] #------------------------------------------------
[12/12 18:49:56   229s] #      Default                314               0  
[12/12 18:49:56   229s] #------------------------------------------------
[12/12 18:49:56   229s] #        Total                314               0  
[12/12 18:49:56   229s] #------------------------------------------------
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #Routing constraints summary of the whole design:
[12/12 18:49:56   229s] #------------------------------------------------
[12/12 18:49:56   229s] #        Rules   Pref Extra Space   Unconstrained  
[12/12 18:49:56   229s] #------------------------------------------------
[12/12 18:49:56   229s] #      Default                314           12835  
[12/12 18:49:56   229s] #------------------------------------------------
[12/12 18:49:56   229s] #        Total                314           12835  
[12/12 18:49:56   229s] #------------------------------------------------
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #                 OverCon       OverCon       OverCon          
[12/12 18:49:56   229s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/12 18:49:56   229s] #     Layer           (1)           (2)           (3)   OverCon
[12/12 18:49:56   229s] #  ------------------------------------------------------------
[12/12 18:49:56   229s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/12 18:49:56   229s] #   Metal 2    283(2.72%)     33(0.32%)      1(0.01%)   (3.05%)
[12/12 18:49:56   229s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/12 18:49:56   229s] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/12 18:49:56   229s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/12 18:49:56   229s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/12 18:49:56   229s] #  ------------------------------------------------------------
[12/12 18:49:56   229s] #     Total    283(0.49%)     33(0.06%)      1(0.00%)   (0.55%)
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #Complete Global Routing.
[12/12 18:49:56   229s] #Total number of nets with non-default rule or having extra spacing = 314
[12/12 18:49:56   229s] #Total wire length = 65744 um.
[12/12 18:49:56   229s] #Total half perimeter of net bounding box = 45382 um.
[12/12 18:49:56   229s] #Total wire length on LAYER metal1 = 12 um.
[12/12 18:49:56   229s] #Total wire length on LAYER metal2 = 146 um.
[12/12 18:49:56   229s] #Total wire length on LAYER metal3 = 38455 um.
[12/12 18:49:56   229s] #Total wire length on LAYER metal4 = 27131 um.
[12/12 18:49:56   229s] #Total wire length on LAYER metal5 = 0 um.
[12/12 18:49:56   229s] #Total wire length on LAYER metal6 = 0 um.
[12/12 18:49:56   229s] #Total number of vias = 7793
[12/12 18:49:56   229s] #Up-Via Summary (total 7793):
[12/12 18:49:56   229s] #           
[12/12 18:49:56   229s] #-----------------------
[12/12 18:49:56   229s] #  Metal 1         2986
[12/12 18:49:56   229s] #  Metal 2         2804
[12/12 18:49:56   229s] #  Metal 3         2003
[12/12 18:49:56   229s] #-----------------------
[12/12 18:49:56   229s] #                  7793 
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #Total number of involved priority nets 314
[12/12 18:49:56   229s] #Maximum src to sink distance for priority net 684.2
[12/12 18:49:56   229s] #Average of max src_to_sink distance for priority net 129.6
[12/12 18:49:56   229s] #Average of ave src_to_sink distance for priority net 81.6
[12/12 18:49:56   229s] #Max overcon = 3 tracks.
[12/12 18:49:56   229s] #Total overcon = 0.55%.
[12/12 18:49:56   229s] #Worst layer Gcell overcon rate = 0.00%.
[12/12 18:49:56   229s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 771.57 (MB), peak = 771.57 (MB)
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #Start data preparation for track assignment...
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #Data preparation is done on Tue Dec 12 18:49:56 2017
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 771.61 (MB), peak = 771.61 (MB)
[12/12 18:49:56   229s] #Start Track Assignment.
[12/12 18:49:56   229s] #Done with 1954 horizontal wires in 1 hboxes and 1480 vertical wires in 1 hboxes.
[12/12 18:49:56   229s] #Done with 61 horizontal wires in 1 hboxes and 13 vertical wires in 1 hboxes.
[12/12 18:49:56   229s] #Complete Track Assignment.
[12/12 18:49:56   229s] #Total number of nets with non-default rule or having extra spacing = 314
[12/12 18:49:56   229s] #Total wire length = 63152 um.
[12/12 18:49:56   229s] #Total half perimeter of net bounding box = 45382 um.
[12/12 18:49:56   229s] #Total wire length on LAYER metal1 = 12 um.
[12/12 18:49:56   229s] #Total wire length on LAYER metal2 = 130 um.
[12/12 18:49:56   229s] #Total wire length on LAYER metal3 = 36921 um.
[12/12 18:49:56   229s] #Total wire length on LAYER metal4 = 26088 um.
[12/12 18:49:56   229s] #Total wire length on LAYER metal5 = 0 um.
[12/12 18:49:56   229s] #Total wire length on LAYER metal6 = 0 um.
[12/12 18:49:56   229s] #Total number of vias = 7793
[12/12 18:49:56   229s] #Up-Via Summary (total 7793):
[12/12 18:49:56   229s] #           
[12/12 18:49:56   229s] #-----------------------
[12/12 18:49:56   229s] #  Metal 1         2986
[12/12 18:49:56   229s] #  Metal 2         2804
[12/12 18:49:56   229s] #  Metal 3         2003
[12/12 18:49:56   229s] #-----------------------
[12/12 18:49:56   229s] #                  7793 
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 761.67 (MB), peak = 771.71 (MB)
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #Cpu time = 00:00:01
[12/12 18:49:56   229s] #Elapsed time = 00:00:01
[12/12 18:49:56   229s] #Increased memory = 27.11 (MB)
[12/12 18:49:56   229s] #Total memory = 761.67 (MB)
[12/12 18:49:56   229s] #Peak memory = 771.71 (MB)
[12/12 18:49:56   229s] #
[12/12 18:49:56   229s] #Start Detail Routing..
[12/12 18:49:56   229s] #start initial detail routing ...
[12/12 18:50:02   236s] # ECO: 3.5% of the total area was rechecked for DRC, and 87.9% required routing.
[12/12 18:50:02   236s] #    number of violations = 0
[12/12 18:50:02   236s] #cpu time = 00:00:07, elapsed time = 00:00:06, memory = 772.57 (MB), peak = 782.50 (MB)
[12/12 18:50:02   236s] #start 1st optimization iteration ...
[12/12 18:50:02   236s] #    number of violations = 0
[12/12 18:50:02   236s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 772.65 (MB), peak = 782.50 (MB)
[12/12 18:50:02   236s] #Complete Detail Routing.
[12/12 18:50:02   236s] #Total number of nets with non-default rule or having extra spacing = 314
[12/12 18:50:02   236s] #Total wire length = 65040 um.
[12/12 18:50:02   236s] #Total half perimeter of net bounding box = 45382 um.
[12/12 18:50:02   236s] #Total wire length on LAYER metal1 = 1876 um.
[12/12 18:50:02   236s] #Total wire length on LAYER metal2 = 1231 um.
[12/12 18:50:02   236s] #Total wire length on LAYER metal3 = 31328 um.
[12/12 18:50:02   236s] #Total wire length on LAYER metal4 = 30604 um.
[12/12 18:50:02   236s] #Total wire length on LAYER metal5 = 0 um.
[12/12 18:50:02   236s] #Total wire length on LAYER metal6 = 0 um.
[12/12 18:50:02   236s] #Total number of vias = 8300
[12/12 18:50:02   236s] #Up-Via Summary (total 8300):
[12/12 18:50:02   236s] #           
[12/12 18:50:02   236s] #-----------------------
[12/12 18:50:02   236s] #  Metal 1         2846
[12/12 18:50:02   236s] #  Metal 2         2790
[12/12 18:50:02   236s] #  Metal 3         2664
[12/12 18:50:02   236s] #-----------------------
[12/12 18:50:02   236s] #                  8300 
[12/12 18:50:02   236s] #
[12/12 18:50:02   236s] #Total number of DRC violations = 0
[12/12 18:50:02   236s] #Cpu time = 00:00:07
[12/12 18:50:02   236s] #Elapsed time = 00:00:06
[12/12 18:50:02   236s] #Increased memory = 10.99 (MB)
[12/12 18:50:02   236s] #Total memory = 772.66 (MB)
[12/12 18:50:02   236s] #Peak memory = 782.50 (MB)
[12/12 18:50:02   236s] #detailRoute Statistics:
[12/12 18:50:02   236s] #Cpu time = 00:00:07
[12/12 18:50:02   236s] #Elapsed time = 00:00:06
[12/12 18:50:02   236s] #Increased memory = 11.00 (MB)
[12/12 18:50:02   236s] #Total memory = 772.67 (MB)
[12/12 18:50:02   236s] #Peak memory = 782.50 (MB)
[12/12 18:50:02   236s] #
[12/12 18:50:02   236s] #globalDetailRoute statistics:
[12/12 18:50:02   236s] #Cpu time = 00:00:08
[12/12 18:50:02   236s] #Elapsed time = 00:00:07
[12/12 18:50:02   236s] #Increased memory = 47.71 (MB)
[12/12 18:50:02   236s] #Total memory = 772.68 (MB)
[12/12 18:50:02   236s] #Peak memory = 782.50 (MB)
[12/12 18:50:02   236s] #Number of warnings = 21
[12/12 18:50:02   236s] #Total number of warnings = 21
[12/12 18:50:02   236s] #Number of fails = 0
[12/12 18:50:02   236s] #Total number of fails = 0
[12/12 18:50:02   236s] #Complete globalDetailRoute on Tue Dec 12 18:50:02 2017
[12/12 18:50:02   236s] #
[12/12 18:50:02   236s] Checking guided vs. routed lengths for 314 nets...
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s]     
[12/12 18:50:02   236s]     Guided max path lengths
[12/12 18:50:02   236s]     =======================
[12/12 18:50:02   236s]     
[12/12 18:50:02   236s]     ---------------------------------------
[12/12 18:50:02   236s]     From (um)    To (um)    Number of paths
[12/12 18:50:02   236s]     ---------------------------------------
[12/12 18:50:02   236s]        0.000     100.000          159
[12/12 18:50:02   236s]      100.000     200.000          133
[12/12 18:50:02   236s]      200.000     300.000           14
[12/12 18:50:02   236s]      300.000     400.000            3
[12/12 18:50:02   236s]      400.000     500.000            3
[12/12 18:50:02   236s]      500.000     600.000            0
[12/12 18:50:02   236s]      600.000     700.000            2
[12/12 18:50:02   236s]     ---------------------------------------
[12/12 18:50:02   236s]     
[12/12 18:50:02   236s]     Deviation of routing from guided max path lengths
[12/12 18:50:02   236s]     =================================================
[12/12 18:50:02   236s]     
[12/12 18:50:02   236s]     --------------------------------------
[12/12 18:50:02   236s]     From (%)    To (%)     Number of paths
[12/12 18:50:02   236s]     --------------------------------------
[12/12 18:50:02   236s]     below         0.000           60
[12/12 18:50:02   236s]       0.000      20.000          157
[12/12 18:50:02   236s]      20.000      40.000           59
[12/12 18:50:02   236s]      40.000      60.000           22
[12/12 18:50:02   236s]      60.000      80.000           10
[12/12 18:50:02   236s]      80.000     100.000            5
[12/12 18:50:02   236s]     100.000     120.000            1
[12/12 18:50:02   236s]     --------------------------------------
[12/12 18:50:02   236s]     
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s]     Top 10 notable deviations of routed length from guided length
[12/12 18:50:02   236s]     =============================================================
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s]     Net n_152 (5 terminals)
[12/12 18:50:02   236s]     Guided length:  max path =   220.320um, total =   286.650um
[12/12 18:50:02   236s]     Routed length:  max path =   266.490um, total =   289.980um
[12/12 18:50:02   236s]     Deviation:      max path =    20.956%,  total =     1.162%
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s]     Net n_78 (14 terminals)
[12/12 18:50:02   236s]     Guided length:  max path =   192.510um, total =   324.540um
[12/12 18:50:02   236s]     Routed length:  max path =   206.550um, total =   355.590um
[12/12 18:50:02   236s]     Deviation:      max path =     7.293%,  total =     9.567%
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s]     Net n_263 (5 terminals)
[12/12 18:50:02   236s]     Guided length:  max path =   293.985um, total =   364.905um
[12/12 18:50:02   236s]     Routed length:  max path =   321.570um, total =   379.080um
[12/12 18:50:02   236s]     Deviation:      max path =     9.383%,  total =     3.885%
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s]     Net n_55 (9 terminals)
[12/12 18:50:02   236s]     Guided length:  max path =   190.305um, total =   288.360um
[12/12 18:50:02   236s]     Routed length:  max path =   195.210um, total =   311.040um
[12/12 18:50:02   236s]     Deviation:      max path =     2.577%,  total =     7.865%
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s]     Net n_181 (4 terminals)
[12/12 18:50:02   236s]     Guided length:  max path =   262.890um, total =   383.130um
[12/12 18:50:02   236s]     Routed length:  max path =   264.060um, total =   412.290um
[12/12 18:50:02   236s]     Deviation:      max path =     0.445%,  total =     7.611%
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s]     Net n_13 (8 terminals)
[12/12 18:50:02   236s]     Guided length:  max path =   165.735um, total =   310.995um
[12/12 18:50:02   236s]     Routed length:  max path =   178.200um, total =   310.230um
[12/12 18:50:02   236s]     Deviation:      max path =     7.521%,  total =    -0.246%
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s]     Net n_130 (9 terminals)
[12/12 18:50:02   236s]     Guided length:  max path =   177.660um, total =   205.200um
[12/12 18:50:02   236s]     Routed length:  max path =   190.350um, total =   219.510um
[12/12 18:50:02   236s]     Deviation:      max path =     7.143%,  total =     6.974%
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s]     Net n_208 (6 terminals)
[12/12 18:50:02   236s]     Guided length:  max path =   163.800um, total =   299.070um
[12/12 18:50:02   236s]     Routed length:  max path =   163.620um, total =   316.710um
[12/12 18:50:02   236s]     Deviation:      max path =    -0.110%,  total =     5.898%
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s]     Net n_83 (9 terminals)
[12/12 18:50:02   236s]     Guided length:  max path =   203.670um, total =   261.990um
[12/12 18:50:02   236s]     Routed length:  max path =   209.790um, total =   275.400um
[12/12 18:50:02   236s]     Deviation:      max path =     3.005%,  total =     5.119%
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s]     Net n_134 (10 terminals)
[12/12 18:50:02   236s]     Guided length:  max path =   162.270um, total =   340.245um
[12/12 18:50:02   236s]     Routed length:  max path =   162.810um, total =   355.590um
[12/12 18:50:02   236s]     Deviation:      max path =     0.333%,  total =     4.510%
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s] Set FIXED routing status on 314 net(s)
[12/12 18:50:02   236s] Set FIXED placed status on 313 instance(s)
[12/12 18:50:02   236s] Running trialRoute to complete any remaining unrouted nets.
[12/12 18:50:02   236s] *** Starting trialRoute (mem=786.8M) ***
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s] There are 0 guide points passed to trialRoute for fixed pins.
[12/12 18:50:02   236s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[12/12 18:50:02   236s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[12/12 18:50:02   236s] Options:  -noPinGuide
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s] Nr of prerouted/Fixed nets = 314
[12/12 18:50:02   236s] There are 314 nets with 1 extra space.
[12/12 18:50:02   236s] routingBox: (0 0) (1235745 1233900)
[12/12 18:50:02   236s] coreBox:    (10530 10530) (1225755 1223910)
[12/12 18:50:02   236s] There are 314 prerouted nets with extraSpace.
[12/12 18:50:02   236s] Number of multi-gpin terms=5233, multi-gpins=11799, moved blk term=0/0
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s] Phase 1a route (0:00:00.0 786.8M):
[12/12 18:50:02   236s] Est net length = 7.130e+05um = 3.318e+05H + 3.812e+05V
[12/12 18:50:02   236s] Usage: (13.4%H 21.6%V) = (5.041e+05um 9.412e+05um) = (124392 83054)
[12/12 18:50:02   236s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[12/12 18:50:02   236s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s] Phase 1b route (0:00:00.0 786.8M):
[12/12 18:50:02   236s] Usage: (13.4%H 21.6%V) = (5.029e+05um 9.412e+05um) = (124103 83054)
[12/12 18:50:02   236s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s] Phase 1c route (0:00:00.0 786.8M):
[12/12 18:50:02   236s] Usage: (13.4%H 21.6%V) = (5.020e+05um 9.407e+05um) = (123891 83010)
[12/12 18:50:02   236s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s] Phase 1d route (0:00:00.0 786.8M):
[12/12 18:50:02   236s] Usage: (13.4%H 21.6%V) = (5.020e+05um 9.407e+05um) = (123891 83010)
[12/12 18:50:02   236s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 786.8M)

[12/12 18:50:02   236s] 
[12/12 18:50:02   236s] Phase 1e route (0:00:00.0 786.8M):
[12/12 18:50:02   236s] Usage: (13.4%H 21.6%V) = (5.020e+05um 9.407e+05um) = (123891 83010)
[12/12 18:50:02   236s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s] Overflow: 0.00% H + 0.00% V (0:00:00.0 786.8M)

[12/12 18:50:02   236s] Usage: (13.4%H 21.6%V) = (5.020e+05um 9.407e+05um) = (123891 83010)
[12/12 18:50:02   236s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s] Congestion distribution:
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s] Remain	cntH		cntV
[12/12 18:50:02   236s] --------------------------------------
[12/12 18:50:02   236s]  -1:	0	 0.00%	1	 0.00%
[12/12 18:50:02   236s] --------------------------------------
[12/12 18:50:02   236s]   0:	0	 0.00%	22	 0.07%
[12/12 18:50:02   236s]   1:	0	 0.00%	41	 0.12%
[12/12 18:50:02   236s]   2:	0	 0.00%	139	 0.41%
[12/12 18:50:02   236s]   3:	0	 0.00%	398	 1.18%
[12/12 18:50:02   236s]   4:	0	 0.00%	1211	 3.59%
[12/12 18:50:02   236s]   5:	33744	100.00%	31932	94.63%
[12/12 18:50:02   236s] 
[12/12 18:50:02   236s] Global route (cpu=0.0s real=0.2s 786.8M)
[12/12 18:50:03   236s] There are 314 prerouted nets with extraSpace.
[12/12 18:50:03   236s] 
[12/12 18:50:03   236s] 
[12/12 18:50:03   236s] *** After '-updateRemainTrks' operation: 
[12/12 18:50:03   236s] 
[12/12 18:50:03   236s] Usage: (14.0%H 23.3%V) = (5.249e+05um 1.013e+06um) = (129541 89369)
[12/12 18:50:03   236s] Overflow: 5 = 0 (0.00% H) + 5 (0.02% V)
[12/12 18:50:03   236s] 
[12/12 18:50:03   236s] Phase 1l Overflow: 0.00% H + 0.02% V (0:00:00.0 786.8M)

[12/12 18:50:03   236s] 
[12/12 18:50:03   236s] Congestion distribution:
[12/12 18:50:03   236s] 
[12/12 18:50:03   236s] Remain	cntH		cntV
[12/12 18:50:03   236s] --------------------------------------
[12/12 18:50:03   236s]  -2:	0	 0.00%	1	 0.00%
[12/12 18:50:03   236s]  -1:	0	 0.00%	4	 0.01%
[12/12 18:50:03   236s] --------------------------------------
[12/12 18:50:03   236s]   0:	0	 0.00%	27	 0.08%
[12/12 18:50:03   236s]   1:	0	 0.00%	61	 0.18%
[12/12 18:50:03   236s]   2:	0	 0.00%	213	 0.63%
[12/12 18:50:03   236s]   3:	0	 0.00%	618	 1.83%
[12/12 18:50:03   236s]   4:	0	 0.00%	1544	 4.58%
[12/12 18:50:03   236s]   5:	33744	100.00%	31276	92.69%
[12/12 18:50:03   236s] 
[12/12 18:50:03   236s] 
[12/12 18:50:03   236s] *** Completed Phase 1 route (0:00:00.0 786.8M) ***
[12/12 18:50:03   236s] 
[12/12 18:50:03   237s] 
[12/12 18:50:03   237s] Total length: 8.071e+05um, number of vias: 94757
[12/12 18:50:03   237s] M1(H) length: 1.876e+03um, number of vias: 41630
[12/12 18:50:03   237s] M2(V) length: 1.715e+05um, number of vias: 36903
[12/12 18:50:03   237s] M3(H) length: 3.619e+05um, number of vias: 16144
[12/12 18:50:03   237s] M4(V) length: 2.690e+05um, number of vias: 49
[12/12 18:50:03   237s] M5(H) length: 7.979e+02um, number of vias: 31
[12/12 18:50:03   237s] M6(V) length: 2.054e+03um
[12/12 18:50:03   237s] *** Completed Phase 2 route (0:00:01.2 786.8M) ***
[12/12 18:50:03   237s] 
[12/12 18:50:03   237s] *** Finished all Phases (cpu=0:00:01.2 mem=786.8M) ***
[12/12 18:50:03   237s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[12/12 18:50:03   237s] Peak Memory Usage was 786.8M 
[12/12 18:50:03   237s] TrialRoute+GlbRouteEst total runtime= +0:00:01.3 = 0:00:02.9
[12/12 18:50:03   237s]   TrialRoute full (called 3x) runtime= 0:00:02.8
[12/12 18:50:03   237s]   GlbRouteEst (called 2x) runtime= 0:00:00.1
[12/12 18:50:03   237s] *** Finished trialRoute (cpu=0:00:01.2 mem=786.8M) ***
[12/12 18:50:03   237s] 
[12/12 18:50:03   237s] Net route status summary:
[12/12 18:50:03   237s]   Clock:       314 (unrouted=0, trialRouted=0, routed=0, fixed=314)
[12/12 18:50:03   237s]   Non-clock: 12924 (unrouted=89, trialRouted=12835, routed=0, fixed=0)
[12/12 18:50:03   237s] 
[12/12 18:50:03   237s] CCOPT: Done with clock implementation routing.
[12/12 18:50:03   237s] 
[12/12 18:50:03   237s] Core basic site is CoreSite
[12/12 18:50:03   237s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:50:03   237s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 18:50:03   237s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'Top' of instances=12349 and nets=13238 using extraction engine 'preRoute' .
[12/12 18:50:03   237s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 18:50:03   237s] Type 'man ENCEXT-3530' for more detail.
[12/12 18:50:03   237s] PreRoute RC Extraction called for design Top.
[12/12 18:50:03   237s] RC Extraction called in multi-corner(1) mode.
[12/12 18:50:03   237s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/12 18:50:03   237s] RCMode: PreRoute
[12/12 18:50:03   237s]       RC Corner Indexes            0   
[12/12 18:50:03   237s] Capacitance Scaling Factor   : 1.00000 
[12/12 18:50:03   237s] Resistance Scaling Factor    : 1.00000 
[12/12 18:50:03   237s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 18:50:03   237s] Clock Res. Scaling Factor    : 1.00000 
[12/12 18:50:03   237s] Shrink Factor                : 1.00000
[12/12 18:50:03   237s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 18:50:03   237s] Updating RC grid for preRoute extraction ...
[12/12 18:50:03   237s] Initializing multi-corner resistance tables ...
[12/12 18:50:03   237s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 786.754M)
[12/12 18:50:03   237s] 
[12/12 18:50:03   237s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/12 18:50:04   237s]     Clock DAG stats after routing clock trees:
[12/12 18:50:04   237s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:50:04   237s]       cell areas     : b=20308.919um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20364.032um^2
[12/12 18:50:04   237s]       capacitance    : wire=8860.191fF, gate=40758.347fF, total=49618.538fF
[12/12 18:50:04   237s]       net violations : overSlew={1,0.700ps}
[12/12 18:50:04   237s]     Clock tree state after routing clock trees:
[12/12 18:50:04   237s]       clock_tree clk: worst slew is leaf(199),trunk(201),top(nil), margined worst slew is leaf(199),trunk(201),top(nil)
[12/12 18:50:04   237s]       skew_group clk: insertion delay [1055, 1179], skew 124 (wid=62 ws=34) (gid=1138 gs=132)
[12/12 18:50:04   237s]     Clock network insertion delays are now [1055ps, 1179ps] average 1128ps std.dev 22ps
[12/12 18:50:04   237s]     Legalizer reserving space for clock trees... 
[12/12 18:50:04   237s]     Legalizer reserving space for clock trees done.
[12/12 18:50:04   237s]     PostConditioning... 
[12/12 18:50:04   237s]       PostConditioning active optimizations:
[12/12 18:50:04   237s]        - DRV fixing with cell sizing
[12/12 18:50:04   237s]       
[12/12 18:50:04   237s]       Currently running CTS, using active skew data
[12/12 18:50:04   237s]       Recomputing CTS skew targets... 
[12/12 18:50:04   237s]         Resolving skew group constraints... 
[12/12 18:50:04   237s]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
[12/12 18:50:04   237s]         Resolving skew group constraints done.
[12/12 18:50:04   237s]       Recomputing CTS skew targets done.
[12/12 18:50:04   237s]       Clock DAG stats PostConditioning initial state:
[12/12 18:50:04   237s]         cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:50:04   237s]         cell areas     : b=20308.919um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20364.032um^2
[12/12 18:50:04   237s]         capacitance    : wire=8860.191fF, gate=40758.347fF, total=49618.538fF
[12/12 18:50:04   237s]         net violations : overSlew={1,0.700ps}
[12/12 18:50:04   237s]       Fixing DRVs... 
[12/12 18:50:04   237s]         Fixing clock tree DRVs: 
[12/12 18:50:04   237s]         Fixing clock tree DRVs: .
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ..
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ...
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% 
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% .
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ..
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ...
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ... 40% 
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ... 40% .
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ... 40% ..
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ... 40% ...
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[12/12 18:50:04   237s]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[12/12 18:50:04   237s]         CCOpt-PostConditioning: considered: 314, tested: 314, violation detected: 1, cannot run: 1, attempted: 0, failed: 0, sized: 0
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         PRO Statistics: Fix DRVs (cell sizing):
[12/12 18:50:04   237s]         =======================================
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         Cell changes by Net Type:
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         ------------------------------
[12/12 18:50:04   237s]         Net Type    Attempted    Sized
[12/12 18:50:04   237s]         ------------------------------
[12/12 18:50:04   237s]         top             0          0
[12/12 18:50:04   237s]         trunk           0          0
[12/12 18:50:04   237s]         leaf            0          0
[12/12 18:50:04   237s]         ------------------------------
[12/12 18:50:04   237s]         Total       -              0
[12/12 18:50:04   237s]         ------------------------------
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[12/12 18:50:04   237s]         Max. move: 0.000um, Min. move: 2147483.647um, Avg. move: N/A
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         Clock DAG stats PostConditioning after DRV fixing:
[12/12 18:50:04   237s]         ==================================================
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         ---------------------------------
[12/12 18:50:04   237s]         Cell type      Count    Area
[12/12 18:50:04   237s]         ---------------------------------
[12/12 18:50:04   237s]         Buffers         312     20308.919
[12/12 18:50:04   237s]         Inverters         0         0.000
[12/12 18:50:04   237s]         Clock Gates       0         0.000
[12/12 18:50:04   237s]         Clock Logic       1        55.112
[12/12 18:50:04   237s]         All             313     20364.032
[12/12 18:50:04   237s]         ---------------------------------
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         Clock DAG capacitances PostConditioning after DRV fixing:
[12/12 18:50:04   237s]         =========================================================
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         --------------------
[12/12 18:50:04   237s]         Type     Capacitance
[12/12 18:50:04   237s]         --------------------
[12/12 18:50:04   237s]         Wire       8860.191
[12/12 18:50:04   237s]         Gate      40758.347
[12/12 18:50:04   237s]         Total     49618.538
[12/12 18:50:04   237s]         --------------------
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         Clock DAG net violations PostConditioning after DRV fixing:
[12/12 18:50:04   237s]         ===========================================================
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         -----------------------------
[12/12 18:50:04   237s]         Type        Count    Max viol
[12/12 18:50:04   237s]         -----------------------------
[12/12 18:50:04   237s]         overSlew      1      0.700ps
[12/12 18:50:04   237s]         -----------------------------
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         Clock tree summary PostConditioning after DRV fixing:
[12/12 18:50:04   237s]         =====================================================
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         -----------------------------------------------------
[12/12 18:50:04   237s]         Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[12/12 18:50:04   237s]         -----------------------------------------------------
[12/12 18:50:04   237s]         clock_tree clk          201                 199
[12/12 18:50:04   237s]         -----------------------------------------------------
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         Skew group summary PostConditioning after DRV fixing:
[12/12 18:50:04   237s]         =====================================================
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         --------------------------------------------------------------------------------------------------------------------------
[12/12 18:50:04   237s]         Half-corner                Skew Group    Min ID    Max ID    Skew    Wire skew    Worst sink skew    Average ID    Std.Dev
[12/12 18:50:04   237s]         --------------------------------------------------------------------------------------------------------------------------
[12/12 18:50:04   237s]         vtvt_tsmc180:setup.late    clk            1055      1179     124        34              10              1128         22
[12/12 18:50:04   237s]         --------------------------------------------------------------------------------------------------------------------------
[12/12 18:50:04   237s]         
[12/12 18:50:04   237s]         Clock network insertion delays are now [1055ps, 1179ps] average 1128ps std.dev 22ps
[12/12 18:50:04   237s]       Fixing DRVs done.
[12/12 18:50:04   237s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[12/12 18:50:04   237s] Skipping ECO: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[12/12 18:50:04   237s]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'Top' of instances=12349 and nets=13238 using extraction engine 'preRoute' .
[12/12 18:50:04   237s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 18:50:04   237s] Type 'man ENCEXT-3530' for more detail.
[12/12 18:50:04   237s] PreRoute RC Extraction called for design Top.
[12/12 18:50:04   237s] RC Extraction called in multi-corner(1) mode.
[12/12 18:50:04   237s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/12 18:50:04   237s] RCMode: PreRoute
[12/12 18:50:04   237s]       RC Corner Indexes            0   
[12/12 18:50:04   237s] Capacitance Scaling Factor   : 1.00000 
[12/12 18:50:04   237s] Resistance Scaling Factor    : 1.00000 
[12/12 18:50:04   237s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 18:50:04   237s] Clock Res. Scaling Factor    : 1.00000 
[12/12 18:50:04   237s] Shrink Factor                : 1.00000
[12/12 18:50:04   237s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 18:50:04   237s] Updating RC grid for preRoute extraction ...
[12/12 18:50:04   237s] Initializing multi-corner resistance tables ...
[12/12 18:50:04   237s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 786.754M)
[12/12 18:50:04   237s] 
[12/12 18:50:04   237s]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/12 18:50:04   237s]       Clock DAG stats PostConditioning final:
[12/12 18:50:04   237s]         cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:50:04   237s]         cell areas     : b=20308.919um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20364.032um^2
[12/12 18:50:04   237s]         capacitance    : wire=8860.191fF, gate=40758.347fF, total=49618.538fF
[12/12 18:50:04   237s]         net violations : overSlew={1,0.700ps}
[12/12 18:50:04   237s]     PostConditioning done.
[12/12 18:50:04   237s]     Clock DAG stats after post-conditioning:
[12/12 18:50:04   237s]       cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:50:04   237s]       cell areas     : b=20308.919um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20364.032um^2
[12/12 18:50:04   237s]       capacitance    : wire=8860.191fF, gate=40758.347fF, total=49618.538fF
[12/12 18:50:04   237s]       net violations : overSlew={1,0.700ps}
[12/12 18:50:04   237s]     Clock tree state after post-conditioning:
[12/12 18:50:04   237s]       clock_tree clk: worst slew is leaf(199),trunk(201),top(nil), margined worst slew is leaf(199),trunk(201),top(nil)
[12/12 18:50:04   237s]       skew_group clk: insertion delay [1055, 1179], skew 124 (wid=62 ws=34) (gid=1138 gs=132)
[12/12 18:50:04   237s]     Clock network insertion delays are now [1055ps, 1179ps] average 1128ps std.dev 22ps
[12/12 18:50:04   237s]   Updating netlist done.
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   Clock DAG stats at end of CTS:
[12/12 18:50:04   237s]   ==============================
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   ---------------------------------
[12/12 18:50:04   237s]   Cell type      Count    Area
[12/12 18:50:04   237s]   ---------------------------------
[12/12 18:50:04   237s]   Buffers         312     20308.919
[12/12 18:50:04   237s]   Inverters         0         0.000
[12/12 18:50:04   237s]   Clock Gates       0         0.000
[12/12 18:50:04   237s]   Clock Logic       1        55.112
[12/12 18:50:04   237s]   All             313     20364.032
[12/12 18:50:04   237s]   ---------------------------------
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   Clock DAG capacitances at end of CTS:
[12/12 18:50:04   237s]   =====================================
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   --------------------
[12/12 18:50:04   237s]   Type     Capacitance
[12/12 18:50:04   237s]   --------------------
[12/12 18:50:04   237s]   Wire       8860.191
[12/12 18:50:04   237s]   Gate      40758.347
[12/12 18:50:04   237s]   Total     49618.538
[12/12 18:50:04   237s]   --------------------
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   Clock DAG net violations at end of CTS:
[12/12 18:50:04   237s]   =======================================
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   -----------------------------
[12/12 18:50:04   237s]   Type        Count    Max viol
[12/12 18:50:04   237s]   -----------------------------
[12/12 18:50:04   237s]   overSlew      1      0.700ps
[12/12 18:50:04   237s]   -----------------------------
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   Clock tree summary at end of CTS:
[12/12 18:50:04   237s]   =================================
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   -----------------------------------------------------
[12/12 18:50:04   237s]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[12/12 18:50:04   237s]   -----------------------------------------------------
[12/12 18:50:04   237s]   clock_tree clk          201                 199
[12/12 18:50:04   237s]   -----------------------------------------------------
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   Skew group summary at end of CTS:
[12/12 18:50:04   237s]   =================================
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   --------------------------------------------------------------------------------------------------------------------------
[12/12 18:50:04   237s]   Half-corner                Skew Group    Min ID    Max ID    Skew    Wire skew    Worst sink skew    Average ID    Std.Dev
[12/12 18:50:04   237s]   --------------------------------------------------------------------------------------------------------------------------
[12/12 18:50:04   237s]   vtvt_tsmc180:setup.late    clk            1055      1179     124        34              10              1128         22
[12/12 18:50:04   237s]   --------------------------------------------------------------------------------------------------------------------------
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   Clock network insertion delays are now [1055ps, 1179ps] average 1128ps std.dev 22ps
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   Found a total of 1 clock tree pin with a slew violation.
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   Slew violation summary across all clock trees - Top 1 violating pin:
[12/12 18:50:04   237s]   ====================================================================
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   Target and measured clock slews (in ps):
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   -----------------------------------------------------------------------------------------------------------------
[12/12 18:50:04   237s]   Half corner                Slew      Slew        Dont     Ideal    Target      Pin
[12/12 18:50:04   237s]                              target    achieved    touch    net?     source      
[12/12 18:50:04   237s]                                                    net?                          
[12/12 18:50:04   237s]   -----------------------------------------------------------------------------------------------------------------
[12/12 18:50:04   237s]   vtvt_tsmc180:setup.late     200        201       N        N        explicit    AZ_ccl_BUF_CLOCK_NODE_UID_Aa87c/ip
[12/12 18:50:04   237s]   -----------------------------------------------------------------------------------------------------------------
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   Target sources:
[12/12 18:50:04   237s]   auto extracted - target was extracted from SDC.
[12/12 18:50:04   237s]   auto computed - target was computed when balancing trees.
[12/12 18:50:04   237s]   explicit - target is explicitly set via target_max_trans property.
[12/12 18:50:04   237s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[12/12 18:50:04   237s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   Found 0 pins on nets marked dont_touch that have slew violations.
[12/12 18:50:04   237s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[12/12 18:50:04   237s]   Found 0 pins on nets marked ideal_network that have slew violations.
[12/12 18:50:04   237s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s]   
[12/12 18:50:04   237s] Synthesizing clock trees done.
[12/12 18:50:04   237s] Connecting clock gate test enables... 
[12/12 18:50:04   237s] Connecting clock gate test enables done.
[12/12 18:50:04   237s] Encounter updating I/O latencies
[12/12 18:50:04   237s] #################################################################################
[12/12 18:50:04   237s] # Design Stage: PreRoute
[12/12 18:50:04   237s] # Design Mode: 90nm
[12/12 18:50:04   237s] # Analysis Mode: MMMC non-OCV
[12/12 18:50:04   237s] # Extraction Mode: default
[12/12 18:50:04   237s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[12/12 18:50:04   237s] # Switching Delay Calculation Engine to AAE
[12/12 18:50:04   237s] #################################################################################
[12/12 18:50:04   238s] Calculate delays in Single mode...
[12/12 18:50:05   238s] Topological Sorting (CPU = 0:00:00.0, MEM = 784.8M, InitMEM = 784.8M)
[12/12 18:50:06   240s] AAE_THRD: End delay calculation. (MEM=798.402 CPU=0:00:01.4 REAL=0:00:01.0)
[12/12 18:50:06   240s] *** CDM Built up (cpu=0:00:02.7  real=0:00:02.0  mem= 798.4M) ***
[12/12 18:50:06   240s] Setting all clocks to propagated mode.
[12/12 18:50:06   240s] Resetting all latency settings from fanout cone of clock 'clk'
[12/12 18:50:06   240s] Updating timing graph... 
[12/12 18:50:06   240s]   
[12/12 18:50:06   240s] #################################################################################
[12/12 18:50:06   240s] # Design Stage: PreRoute
[12/12 18:50:06   240s] # Design Mode: 90nm
[12/12 18:50:06   240s] # Analysis Mode: MMMC non-OCV
[12/12 18:50:06   240s] # Extraction Mode: default
[12/12 18:50:06   240s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[12/12 18:50:06   240s] # Switching Delay Calculation Engine to AAE
[12/12 18:50:06   240s] #################################################################################
[12/12 18:50:06   240s] Calculate delays in Single mode...
[12/12 18:50:06   240s] Topological Sorting (CPU = 0:00:00.0, MEM = 788.4M, InitMEM = 788.4M)
[12/12 18:50:08   241s] AAE_THRD: End delay calculation. (MEM=817.48 CPU=0:00:01.3 REAL=0:00:02.0)
[12/12 18:50:08   241s] *** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 817.5M) ***
[12/12 18:50:08   241s] Updating timing graph done.
[12/12 18:50:08   241s] Updating latch analysis... 
[12/12 18:50:08   241s] Updating latch analysis done.
[12/12 18:50:08   241s] Clock DAG stats after update timingGraph:
[12/12 18:50:08   241s]   cell counts    : b=312, i=0, cg=0, l=1, total=313
[12/12 18:50:08   241s]   cell areas     : b=20308.919um^2, i=0.000um^2, cg=0.000um^2, l=55.112um^2, total=20364.032um^2
[12/12 18:50:08   241s]   capacitance    : wire=8860.191fF, gate=40758.347fF, total=49618.538fF
[12/12 18:50:08   241s]   net violations : overSlew={1,0.700ps}
[12/12 18:50:08   241s] Clock tree state after update timingGraph:
[12/12 18:50:08   241s]   clock_tree clk: worst slew is leaf(199),trunk(201),top(nil), margined worst slew is leaf(199),trunk(201),top(nil)
[12/12 18:50:08   241s]   skew_group clk: insertion delay [1055, 1179], skew 124 (wid=62 ws=34) (gid=1138 gs=132)
[12/12 18:50:08   241s] Clock network insertion delays are now [1055ps, 1179ps] average 1128ps std.dev 22ps
[12/12 18:50:08   241s] Logging CTS constraint violations... 
[12/12 18:50:08   241s]   Clock tree clk has 1 slew violation.
[12/12 18:50:08   241s] **WARN: (ENCCCOPT-1007):	Did not meet the max transition constraint. Found 1 slew violation below the root driver for clock_tree clk at (0.000,643.950), in power domain auto-default with half corner vtvt_tsmc180:setup.late. The worst violation was at the pin AZ_ccl_BUF_clk_G0_L1_1/ip with a slew time target of 200ps. Achieved a slew time of 201ps.
[12/12 18:50:08   241s] 
[12/12 18:50:08   241s] Type 'man ENCCCOPT-1007' for more detail.
[12/12 18:50:08   241s] Logging CTS constraint violations done.
[12/12 18:50:08   241s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/12 18:50:08   241s] Synthesizing clock trees with CCOpt done.
[12/12 18:50:08   241s] Set place::cacheFPlanSiteMark to 0
[12/12 18:50:08   241s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/12 18:50:08   241s] 
[12/12 18:50:08   241s] *** Summary of all messages that are not suppressed in this session:
[12/12 18:50:08   241s] Severity  ID               Count  Summary                                  
[12/12 18:50:08   241s] WARNING   ENCEXT-6197          6  Capacitance table file not specified. Th...
[12/12 18:50:08   241s] WARNING   ENCEXT-2882          5  Unable to find resistance for via '%s' i...
[12/12 18:50:08   241s] WARNING   ENCEXT-3530          6  The process node is not set. Use the com...
[12/12 18:50:08   241s] WARNING   ENCCK-9000           1  %s                                       
[12/12 18:50:08   241s] WARNING   ENCCCOPT-1076        6  %s slew time target of %s is too low. It...
[12/12 18:50:08   241s] WARNING   ENCCCOPT-1182        2  The clock_gating_cells property has no u...
[12/12 18:50:08   241s] WARNING   ENCCCOPT-1007        1  Did not meet the max transition constrai...
[12/12 18:50:08   241s] *** Message Summary: 27 warning(s), 0 error(s)
[12/12 18:50:08   241s] 
[12/12 18:50:33   243s] <CMD> setOptMode -simplifyNetlist false
[12/12 18:50:40   244s] <CMD> clearClockDomains
[12/12 18:50:40   244s] **WARN: (ENCSYC-6123):	The clearClockDomains command is obsolete - support for this command will 
[12/12 18:50:40   244s]  be discontinued in a future release of the software. You should update your scripts to be 
[12/12 18:50:40   244s]  compatible with the path group based flow - refer to the reset_path_group command. 
[12/12 18:50:40   244s]  In this release, the clearClockDomains command will be translated to the equivalent commands 
[12/12 18:50:40   244s]  for the path group flow. You may also set 'setAnalysisMode -honorClockDomains true' for backward 
[12/12 18:50:40   244s]  compatibility with previous releases.
[12/12 18:50:47   244s] <CMD> optDesign -postCTS -outDir Clock_reports/PostCTS
[12/12 18:50:47   244s] Core basic site is CoreSite
[12/12 18:50:47   244s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:50:47   244s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 18:50:47   245s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:50:47   245s] GigaOpt running with 1 threads.
[12/12 18:50:47   245s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 773.8M, totSessionCpu=0:04:05 **
[12/12 18:50:47   245s] Added -handlePreroute to trialRouteMode
[12/12 18:50:47   245s] *** optDesign -postCTS ***
[12/12 18:50:47   245s] DRC Margin: user margin 0.0; extra margin 0.2
[12/12 18:50:47   245s] Hold Target Slack: user slack 0
[12/12 18:50:47   245s] Setup Target Slack: user slack 0; extra slack 0.1
[12/12 18:50:47   245s] Multi-VT timing optimization disabled based on library information.
[12/12 18:50:47   245s] *** Starting trialRoute (mem=773.8M) ***
[12/12 18:50:47   245s] 
[12/12 18:50:47   245s] There are 0 guide points passed to trialRoute for fixed pins.
[12/12 18:50:47   245s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[12/12 18:50:47   245s] Start to check current routing status for nets...
[12/12 18:50:47   245s] All nets are already routed correctly.
[12/12 18:50:47   245s] TrialRoute+GlbRouteEst total runtime= +0:00:00.1 = 0:00:02.9
[12/12 18:50:47   245s]   TrialRoute full (called 3x) runtime= 0:00:02.8
[12/12 18:50:47   245s]   TrialRoute check only (called once) runtime= 0:00:00.1
[12/12 18:50:47   245s]   GlbRouteEst (called 2x) runtime= 0:00:00.1
[12/12 18:50:47   245s] *** Finishing trialRoute (mem=773.8M) ***
[12/12 18:50:47   245s] 
[12/12 18:50:47   245s] Found active setup analysis view constraint_rule
[12/12 18:50:47   245s] Found active hold analysis view constraint_rule
[12/12 18:50:49   247s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 18:50:49   247s] AAE_THRD: End delay calculation. (MEM=821.605 CPU=0:00:01.3 REAL=0:00:01.0)
[12/12 18:50:49   247s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.911  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2361   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    131 (131)     |  -11.537   |    131 (131)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     32 (32)      |   -1553    |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.087%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 785.4M, totSessionCpu=0:04:08 **
[12/12 18:50:49   247s] ** INFO : this run is activating placeOpt flow focusing on WNS only...
[12/12 18:50:49   247s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:50:49   247s] *** Starting optimizing excluded clock nets MEM= 787.4M) ***
[12/12 18:50:49   247s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 787.4M) ***
[12/12 18:50:49   247s] *** Starting optimizing excluded clock nets MEM= 787.4M) ***
[12/12 18:50:49   247s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 787.4M) ***
[12/12 18:50:49   247s] Begin: GigaOpt Global Optimization
[12/12 18:50:49   247s] Info: 314 nets with fixed/cover wires excluded.
[12/12 18:50:49   247s] Info: 314 clock nets excluded from IPO operation.
[12/12 18:50:49   247s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:50:50   247s] *info: 314 clock nets excluded
[12/12 18:50:50   247s] *info: 2 special nets excluded.
[12/12 18:50:50   247s] *info: 89 no-driver nets excluded.
[12/12 18:50:50   247s] *info: 314 nets with fixed/cover wires excluded.
[12/12 18:50:51   248s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/12 18:50:51   249s] +--------+--------+----------+------------+--------+---------------+---------+-----------------------------------+
[12/12 18:50:51   249s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View   |Pathgroup|             End Point             |
[12/12 18:50:51   249s] +--------+--------+----------+------------+--------+---------------+---------+-----------------------------------+
[12/12 18:50:51   249s] |   0.000|   0.000|    71.09%|   0:00:00.0|  893.8M|constraint_rule|       NA| NA                                |
[12/12 18:50:51   249s] +--------+--------+----------+------------+--------+---------------+---------+-----------------------------------+
[12/12 18:50:51   249s] 
[12/12 18:50:51   249s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=893.8M) ***
[12/12 18:50:51   249s] 
[12/12 18:50:51   249s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=893.8M) ***
[12/12 18:50:51   249s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/12 18:50:51   249s] End: GigaOpt Global Optimization
[12/12 18:50:51   249s] Found active setup analysis view constraint_rule
[12/12 18:50:51   249s] Found active hold analysis view constraint_rule
[12/12 18:50:51   249s] 
------------------------------------------------------------
     Summary (cpu=0.02min real=0.03min mem=790.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.911  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2361   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    131 (131)     |  -11.537   |    131 (131)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     32 (32)      |   -1553    |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.087%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 790.4M, totSessionCpu=0:04:09 **
[12/12 18:50:51   249s] Info: 314 nets with fixed/cover wires excluded.
[12/12 18:50:51   249s] Info: 314 clock nets excluded from IPO operation.
[12/12 18:50:51   249s] Begin: Area Reclaim Optimization
[12/12 18:50:51   249s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:50:51   249s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 71.09
[12/12 18:50:51   249s] +----------+---------+--------+--------+------------+--------+
[12/12 18:50:51   249s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/12 18:50:51   249s] +----------+---------+--------+--------+------------+--------+
[12/12 18:50:51   249s] |    71.09%|        -|   0.100|   0.000|   0:00:00.0|  887.8M|
[12/12 18:50:52   250s] |    71.07%|       20|   0.100|   0.000|   0:00:01.0|  887.8M|
[12/12 18:50:52   250s] |    71.07%|        0|   0.100|   0.000|   0:00:00.0|  887.8M|
[12/12 18:50:52   250s] |    71.07%|        0|   0.100|   0.000|   0:00:00.0|  887.8M|
[12/12 18:50:52   250s] |    71.07%|        0|   0.100|   0.000|   0:00:00.0|  887.8M|
[12/12 18:50:52   250s] +----------+---------+--------+--------+------------+--------+
[12/12 18:50:52   250s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 71.07
[12/12 18:50:52   250s] 
[12/12 18:50:52   250s] ** Summary: Restruct = 20 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/12 18:50:52   250s] --------------------------------------------------------------
[12/12 18:50:52   250s] |                                   | Total     | Sequential |
[12/12 18:50:52   250s] --------------------------------------------------------------
[12/12 18:50:52   250s] | Num insts resized                 |       0  |       0    |
[12/12 18:50:52   250s] | Num insts undone                  |       0  |       0    |
[12/12 18:50:52   250s] | Num insts Downsized               |       0  |       0    |
[12/12 18:50:52   250s] | Num insts Samesized               |       0  |       0    |
[12/12 18:50:52   250s] | Num insts Upsized                 |       0  |       0    |
[12/12 18:50:52   250s] | Num multiple commits+uncommits    |       0  |       -    |
[12/12 18:50:52   250s] --------------------------------------------------------------
[12/12 18:50:52   250s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[12/12 18:50:52   250s] Executing incremental physical updates
[12/12 18:50:52   250s] Executing incremental physical updates
[12/12 18:50:52   250s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:50:52   250s] *** Starting refinePlace (0:04:10 mem=830.6M) ***
[12/12 18:50:52   250s] Total net length = 6.423e+05 (2.881e+05 3.542e+05) (ext = 2.367e+04)
[12/12 18:50:52   250s] default core: bins with density >  0.75 = 30.6 % ( 37 / 121 )
[12/12 18:50:52   250s] Density distribution unevenness ratio = 4.990%
[12/12 18:50:52   250s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=830.6MB) @(0:04:10 - 0:04:10).
[12/12 18:50:52   250s] Starting refinePlace ...
[12/12 18:50:52   250s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:50:52   250s]   Spread Effort: high, pre-route mode, useDDP on.
[12/12 18:50:52   250s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=830.6MB) @(0:04:10 - 0:04:10).
[12/12 18:50:52   250s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:50:52   250s] wireLenOptFixPriorityInst 2360 inst fixed
[12/12 18:50:52   250s] Placement tweakage begins.
[12/12 18:50:52   250s] wire length = 8.131e+05
[12/12 18:50:52   250s] wire length = 8.112e+05
[12/12 18:50:52   250s] Placement tweakage ends.
[12/12 18:50:52   250s] Move report: tweak moves 557 insts, mean move: 7.48 um, max move: 40.50 um
[12/12 18:50:52   250s] 	Max move on inst (U6498): (387.99, 135.27) --> (347.49, 135.27)
[12/12 18:50:52   250s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:00.0, mem=830.6MB) @(0:04:10 - 0:04:11).
[12/12 18:50:53   250s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:50:53   250s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=830.6MB) @(0:04:11 - 0:04:11).
[12/12 18:50:53   250s] Move report: Detail placement moves 557 insts, mean move: 7.48 um, max move: 40.50 um
[12/12 18:50:53   250s] 	Max move on inst (U6498): (387.99, 135.27) --> (347.49, 135.27)
[12/12 18:50:53   250s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 830.6MB
[12/12 18:50:53   250s] Statistics of distance of Instance movement in refine placement:
[12/12 18:50:53   250s]   maximum (X+Y) =        40.50 um
[12/12 18:50:53   250s]   inst (U6498) with max move: (387.99, 135.27) -> (347.49, 135.27)
[12/12 18:50:53   250s]   mean    (X+Y) =         7.48 um
[12/12 18:50:53   250s] Total instances flipped for WireLenOpt: 459
[12/12 18:50:53   250s] Total instances flipped, including legalization: 371
[12/12 18:50:53   250s] Summary Report:
[12/12 18:50:53   250s] Instances move: 557 (out of 12016 movable)
[12/12 18:50:53   250s] Mean displacement: 7.48 um
[12/12 18:50:53   250s] Max displacement: 40.50 um (Instance: U6498) (387.99, 135.27) -> (347.49, 135.27)
[12/12 18:50:53   250s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: inv_1
[12/12 18:50:53   250s] Total instances moved : 557
[12/12 18:50:53   250s] Total net length = 6.464e+05 (2.922e+05 3.542e+05) (ext = 2.367e+04)
[12/12 18:50:53   250s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 830.6MB
[12/12 18:50:53   250s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=830.6MB) @(0:04:10 - 0:04:11).
[12/12 18:50:53   250s] *** Finished refinePlace (0:04:11 mem=830.6M) ***
[12/12 18:50:53   250s] Ripped up 558 affected routes.
[12/12 18:50:53   251s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=792.46M, totSessionCpu=0:04:11).
[12/12 18:50:53   251s] *** Starting trialRoute (mem=792.5M) ***
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] There are 0 guide points passed to trialRoute for fixed pins.
[12/12 18:50:53   251s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[12/12 18:50:53   251s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[12/12 18:50:53   251s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Nr of prerouted/Fixed nets = 314
[12/12 18:50:53   251s] There are 314 nets with 1 extra space.
[12/12 18:50:53   251s] routingBox: (0 0) (1235745 1233900)
[12/12 18:50:53   251s] coreBox:    (10530 10530) (1225755 1223910)
[12/12 18:50:53   251s] There are 314 prerouted nets with extraSpace.
[12/12 18:50:53   251s] Number of multi-gpin terms=5225, multi-gpins=11783, moved blk term=0/0
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Phase 1a route (0:00:00.0 792.5M):
[12/12 18:50:53   251s] Est net length = 7.119e+05um = 3.305e+05H + 3.815e+05V
[12/12 18:50:53   251s] Usage: (13.4%H 21.6%V) = (5.025e+05um 9.395e+05um) = (124002 82907)
[12/12 18:50:53   251s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[12/12 18:50:53   251s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Phase 1b route (0:00:00.1 792.5M):
[12/12 18:50:53   251s] Usage: (13.4%H 21.6%V) = (5.013e+05um 9.395e+05um) = (123709 82907)
[12/12 18:50:53   251s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Phase 1c route (0:00:00.0 792.5M):
[12/12 18:50:53   251s] Usage: (13.3%H 21.6%V) = (5.004e+05um 9.391e+05um) = (123478 82867)
[12/12 18:50:53   251s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Phase 1d route (0:00:00.0 792.5M):
[12/12 18:50:53   251s] Usage: (13.3%H 21.6%V) = (5.004e+05um 9.391e+05um) = (123478 82867)
[12/12 18:50:53   251s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.1 792.5M)

[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Phase 1e route (0:00:00.1 792.5M):
[12/12 18:50:53   251s] Usage: (13.3%H 21.6%V) = (5.004e+05um 9.391e+05um) = (123478 82867)
[12/12 18:50:53   251s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Overflow: 0.00% H + 0.00% V (0:00:00.1 792.5M)

[12/12 18:50:53   251s] Usage: (13.3%H 21.6%V) = (5.004e+05um 9.391e+05um) = (123478 82867)
[12/12 18:50:53   251s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Congestion distribution:
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Remain	cntH		cntV
[12/12 18:50:53   251s] --------------------------------------
[12/12 18:50:53   251s] --------------------------------------
[12/12 18:50:53   251s]   0:	0	 0.00%	17	 0.05%
[12/12 18:50:53   251s]   1:	0	 0.00%	43	 0.13%
[12/12 18:50:53   251s]   2:	0	 0.00%	130	 0.39%
[12/12 18:50:53   251s]   3:	0	 0.00%	410	 1.22%
[12/12 18:50:53   251s]   4:	0	 0.00%	1203	 3.57%
[12/12 18:50:53   251s]   5:	33744	100.00%	31941	94.66%
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Global route (cpu=0.2s real=0.2s 792.5M)
[12/12 18:50:53   251s] There are 314 prerouted nets with extraSpace.
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] *** After '-updateRemainTrks' operation: 
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Usage: (13.9%H 23.2%V) = (5.230e+05um 1.011e+06um) = (129070 89250)
[12/12 18:50:53   251s] Overflow: 5 = 0 (0.00% H) + 5 (0.01% V)
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.4 800.5M)

[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Congestion distribution:
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] Remain	cntH		cntV
[12/12 18:50:53   251s] --------------------------------------
[12/12 18:50:53   251s]  -1:	0	 0.00%	5	 0.01%
[12/12 18:50:53   251s] --------------------------------------
[12/12 18:50:53   251s]   0:	0	 0.00%	20	 0.06%
[12/12 18:50:53   251s]   1:	0	 0.00%	66	 0.20%
[12/12 18:50:53   251s]   2:	0	 0.00%	219	 0.65%
[12/12 18:50:53   251s]   3:	0	 0.00%	612	 1.81%
[12/12 18:50:53   251s]   4:	0	 0.00%	1566	 4.64%
[12/12 18:50:53   251s]   5:	33744	100.00%	31256	92.63%
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] 
[12/12 18:50:53   251s] *** Completed Phase 1 route (0:00:00.8 800.5M) ***
[12/12 18:50:53   251s] 
[12/12 18:50:54   252s] 
[12/12 18:50:54   252s] Total length: 8.059e+05um, number of vias: 94451
[12/12 18:50:54   252s] M1(H) length: 1.876e+03um, number of vias: 41570
[12/12 18:50:54   252s] M2(V) length: 1.717e+05um, number of vias: 36722
[12/12 18:50:54   252s] M3(H) length: 3.608e+05um, number of vias: 16060
[12/12 18:50:54   252s] M4(V) length: 2.677e+05um, number of vias: 57
[12/12 18:50:54   252s] M5(H) length: 4.969e+02um, number of vias: 42
[12/12 18:50:54   252s] M6(V) length: 3.239e+03um
[12/12 18:50:54   252s] *** Completed Phase 2 route (0:00:00.4 800.5M) ***
[12/12 18:50:54   252s] 
[12/12 18:50:54   252s] *** Finished all Phases (cpu=0:00:01.4 mem=800.5M) ***
[12/12 18:50:54   252s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[12/12 18:50:54   252s] Peak Memory Usage was 800.5M 
[12/12 18:50:54   252s] TrialRoute+GlbRouteEst total runtime= +0:00:01.4 = 0:00:04.3
[12/12 18:50:54   252s]   TrialRoute full (called 4x) runtime= 0:00:04.2
[12/12 18:50:54   252s]   TrialRoute check only (called once) runtime= 0:00:00.1
[12/12 18:50:54   252s]   GlbRouteEst (called 2x) runtime= 0:00:00.1
[12/12 18:50:54   252s] *** Finished trialRoute (cpu=0:00:01.4 mem=800.5M) ***
[12/12 18:50:54   252s] 
[12/12 18:50:54   252s] Extraction called for design 'Top' of instances=12329 and nets=13218 using extraction engine 'preRoute' .
[12/12 18:50:54   252s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 18:50:54   252s] Type 'man ENCEXT-3530' for more detail.
[12/12 18:50:54   252s] PreRoute RC Extraction called for design Top.
[12/12 18:50:54   252s] RC Extraction called in multi-corner(1) mode.
[12/12 18:50:54   252s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/12 18:50:54   252s] RCMode: PreRoute
[12/12 18:50:54   252s]       RC Corner Indexes            0   
[12/12 18:50:54   252s] Capacitance Scaling Factor   : 1.00000 
[12/12 18:50:54   252s] Resistance Scaling Factor    : 1.00000 
[12/12 18:50:54   252s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 18:50:54   252s] Clock Res. Scaling Factor    : 1.00000 
[12/12 18:50:54   252s] Shrink Factor                : 1.00000
[12/12 18:50:54   252s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 18:50:54   252s] Updating RC grid for preRoute extraction ...
[12/12 18:50:54   252s] Initializing multi-corner resistance tables ...
[12/12 18:50:54   252s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 800.457M)
[12/12 18:50:54   252s] #################################################################################
[12/12 18:50:54   252s] # Design Stage: PreRoute
[12/12 18:50:54   252s] # Design Mode: 90nm
[12/12 18:50:54   252s] # Analysis Mode: MMMC non-OCV
[12/12 18:50:54   252s] # Extraction Mode: default
[12/12 18:50:54   252s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[12/12 18:50:54   252s] # Switching Delay Calculation Engine to AAE
[12/12 18:50:54   252s] #################################################################################
[12/12 18:50:54   252s] AAE_INFO: 1 threads acquired from CTE.
[12/12 18:50:54   252s] Calculate delays in Single mode...
[12/12 18:50:54   252s] Topological Sorting (CPU = 0:00:00.0, MEM = 828.6M, InitMEM = 828.6M)
[12/12 18:50:56   254s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 18:50:56   254s] AAE_THRD: End delay calculation. (MEM=828.613 CPU=0:00:01.5 REAL=0:00:01.0)
[12/12 18:50:56   254s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 828.6M) ***
[12/12 18:50:56   254s] Found active setup analysis view constraint_rule
[12/12 18:50:56   254s] Found active hold analysis view constraint_rule
[12/12 18:50:56   254s] 
------------------------------------------------------------
     Summary (cpu=0.09min real=0.08min mem=790.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  3.959  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2361   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    132 (132)     |  -11.528   |    132 (132)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     32 (32)      |   -1553    |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.075%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 792.5M, totSessionCpu=0:04:15 **
[12/12 18:50:56   254s] Begin: GigaOpt DRV Optimization
[12/12 18:50:56   254s] Info: 314 nets with fixed/cover wires excluded.
[12/12 18:50:56   254s] Info: 314 clock nets excluded from IPO operation.
[12/12 18:50:56   254s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:50:57   255s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 18:50:57   255s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
[12/12 18:50:57   255s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 18:50:57   255s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
[12/12 18:50:57   255s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 18:50:57   255s] |     0   |     0   |   169   |    169  |    32   |    32   |     0   |     0   | 3.96 |          0|          0|  71.07  |            |           |
[12/12 18:51:07   265s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 36.17 |        217|         54|  71.98  |   0:00:10.0|     986.0M|
[12/12 18:51:07   265s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 36.17 |          0|          0|  71.98  |   0:00:00.0|     986.0M|
[12/12 18:51:07   265s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 18:51:07   265s] 
[12/12 18:51:07   265s] *** Finish DRV Fixing (cpu=0:00:10.0 real=0:00:10.0 mem=986.0M) ***
[12/12 18:51:07   265s] 
[12/12 18:51:07   265s] *** Starting refinePlace (0:04:25 mem=986.0M) ***
[12/12 18:51:07   265s] *** Starting refinePlace (0:04:25 mem=986.0M) ***
[12/12 18:51:07   265s] Total net length = 6.902e+05 (3.124e+05 3.778e+05) (ext = 2.219e+04)
[12/12 18:51:07   265s] default core: bins with density >  0.75 = 33.1 % ( 40 / 121 )
[12/12 18:51:07   265s] Density distribution unevenness ratio = 4.990%
[12/12 18:51:07   265s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=986.0MB) @(0:04:25 - 0:04:25).
[12/12 18:51:07   265s] Starting refinePlace ...
[12/12 18:51:07   265s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:51:07   265s]   Spread Effort: high, pre-route mode, useDDP on.
[12/12 18:51:07   265s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=986.0MB) @(0:04:25 - 0:04:26).
[12/12 18:51:07   265s] Move report: preRPlace moves 829 insts, mean move: 2.97 um, max move: 25.92 um
[12/12 18:51:07   265s] 	Max move on inst (FE_OFC33_FE_DBTN3_n12148): (656.10, 861.03) --> (670.68, 849.69)
[12/12 18:51:07   265s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: cd_8
[12/12 18:51:07   265s] wireLenOptFixPriorityInst 2360 inst fixed
[12/12 18:51:07   265s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:51:07   265s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=986.0MB) @(0:04:26 - 0:04:26).
[12/12 18:51:07   265s] Move report: Detail placement moves 829 insts, mean move: 2.97 um, max move: 25.92 um
[12/12 18:51:07   265s] 	Max move on inst (FE_OFC33_FE_DBTN3_n12148): (656.10, 861.03) --> (670.68, 849.69)
[12/12 18:51:07   265s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 986.0MB
[12/12 18:51:07   265s] Statistics of distance of Instance movement in refine placement:
[12/12 18:51:07   265s]   maximum (X+Y) =        25.92 um
[12/12 18:51:07   265s]   inst (FE_OFC33_FE_DBTN3_n12148) with max move: (656.1, 861.03) -> (670.68, 849.69)
[12/12 18:51:07   265s]   mean    (X+Y) =         2.97 um
[12/12 18:51:07   265s] Total instances flipped for legalization: 5
[12/12 18:51:07   265s] Summary Report:
[12/12 18:51:07   265s] Instances move: 829 (out of 12233 movable)
[12/12 18:51:07   265s] Mean displacement: 2.97 um
[12/12 18:51:07   265s] Max displacement: 25.92 um (Instance: FE_OFC33_FE_DBTN3_n12148) (656.1, 861.03) -> (670.68, 849.69)
[12/12 18:51:07   265s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: cd_8
[12/12 18:51:07   265s] Total instances moved : 829
[12/12 18:51:07   265s] Total net length = 6.902e+05 (3.124e+05 3.778e+05) (ext = 2.219e+04)
[12/12 18:51:07   265s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 986.0MB
[12/12 18:51:07   265s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=986.0MB) @(0:04:25 - 0:04:26).
[12/12 18:51:07   265s] *** Finished refinePlace (0:04:26 mem=986.0M) ***
[12/12 18:51:08   266s] *** maximum move = 25.92 um ***
[12/12 18:51:08   266s] *** Finished refinePlace (0:04:26 mem=986.0M) ***
[12/12 18:51:08   266s] *** Finished re-routing un-routed nets (986.0M) ***
[12/12 18:51:08   266s] 
[12/12 18:51:08   266s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=986.0M) ***
[12/12 18:51:08   266s] End: GigaOpt DRV Optimization
[12/12 18:51:08   266s] Found active setup analysis view constraint_rule
[12/12 18:51:08   266s] Found active hold analysis view constraint_rule
[12/12 18:51:08   266s] 
------------------------------------------------------------
     Summary (cpu=0.19min real=0.20min mem=798.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 36.172  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2361   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.981%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 798.6M, totSessionCpu=0:04:26 **
[12/12 18:51:08   266s] **INFO: Flow update: Design timing is met.
[12/12 18:51:08   266s] Found active setup analysis view constraint_rule
[12/12 18:51:08   266s] Found active hold analysis view constraint_rule
[12/12 18:51:08   266s] 
------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=796.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 36.172  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2361   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.981%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 796.6M, totSessionCpu=0:04:26 **
[12/12 18:51:08   266s] *** Starting trialRoute (mem=806.7M) ***
[12/12 18:51:08   266s] 
[12/12 18:51:08   266s] There are 0 guide points passed to trialRoute for fixed pins.
[12/12 18:51:08   266s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[12/12 18:51:08   266s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[12/12 18:51:08   266s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[12/12 18:51:08   266s] 
[12/12 18:51:08   266s] Nr of prerouted/Fixed nets = 315
[12/12 18:51:08   266s] There are 314 nets with 1 extra space.
[12/12 18:51:08   266s] routingBox: (0 0) (1235745 1233900)
[12/12 18:51:08   266s] coreBox:    (10530 10530) (1225755 1223910)
[12/12 18:51:08   266s] There are 314 prerouted nets with extraSpace.
[12/12 18:51:08   266s] Number of multi-gpin terms=5261, multi-gpins=11855, moved blk term=0/0
[12/12 18:51:08   266s] 
[12/12 18:51:08   266s] Phase 1a route (0:00:00.0 806.7M):
[12/12 18:51:08   266s] Est net length = 7.265e+05um = 3.365e+05H + 3.900e+05V
[12/12 18:51:08   266s] Usage: (13.6%H 21.9%V) = (5.103e+05um 9.547e+05um) = (125918 84245)
[12/12 18:51:08   266s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[12/12 18:51:08   266s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[12/12 18:51:08   266s] 
[12/12 18:51:09   266s] Phase 1b route (0:00:00.0 806.7M):
[12/12 18:51:09   266s] Usage: (13.6%H 21.9%V) = (5.091e+05um 9.547e+05um) = (125620 84244)
[12/12 18:51:09   266s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[12/12 18:51:09   266s] 
[12/12 18:51:09   267s] Phase 1c route (0:00:00.5 806.7M):
[12/12 18:51:09   267s] Usage: (13.6%H 21.9%V) = (5.086e+05um 9.546e+05um) = (125501 84234)
[12/12 18:51:09   267s] Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)
[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] Phase 1d route (0:00:00.0 806.7M):
[12/12 18:51:09   267s] Usage: (13.6%H 21.9%V) = (5.086e+05um 9.546e+05um) = (125501 84234)
[12/12 18:51:09   267s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.5 806.7M)

[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] Phase 1e route (0:00:00.0 806.7M):
[12/12 18:51:09   267s] Usage: (13.6%H 21.9%V) = (5.086e+05um 9.546e+05um) = (125501 84234)
[12/12 18:51:09   267s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] Overflow: 0.00% H + 0.00% V (0:00:00.0 806.7M)

[12/12 18:51:09   267s] Usage: (13.6%H 21.9%V) = (5.086e+05um 9.546e+05um) = (125501 84234)
[12/12 18:51:09   267s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] Congestion distribution:
[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] Remain	cntH		cntV
[12/12 18:51:09   267s] --------------------------------------
[12/12 18:51:09   267s] --------------------------------------
[12/12 18:51:09   267s]   0:	0	 0.00%	17	 0.05%
[12/12 18:51:09   267s]   1:	0	 0.00%	46	 0.14%
[12/12 18:51:09   267s]   2:	0	 0.00%	146	 0.43%
[12/12 18:51:09   267s]   3:	0	 0.00%	423	 1.25%
[12/12 18:51:09   267s]   4:	0	 0.00%	1247	 3.70%
[12/12 18:51:09   267s]   5:	33744	100.00%	31865	94.43%
[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] Global route (cpu=0.5s real=0.3s 806.7M)
[12/12 18:51:09   267s] There are 314 prerouted nets with extraSpace.
[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] *** After '-updateRemainTrks' operation: 
[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] Usage: (14.2%H 23.6%V) = (5.315e+05um 1.026e+06um) = (131168 90580)
[12/12 18:51:09   267s] Overflow: 4 = 0 (0.00% H) + 4 (0.01% V)
[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.5 806.7M)

[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] Congestion distribution:
[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] Remain	cntH		cntV
[12/12 18:51:09   267s] --------------------------------------
[12/12 18:51:09   267s]  -1:	0	 0.00%	4	 0.01%
[12/12 18:51:09   267s] --------------------------------------
[12/12 18:51:09   267s]   0:	0	 0.00%	20	 0.06%
[12/12 18:51:09   267s]   1:	0	 0.00%	73	 0.22%
[12/12 18:51:09   267s]   2:	0	 0.00%	236	 0.70%
[12/12 18:51:09   267s]   3:	0	 0.00%	639	 1.89%
[12/12 18:51:09   267s]   4:	0	 0.00%	1580	 4.68%
[12/12 18:51:09   267s]   5:	33744	100.00%	31192	92.44%
[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] 
[12/12 18:51:09   267s] *** Completed Phase 1 route (0:00:01.0 806.7M) ***
[12/12 18:51:09   267s] 
[12/12 18:51:10   268s] 
[12/12 18:51:10   268s] Total length: 8.243e+05um, number of vias: 95343
[12/12 18:51:10   268s] M1(H) length: 1.876e+03um, number of vias: 42004
[12/12 18:51:10   268s] M2(V) length: 1.750e+05um, number of vias: 37156
[12/12 18:51:10   268s] M3(H) length: 3.682e+05um, number of vias: 16082
[12/12 18:51:10   268s] M4(V) length: 2.753e+05um, number of vias: 63
[12/12 18:51:10   268s] M5(H) length: 9.141e+02um, number of vias: 38
[12/12 18:51:10   268s] M6(V) length: 2.982e+03um
[12/12 18:51:10   268s] *** Completed Phase 2 route (0:00:00.0 806.7M) ***
[12/12 18:51:10   268s] 
[12/12 18:51:10   268s] *** Finished all Phases (cpu=0:00:01.5 mem=806.7M) ***
[12/12 18:51:10   268s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[12/12 18:51:10   268s] Peak Memory Usage was 806.7M 
[12/12 18:51:10   268s] TrialRoute+GlbRouteEst total runtime= +0:00:01.4 = 0:00:05.9
[12/12 18:51:10   268s]   TrialRoute full (called 6x) runtime= 0:00:05.7
[12/12 18:51:10   268s]   TrialRoute check only (called once) runtime= 0:00:00.1
[12/12 18:51:10   268s]   GlbRouteEst (called 2x) runtime= 0:00:00.1
[12/12 18:51:10   268s] *** Finished trialRoute (cpu=0:00:01.5 mem=806.7M) ***
[12/12 18:51:10   268s] 
[12/12 18:51:10   268s] Extraction called for design 'Top' of instances=12546 and nets=13435 using extraction engine 'preRoute' .
[12/12 18:51:10   268s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 18:51:10   268s] Type 'man ENCEXT-3530' for more detail.
[12/12 18:51:10   268s] PreRoute RC Extraction called for design Top.
[12/12 18:51:10   268s] RC Extraction called in multi-corner(1) mode.
[12/12 18:51:10   268s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/12 18:51:10   268s] RCMode: PreRoute
[12/12 18:51:10   268s]       RC Corner Indexes            0   
[12/12 18:51:10   268s] Capacitance Scaling Factor   : 1.00000 
[12/12 18:51:10   268s] Resistance Scaling Factor    : 1.00000 
[12/12 18:51:10   268s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 18:51:10   268s] Clock Res. Scaling Factor    : 1.00000 
[12/12 18:51:10   268s] Shrink Factor                : 1.00000
[12/12 18:51:10   268s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 18:51:10   268s] Updating RC grid for preRoute extraction ...
[12/12 18:51:10   268s] Initializing multi-corner resistance tables ...
[12/12 18:51:10   268s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 806.684M)
[12/12 18:51:10   268s] #################################################################################
[12/12 18:51:10   268s] # Design Stage: PreRoute
[12/12 18:51:10   268s] # Design Mode: 90nm
[12/12 18:51:10   268s] # Analysis Mode: MMMC non-OCV
[12/12 18:51:10   268s] # Extraction Mode: default
[12/12 18:51:10   268s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[12/12 18:51:10   268s] # Switching Delay Calculation Engine to AAE
[12/12 18:51:10   268s] #################################################################################
[12/12 18:51:10   268s] AAE_INFO: 1 threads acquired from CTE.
[12/12 18:51:10   268s] Calculate delays in Single mode...
[12/12 18:51:10   268s] Topological Sorting (CPU = 0:00:00.0, MEM = 834.8M, InitMEM = 834.8M)
[12/12 18:51:11   269s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 18:51:11   269s] AAE_THRD: End delay calculation. (MEM=832.84 CPU=0:00:01.6 REAL=0:00:01.0)
[12/12 18:51:11   269s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 832.8M) ***
[12/12 18:51:12   269s] Begin: GigaOpt postEco DRV Optimization
[12/12 18:51:12   269s] Info: 314 nets with fixed/cover wires excluded.
[12/12 18:51:12   269s] Info: 314 clock nets excluded from IPO operation.
[12/12 18:51:12   269s] Core basic site is CoreSite
[12/12 18:51:12   269s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:51:12   269s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 18:51:12   271s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 18:51:12   271s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |         |            |           |
[12/12 18:51:12   271s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 18:51:12   271s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  |  #Resize  | Density |    Real    |    Mem    |
[12/12 18:51:12   271s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 18:51:12   271s] |     0   |     0   |     3   |      3  |     0   |     0   |     0   |     0   | 36.10 |          0|          0|  71.98  |            |           |
[12/12 18:51:12   271s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 36.10 |          0|          3|  71.99  |   0:00:00.0|     909.2M|
[12/12 18:51:12   271s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 36.10 |          0|          0|  71.99  |   0:00:00.0|     909.2M|
[12/12 18:51:12   271s] +--------------------------------------------------------------------------------------------------------------------------------------------------+
[12/12 18:51:12   271s] 
[12/12 18:51:12   271s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=909.2M) ***
[12/12 18:51:12   271s] 
[12/12 18:51:13   271s] *** Starting refinePlace (0:04:31 mem=909.2M) ***
[12/12 18:51:13   271s] *** Starting refinePlace (0:04:31 mem=909.2M) ***
[12/12 18:51:13   271s] Total net length = 6.910e+05 (3.130e+05 3.780e+05) (ext = 2.221e+04)
[12/12 18:51:13   271s] Starting refinePlace ...
[12/12 18:51:13   271s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/12 18:51:13   271s] Move report: legalization moves 14 insts, mean move: 6.31 um, max move: 16.20 um
[12/12 18:51:13   271s] 	Max move on inst (U11665): (1025.46, 736.29) --> (1030.32, 747.63)
[12/12 18:51:13   271s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=909.2MB) @(0:04:31 - 0:04:31).
[12/12 18:51:13   271s] Move report: Detail placement moves 14 insts, mean move: 6.31 um, max move: 16.20 um
[12/12 18:51:13   271s] 	Max move on inst (U11665): (1025.46, 736.29) --> (1030.32, 747.63)
[12/12 18:51:13   271s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 909.2MB
[12/12 18:51:13   271s] Statistics of distance of Instance movement in refine placement:
[12/12 18:51:13   271s]   maximum (X+Y) =        16.20 um
[12/12 18:51:13   271s]   inst (U11665) with max move: (1025.46, 736.29) -> (1030.32, 747.63)
[12/12 18:51:13   271s]   mean    (X+Y) =         6.31 um
[12/12 18:51:13   271s] Summary Report:
[12/12 18:51:13   271s] Instances move: 14 (out of 12233 movable)
[12/12 18:51:13   271s] Mean displacement: 6.31 um
[12/12 18:51:13   271s] Max displacement: 16.20 um (Instance: U11665) (1025.46, 736.29) -> (1030.32, 747.63)
[12/12 18:51:13   271s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: mux2_1
[12/12 18:51:13   271s] Total instances moved : 14
[12/12 18:51:13   271s] Total net length = 6.910e+05 (3.130e+05 3.780e+05) (ext = 2.221e+04)
[12/12 18:51:13   271s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 909.2MB
[12/12 18:51:13   271s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=909.2MB) @(0:04:31 - 0:04:31).
[12/12 18:51:13   271s] *** Finished refinePlace (0:04:31 mem=909.2M) ***
[12/12 18:51:13   271s] *** maximum move = 16.20 um ***
[12/12 18:51:13   271s] *** Finished refinePlace (0:04:31 mem=909.2M) ***
[12/12 18:51:13   271s] *** Finished re-routing un-routed nets (909.2M) ***
[12/12 18:51:13   271s] 
[12/12 18:51:13   271s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:01.0 mem=909.2M) ***
[12/12 18:51:13   271s] End: GigaOpt postEco DRV Optimization
[12/12 18:51:13   271s] **INFO: Flow update: Design timing is met.
[12/12 18:51:13   271s] **INFO: Flow update: Design timing is met.
[12/12 18:51:13   271s] **INFO: Flow update: Design timing is met.
[12/12 18:51:13   271s] *** Steiner Routed Nets: 0.0%; Threshold: 100; Threshold for Hold: 100
[12/12 18:51:13   271s] Re-routed 0 nets
[12/12 18:51:13   271s] **INFO: Flow update: Design timing is met.
[12/12 18:51:13   271s] Extraction called for design 'Top' of instances=12546 and nets=13435 using extraction engine 'preRoute' .
[12/12 18:51:13   271s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 18:51:13   271s] Type 'man ENCEXT-3530' for more detail.
[12/12 18:51:13   271s] PreRoute RC Extraction called for design Top.
[12/12 18:51:13   271s] RC Extraction called in multi-corner(1) mode.
[12/12 18:51:13   271s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/12 18:51:13   271s] RCMode: PreRoute
[12/12 18:51:13   271s]       RC Corner Indexes            0   
[12/12 18:51:13   271s] Capacitance Scaling Factor   : 1.00000 
[12/12 18:51:13   271s] Resistance Scaling Factor    : 1.00000 
[12/12 18:51:13   271s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 18:51:13   271s] Clock Res. Scaling Factor    : 1.00000 
[12/12 18:51:13   271s] Shrink Factor                : 1.00000
[12/12 18:51:13   271s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 18:51:13   271s] Initializing multi-corner resistance tables ...
[12/12 18:51:13   271s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 826.801M)
[12/12 18:51:13   271s] #################################################################################
[12/12 18:51:13   271s] # Design Stage: PreRoute
[12/12 18:51:13   271s] # Design Mode: 90nm
[12/12 18:51:13   271s] # Analysis Mode: MMMC non-OCV
[12/12 18:51:13   271s] # Extraction Mode: default
[12/12 18:51:13   271s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[12/12 18:51:13   271s] # Switching Delay Calculation Engine to AAE
[12/12 18:51:13   271s] #################################################################################
[12/12 18:51:13   271s] AAE_INFO: 1 threads acquired from CTE.
[12/12 18:51:13   271s] Calculate delays in Single mode...
[12/12 18:51:13   271s] Topological Sorting (CPU = 0:00:00.0, MEM = 824.8M, InitMEM = 824.8M)
[12/12 18:51:14   273s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 18:51:14   273s] AAE_THRD: End delay calculation. (MEM=834.848 CPU=0:00:01.4 REAL=0:00:01.0)
[12/12 18:51:14   273s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 834.8M) ***
[12/12 18:51:15   273s] Effort level <high> specified for reg2reg path_group
[12/12 18:51:15   273s] Effort level <high> specified for reg2cgate path_group
[12/12 18:51:15   273s] Reported timing to dir Clock_reports/PostCTS
[12/12 18:51:15   273s] **optDesign ... cpu = 0:00:29, real = 0:00:28, mem = 798.7M, totSessionCpu=0:04:34 **
[12/12 18:51:15   273s] Found active setup analysis view constraint_rule
[12/12 18:51:15   273s] Found active hold analysis view constraint_rule
[12/12 18:51:16   274s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 36.102  | 36.102  | 48.180  | 45.647  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2361   |  2351   |    1    |   309   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.991%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 796.7M, totSessionCpu=0:04:34 **
[12/12 18:51:16   274s] *** Finished optDesign ***
[12/12 18:51:16   274s] 
[12/12 18:51:16   274s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:32.2 real=0:00:31.7)
[12/12 18:51:16   274s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[12/12 18:51:16   274s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:01.9 real=0:00:01.8)
[12/12 18:51:16   274s] 	OPT_RUNTIME:          phyUpdate (count =  2): (cpu=0:00:01.0 real=0:00:01.0)
[12/12 18:51:16   274s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:06.0 real=0:00:05.5)
[12/12 18:51:48   277s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/12 18:51:48   277s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[12/12 18:51:48   277s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[12/12 18:51:48   277s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[12/12 18:51:48   277s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[12/12 18:51:48   277s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[12/12 18:51:48   277s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/12 18:51:48   277s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[12/12 18:51:48   277s] Running Native NanoRoute ...
[12/12 18:51:48   277s] <CMD> routeDesign -globalDetail
[12/12 18:51:48   277s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 781.87 (MB), peak = 889.36 (MB)
[12/12 18:51:48   277s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/12 18:51:48   277s] Core basic site is CoreSite
[12/12 18:51:48   277s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:51:48   277s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 18:51:48   277s] Begin checking placement ... (start mem=796.7M, init mem=796.7M)
[12/12 18:51:48   277s] *info: Placed = 12546          (Fixed = 313)
[12/12 18:51:48   277s] *info: Unplaced = 0           
[12/12 18:51:48   277s] Placement Density:71.99%(1061327/1474257)
[12/12 18:51:48   277s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=796.7M)
[12/12 18:51:48   277s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[12/12 18:51:48   277s] #**INFO: honoring user setting for routeWithSiDriven set to false
[12/12 18:51:48   277s] 
[12/12 18:51:48   277s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/12 18:51:48   277s] *** Changed status on (314) nets in Clock.
[12/12 18:51:48   277s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=796.7M) ***
[12/12 18:51:48   277s] 
[12/12 18:51:48   277s] globalDetailRoute
[12/12 18:51:48   277s] 
[12/12 18:51:48   277s] #setNanoRouteMode -routeWithSiDriven false
[12/12 18:51:48   277s] #setNanoRouteMode -routeWithTimingDriven false
[12/12 18:51:48   277s] #Start globalDetailRoute on Tue Dec 12 18:51:48 2017
[12/12 18:51:48   277s] #
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST WEIGHT_2/mem_w2_reg[8][5] connects to NET n_301 at location (210.600 1060.290) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_301 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST WEIGHT_2/mem_w2_reg[1][11] connects to NET n_304 at location (192.780 1160.730) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST WEIGHT_2/mem_w2_reg[3][11] connects to NET n_304 at location (168.480 1206.090) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST WEIGHT_2/mem_w2_reg[2][11] connects to NET n_304 at location (162.810 1173.690) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_304 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST CNTRL/count_10_2Q_reg[2] connects to NET n_296 at location (634.230 856.170) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST CNTRL/count_layer1_200Q_reg[7] connects to NET n_296 at location (589.680 833.490) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_296 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST CNTRL/count_10Q_reg[0] connects to NET n_295 at location (482.760 911.250) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_295 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST SIGMOID/lut_out_reg[7] connects to NET n_294 at location (560.520 901.530) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_294 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST SIGMOID/lut_out_reg[2] connects to NET n_299 at location (551.610 946.890) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST SIGMOID/sign_bit_reg connects to NET n_299 at location (523.260 946.890) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST SIGMOID/lut_out_reg[0] connects to NET n_299 at location (555.660 956.610) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_299 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST WEIGHT_2/mem_w2_reg[8][11] connects to NET n_298 at location (237.330 1138.050) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST WEIGHT_2/mem_w2_reg[4][12] connects to NET n_298 at location (201.690 1138.050) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST WEIGHT_2/mem_w2_reg[9][12] connects to NET n_298 at location (218.700 1138.050) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_298 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST CNTRL/count_layer1_784Q_reg[7] connects to NET n_287 at location (541.080 729.810) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_287 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST ROUTEDATA/regData_reg[122] connects to NET n_280 at location (294.030 684.450) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST STAGE_1/M9/result_reg[11] connects to NET n_280 at location (239.760 720.090) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_280 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST ROUTEDATA/regData_reg[46] connects to NET n_279 at location (345.870 788.130) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_279 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST ROUTEDATA/regData_reg[134] connects to NET n_273 at location (290.790 447.930) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_273 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRDB-682) Connectivity is broken at PIN ck of INST ROUTEDATA/regData_reg[36] connects to NET n_267 at location (353.160 548.370) on LAYER metal1. The location is not inside the pin geometry extraction.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_267 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[12/12 18:51:48   277s] #To increase the message display limit, refer to the product command reference manual.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_271 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_270 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_269 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_258 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_256 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_262 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_260 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (NRIG-44) Imported NET n_248 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[12/12 18:51:48   277s] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[12/12 18:51:48   277s] #To increase the message display limit, refer to the product command reference manual.
[12/12 18:51:48   277s] #WARNING (NRDB-976) The TRACK STEP 1.2150 for preferred direction tracks is smaller than the PITCH 1.6200 for LAYER metal6. This will cause routability problems for NanoRoute.
[12/12 18:51:49   277s] #NanoRoute Version v14.23-s028 NR150319-1745/14_23-UB
[12/12 18:51:49   277s] #Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
[12/12 18:51:49   277s] #Start routing data preparation.
[12/12 18:51:49   277s] #Minimum voltage of a net in the design = 0.000.
[12/12 18:51:49   277s] #Maximum voltage of a net in the design = 1.800.
[12/12 18:51:49   277s] #Voltage range [0.000 - 0.000] has 1 net.
[12/12 18:51:49   277s] #Voltage range [1.800 - 1.800] has 1 net.
[12/12 18:51:49   277s] #Voltage range [0.000 - 1.800] has 13433 nets.
[12/12 18:51:49   277s] # metal1       H   Track-Pitch = 0.810    Line-2-Via Pitch = 0.630
[12/12 18:51:49   277s] # metal2       V   Track-Pitch = 0.810    Line-2-Via Pitch = 0.720
[12/12 18:51:49   277s] # metal3       H   Track-Pitch = 0.810    Line-2-Via Pitch = 0.720
[12/12 18:51:49   277s] # metal4       V   Track-Pitch = 0.810    Line-2-Via Pitch = 0.720
[12/12 18:51:49   277s] # metal5       H   Track-Pitch = 0.810    Line-2-Via Pitch = 0.765
[12/12 18:51:49   277s] # metal6       V   Track-Pitch = 1.215    Line-2-Via Pitch = 1.080
[12/12 18:51:49   277s] #Regenerating Ggrids automatically.
[12/12 18:51:49   277s] #Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.810.
[12/12 18:51:49   277s] #Using automatically generated G-grids.
[12/12 18:51:49   277s] #Done routing data preparation.
[12/12 18:51:49   277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 814.15 (MB), peak = 889.36 (MB)
[12/12 18:51:49   277s] #Merging special wires...
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (912.060 107.730) on metal1 for NET n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (781.650 344.250) on metal1 for NET n_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (777.600 321.570) on metal1 for NET n_10. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1154.250 538.650) on metal1 for NET n_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1180.170 538.650) on metal1 for NET n_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1210.950 538.650) on metal1 for NET n_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1177.740 584.010) on metal1 for NET n_100. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1091.070 538.650) on metal1 for NET n_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1095.120 515.970) on metal1 for NET n_101. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1169.640 480.330) on metal1 for NET n_104. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1161.540 470.610) on metal1 for NET n_104. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1092.690 503.010) on metal1 for NET n_105. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1108.890 729.810) on metal1 for NET n_106. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1125.900 674.730) on metal1 for NET n_108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1125.090 684.450) on metal1 for NET n_108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1174.500 697.410) on metal1 for NET n_109. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1053.000 979.290) on metal1 for NET n_111. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1033.560 969.570) on metal1 for NET n_111. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1044.090 979.290) on metal1 for NET n_111. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (NRDB-1005) Cannot establish connection to PIN ck at (1114.560 911.250) on metal1 for NET n_112. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[12/12 18:51:49   277s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[12/12 18:51:49   277s] #To increase the message display limit, refer to the product command reference manual.
[12/12 18:51:49   278s] #195 routed nets are extracted.
[12/12 18:51:49   278s] #    149 (1.11%) extracted nets are partially routed.
[12/12 18:51:49   278s] #119 routed nets are imported.
[12/12 18:51:49   278s] #13032 (97.00%) nets are without wires.
[12/12 18:51:49   278s] #89 nets are fixed|skipped|trivial (not extracted).
[12/12 18:51:49   278s] #Total number of nets = 13435.
[12/12 18:51:49   278s] #Number of eco nets is 149
[12/12 18:51:49   278s] #
[12/12 18:51:49   278s] #Start data preparation...
[12/12 18:51:49   278s] #
[12/12 18:51:49   278s] #Data preparation is done on Tue Dec 12 18:51:49 2017
[12/12 18:51:49   278s] #
[12/12 18:51:49   278s] #Analyzing routing resource...
[12/12 18:51:49   278s] #Routing resource analysis is done on Tue Dec 12 18:51:49 2017
[12/12 18:51:49   278s] #
[12/12 18:51:49   278s] #  Resource Analysis:
[12/12 18:51:49   278s] #
[12/12 18:51:49   278s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/12 18:51:49   278s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/12 18:51:49   278s] #  --------------------------------------------------------------
[12/12 18:51:49   278s] #  Metal 1        H        1523           0       10404    82.82%
[12/12 18:51:49   278s] #  Metal 2        V        1525           0       10404     3.24%
[12/12 18:51:49   278s] #  Metal 3        H        1523           0       10404     0.00%
[12/12 18:51:49   278s] #  Metal 4        V        1525           0       10404     0.00%
[12/12 18:51:49   278s] #  Metal 5        H        1523           0       10404     0.00%
[12/12 18:51:49   278s] #  Metal 6        V        1017           0       10404     0.00%
[12/12 18:51:49   278s] #  --------------------------------------------------------------
[12/12 18:51:49   278s] #  Total                   8636       0.00%  62424    14.34%
[12/12 18:51:49   278s] #
[12/12 18:51:49   278s] #  314 nets (2.34%) with 1 preferred extra spacing.
[12/12 18:51:49   278s] #
[12/12 18:51:49   278s] #
[12/12 18:51:49   278s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.36 (MB), peak = 889.36 (MB)
[12/12 18:51:49   278s] #
[12/12 18:51:49   278s] #start global routing iteration 1...
[12/12 18:51:51   280s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 824.55 (MB), peak = 889.36 (MB)
[12/12 18:51:51   280s] #
[12/12 18:51:51   280s] #start global routing iteration 2...
[12/12 18:51:52   281s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 824.57 (MB), peak = 889.36 (MB)
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #Total number of trivial nets (e.g. < 2 pins) = 89 (skipped).
[12/12 18:51:52   281s] #Total number of routable nets = 13346.
[12/12 18:51:52   281s] #Total number of nets in the design = 13435.
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #13181 routable nets have only global wires.
[12/12 18:51:52   281s] #165 routable nets have only detail routed wires.
[12/12 18:51:52   281s] #149 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/12 18:51:52   281s] #165 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #Routed nets constraints summary:
[12/12 18:51:52   281s] #------------------------------------------------
[12/12 18:51:52   281s] #        Rules   Pref Extra Space   Unconstrained  
[12/12 18:51:52   281s] #------------------------------------------------
[12/12 18:51:52   281s] #      Default                149           13032  
[12/12 18:51:52   281s] #------------------------------------------------
[12/12 18:51:52   281s] #        Total                149           13032  
[12/12 18:51:52   281s] #------------------------------------------------
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #Routing constraints summary of the whole design:
[12/12 18:51:52   281s] #------------------------------------------------
[12/12 18:51:52   281s] #        Rules   Pref Extra Space   Unconstrained  
[12/12 18:51:52   281s] #------------------------------------------------
[12/12 18:51:52   281s] #      Default                314           13032  
[12/12 18:51:52   281s] #------------------------------------------------
[12/12 18:51:52   281s] #        Total                314           13032  
[12/12 18:51:52   281s] #------------------------------------------------
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #                 OverCon       OverCon       OverCon          
[12/12 18:51:52   281s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/12 18:51:52   281s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon
[12/12 18:51:52   281s] #  ------------------------------------------------------------
[12/12 18:51:52   281s] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/12 18:51:52   281s] #   Metal 2    743(7.14%)    116(1.12%)      9(0.09%)   (8.35%)
[12/12 18:51:52   281s] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/12 18:51:52   281s] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/12 18:51:52   281s] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/12 18:51:52   281s] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[12/12 18:51:52   281s] #  ------------------------------------------------------------
[12/12 18:51:52   281s] #     Total    743(1.29%)    116(0.20%)      9(0.02%)   (1.51%)
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #Complete Global Routing.
[12/12 18:51:52   281s] #Total number of nets with non-default rule or having extra spacing = 314
[12/12 18:51:52   281s] #Total wire length = 804701 um.
[12/12 18:51:52   281s] #Total half perimeter of net bounding box = 746271 um.
[12/12 18:51:52   281s] #Total wire length on LAYER metal1 = 1943 um.
[12/12 18:51:52   281s] #Total wire length on LAYER metal2 = 141083 um.
[12/12 18:51:52   281s] #Total wire length on LAYER metal3 = 366982 um.
[12/12 18:51:52   281s] #Total wire length on LAYER metal4 = 282749 um.
[12/12 18:51:52   281s] #Total wire length on LAYER metal5 = 10134 um.
[12/12 18:51:52   281s] #Total wire length on LAYER metal6 = 1811 um.
[12/12 18:51:52   281s] #Total number of vias = 74935
[12/12 18:51:52   281s] #Up-Via Summary (total 74935):
[12/12 18:51:52   281s] #           
[12/12 18:51:52   281s] #-----------------------
[12/12 18:51:52   281s] #  Metal 1        33897
[12/12 18:51:52   281s] #  Metal 2        28423
[12/12 18:51:52   281s] #  Metal 3        12434
[12/12 18:51:52   281s] #  Metal 4          163
[12/12 18:51:52   281s] #  Metal 5           18
[12/12 18:51:52   281s] #-----------------------
[12/12 18:51:52   281s] #                 74935 
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #Total number of involved priority nets 149
[12/12 18:51:52   281s] #Maximum src to sink distance for priority net 208.5
[12/12 18:51:52   281s] #Average of max src_to_sink distance for priority net 119.2
[12/12 18:51:52   281s] #Average of ave src_to_sink distance for priority net 72.3
[12/12 18:51:52   281s] #Max overcon = 6 tracks.
[12/12 18:51:52   281s] #Total overcon = 1.51%.
[12/12 18:51:52   281s] #Worst layer Gcell overcon rate = 0.00%.
[12/12 18:51:52   281s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 824.57 (MB), peak = 889.36 (MB)
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #Start data preparation for track assignment...
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #Data preparation is done on Tue Dec 12 18:51:52 2017
[12/12 18:51:52   281s] #
[12/12 18:51:52   281s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.62 (MB), peak = 889.36 (MB)
[12/12 18:51:52   281s] #Start Track Assignment.
[12/12 18:51:53   282s] #Done with 17166 horizontal wires in 1 hboxes and 17073 vertical wires in 1 hboxes.
[12/12 18:51:54   283s] #Done with 4067 horizontal wires in 1 hboxes and 2651 vertical wires in 1 hboxes.
[12/12 18:51:54   283s] #Complete Track Assignment.
[12/12 18:51:54   283s] #Total number of nets with non-default rule or having extra spacing = 314
[12/12 18:51:54   283s] #Total wire length = 790580 um.
[12/12 18:51:54   283s] #Total half perimeter of net bounding box = 746271 um.
[12/12 18:51:54   283s] #Total wire length on LAYER metal1 = 2195 um.
[12/12 18:51:54   283s] #Total wire length on LAYER metal2 = 136165 um.
[12/12 18:51:54   283s] #Total wire length on LAYER metal3 = 358665 um.
[12/12 18:51:54   283s] #Total wire length on LAYER metal4 = 281549 um.
[12/12 18:51:54   283s] #Total wire length on LAYER metal5 = 10172 um.
[12/12 18:51:54   283s] #Total wire length on LAYER metal6 = 1834 um.
[12/12 18:51:54   283s] #Total number of vias = 74839
[12/12 18:51:54   283s] #Up-Via Summary (total 74839):
[12/12 18:51:54   283s] #           
[12/12 18:51:54   283s] #-----------------------
[12/12 18:51:54   283s] #  Metal 1        33849
[12/12 18:51:54   283s] #  Metal 2        28375
[12/12 18:51:54   283s] #  Metal 3        12434
[12/12 18:51:54   283s] #  Metal 4          163
[12/12 18:51:54   283s] #  Metal 5           18
[12/12 18:51:54   283s] #-----------------------
[12/12 18:51:54   283s] #                 74839 
[12/12 18:51:54   283s] #
[12/12 18:51:54   283s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 769.55 (MB), peak = 889.36 (MB)
[12/12 18:51:54   283s] #
[12/12 18:51:54   283s] #Cpu time = 00:00:06
[12/12 18:51:54   283s] #Elapsed time = 00:00:06
[12/12 18:51:54   283s] #Increased memory = -12.55 (MB)
[12/12 18:51:54   283s] #Total memory = 769.55 (MB)
[12/12 18:51:54   283s] #Peak memory = 889.36 (MB)
[12/12 18:51:55   283s] #
[12/12 18:51:55   283s] #Start Detail Routing..
[12/12 18:51:55   283s] #start initial detail routing ...
[12/12 18:52:17   306s] #    number of violations = 32
[12/12 18:52:17   306s] #
[12/12 18:52:17   306s] #    By Layer and Type :
[12/12 18:52:17   306s] #	         MetSpc    Short   Totals
[12/12 18:52:17   306s] #	metal1        1        2        3
[12/12 18:52:17   306s] #	metal2       28        1       29
[12/12 18:52:17   306s] #	Totals       29        3       32
[12/12 18:52:17   306s] #5149 out of 12546 instances need to be verified(marked ipoed).
[12/12 18:52:21   311s] #    number of violations = 32
[12/12 18:52:21   311s] #
[12/12 18:52:21   311s] #    By Layer and Type :
[12/12 18:52:21   311s] #	         MetSpc    Short   Totals
[12/12 18:52:21   311s] #	metal1        1        2        3
[12/12 18:52:21   311s] #	metal2       28        1       29
[12/12 18:52:21   311s] #	Totals       29        3       32
[12/12 18:52:21   311s] #cpu time = 00:00:27, elapsed time = 00:00:27, memory = 785.74 (MB), peak = 889.36 (MB)
[12/12 18:52:21   311s] #start 1st optimization iteration ...
[12/12 18:52:22   311s] #    number of violations = 4
[12/12 18:52:22   311s] #
[12/12 18:52:22   311s] #    By Layer and Type :
[12/12 18:52:22   311s] #	         MetSpc    Short   Totals
[12/12 18:52:22   311s] #	metal1        1        2        3
[12/12 18:52:22   311s] #	metal2        0        1        1
[12/12 18:52:22   311s] #	Totals        1        3        4
[12/12 18:52:22   311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.53 (MB), peak = 889.36 (MB)
[12/12 18:52:22   311s] #start 2nd optimization iteration ...
[12/12 18:52:22   311s] #    number of violations = 4
[12/12 18:52:22   311s] #
[12/12 18:52:22   311s] #    By Layer and Type :
[12/12 18:52:22   311s] #	         MetSpc    Short   Totals
[12/12 18:52:22   311s] #	metal1        1        2        3
[12/12 18:52:22   311s] #	metal2        0        1        1
[12/12 18:52:22   311s] #	Totals        1        3        4
[12/12 18:52:22   311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.53 (MB), peak = 889.36 (MB)
[12/12 18:52:22   311s] #start 3rd optimization iteration ...
[12/12 18:52:22   311s] #    number of violations = 0
[12/12 18:52:22   311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.53 (MB), peak = 889.36 (MB)
[12/12 18:52:22   311s] #Complete Detail Routing.
[12/12 18:52:22   311s] #Total number of nets with non-default rule or having extra spacing = 314
[12/12 18:52:22   311s] #Total wire length = 802848 um.
[12/12 18:52:22   311s] #Total half perimeter of net bounding box = 746271 um.
[12/12 18:52:22   311s] #Total wire length on LAYER metal1 = 51456 um.
[12/12 18:52:22   311s] #Total wire length on LAYER metal2 = 188554 um.
[12/12 18:52:22   311s] #Total wire length on LAYER metal3 = 312875 um.
[12/12 18:52:22   311s] #Total wire length on LAYER metal4 = 237170 um.
[12/12 18:52:22   311s] #Total wire length on LAYER metal5 = 10814 um.
[12/12 18:52:22   311s] #Total wire length on LAYER metal6 = 1979 um.
[12/12 18:52:22   311s] #Total number of vias = 78294
[12/12 18:52:22   311s] #Up-Via Summary (total 78294):
[12/12 18:52:22   311s] #           
[12/12 18:52:22   311s] #-----------------------
[12/12 18:52:22   311s] #  Metal 1        34402
[12/12 18:52:22   311s] #  Metal 2        31978
[12/12 18:52:22   311s] #  Metal 3        11642
[12/12 18:52:22   311s] #  Metal 4          254
[12/12 18:52:22   311s] #  Metal 5           18
[12/12 18:52:22   311s] #-----------------------
[12/12 18:52:22   311s] #                 78294 
[12/12 18:52:22   311s] #
[12/12 18:52:22   311s] #Total number of DRC violations = 0
[12/12 18:52:22   311s] #Cpu time = 00:00:27
[12/12 18:52:22   311s] #Elapsed time = 00:00:27
[12/12 18:52:22   311s] #Increased memory = 15.68 (MB)
[12/12 18:52:22   311s] #Total memory = 785.23 (MB)
[12/12 18:52:22   311s] #Peak memory = 889.36 (MB)
[12/12 18:52:22   311s] #
[12/12 18:52:22   311s] #Start Post Route wire spreading..
[12/12 18:52:22   311s] #
[12/12 18:52:22   311s] #Start data preparation for wire spreading...
[12/12 18:52:22   311s] #
[12/12 18:52:22   311s] #Data preparation is done on Tue Dec 12 18:52:22 2017
[12/12 18:52:22   311s] #
[12/12 18:52:22   311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 785.24 (MB), peak = 889.36 (MB)
[12/12 18:52:22   311s] #
[12/12 18:52:22   311s] #Spread distance (# of tracks): min = 0.500000; max = 2.000000
[12/12 18:52:22   311s] #
[12/12 18:52:22   311s] #Start Post Route Wire Spread.
[12/12 18:52:23   312s] #Done with 5848 horizontal wires in 2 hboxes and 4791 vertical wires in 2 hboxes.
[12/12 18:52:23   312s] #Complete Post Route Wire Spread.
[12/12 18:52:23   312s] #
[12/12 18:52:23   312s] #Total number of nets with non-default rule or having extra spacing = 314
[12/12 18:52:23   312s] #Total wire length = 820516 um.
[12/12 18:52:23   312s] #Total half perimeter of net bounding box = 746271 um.
[12/12 18:52:23   312s] #Total wire length on LAYER metal1 = 51589 um.
[12/12 18:52:23   312s] #Total wire length on LAYER metal2 = 192475 um.
[12/12 18:52:23   312s] #Total wire length on LAYER metal3 = 322527 um.
[12/12 18:52:23   312s] #Total wire length on LAYER metal4 = 241111 um.
[12/12 18:52:23   312s] #Total wire length on LAYER metal5 = 10835 um.
[12/12 18:52:23   312s] #Total wire length on LAYER metal6 = 1979 um.
[12/12 18:52:23   312s] #Total number of vias = 78294
[12/12 18:52:23   312s] #Up-Via Summary (total 78294):
[12/12 18:52:23   312s] #           
[12/12 18:52:23   312s] #-----------------------
[12/12 18:52:23   312s] #  Metal 1        34402
[12/12 18:52:23   312s] #  Metal 2        31978
[12/12 18:52:23   312s] #  Metal 3        11642
[12/12 18:52:23   312s] #  Metal 4          254
[12/12 18:52:23   312s] #  Metal 5           18
[12/12 18:52:23   312s] #-----------------------
[12/12 18:52:23   312s] #                 78294 
[12/12 18:52:23   312s] #
[12/12 18:52:23   312s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 780.92 (MB), peak = 889.36 (MB)
[12/12 18:52:23   312s] #
[12/12 18:52:23   312s] #Post Route wire spread is done.
[12/12 18:52:23   312s] #Total number of nets with non-default rule or having extra spacing = 314
[12/12 18:52:23   312s] #Total wire length = 820516 um.
[12/12 18:52:23   312s] #Total half perimeter of net bounding box = 746271 um.
[12/12 18:52:23   312s] #Total wire length on LAYER metal1 = 51589 um.
[12/12 18:52:23   312s] #Total wire length on LAYER metal2 = 192475 um.
[12/12 18:52:23   312s] #Total wire length on LAYER metal3 = 322527 um.
[12/12 18:52:23   312s] #Total wire length on LAYER metal4 = 241111 um.
[12/12 18:52:23   312s] #Total wire length on LAYER metal5 = 10835 um.
[12/12 18:52:23   312s] #Total wire length on LAYER metal6 = 1979 um.
[12/12 18:52:23   312s] #Total number of vias = 78294
[12/12 18:52:23   312s] #Up-Via Summary (total 78294):
[12/12 18:52:23   312s] #           
[12/12 18:52:23   312s] #-----------------------
[12/12 18:52:23   312s] #  Metal 1        34402
[12/12 18:52:23   312s] #  Metal 2        31978
[12/12 18:52:23   312s] #  Metal 3        11642
[12/12 18:52:23   312s] #  Metal 4          254
[12/12 18:52:23   312s] #  Metal 5           18
[12/12 18:52:23   312s] #-----------------------
[12/12 18:52:23   312s] #                 78294 
[12/12 18:52:23   312s] #
[12/12 18:52:23   313s] #
[12/12 18:52:23   313s] #Start DRC checking..
[12/12 18:52:28   317s] #    number of violations = 0
[12/12 18:52:28   317s] #cpu time = 00:00:04, elapsed time = 00:00:05, memory = 806.46 (MB), peak = 889.36 (MB)
[12/12 18:52:28   317s] #    number of violations = 0
[12/12 18:52:28   317s] #cpu time = 00:00:04, elapsed time = 00:00:05, memory = 806.46 (MB), peak = 889.36 (MB)
[12/12 18:52:28   317s] #CELL_VIEW Top,init has no DRC violation.
[12/12 18:52:28   317s] #Total number of DRC violations = 0
[12/12 18:52:28   317s] #detailRoute Statistics:
[12/12 18:52:28   317s] #Cpu time = 00:00:34
[12/12 18:52:28   317s] #Elapsed time = 00:00:33
[12/12 18:52:28   317s] #Increased memory = 36.91 (MB)
[12/12 18:52:28   317s] #Total memory = 806.46 (MB)
[12/12 18:52:28   317s] #Peak memory = 889.36 (MB)
[12/12 18:52:28   317s] #
[12/12 18:52:28   317s] #globalDetailRoute statistics:
[12/12 18:52:28   317s] #Cpu time = 00:00:40
[12/12 18:52:28   317s] #Elapsed time = 00:00:40
[12/12 18:52:28   317s] #Increased memory = 16.53 (MB)
[12/12 18:52:28   317s] #Total memory = 798.41 (MB)
[12/12 18:52:28   317s] #Peak memory = 889.36 (MB)
[12/12 18:52:28   317s] #Number of warnings = 64
[12/12 18:52:28   317s] #Total number of warnings = 86
[12/12 18:52:28   317s] #Number of fails = 0
[12/12 18:52:28   317s] #Total number of fails = 0
[12/12 18:52:28   317s] #Complete globalDetailRoute on Tue Dec 12 18:52:28 2017
[12/12 18:52:28   317s] #
[12/12 18:52:28   317s] #routeDesign: cpu time = 00:00:40, elapsed time = 00:00:40, memory = 798.41 (MB), peak = 889.36 (MB)
[12/12 18:52:28   317s] *** Message Summary: 0 warning(s), 0 error(s)
[12/12 18:52:28   317s] 
[12/12 18:52:54   320s] <CMD> getFillerMode -quiet
[12/12 18:53:05   321s] <CMD> addFiller -cell filler -prefix FILLER
[12/12 18:53:05   321s] Core basic site is CoreSite
[12/12 18:53:05   321s] **Info: (ENCSP-307): Design contains fractional 1 cell.
[12/12 18:53:05   321s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/12 18:53:05   321s] *INFO: Adding fillers to top-module.
[12/12 18:53:05   321s] *INFO:   Added 44955 filler insts (cell filler / prefix FILLER).
[12/12 18:53:05   321s] *INFO: Total 44955 filler insts added - prefix FILLER (CPU: 0:00:00.3).
[12/12 18:53:05   321s] For 44955 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[12/12 18:53:05   321s] Saving Drc markers ...
[12/12 18:53:05   321s] ... 0 markers are saved ...
[12/12 18:53:05   321s] *INFO: Checking for DRC violations on added fillers.
[12/12 18:53:07   322s] *INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:02.0).
[12/12 18:53:07   322s] *INFO: Adding fillers to top-module.
[12/12 18:53:07   322s] *INFO:   Added 0 filler inst of any cell-type.
[12/12 18:53:07   322s] For 0 new insts, *** Applied 0 GNC rules.
[12/12 18:53:07   322s] Loading Drc markers ...
[12/12 18:53:07   322s] ... 0 markers are loaded ...
[12/12 18:53:07   322s] *INFO: End DRC Checks. (real: 0:00:02.0 ).
[12/12 18:53:29   325s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[12/12 18:53:29   325s] <CMD> verifyGeometry
[12/12 18:53:29   325s]  *** Starting Verify Geometry (MEM: 910.3) ***
[12/12 18:53:29   325s] 
[12/12 18:53:29   325s]   VERIFY GEOMETRY ...... Starting Verification
[12/12 18:53:29   325s]   VERIFY GEOMETRY ...... Initializing
[12/12 18:53:29   325s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[12/12 18:53:29   325s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[12/12 18:53:29   325s]                   ...... bin size: 3600
[12/12 18:53:29   325s]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[12/12 18:53:31   326s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/12 18:53:31   326s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/12 18:53:31   326s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/12 18:53:31   326s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/12 18:53:31   326s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[12/12 18:53:31   326s]   VERIFY GEOMETRY ...... SubArea : 2 of 4
[12/12 18:53:32   328s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/12 18:53:32   328s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/12 18:53:32   328s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/12 18:53:32   328s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/12 18:53:32   328s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[12/12 18:53:32   328s]   VERIFY GEOMETRY ...... SubArea : 3 of 4
[12/12 18:53:33   329s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/12 18:53:33   329s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/12 18:53:33   329s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/12 18:53:33   329s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/12 18:53:34   329s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[12/12 18:53:34   329s]   VERIFY GEOMETRY ...... SubArea : 4 of 4
[12/12 18:53:35   331s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/12 18:53:35   331s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/12 18:53:35   331s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/12 18:53:35   331s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/12 18:53:35   331s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[12/12 18:53:35   331s] VG: elapsed time: 6.00
[12/12 18:53:35   331s] Begin Summary ...
[12/12 18:53:35   331s]   Cells       : 0
[12/12 18:53:35   331s]   SameNet     : 0
[12/12 18:53:35   331s]   Wiring      : 0
[12/12 18:53:35   331s]   Antenna     : 0
[12/12 18:53:35   331s]   Short       : 0
[12/12 18:53:35   331s]   Overlap     : 0
[12/12 18:53:35   331s] End Summary
[12/12 18:53:35   331s] 
[12/12 18:53:35   331s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/12 18:53:35   331s] 
[12/12 18:53:35   331s] **********End: VERIFY GEOMETRY**********
[12/12 18:53:35   331s]  *** verify geometry (CPU: 0:00:05.7  MEM: 51.1M)
[12/12 18:53:35   331s] 
[12/12 18:53:35   331s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[12/12 18:53:48   332s] <CMD> verify_drc -report Top.drc.rpt -limit 1000
[12/12 18:53:48   332s]  *** Starting Verify DRC (MEM: 961.3) ***
[12/12 18:53:48   332s] 
[12/12 18:53:48   332s] ### nrEnv::init -minimal called
[12/12 18:53:48   332s] ### nrEnv::init completed with status success.
[12/12 18:53:48   332s]   VERIFY DRC ...... Starting Verification
[12/12 18:53:48   332s]   VERIFY DRC ...... Initializing
[12/12 18:53:48   332s]   VERIFY DRC ...... Deleting Existing Violations
[12/12 18:53:48   332s]   VERIFY DRC ...... Creating Sub-Areas
[12/12 18:53:48   332s]   VERIFY DRC ...... Using new threading
[12/12 18:53:48   332s]   VERIFY DRC ...... Sub-Area : 1 of 4
[12/12 18:53:49   333s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/12 18:53:49   333s]   VERIFY DRC ...... Sub-Area : 2 of 4
[12/12 18:53:51   335s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/12 18:53:51   335s]   VERIFY DRC ...... Sub-Area : 3 of 4
[12/12 18:53:52   336s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/12 18:53:52   336s]   VERIFY DRC ...... Sub-Area : 4 of 4
[12/12 18:53:53   338s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/12 18:53:53   338s] 
[12/12 18:53:53   338s]   Verification Complete : 0 Viols.
[12/12 18:53:53   338s] 
[12/12 18:53:53   338s]  *** End Verify DRC (CPU: 0:00:05.8  ELAPSED TIME: 5.00  MEM: 3.1M) ***
[12/12 18:53:53   338s] 
[12/12 18:54:04   339s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[12/12 18:54:04   339s] VERIFY_CONNECTIVITY use new engine.
[12/12 18:54:04   339s] 
[12/12 18:54:04   339s] ******** Start: VERIFY CONNECTIVITY ********
[12/12 18:54:04   339s] Start Time: Tue Dec 12 18:54:04 2017
[12/12 18:54:04   339s] 
[12/12 18:54:04   339s] Design Name: Top
[12/12 18:54:04   339s] Database Units: 1000
[12/12 18:54:04   339s] Design Boundary: (0.0000, 0.0000) (1235.7450, 1233.9000)
[12/12 18:54:04   339s] Error Limit = 1000; Warning Limit = 50
[12/12 18:54:04   339s] Check all nets
[12/12 18:54:04   339s] **** 18:54:04 **** Processed 5000 nets.
[12/12 18:54:04   339s] **** 18:54:04 **** Processed 10000 nets.
[12/12 18:54:05   340s] 
[12/12 18:54:05   340s] Begin Summary 
[12/12 18:54:05   340s]   Found no problems or warnings.
[12/12 18:54:05   340s] End Summary
[12/12 18:54:05   340s] 
[12/12 18:54:05   340s] End Time: Tue Dec 12 18:54:05 2017
[12/12 18:54:05   340s] Time Elapsed: 0:00:01.0
[12/12 18:54:05   340s] 
[12/12 18:54:05   340s] ******** End: VERIFY CONNECTIVITY ********
[12/12 18:54:05   340s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/12 18:54:05   340s]   (CPU Time: 0:00:00.8  MEM: 0.000M)
[12/12 18:54:05   340s] 
[12/12 18:54:56   345s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/12 18:54:56   345s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Top_preCTS -outDir timingReports
[12/12 18:54:56   345s] **WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
[12/12 18:54:56   345s] *** Starting trialRoute (mem=863.3M) ***
[12/12 18:54:56   345s] 
[12/12 18:54:56   345s] There are 0 guide points passed to trialRoute for fixed pins.
[12/12 18:54:56   345s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[12/12 18:54:56   345s] Start to check current routing status for nets...
[12/12 18:54:56   345s] Net ANSWER/mem[0][3][11] is not routed.
[12/12 18:54:56   345s] All nets will be rerouted.
[12/12 18:54:56   345s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[12/12 18:54:56   345s] Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide
[12/12 18:54:56   345s] 
[12/12 18:54:56   345s] Nr of prerouted/Fixed nets = 1
[12/12 18:54:56   345s] There are 314 nets with 1 extra space.
[12/12 18:54:56   345s] routingBox: (0 0) (1235745 1233900)
[12/12 18:54:56   345s] coreBox:    (10530 10530) (1225755 1223910)
[12/12 18:54:57   345s] Number of multi-gpin terms=5303, multi-gpins=11939, moved blk term=0/0
[12/12 18:54:57   345s] 
[12/12 18:54:57   345s] Phase 1a route (0:00:00.1 864.6M):
[12/12 18:54:57   345s] Est net length = 7.874e+05um = 3.665e+05H + 4.209e+05V
[12/12 18:54:57   345s] Usage: (12.4%H 20.8%V) = (4.652e+05um 9.040e+05um) = (114794 79775)
[12/12 18:54:57   345s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[12/12 18:54:57   345s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:54:57   345s] 
[12/12 18:54:57   345s] Phase 1b route (0:00:00.1 867.6M):
[12/12 18:54:57   345s] Usage: (12.4%H 20.8%V) = (4.641e+05um 9.040e+05um) = (114507 79774)
[12/12 18:54:57   345s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:54:57   345s] 
[12/12 18:54:57   345s] Phase 1c route (0:00:00.1 867.6M):
[12/12 18:54:57   345s] Usage: (12.3%H 20.8%V) = (4.634e+05um 9.035e+05um) = (114355 79732)
[12/12 18:54:57   345s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:54:57   345s] 
[12/12 18:54:57   346s] Phase 1d route (0:00:00.1 867.6M):
[12/12 18:54:57   346s] Usage: (12.3%H 20.8%V) = (4.634e+05um 9.035e+05um) = (114355 79732)
[12/12 18:54:57   346s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:54:57   346s] 
[12/12 18:54:57   346s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.3 867.6M)

[12/12 18:54:57   346s] 
[12/12 18:54:57   346s] Phase 1e route (0:00:00.0 867.6M):
[12/12 18:54:57   346s] Usage: (12.3%H 20.8%V) = (4.634e+05um 9.035e+05um) = (114355 79732)
[12/12 18:54:57   346s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:54:57   346s] 
[12/12 18:54:57   346s] Overflow: 0.00% H + 0.00% V (0:00:00.0 867.6M)

[12/12 18:54:57   346s] Usage: (12.3%H 20.8%V) = (4.634e+05um 9.035e+05um) = (114355 79732)
[12/12 18:54:57   346s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[12/12 18:54:57   346s] 
[12/12 18:54:57   346s] Congestion distribution:
[12/12 18:54:57   346s] 
[12/12 18:54:57   346s] Remain	cntH		cntV
[12/12 18:54:57   346s] --------------------------------------
[12/12 18:54:57   346s] --------------------------------------
[12/12 18:54:57   346s]   1:	0	 0.00%	3	 0.01%
[12/12 18:54:57   346s]   2:	0	 0.00%	34	 0.10%
[12/12 18:54:57   346s]   3:	0	 0.00%	163	 0.48%
[12/12 18:54:57   346s]   4:	0	 0.00%	1009	 2.99%
[12/12 18:54:57   346s]   5:	33744	100.00%	32535	96.42%
[12/12 18:54:57   346s] 
[12/12 18:54:57   346s] Global route (cpu=0.3s real=0.3s 867.6M)
[12/12 18:54:57   346s] Updating RC grid for preRoute extraction ...
[12/12 18:54:57   346s] Initializing multi-corner resistance tables ...
[12/12 18:54:57   346s] 
[12/12 18:54:57   346s] 
[12/12 18:54:57   346s] *** After '-updateRemainTrks' operation: 
[12/12 18:54:57   346s] 
[12/12 18:54:57   346s] Usage: (13.2%H 23.3%V) = (4.955e+05um 1.014e+06um) = (122279 89543)
[12/12 18:54:57   346s] Overflow: 2 = 0 (0.00% H) + 2 (0.01% V)
[12/12 18:54:57   346s] 
[12/12 18:54:57   346s] Phase 1l Overflow: 0.00% H + 0.01% V (0:00:00.5 875.6M)

[12/12 18:54:57   346s] 
[12/12 18:54:57   346s] Congestion distribution:
[12/12 18:54:57   346s] 
[12/12 18:54:57   346s] Remain	cntH		cntV
[12/12 18:54:57   346s] --------------------------------------
[12/12 18:54:57   346s]  -1:	0	 0.00%	2	 0.01%
[12/12 18:54:57   346s] --------------------------------------
[12/12 18:54:57   346s]   0:	0	 0.00%	12	 0.04%
[12/12 18:54:57   346s]   1:	0	 0.00%	66	 0.20%
[12/12 18:54:57   346s]   2:	0	 0.00%	287	 0.85%
[12/12 18:54:57   346s]   3:	0	 0.00%	749	 2.22%
[12/12 18:54:57   346s]   4:	0	 0.00%	1597	 4.73%
[12/12 18:54:57   346s]   5:	33744	100.00%	31031	91.96%
[12/12 18:54:57   346s] 
[12/12 18:54:58   346s] 
[12/12 18:54:58   346s] *** Completed Phase 1 route (0:00:01.3 875.6M) ***
[12/12 18:54:58   346s] 
[12/12 18:54:58   347s] 
[12/12 18:54:58   347s] Total length: 8.172e+05um, number of vias: 96411
[12/12 18:54:58   347s] M1(H) length: 3.240e+01um, number of vias: 42144
[12/12 18:54:58   347s] M2(V) length: 1.679e+05um, number of vias: 37296
[12/12 18:54:58   347s] M3(H) length: 3.666e+05um, number of vias: 16796
[12/12 18:54:58   347s] M4(V) length: 2.755e+05um, number of vias: 103
[12/12 18:54:58   347s] M5(H) length: 1.577e+03um, number of vias: 72
[12/12 18:54:58   347s] M6(V) length: 5.628e+03um
[12/12 18:54:58   347s] *** Completed Phase 2 route (0:00:00.6 875.6M) ***
[12/12 18:54:58   347s] 
[12/12 18:54:58   347s] *** Finished all Phases (cpu=0:00:01.9 mem=875.6M) ***
[12/12 18:54:58   347s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[12/12 18:54:58   347s] Peak Memory Usage was 875.6M 
[12/12 18:54:58   347s] TrialRoute+GlbRouteEst total runtime= +0:00:02.0 = 0:00:07.9
[12/12 18:54:58   347s]   TrialRoute full (called 7x) runtime= 0:00:07.8
[12/12 18:54:58   347s]   TrialRoute check only (called once) runtime= 0:00:00.1
[12/12 18:54:58   347s]   GlbRouteEst (called 2x) runtime= 0:00:00.1
[12/12 18:54:58   347s] *** Finished trialRoute (cpu=0:00:02.1 mem=875.6M) ***
[12/12 18:54:58   347s] 
[12/12 18:54:58   347s] Extraction called for design 'Top' of instances=57501 and nets=13435 using extraction engine 'preRoute' .
[12/12 18:54:58   347s] **WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/12 18:54:58   347s] Type 'man ENCEXT-3530' for more detail.
[12/12 18:54:58   347s] PreRoute RC Extraction called for design Top.
[12/12 18:54:58   347s] RC Extraction called in multi-corner(1) mode.
[12/12 18:54:58   347s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[12/12 18:54:58   347s] RCMode: PreRoute
[12/12 18:54:58   347s]       RC Corner Indexes            0   
[12/12 18:54:58   347s] Capacitance Scaling Factor   : 1.00000 
[12/12 18:54:58   347s] Resistance Scaling Factor    : 1.00000 
[12/12 18:54:58   347s] Clock Cap. Scaling Factor    : 1.00000 
[12/12 18:54:58   347s] Clock Res. Scaling Factor    : 1.00000 
[12/12 18:54:58   347s] Shrink Factor                : 1.00000
[12/12 18:54:58   347s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/12 18:54:58   347s] Updating RC grid for preRoute extraction ...
[12/12 18:54:58   347s] Initializing multi-corner resistance tables ...
[12/12 18:54:58   347s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 863.277M)
[12/12 18:54:58   347s] Effort level <high> specified for reg2reg path_group
[12/12 18:54:58   347s] Effort level <high> specified for reg2cgate path_group
[12/12 18:54:58   347s] Found active setup analysis view constraint_rule
[12/12 18:54:58   347s] Found active hold analysis view constraint_rule
[12/12 18:55:00   349s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/12 18:55:00   349s] AAE_THRD: End delay calculation. (MEM=920.34 CPU=0:00:01.3 REAL=0:00:01.0)
[12/12 18:55:01   350s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 36.223  | 36.223  | 49.223  | 44.399  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2361   |  2351   |    1    |   309   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
Reported timing to dir timingReports
[12/12 18:55:01   350s] Total CPU time: 4.93 sec
[12/12 18:55:01   350s] Total Real time: 5.0 sec
[12/12 18:55:01   350s] Total Memory Usage: 882.121094 Mbytes
[12/12 18:56:04   359s] <CMD> saveFPlan Project.fp
[12/12 18:56:33   366s] <CMD> savePlace Project.place.gz
[12/12 18:56:34   366s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=884.1M) ***
[12/12 18:56:46   367s] <CMD> saveNetlist Project.v
[12/12 18:56:46   367s] Writing Netlist "Project.v" ...
[12/12 18:57:01   369s] <CMD> global dbgLefDefOutVersion
[12/12 18:57:01   369s] <CMD> set dbgLefDefOutVersion 5.8
[12/12 18:57:01   369s] <CMD> defOut -floorplan -netlist -routing Project.def
[12/12 18:57:01   369s] Writing DEF file 'Project.def', current time is Tue Dec 12 18:57:01 2017 ...
[12/12 18:57:01   369s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[12/12 18:57:01   369s] DEF file 'Project.def' is written, current time is Tue Dec 12 18:57:01 2017 ...
[12/12 18:57:01   369s] <CMD> set dbgLefDefOutVersion 5.8
[12/12 18:57:03   369s] <CMD> global dbgLefDefOutVersion
[12/12 18:57:03   369s] <CMD> set dbgLefDefOutVersion 5.8
[12/12 18:57:03   369s] <CMD> defOut -floorplan -netlist -routing Project.def
[12/12 18:57:03   369s] Writing DEF file 'Project.def', current time is Tue Dec 12 18:57:03 2017 ...
[12/12 18:57:03   369s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[12/12 18:57:03   370s] DEF file 'Project.def' is written, current time is Tue Dec 12 18:57:03 2017 ...
[12/12 18:57:03   370s] <CMD> set dbgLefDefOutVersion 5.8
[12/12 18:58:39   379s] <CMD> selectInst {ANSWER/mem_reg[5][2][5]}
[12/12 18:58:43   380s] <CMD> selectWire 666.4950 672.1650 676.4850 672.4350 3 n10062
[12/12 18:58:47   380s] <CMD> zoomIn
[12/12 18:58:48   380s] <CMD> zoomIn
[12/12 18:58:51   381s] <CMD> zoomOut
[12/12 18:58:52   381s] <CMD> zoomOut
[12/12 18:58:56   381s] <CMD> deselectAll
[12/12 18:58:56   381s] <CMD> selectInst {INPUTSRAM/mem_i_reg[1][4]}
[12/12 18:58:56   381s] <CMD> deselectAll
[12/12 18:58:56   381s] <CMD> selectWire 674.5950 570.9150 700.7850 571.1850 3 FE_OFN68_n9855
[12/12 18:58:57   381s] <CMD> deselectAll
[12/12 18:58:57   381s] <CMD> selectInst {ANSWER/mem_reg[0][0][13]}
[12/12 18:58:57   382s] <CMD> deselectAll
[12/12 18:58:57   382s] <CMD> selectInst U12946
[12/12 18:58:58   382s] <CMD> deselectAll
[12/12 18:58:58   382s] <CMD> selectInst U4664
[12/12 18:58:59   382s] <CMD> deselectAll
[12/12 18:58:59   382s] <CMD> selectWire 557.9550 972.6750 654.6150 972.9450 3 {rdata[0]}
[12/12 18:59:01   382s] <CMD> group
[12/12 18:59:02   382s] <CMD> ungroup
[12/12 18:59:10   383s] <CMD> deselectAll
[12/12 18:59:13   383s] <CMD> zoomIn
[12/12 18:59:19   385s] <CMD> selectObject IO_Pin {pixels[66]}
[12/12 18:59:31   387s] <CMD> deselectAll
[12/12 18:59:36   388s] <CMD> selectObject IO_Pin {pixels[11]}
[12/12 18:59:42   389s] <CMD> deselectAll
[12/12 19:04:26   419s] <CMD> windowSelect 660.694 -21.632 961.281 -23.909
[12/12 19:19:43   512s] <CMD> selectInst U10701
[12/12 19:39:58   629s] <CMD> deselectAll
[12/12 19:39:58   629s] <CMD> selectWire 10.5300 984.7800 1225.5300 986.7600 1 vdd!
[12/12 21:06:58  1150s] ambiguous command name "d": dbAddCellObs dbAddCoverInst dbAddDeCapAtLoc dbAddToHInst dbAddToSelSet dbAddWireSeg dbAreAnyNetWiresDangling dbAreCellsPhyReplaceable dbAreNetWiresOK dbAssignFTermToBump dbAttachBuffer dbBindLib dbBlackBoxArea dbBlackBoxAreaPerGate dbBlackBoxAspectRatio dbBlackBoxCell dbBlackBoxGateCount dbBlackBoxHeight dbBlackBoxName dbBlackBoxNext dbBlackBoxSpecifyMethod dbBlackBoxSpecifyValue dbBlackBoxUtilization dbBlackBoxWidth dbBoxDimX dbBoxDimY dbBoxLL dbBoxLLX dbBoxLLY dbBoxPtrBox dbBoxUR dbBoxURX dbBoxURY dbBumpBumpCell dbBumpCellBox dbBumpCellName dbBumpCellNext dbBumpCellNrItem dbBumpCellPtArr dbBumpFTerm dbBumpLoc dbBumpOrient dbBumpType dbBusBitArr dbBusBitBus dbBusBitParent dbBusParent dbCellBNetList dbCellChangeWireGlobalStatus dbCellChangeWireStatus dbCellClass dbCellCongestionView dbCellDim dbCellDoNotFlatten dbCellDontKnowIsFlat dbCellFPlan dbCellFTermArr dbCellFTermList dbCellFixWireTermLoops dbCellFlattenedNrBlock dbCellFlattenedNrGate dbCellFlattenedNrInst dbCellFlattenedNrIo dbCellFlattenedNrStdCell dbCellFlattenedNrStor dbCellFootPrintName dbCellGlobalWireAddVias dbCellGlobalWireToUsableWire dbCellHInst dbCellHasInternalPower dbCellHasIoRing dbCellHasLeakagePower dbCellHierCell dbCellIGLen dbCellInstList dbCellIoList dbCellName dbCellNetList dbCellNext dbCellNrBidi dbCellNrBlock dbCellNrFTerm dbCellNrFlatInst dbCellNrGate dbCellNrHInst dbCellNrInput dbCellNrInst dbCellNrIo dbCellNrNet dbCellNrPGFTerm dbCellNrPhysicalInst dbCellNrRef dbCellNrRow dbCellNrStdCell dbCellNrStor dbCellNrSym dbCellOrigCell dbCellOrigin dbCellPGFTermArr dbCellPhysicalNetList dbCellPrev dbCellPtn dbCellPtnList dbCellRepCell dbCellRouteAlgUsed dbCellSNetList dbCellSite dbCellSubClass dbCellSymArr dbCellTechSite dbCellTimeLib dbCellType dbCellVoltage dbChangeInstCell dbCheckCell dbCheckUndefinedPinDir dbCleanCellFlag dbCleanInstFlag dbCleanNetFlag dbCleanTermFlag dbClearCellFTermMarkers dbClearCellInstMarkers dbClearCellNetMarkers dbClearCellTermMarkers dbClearCellWireMarkers dbClearHInstMarkers dbClockName dbClockNext dbClockPrev dbClockRate dbCloneListInst dbCloneListOrient dbComputeHInstPDensity dbConstraintBox dbConstraintHInst dbConstraintNext dbConstraintNextInFPlan dbConstraintType dbCopyNetWires dbCountDrc dbCountFTermFlag dbCountInstFlag dbCountNetFlag dbCountTermFlag dbCreateConstraint dbCreateMarker dbCreateObstruct dbCreateRestrictedViaCell dbCreateScreen dbCreateSpareGateGroup dbCreateText dbCreateVia dbCreateWire dbCurrentDefaultLibraryContext dbCustomLayerId dbCustomLayerName dbDBUToMicrons dbDehiliteObj dbDelCoverInst dbDelFromHInst dbDelFromSelSet dbDelHInst dbDelHiliteSet dbDelProp dbDelSelSet dbDelWireSeg dbDeleteAreaIoRow dbDeleteBuffer dbDeleteBumpGrid dbDeleteCustomObj dbDeleteLayerBlk dbDeleteMarker dbDeleteObj dbDeleteObstruct dbDeletePtnCut dbDeletePtnFeed dbDeletePtnPinBlk dbDeletePtnPinShapes dbDeletePtnPinShapesForNet dbDeletePtnPinShapesForNetOnLayer dbDeletePtnPinShapesOnLayer dbDeleteRouteBlk dbDeleteRouteBox dbDeleteRowCluster dbDeleteScreen dbDeleteSpareGateGroup dbDeleteStripBox dbDeleteText dbDeleteTrialRoute dbDeselectObj dbDisplayUnplacedInst dbEdge dbEndIterAllRoutes dbEndIterRoutes dbEndIterViaCellRectangles dbEvalAddEcoBuffer dbEvalChangeCell dbEvalRemoveBuffer dbEvalSwitchTerm dbExtRuleArrNext dbExtRuleId dbExtRuleLayerRuleList dbExtRuleName dbExtRuleNext dbExtRuleNrRoutingLayerRule dbExtRuleRoutingLayerRuleArr dbExtRuleSpacingList dbExtRuleViaCellList dbFPinADir dbFPinAccessDir dbFPinLayer dbFPinLoc dbFPinNext dbFPinNrAPin dbFPinSide dbFPinWidth dbFPinZ dbFPlanBox dbFPlanCellPadList dbFPlanConstraintList dbFPlanCoreBox dbFPlanDefaultTechSite dbFPlanEqualizeAllPtnCellHInst dbFPlanFlip dbFPlanGroupList dbFPlanInstIGLen dbFPlanUpdateGmapByPrerouteAsObs dbFTermBTerm dbFTermBox dbFTermBus dbFTermCell dbFTermDepth dbFindInstsByCell dbFindInstsByName dbFindInstsOnNet dbFindModulesByName dbFindNetsByName dbFindTermsByName dbFlattenInst dbFootPrintCellList dbFootPrintCellNameList dbFootPrintTlsCellList dbFootPrintTlsCellListAcrossPD dbForAllCellFTerm dbForAllCellFTermAndInternalFTerm dbForAllCellNet dbForAllCellPGFTerm dbForAllInstPGTerm dbForAllInstTerm dbForAllVInstVTerm dbForEachAreaECOScreen dbForEachCellBlackBox dbForEachCellBump dbForEachCellFTerm dbForEachCellGeomList dbForEachCellHaloBox dbForEachCellInputFTerm dbForEachCellInst dbForEachCellIo dbForEachCellNetS dbForEachCellOutputFTerm dbForEachCellPhyFTerm dbForEachCellPtn dbForEachCellSNet dbForEachCellSortedInst dbForEachCellSortedVInst dbForEachCellStorInst dbForEachCellTileInst dbForEachCellTimeArc dbForEachCellVInst dbForEachClockDomainInst dbForEachClockDomainNet dbForEachConstraintBox dbForEachCutLayer dbForEachDomainInst dbForEachExtRuleLayerRuleList dbForEachFPlanAIORowCluster dbForEachFPlanCellPad dbForEachFPlanConstraint dbForEachFPlanDefRow dbForEachFPlanGlobalNetConnection dbForEachFPlanGroup dbForEachFPlanLayerBlk dbForEachFPlanNetGroup dbForEachFPlanObstruct dbForEachFPlanPinGroup dbForEachFPlanPtnCut dbForEachFPlanPtnFeed dbForEachFPlanPtnPinBlk dbForEachFPlanPtnPinBlkS dbForEachFPlanRouteBlk dbForEachFPlanRouteGuide dbForEachFPlanScreen dbForEachFPlanStrip dbForEachFTermFPin dbForEachFTermLefPort dbForEachFileLine dbForEachFileUpdateLine dbForEachGeomListBox dbForEachGeomListGeom dbForEachGeomListPath dbForEachGeomListPoly dbForEachGroupBoxListBox dbForEachGroupHInst dbForEachHInstHInst dbForEachHInstHTerm dbForEachHInstTreeHInst dbForEachHInstTreeInst dbForEachHInstTreeNet dbForEachHeadBumpCell dbForEachHeadCell dbForEachHeadClock dbForEachHeadCustomLayer dbForEachHeadHilitePtr dbForEachHeadLayer dbForEachHeadPath dbForEachHeadPtn dbForEachHeadRepCell dbForEachHeadRuleList dbForEachHeadSel dbForEachHeadSelPtr dbForEachHeadSite dbForEachHeadTechSite dbForEachHeadTileCell dbForEachHeadTimeLib dbForEachHeadTlsCell dbForEachInstInputTerm dbForEachInstOutputTerm dbForEachInstTerm dbForEachLayerShapeShape dbForEachLefPortLayerShape dbForEachListElem dbForEachListPtr dbForEachMetalLayer dbForEachNetGroupNet dbForEachNetHNet dbForEachNetMsNetGroup dbForEachNetNetGroup dbForEachNetOutputTerm dbForEachNetTerm dbForEachNetTermS dbForEachNetWire dbForEachObjProp dbForEachPathTerm dbForEachPinGroupPin dbForEachPowerDomain dbForEachPowerDomainPad dbForEachPowerDomainSpecMember dbForEachPtnCloneList dbForEachRowClusterRow dbForEachSNetBox dbForEachSNetStripBox dbForEachTileCellTilePin dbForEachTimeLibCell dbForEachTimeLibOpCond dbForEachVNetVTerm dbGeomBoxBox dbGeomLineEndPt dbGeomLineStartPt dbGeomListCustLayer dbGeomPathLocArr dbGeomPathNrLoc dbGeomPathWidth dbGeomPolyLocArr dbGeomPolyNrLoc dbGeomTextHeight dbGeomTextLoc dbGeomTextText dbGet dbGetBlackBoxByName dbGetBottomIoPadOrient dbGetBumpByName dbGetBumpCellByName dbGetBumpCount dbGetBumpDetailCount dbGetCapUnitStr dbGetCellByName dbGetCellByNameAndLib dbGetCellByNameAndTimeLibType dbGetCellFreeLegalLoc dbGetCellTimeArc dbGetChildHInst dbGetDefaultTechSite dbGetExtRuleByName dbGetFPlanLayerHalo dbGetFPlanNrRow dbGetFTermByName dbGetGroupAncester dbGetGroupByName dbGetHInstBoxArea dbGetHInstByName dbGetHTermByInstTermName dbGetHaloValue dbGetInstByName dbGetIoByName dbGetIoDriverSiteCount dbGetIsNetlistChangedForClink dbGetLDFLibs dbGetLayerBlkByName dbGetLayerByExtId dbGetLayerByName dbGetLayerByZ dbGetLoadedTimeLibs dbGetLocAndSide dbGetLocPowerDomainVoltage dbGetMetalLayerById dbGetNetByLocalName dbGetNetByName dbGetNetDrivenTermsThroughLoc dbGetNetFrequency dbGetNetGroupByName dbGetNetRectBBox dbGetNetRectID dbGetNextHInst dbGetNumOfIoRow dbGetObjByName dbGetObstructByName dbGetOrCreatePropByName dbGetOrCreateSNetByName dbGetPGFTermByName dbGetPGTermByName dbGetPathById dbGetPinGroupByName dbGetPowerDomainByName dbGetPrerouteAsObs dbGetPrevHInst dbGetPropByName dbGetPtnBorderCoords dbGetPtnByName dbGetPtnCutByName dbGetPtnFPinsInArea dbGetPtnFPlanBox dbGetPtnFeedByName dbGetPtnLayerHalo dbGetPtnPinBlkByName dbGetRawSlack dbGetRouteBlkByName dbGetRouteGuideByName dbGetSNetByName dbGetSNodeByIdx dbGetScreenByName dbGetShifterCellsForPD dbGetSpefInFileName dbGetSrcClks dbGetStripByName dbGetTechSiteByName dbGetTermByInstTermName dbGetTermByName dbGetTileCellByName dbGetTimeLibByName dbGetTimeUnitStr dbGetTlsCellByNameAndTimeLibType dbGetVInstByName dbGetVNetByName dbGetViaCellByName dbGlobalNetConnectionAutoTie dbGlobalNetConnectionConnectType dbGlobalNetConnectionInInstances dbGlobalNetConnectionIsDisconnect dbGlobalNetConnectionNetlistOverride dbGlobalNetConnectionNonHier dbGlobalNetConnectionPowerDomain dbGlobalNetConnectionScopeType dbGlobalNetConnectionToGlobalNet dbGlobalNetConnectionUnderModule dbGlobalNetConnectionVerbose dbGroundSpef dbGroupBox dbGroupConType dbGroupDensity dbGroupGroup dbGroupHInstList dbGroupName dbGroupNext dbGroupNrHInst dbGroupPowerDomain dbHInstArea dbHInstBlockAreaWHalo dbHInstBox dbHInstCell dbHInstCellName dbHInstColorId dbHInstCongest dbHInstConnection dbHInstConstraint dbHInstDensity dbHInstFPlanBox dbHInstFenceDensity dbHInstGroup dbHInstHInstList dbHInstHTermList dbHInstHorOrder dbHInstId dbHInstIlm dbHInstName dbHInstNrInst dbHInstPCell dbHInstParent dbHInstPerimList dbHInstPin dbHInstPrefixId dbHInstPropList dbHInstPtListBox dbHInstPtn dbHInstResetArea dbHInstStdCellArea dbHInstSuggestLoc dbHInstSuggestOrient dbHInstType dbHInstUserDensity dbHInstVerOrder dbHTermFTerm dbHTermHInst dbHTermNet dbHTermNext dbHTermOrder dbHTermSide dbHasBlackBoxAreaValueBeenSet dbHasBlackBoxGateAreaValueBeenSet dbHasBlackBoxXYBeenSet dbHeadAspectRatio dbHeadBlockAsStdCell dbHeadBlockMargin dbHeadBox dbHeadCellList dbHeadChipTopCell dbHeadCoreBox dbHeadCustomLayerList dbHeadDBUPerIGU dbHeadDBUPerIoGU dbHeadDBUPerMGrid dbHeadExtRuleArr dbHeadExtRuleList dbHeadFELayerList dbHeadFPlan dbHeadFirstSelPtr dbHeadHiliteList dbHeadIoBox dbHeadIoHgt dbHeadLEFLayerArr dbHeadLEFLayerList dbHeadMicronPerDBU dbHeadName dbHeadNrExtRule dbHeadNrExtRulePlus1 dbHeadNrHilite dbHeadNrLEFLayer dbHeadNrLayer dbHeadNrSel dbHeadNrWireLayer dbHeadOhmPerDBU dbHeadPathList dbHeadPicoFPerDBU dbHeadPicoSecPerDBU dbHeadPropTypeList dbHeadPtnList dbHeadRule dbHeadSelList dbHeadSpDetailLen dbHeadSpGlobalLen dbHeadStdCellHgt dbHeadTopCell dbHiliteObj dbHiliteObjBox dbIncrDelayUpdate dbInfoStripBox dbInfoVia dbInfoViaCellLayer dbInfoViaCellRegularCuts dbInfoWire dbInitBumpGrid dbInitCellNetList dbInitVCellNetList dbInstBaseName dbInstBox dbInstCell dbInstCellName dbInstCluId dbInstCongest dbInstEffIGLen dbInstGroup dbInstHInst dbInstHasObstruct dbInstHierHInst dbInstHorOrder dbInstIGArea dbInstIGLen dbInstInternalPower dbInstLeakagePower dbInstLibraryContext dbInstLoc dbInstName dbInstNext dbInstNrBidi dbInstNrInput dbInstNrOutput dbInstNrRow dbInstNrTerm dbInstObstruct dbInstObstructLayers dbInstOrient dbInstPCell dbInstPGTermArr dbInstPdefName dbInstPlacementStatus dbInstPrefixId dbInstPrefixName dbInstPrev dbInstPriority dbInstRoutingHaloBottomLayer dbInstRoutingHaloSideSize dbInstRoutingHaloTopLayer dbInstTempId dbInstTermArr dbInstTermList dbInstVerOrder dbIoBox dbIoBump dbIoCell dbIoFTerm dbIoIndent dbIoInst dbIoLayerId dbIoLoc dbIoName dbIoNext dbIoOffset dbIoOrder dbIoOrient dbIoRow dbIoSide dbIoSpacing dbIoTdfLibName dbIsAllInstPlaced dbIsBackslashInNamesHidden dbIsBoxOverlappingBox dbIsBoxOverlappingOrTouchingBox dbIsBumpHilite dbIsBumpSel dbIsCaseSensitive dbIsCellAreaIo dbIsCellBlackBox dbIsCellBlock dbIsCellCdumpDefined dbIsCellClockSynthesized dbIsCellDisplayable dbIsCellDontTouch dbIsCellDontUse dbIsCellDummy dbIsCellECOMarked dbIsCellECOMarked2 dbIsCellECOMarked4 dbIsCellEEQCell dbIsCellFlat dbIsCellGRouted dbIsCellGate dbIsCellHier dbIsCellIo dbIsCellIoPlaced dbIsCellJtagCell dbIsCellLatch dbIsCellLeafCell dbIsCellMarked dbIsCellMarked2 dbIsCellMarked3 dbIsCellMarked4 dbIsCellMaybeHier dbIsCellNLDefined dbIsCellNLRefed dbIsCellPartition dbIsCellPlaced dbIsCellPower dbIsCellPowerAnalyzed dbIsCellPrototype dbIsCellRCExtracted dbIsCellRouted dbIsCellScanCell dbIsCellScanOpted dbIsCellSequential dbIsCellSpareGate dbIsCellStdCell dbIsCellStor dbIsCellSuper dbIsCellSymDegenerate dbIsCellSymmetryR90 dbIsCellSymmetryX dbIsCellSymmetryY dbIsCellTGDelayUpdated dbIsCellTimeDefined dbIsCellTop dbIsCellVCell dbIsCellVDDOnBottom dbIsClockHilite dbIsClockMarked dbIsClockSel dbIsExtractRCRCDBMode dbIsExtractRCRandomMode dbIsFPlanX dbIsFTermAssigned dbIsFTermAsyncCtrl dbIsFTermBidi dbIsFTermBrkLoop dbIsFTermBus dbIsFTermClk dbIsFTermContAssignLHS dbIsFTermContinuousAssign dbIsFTermD dbIsFTermFTerm dbIsFTermHilite dbIsFTermIgnored dbIsFTermInput dbIsFTermInternal dbIsFTermLevelShifterEnablePin dbIsFTermMPW dbIsFTermMarked dbIsFTermMarked2 dbIsFTermMarked3 dbIsFTermNLDefined dbIsFTermNLRefed dbIsFTermOutput dbIsFTermPreassigned dbIsFTermQ dbIsFTermScanClk dbIsFTermScanIn dbIsFTermScanInv dbIsFTermScanOut dbIsFTermSel dbIsFTermSideAssigned dbIsFTermSpecial dbIsFTermTAClkSrc dbIsFTermTAIgnored dbIsFTermTieHi dbIsFTermTieLo dbIsFTermTimeDefined dbIsFTermTriCtl dbIsFTermUnused dbIsGroupHilite dbIsGroupInferred dbIsGroupPhyHier dbIsGroupPowerDomain dbIsGroupSel dbIsGroupUngroup dbIsHInstAllOrdered dbIsHInstDontTouch dbIsHInstFPLeaf dbIsHInstFPlanChanged dbIsHInstHInst dbIsHInstHidden dbIsHInstHilite dbIsHInstInFPlan dbIsHInstJtag dbIsHInstJtagElem dbIsHInstLeafRegion dbIsHInstMarked dbIsHInstMarked2 dbIsHInstMarked3 dbIsHInstOnCurrLevel dbIsHInstOrdered dbIsHInstPinAssigned dbIsHInstPinInited dbIsHInstRegionDefined dbIsHInstSel dbIsHInstUngroup dbIsHeadCustomLayerChanged dbIsHeadDesignDisplayable dbIsHeadDesignGRouted dbIsHeadDesignInMemory dbIsHeadDesignPlaced dbIsHeadDesignTGDelayUpdated dbIsHeadFPlanChanged dbIsHeadHiliteSticky dbIsHeadIGUSet dbIsHeadIlmFlattened dbIsHeadIlmSpecified dbIsHeadInHierMode dbIsHeadLibraryInMemory dbIsHeadTAFuncExtracted dbIsHeadTALibraryInMemory dbIsInstAreaIo dbIsInstBlackBox dbIsInstBlock dbIsInstDefCovered dbIsInstDefSrcTiming dbIsInstDontTouch dbIsInstGroupInSelSet dbIsInstHInst dbIsInstHaloBlock dbIsInstHidden dbIsInstHilite dbIsInstIPOed dbIsInstIo dbIsInstJtag dbIsInstJtagCell dbIsInstJtagElem dbIsInstMarked dbIsInstMarked2 dbIsInstMarked3 dbIsInstMoved dbIsInstOrientLegal dbIsInstParentInSelSet dbIsInstPartition dbIsInstPhysicalOnly dbIsInstPlaced dbIsInstPreplaced dbIsInstSel dbIsInstSpareGate dbIsInstStdCell dbIsInstStor dbIsInstStorage dbIsInstTAIgnored dbIsInstUnused dbIsIoAssigned dbIsIoBump dbIsIoClearance dbIsIoCorner dbIsIoCovered dbIsIoDefCovered dbIsIoDummyPad dbIsIoFixed dbIsIoGapFixed dbIsIoGroundPad dbIsIoHilite dbIsIoMarked dbIsIoPowerPad dbIsIoPreplaced dbIsIoSel dbIsLayerBlkHilite dbIsLayerBlkOnCutLayer dbIsLayerBlkOnLayer dbIsLayerBlkSel dbIsLayerH dbIsLayerMSLayer dbIsLayerShapeShapeList dbIsLayerShapeVia dbIsLayerV dbIsLefPortClassCore dbIsLefPortClassNone dbIsLefPortClassUndefined dbIsNetAnalog dbIsNetBus dbIsNetClock dbIsNetConnected dbIsNetConnectedMT dbIsNetContAssignLHS dbIsNetContinuousAssign dbIsNetCritical dbIsNetDblWidth dbIsNetDefInClock dbIsNetDontTouch dbIsNetExternal dbIsNetGnd dbIsNetGroupMsBuss dbIsNetGroupMsCoax dbIsNetGroupMsDiffPair dbIsNetGroupMsMatchedPairs dbIsNetHidden dbIsNetHilite dbIsNetIPOIgnored dbIsNetIPOed dbIsNetIgnored dbIsNetInHInst dbIsNetMarked dbIsNetMarked2 dbIsNetMarked3 dbIsNetMarked4 dbIsNetPhysicalOnly dbIsNetPostRouteSiFix dbIsNetPwr dbIsNetPwrOrGnd dbIsNetRectActive dbIsNetRectHilite dbIsNetRectHookup dbIsNetRectMacroPGPin dbIsNetRectMacroPGTerm dbIsNetRectMarked dbIsNetRectPolygon dbIsNetRectRail dbIsNetRectReference dbIsNetRectSel dbIsNetRectSignal dbIsNetRectStdCellPGTerm dbIsNetRectTrunk dbIsNetRectVia dbIsNetRouteGuided dbIsNetScanNet dbIsNetSel dbIsNetSkipRouting dbIsNetSpecial dbIsNetTAIgnored dbIsNetTri dbIsNetTrialRouted dbIsNetWideWidth dbIsObjAPin dbIsObjCell dbIsObjCellPad dbIsObjConstraint dbIsObjFTerm dbIsObjHInst dbIsObjHead dbIsObjHilite dbIsObjInst dbIsObjLayerBlk dbIsObjNet dbIsObjNetRect dbIsObjObstruct dbIsObjPath dbIsObjPowerSink dbIsObjPtnCut dbIsObjPtnFeed dbIsObjPtnPinBlk dbIsObjRaShape dbIsObjRouteBlk dbIsObjRow dbIsObjSNet dbIsObjScreen dbIsObjSelected dbIsObjStdRow dbIsObjStrip dbIsObjStripBox dbIsObjTerm dbIsObjWire dbIsObjXPin dbIsObstructHilite dbIsObstructSel dbIsPathFalse dbIsPathHilite dbIsPathSel dbIsPerimViewable dbIsPowerDomainDefault dbIsPowerSinkEastCut dbIsPowerSinkHilite dbIsPowerSinkMarked dbIsPowerSinkNorthCut dbIsPowerSinkSel dbIsPowerSinkSouthCut dbIsPowerSinkWestCut dbIsPropTypeRegistered dbIsPtnBlackBox dbIsPtnCommit dbIsPtnCutHilite dbIsPtnCutSel dbIsPtnFeedHilite dbIsPtnFeedOnLayer dbIsPtnFeedSel dbIsPtnInTimeShell dbIsPtnLayerBlockedOnLayer dbIsPtnM1Blocked dbIsPtnM2Blocked dbIsPtnM3Blocked dbIsPtnM4Blocked dbIsPtnM5Blocked dbIsPtnM6Blocked dbIsPtnM7Blocked dbIsPtnM8Blocked dbIsPtnM9Blocked dbIsPtnPinBlkHilite dbIsPtnPinBlkOnLayer dbIsPtnPinBlkSel dbIsPtnPinLayerFreeOnSideOnLayer dbIsRCDBCoupling dbIsRCDBFromFE dbIsRCDBFromSpef dbIsRCDBSpefUsingStarN dbIsResFromRCTbl dbIsRouteBlkHilite dbIsRouteBlkSel dbIsRouteBoxFeedthrough dbIsRouteBoxHilite dbIsRouteBoxSel dbIsRouteGuideHilite dbIsRouteGuideOptimizePin dbIsRouteGuidePinBased dbIsRouteGuideSel dbIsRouteVia dbIsRouteWire dbIsRowAreaIo dbIsRowClusterHilite dbIsRowClusterSel dbIsRowFlipped dbIsRowHilite dbIsRowMarked dbIsRowSel dbIsRplGroupSel dbIsScreenHilite dbIsScreenSel dbIsShapeTypePath dbIsShapeTypePoly dbIsShapeTypeRect dbIsShapeTypeUndefined dbIsSiteCore dbIsStdRowAreaIo dbIsStdRowFlipped dbIsStdRowHilite dbIsStdRowMarked dbIsStdRowSel dbIsStripBoxDrcObj dbIsStripBoxHilite dbIsStripBoxHookup dbIsStripBoxHor dbIsStripBoxRail dbIsStripBoxSel dbIsStripBoxSignal dbIsStripBoxVer dbIsStripBoxVia dbIsTechSiteAreaIo dbIsTechSiteCore dbIsTechSiteGNDOnBottom dbIsTechSiteMarked dbIsTechSiteSymmetryR90 dbIsTechSiteSymmetryX dbIsTechSiteSymmetryY dbIsTechSiteVDDOnBottom dbIsTermAsyncCtrl dbIsTermBidi dbIsTermBrkLoop dbIsTermClk dbIsTermD dbIsTermFTerm dbIsTermFeed dbIsTermHilite dbIsTermIgnored dbIsTermInCluInst dbIsTermInPath dbIsTermInput dbIsTermMPW dbIsTermMarked dbIsTermMarked2 dbIsTermMarked3 dbIsTermMultiHInst dbIsTermMultiInst dbIsTermOutput dbIsTermQ dbIsTermSel dbIsTermSpecial dbIsTermTAClkSrc dbIsTermTAIgnored dbIsTermTieHi dbIsTermTieHiOrLo dbIsTermTieLo dbIsTermTriCtl dbIsTermUnused dbIsVInstHilite dbIsVInstMarked dbIsVInstMarked2 dbIsVInstMarked3 dbIsVInstMarked4 dbIsVInstSel dbIsVInstUnused dbIsVNetBNet dbIsVNetHilite dbIsVNetMarked dbIsVNetMarked2 dbIsVNetSel dbIsVTermFTerm dbIsVTermTieHi dbIsVTermTieLo dbIsViaCellDefault dbIsViaCellFromDef dbIsViaCellNonDefault dbIsViaCellRegular dbIsWireDel dbIsWireDup dbIsWireGlobal dbIsWireHilite dbIsWireHor dbIsWireMarked dbIsWireMarked2 dbIsWireMaster dbIsWireSel dbIsWireSlave dbIsWireTerm dbIsWireVer dbIsWireViaHilite dbIsWireViaSel dbIsZBacksideMetal dbIterAllRoutes dbIterRoutes dbIterViaCellRectangles dbLayerArrNext dbLayerBlkBox dbLayerBlkCutLayer dbLayerBlkLayer dbLayerBlkName dbLayerBlkNext dbLayerBlkType dbLayerCap dbLayerCapPerSQ dbLayerDrawName dbLayerExtIdList dbLayerExtension dbLayerFillCheckLength dbLayerFillCheckStep dbLayerFillCheckWidth dbLayerFillMaxDensity dbLayerFillMinDensity dbLayerFillMinSpacing dbLayerId dbLayerLEFId dbLayerLefName dbLayerMaxCap dbLayerMaxWidth dbLayerMinArea dbLayerMinCap dbLayerMinSpace dbLayerMinWidth dbLayerName dbLayerNextInFE dbLayerNextInLEF dbLayerOffset dbLayerPrefDir dbLayerRes dbLayerResistanceTable dbLayerRule2ndLowerWidthRange dbLayerRule2ndUpperWidthRange dbLayerRuleArrNext dbLayerRuleExtension dbLayerRuleHasExtension dbLayerRuleHasRange dbLayerRuleHasSecondRange dbLayerRuleHasThreshold dbLayerRuleHasWidth dbLayerRuleLayer dbLayerRuleLengthThreshold dbLayerRuleLowerWidthRange dbLayerRuleMinSpacing dbLayerRuleMinWidth dbLayerRuleNext dbLayerRuleUpperWidthRange dbLayerShapeLayer dbLayerShapeType dbLayerShapeViaViaCell dbLayerShapeViaViaLoc dbLayerSpace dbLayerThickness dbLayerWireId dbLayerWirePitch dbLayerWireSpace dbLayerWireWidth dbLocPtrLoc dbLocPtrNext dbLocX dbLocY dbMarkCriticalNet dbMaskPtnPinLayerOnSide dbMergeNetRC dbMergeNetWires dbMicronsToDBU dbMultiplyXCap dbNameToObj dbNameToType dbNetBaseName dbNetBox dbNetBus dbNetCap dbNetChangeWireGlobalStatus dbNetChangeWireStatus dbNetCleanupWires dbNetDate dbNetDefName dbNetDeleteAggrNearestWire dbNetExtRule dbNetExtrRCSummary dbNetFreeWires dbNetFreeWires2 dbNetFrequency dbNetGetCritDrivingTimeArc dbNetGlobalWireAddVias dbNetGlobalWireToUsableWire dbNetGroupMsAttr dbNetGroupMsCoaxialLayers dbNetGroupMsMatchOrNot dbNetGroupMsOverlap dbNetGroupMsResistance dbNetGroupMsShieldNet dbNetGroupMsShieldWidth dbNetGroupMsSpacing dbNetGroupMsThreshold dbNetGroupMsTolerance dbNetGroupMsWidth dbNetGroupName dbNetHorWt dbNetLenX dbNetLenY dbNetLogicValue dbNetMaxCapSlack dbNetMaxFanoutSlack dbNetMaxTranSlack dbNetName dbNetNext dbNetNrFanIn dbNetNrFanOut dbNetNrOutTerm dbNetNrTerm dbNetPCell dbNetPdefName dbNetPower dbNetPrefExtraSpace dbNetPrefixId dbNetPrefixName dbNetPrev dbNetPrintWires dbNetSwitchingPower dbNetTermList dbNetToggleDensity dbNetUserWt dbNetVerWt dbNetWidthX dbNetWireLenX dbNetWireLenY dbNetWireList dbNewFPin dbNewHInst dbObjBox dbObjFPlanBox dbObjName dbObjPrint dbObjPropList dbObjPtr0 dbObjPtrPlus1 dbObjToName dbObstructBox dbObstructName dbObstructNext dbObstructType dbOpCondName dbOpCondNext dbOpCondProc dbOpCondTemp dbOpCondVolt dbPGFTermPGTerm dbPGTermName dbPGTermNet dbPGTermPGFTerm dbPathFallDelay dbPathId dbPathLastTerm dbPathNext dbPathRiseDelay dbPathTermList dbPerimBox dbPerimNext dbPerimPtList dbPinGroupCell dbPinGroupName dbPinGroupNext dbPinGroupPinList dbPinGroupPinListTail dbPlaceDummyIoPad dbPlaceFTerm dbPlaceInst dbPlaceInstAtOrigin dbPowerDomainCore2Bot dbPowerDomainCore2Left dbPowerDomainCore2Right dbPowerDomainCore2Top dbPowerDomainExtGNet dbPowerDomainExtIntGNet dbPowerDomainExtIntPNet dbPowerDomainExtPNet dbPowerDomainGNet dbPowerDomainGroup dbPowerDomainMinGapBot dbPowerDomainMinGapLeft dbPowerDomainMinGapRight dbPowerDomainMinGapTop dbPowerDomainName dbPowerDomainPNet dbPowerDomainRSExtBot dbPowerDomainRSExtLeft dbPowerDomainRSExtRight dbPowerDomainRSExtTop dbPowerDomainRowFlip dbPowerDomainRowSpaceType dbPowerDomainRowSpacing dbPowerDomainTechSite dbPowerDomainVoltage dbPowerSinkNet dbPowerSinkNext dbPowerSinkPrev dbPrintCellSym dbPrintFTermMaxCapTbl dbPrintFTermMaxTranTbl dbPrintHInstStat dbPrintInstByFlag dbPrintNetByFlag dbPrintTermByFlag dbPropDataType dbPropListDataType dbPropListName dbPropListParent dbPropListValue dbPropName dbPropNext dbPropParent dbPropTypeDataType dbPropTypeName dbPropTypeNext dbPropTypeTypeId dbPropTypeUsage dbPropUsage dbPropValue dbPt dbPtNext dbPtnBindFPlanPtnCutToPtnList dbPtnBox dbPtnCell dbPtnCellRailWidth dbPtnCoreToBottom dbPtnCoreToLeft dbPtnCoreToRight dbPtnCoreToTop dbPtnCutBox dbPtnCutName dbPtnCutNextInFPlan dbPtnFeedBox dbPtnFeedLayer dbPtnFeedName dbPtnFeedNext dbPtnFreePinLayerOnSide dbPtnHInst dbPtnHorTrackOffsetOnLayer dbPtnInst dbPtnLayerBlocked dbPtnLayerHaloOnLayer dbPtnMinPinSpace dbPtnMinPinSpaceOnSide dbPtnName dbPtnNext dbPtnPCell dbPtnPinBlkBox dbPtnPinBlkLayer dbPtnPinBlkName dbPtnPinBlkNext dbPtnPlacementHaloBottomSideSize dbPtnPlacementHaloLeftSideSize dbPtnPlacementHaloRightSideSize dbPtnPlacementHaloTopSideSize dbPtnRoutingHaloBottomLayer dbPtnRoutingHaloSideSize dbPtnRoutingHaloTopLayer dbPtnStdCellHgt dbPtnVerTrackOffsetOnLayer dbQuery dbQueryCongestAtLoc dbQueryInstInBox dbRebindPtnCutToPtn dbReclaimAreaDownsize dbRegisterPropType dbReportConnChoice dbReportMsmvInstVoltage dbResetIsNetGnd dbResetIsNetPwr dbResizeInst dbRotateLocWROrigin dbRouteBlkBox dbRouteBlkLayer dbRouteBlkName dbRouteBlkType dbRouteBoxBox dbRouteBoxNext dbRouteBoxRouteGuide dbRouteBoxZ dbRouteGuideBoxList dbRouteGuideHorLayer dbRouteGuideMinSpace dbRouteGuideName dbRouteGuideNetGroup dbRouteGuideNetList dbRouteGuideNext dbRouteGuidePinGroup dbRouteGuideVerLayer dbRouteNext dbRowBox dbRowClusterBox dbRowClusterName dbRowClusterNext dbRowClusterNrRow dbRowClusterRowList dbRowId dbRowNext dbRowNextInReg dbRowOrient dbRowSite dbRowTechSite dbRplGroupName dbRplGroupNrKid dbRplGroupParentGrp dbSNetBoxList dbSNetCell dbSNetName dbSNetNet dbSNetNext dbSNetNrTerm dbSNetTermList dbSNetViaList dbSchema dbScreenBox dbScreenCapacity dbScreenName dbScreenNext dbSelNext dbSelPtr dbSelectInstByFlag dbSelectObj dbSet dbSetAllNetFrequency dbSetAreaECOWindow dbSetByPassDeleteNetWireTerm dbSetCellCongestionView dbSetCellDoNotFlatten dbSetCellLeakagePower dbSetCellRouteAlgUsed dbSetCellSpareGate dbSetCellType dbSetCloneListOrient dbSetConstraintType dbSetCurrentNet dbSetCurrentZ dbSetFPinLoc dbSetFPlanBox dbSetFPlanCoreBox dbSetFPlanIoBox dbSetFPlanLayerHalo dbSetFPlanRegBox dbSetFTermDepth dbSetFTermLoc dbSetFTermPlacementStatus dbSetFTermType dbSetFTermWidth dbSetGeomBoxBox dbSetGeomLineEndPt dbSetGeomLineStartPt dbSetGeomTextHeight dbSetGeomTextLoc dbSetGeomTextText dbSetGroupBox dbSetGroupConType dbSetHInstColorId dbSetHInstDensity dbSetHInstHorOrder dbSetHInstPin dbSetHInstUserDensity dbSetHInstVerOrder dbSetHeadDBUPerIGU dbSetHeadInHierMode dbSetHeadStdCellHgt dbSetInstFlag dbSetInstHorOrder dbSetInstObstruct dbSetInstPlacementStatus dbSetInstPriority dbSetInstRoutingHaloBottomLayer dbSetInstRoutingHaloSideSize dbSetInstRoutingHaloTopLayer dbSetInstSpareGate dbSetInstVerOrder dbSetIoBox dbSetIoBump dbSetIoCell dbSetIoFTerm dbSetIoIndent dbSetIoInst dbSetIoLayerId dbSetIoLoc dbSetIoName dbSetIoNext dbSetIoOffset dbSetIoOrder dbSetIoOrient dbSetIoRow dbSetIoRowMargin dbSetIoSide dbSetIoSpacing dbSetIoTdfLibName dbSetIsCellDontTouch dbSetIsCellDontUse dbSetIsCellDummy dbSetIsCellIo dbSetIsCellSpareGate dbSetIsCellTGDelayUpdated dbSetIsFTermAssigned dbSetIsFTermPreassigned dbSetIsFTermScanClk dbSetIsFTermScanIn dbSetIsFTermScanInv dbSetIsFTermScanOut dbSetIsGroupPhyHier dbSetIsGroupUngroup dbSetIsHInstHidden dbSetIsHInstInFPlan dbSetIsHInstPinInited dbSetIsHInstUngroup dbSetIsHeadCustomLayerChanged dbSetIsHeadDesignInMemory dbSetIsHeadFPlanChanged dbSetIsHeadHiliteSticky dbSetIsInstDefCovered dbSetIsInstDontTouch dbSetIsInstHilite dbSetIsInstIPOed dbSetIsInstMarked dbSetIsInstMarked2 dbSetIsInstMarked3 dbSetIsInstMarked4 dbSetIsInstMoved dbSetIsInstPlaced dbSetIsInstPreplaced dbSetIsInstSpareGate dbSetIsInstTAIgnored dbSetIsInstUnused dbSetIsIoAssigned dbSetIsIoBump dbSetIsIoClearance dbSetIsIoCorner dbSetIsIoCovered dbSetIsIoDefCovered dbSetIsIoDummyPad dbSetIsIoFixed dbSetIsIoGapFixed dbSetIsIoGroundPad dbSetIsIoHilite dbSetIsIoMarked dbSetIsIoPowerPad dbSetIsIoPreplaced dbSetIsIoSel dbSetIsNetAnalog dbSetIsNetAvoidDetour dbSetIsNetClock dbSetIsNetCritical dbSetIsNetDefInClock dbSetIsNetDontTouch dbSetIsNetGnd dbSetIsNetHilite dbSetIsNetIPOIgnored dbSetIsNetIPOed dbSetIsNetIgnoreInRoute dbSetIsNetMarked dbSetIsNetMarked2 dbSetIsNetMarked3 dbSetIsNetMarked4 dbSetIsNetPostRouteSiFix dbSetIsNetPwr dbSetIsNetScanNet dbSetIsNetSkipRouting dbSetIsNetTrialRouted dbSetIsNetlistChangedForClink dbSetIsRouteGuideOptimizePin dbSetIsSNetInternal dbSetIsSNetMarked3 dbSetIsSizeBlkgResizeable dbSetIsStripBoxRail dbSetIsTermIPOIgnored dbSetIsTermIgnored dbSetIsTermMarked dbSetIsTermMarked2 dbSetIsTermMarked3 dbSetIsTermPlaceIgnored dbSetIsTermTAIgnored dbSetIsVNetGnd dbSetIsVNetPwr dbSetIsXNetGnd dbSetIsXNetPwr dbSetLayerBlkCutLayer dbSetLayerBlkLayer dbSetLayerBlkName dbSetLayerCapPerSQ dbSetLayerDrawName dbSetLayerMaxCap dbSetLayerMinCap dbSetLayerName dbSetLayerPrefDir dbSetLayerShapeType dbSetLayerSpace dbSetLayerThickness dbSetLayerWirePitch dbSetLayerWireWidth dbSetMacroDensity dbSetNetDblWidth dbSetNetExtRule dbSetNetFlag dbSetNetFrequency dbSetNetHorWt dbSetNetPCell dbSetNetPrefExtraSpace dbSetNetUserWt dbSetNetVerWt dbSetNetWidthX dbSetNetWireStatus dbSetNumOfIoRow dbSetObjFPlanBox dbSetObstructName dbSetPinGuideAsFeedthrough dbSetPrerouteAsObs dbSetPropTypeUsage dbSetPropValue dbSetPtnCellRailWidth dbSetPtnFeedLayer dbSetPtnFeedName dbSetPtnFreePinLayerOnSide dbSetPtnLayerBlocked dbSetPtnLayerBlockedOnLayer dbSetPtnLayerHalo dbSetPtnLayerHaloOnLayer dbSetPtnMinPinSpace dbSetPtnMinPinSpaceOnSide dbSetPtnPinBlkLayer dbSetPtnPinBlkName dbSetPtnPinLayerFreeOnSideOnLayer dbSetPtnPlacementHaloBottomSideSize dbSetPtnPlacementHaloLeftSideSize dbSetPtnPlacementHaloRightSideSize dbSetPtnPlacementHaloTopSideSize dbSetPtnRoutingHaloBottomLayer dbSetPtnRoutingHaloSideSize dbSetPtnRoutingHaloTopLayer dbSetPtnStdCellHgt dbSetRouteBlkLayer dbSetRouteBlkName dbSetRouteGuideName dbSetScreenCapacity dbSetScreenName dbSetStdPlaceHInstRoot dbSetStdRowOrient dbSetStripBoxShape dbSetStripBoxShieldNet dbSetStripBoxState dbSetStripBoxZ dbSetTechSite dbSetTimeLibIsMarked dbSetViaCellContactId dbSetWireTerm dbSetWireViaDnId dbSetWireViaDnStatus dbSetWireViaId dbSetWireWireStatus dbSetWireXXMode dbShape dbShapePoly dbShapeRect dbSiteName dbSiteSizeX dbSiteSizeY dbSnapCoordToTrack dbSortHInstByHorOrder dbSortHInstByVerOrder dbSpacingLayer1 dbSpacingLayer2 dbSpacingMinSpacing dbSpacingNext dbStdRowBox dbStdRowId dbStdRowNext dbStdRowNextInReg dbStdRowOrient dbStdRowSite dbStdRowTechSite dbStripBoxBox dbStripBoxList dbStripBoxNet dbStripBoxNext dbStripBoxShape dbStripBoxState dbStripBoxStrip dbStripBoxZ dbStripCell dbStripName dbStripNext dbStripSNet dbSwitchTermNet dbSymArrHInst dbSymArrNextPrefixIdInHier dbSymArrPrefix dbSymHInst dbSymId dbSymNextInArr dbSymNextPrefixIdInHier dbSymPrefix dbTechSiteName dbTechSiteNext dbTechSiteSizeX dbTechSiteSizeY dbTermFTerm dbTermFTermWPG dbTermHNet dbTermIdx dbTermIdxWPG dbTermInst dbTermInstName dbTermLayer dbTermLibraryContext dbTermLoc dbTermLocWithZ dbTermLogicValue dbTermMaxCap dbTermMaxTran dbTermMaxTranSlack dbTermName dbTermNet dbTermNextInInst dbTermNextInInstArr dbTermNextInNet dbTermTranTime dbTermZ dbTimeArcRelFTerm dbTimeArcTgtFTerm dbTimeArcType dbTimeLibDefOpCond dbTimeLibInName dbTimeLibLibraryContext dbTimeLibName dbTimeLibNext dbTimeLibNomOpCond dbTimeLibTimeLibGrp dbTimeLibTimeLibGrpName dbTlsCellCell dbTlsCellLibraryContext dbTlsCellTimeLib dbTransform dbTrimCellUnplacedYetConnectedInsts dbUnassignBump dbUnassignTilePin dbUnflattenHInst dbUpdateAllWireTerm dbUpdateIoSidesFromLocs dbUpdateNetTiming dbUpdatePinGuideRouteBox dbUpdateTermZFromFTerm dbVInstCell dbVInstName dbVInstNrTerm dbVNetBus dbVNetName dbVTermFTerm dbVTermInst dbVTermNet dbVerifyAllFTermLeaf dbViaCellContactId dbViaCellCutBox dbViaCellCutLayer dbViaCellDx dbViaCellDy dbViaCellHiBox dbViaCellHiLayer dbViaCellListViaCell dbViaCellLoBox dbViaCellLoLayer dbViaCellLx dbViaCellLy dbViaCellName dbViaCellNext dbViaCellPatternName dbViaCellRectanglesNext dbViaCellRes dbViaCellRuleId dbViaCellViaCode dbViaCellZ dbViaLoc dbViaViaCell dbWasHeadDesignChanged dbWasSelSetChanged dbWireAdjD dbWireAdjDir dbWireAdjE dbWireAdjN dbWireAdjS dbWireAdjU dbWireAdjW dbWireBox dbWireCleanup dbWireConnect dbWireCreate dbWireDegree dbWireDir dbWireDnViaCell dbWireDnViaRuleId dbWireDup dbWireDupSafe dbWireExt1 dbWireExt2 dbWireGetOrCreateInWireDir dbWireHead dbWireHeadWidth dbWireLen dbWireLoc dbWireLocWithZ dbWireNet dbWireNextInNet dbWireRawTerm dbWireRuleId dbWireRuleIdx dbWireTerm dbWireViaDnId dbWireViaDnRuleIdx dbWireViaDnStatus dbWireViaId dbWireWidthXIdx dbWireWidthYIdx dbWireWireStatus dbWireZ dbXMergeHInst dbXPinLocWithZ db_browser db_pt db_rect dbbindlib dbcheckundefinedpindir dbgetloadedtimelibs dbmCellGetXNetByName dbreportconnchoice dbschema dbu2uu dd_get debug debugPtnBoundaryPorts debug_irdrop defComp defIn defOut defOutBySection definePartition define_proc_arguments define_property dehighlight deleteAIoFiller deleteAllCellPad deleteAllDensityAreas deleteAllFPObjects deleteAllInstGroups deleteAllPowerPreroutes deleteAllPtnCuts deleteAllPtnFeedthroughs deleteAllScanCells deleteAllSignalPreroutes deleteBNet deleteBufferTree deleteBumpConnectTargetConstraint deleteBumps deleteBusGuide deleteCellPad deleteClockMesh deleteClockMeshCutout deleteClockMeshDriver deleteClockTree deleteDanglingNet deleteDanglingPort deleteDeCap deleteEmptyModule deleteFPObject deleteFiller deleteHaloFromBlock deleteInst deleteInstFromInstGroup deleteInstGroup deleteInstPad deleteIntegRouteConstraint deleteIoFiller deleteIoInstance deleteIoRowFiller deleteMetalFill deleteModule deleteModulePort deleteNet deleteNetFromNetGroup deleteNetGroup deleteNetWeight deleteNotchFill deletePGPin deletePartition deletePinBlkg deletePinFromPinGroup deletePinGroup deletePinGuide deletePlaceBlockage deletePowerDomain deletePowerSwitch deletePtnCut deleteRelativeFPlan deleteRouteBlk deleteRoutingHalo deleteRow deleteScanCell deleteScanChain deleteScanChainPartition deleteSdpObject deleteSelectedFromFPlan deleteShield deleteSizeBlockage deleteSpareModule deleteTSV deleteTieHiLo deleteTrack deleteUserBundleNet deleteVirtualConnArea deleteWhatIfTimingAssertions deleteWorkspace delete_ccopt_clock_spines delete_ccopt_clock_tree_source_group delete_ccopt_clock_tree_spec delete_ccopt_clock_trees delete_ccopt_flexible_htrees delete_ccopt_skew_groups delete_cell_obs delete_clock_tree_repeaters delete_path_category delete_proto_model delete_route_type deriveFalsePathCCD deriveTimingBudget describeCongestion describe_cell deselectAll deselectBusGuide deselectGroup deselectIOPin deselectInst deselectInstByCellName deselectInstOnNet deselectModule deselectNet deselectPin deselect_bump deselect_obj destroy detachModulePort detachTerm detailRoute dict disableMMMCWrapper disconnect disconnectDanglingPort displayBufTree displayClockMesh displayClockMinMaxPaths displayClockPhaseDelay displayClockTree displayClockTreeMinMaxPaths displayClockTreeObstruct displayScanChain displaySpareCell displayUserBundleNet do_extract_model dumpCongestArea dumpNanoCongestArea dumpNetsInCongestedArea dumpOutVias dumpToGIF dump_unannotated_nets
[12/12 21:46:39  1385s] 
[12/12 21:46:39  1385s] *** Memory Usage v#3 (Current mem = 904.359M, initial mem = 91.223M) ***
[12/12 21:46:39  1385s] 
[12/12 21:46:39  1385s] *** Summary of all messages that are not suppressed in this session:
[12/12 21:46:39  1385s] Severity  ID               Count  Summary                                  
[12/12 21:46:39  1385s] WARNING   ENCLF-108            1  There is no overlap layer defined in any...
[12/12 21:46:39  1385s] ERROR     ENCPTN-963           1  Either specified pin name for the select...
[12/12 21:46:39  1385s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[12/12 21:46:39  1385s] WARNING   ENCEXT-6197         10  Capacitance table file not specified. Th...
[12/12 21:46:39  1385s] WARNING   ENCEXT-2766          6  Sheet resistance for layer %s is not def...
[12/12 21:46:39  1385s] WARNING   ENCEXT-2773          6  The via resistance between layers %s and...
[12/12 21:46:39  1385s] WARNING   ENCEXT-2882          5  Unable to find resistance for via '%s' i...
[12/12 21:46:39  1385s] WARNING   ENCEXT-3530         10  The process node is not set. Use the com...
[12/12 21:46:39  1385s] ERROR     ENCSYT-16250         1  Choose the pin list first.               
[12/12 21:46:39  1385s] WARNING   ENCSYC-6123          1  The clearClockDomains command is obsolet...
[12/12 21:46:39  1385s] WARNING   ENCCK-1100           1  Command %s is no longer supported when C...
[12/12 21:46:39  1385s] WARNING   ENCCK-3217           1  'specifyClockTree -clkfile' is obsolete....
[12/12 21:46:39  1385s] WARNING   ENCCK-661            1  Clock %s has multiple definitions in the...
[12/12 21:46:39  1385s] WARNING   ENCCK-9000           1  %s                                       
[12/12 21:46:39  1385s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[12/12 21:46:39  1385s] WARNING   ENCSR-1234           2  Find %d vias whose layer defination is i...
[12/12 21:46:39  1385s] WARNING   ENCSR-1254           2  Cannot find any block pin of net %s. Che...
[12/12 21:46:39  1385s] WARNING   ENCSR-1256           2  Cannot find any CORE class pad pin of ne...
[12/12 21:46:39  1385s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[12/12 21:46:39  1385s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[12/12 21:46:39  1385s] WARNING   ENCCCOPT-1076        6  %s slew time target of %s is too low. It...
[12/12 21:46:39  1385s] WARNING   ENCCCOPT-1182        2  The clock_gating_cells property has no u...
[12/12 21:46:39  1385s] WARNING   ENCCCOPT-1007        1  Did not meet the max transition constrai...
[12/12 21:46:39  1385s] WARNING   ENCTCM-70            1  Option "%s" for command %s is obsolete a...
[12/12 21:46:39  1385s] WARNING   ENCTCM-77            1  Option "%s" for command %s is obsolete a...
[12/12 21:46:39  1385s] *** Message Summary: 64 warning(s), 2 error(s)
[12/12 21:46:39  1385s] 
[12/12 21:46:39  1385s] --- Ending "Encounter" (totcpu=0:23:06, real=3:20:23, mem=904.4M) ---
