{
  "Top": "aes_main",
  "RtlTop": "aes_main",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1410",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "aes_main",
    "Version": "1.0",
    "DisplayName": "Aes_main",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/aes_kernel.c"],
    "Vhdl": [
      "impl\/vhdl\/AddRoundKey.vhd",
      "impl\/vhdl\/aes_main_control_s_axi.vhd",
      "impl\/vhdl\/aes_main_round_key.vhd",
      "impl\/vhdl\/aes_main_State.vhd",
      "impl\/vhdl\/KeyExpansion.vhd",
      "impl\/vhdl\/KeyExpansion_Rcon.vhd",
      "impl\/vhdl\/KeyExpansion_sbox.vhd",
      "impl\/vhdl\/ShiftRows.vhd",
      "impl\/vhdl\/SubBytes.vhd",
      "impl\/vhdl\/SubBytes_sbox.vhd",
      "impl\/vhdl\/aes_main.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AddRoundKey.v",
      "impl\/verilog\/aes_main_control_s_axi.v",
      "impl\/verilog\/aes_main_round_key.v",
      "impl\/verilog\/aes_main_State.v",
      "impl\/verilog\/KeyExpansion.v",
      "impl\/verilog\/KeyExpansion_Rcon.v",
      "impl\/verilog\/KeyExpansion_Rcon_rom.dat",
      "impl\/verilog\/KeyExpansion_sbox.v",
      "impl\/verilog\/KeyExpansion_sbox_rom.dat",
      "impl\/verilog\/ShiftRows.v",
      "impl\/verilog\/SubBytes.v",
      "impl\/verilog\/SubBytes_sbox.v",
      "impl\/verilog\/SubBytes_sbox_rom.dat",
      "impl\/verilog\/aes_main.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/aes_main_v1_0\/data\/aes_main.mdd",
      "impl\/misc\/drivers\/aes_main_v1_0\/data\/aes_main.tcl",
      "impl\/misc\/drivers\/aes_main_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/aes_main_v1_0\/src\/xaes_main.c",
      "impl\/misc\/drivers\/aes_main_v1_0\/src\/xaes_main.h",
      "impl\/misc\/drivers\/aes_main_v1_0\/src\/xaes_main_hw.h",
      "impl\/misc\/drivers\/aes_main_v1_0\/src\/xaes_main_linux.c",
      "impl\/misc\/drivers\/aes_main_v1_0\/src\/xaes_main_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/vivado_projects\/ReturnOf447Hype\/Aes_barebones\/solution1\/.autopilot\/db\/aes_main.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_control",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "input_r": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "input_r",
      "mem_width": "32",
      "mem_depth": "16",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "DOUT": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "output_r": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "output_r",
      "mem_width": "32",
      "mem_depth": "16",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "DOUT": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "block_key {base_address 16 range 16}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "input_r_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "input_r_EN_A": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "input_r_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "input_r_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "input_r_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "input_r_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "input_r_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "output_r_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "output_r_EN_A": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "output_r_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "output_r_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "output_r_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "output_r_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "block_key": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "Object": "control"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "0"
    },
    "input_r": {
      "interfaceRef": "input_r",
      "dir": "inout"
    },
    "output_r": {
      "interfaceRef": "output_r",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "aes_main",
      "Instances": [
        {
          "ModuleName": "KeyExpansion",
          "InstanceName": "grp_KeyExpansion_fu_241"
        },
        {
          "ModuleName": "ShiftRows",
          "InstanceName": "grp_ShiftRows_fu_252"
        },
        {
          "ModuleName": "AddRoundKey",
          "InstanceName": "grp_AddRoundKey_fu_257"
        },
        {
          "ModuleName": "SubBytes",
          "InstanceName": "grp_SubBytes_fu_266"
        }
      ]
    },
    "Metrics": {
      "KeyExpansion": {
        "Latency": {
          "LatencyBest": "254",
          "LatencyAvg": "254",
          "LatencyWorst": "254",
          "PipelineII": "254",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.384"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "12",
            "PipelineII": "",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 2",
            "TripCount": "40",
            "Latency": "240",
            "PipelineII": "",
            "PipelineDepth": "6"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "FF": "144",
          "LUT": "705",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "AddRoundKey": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "17",
          "LatencyWorst": "17",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.741"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "16",
            "PipelineII": "",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "49",
          "LUT": "190",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "SubBytes": {
        "Latency": {
          "LatencyBest": "57",
          "LatencyAvg": "57",
          "LatencyWorst": "57",
          "PipelineII": "57",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.142"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "56",
            "PipelineII": "",
            "PipelineDepth": "14",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "4",
                "Latency": "12",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "BRAM_18K": "1",
          "FF": "24",
          "LUT": "121",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "ShiftRows": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.790"
        },
        "Area": {
          "FF": "92",
          "LUT": "262",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "aes_main": {
        "Latency": {
          "LatencyBest": "1410",
          "LatencyAvg": "1410",
          "LatencyWorst": "1410",
          "PipelineII": "1411",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.384"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "40",
            "PipelineII": "",
            "PipelineDepth": "10",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "4",
                "Latency": "8",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "9",
            "Latency": "963",
            "PipelineII": "",
            "PipelineDepth": "107",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "4",
                "Latency": "16",
                "PipelineII": "",
                "PipelineDepth": "4"
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "4",
            "Latency": "40",
            "PipelineII": "",
            "PipelineDepth": "10",
            "Loops": [{
                "Name": "Loop 3.1",
                "TripCount": "4",
                "Latency": "8",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "7",
          "FF": "580",
          "LUT": "2276",
          "DSP48E": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "aes_main",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-12-02 01:13:06 -0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
