OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 784465 784465 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     25214
Number of terminals:      771
Number of snets:          2
Number of nets:           17817

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 332.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 725383.
[INFO DRT-0033] mcon shape region query size = 476102.
[INFO DRT-0033] met1 shape region query size = 154831.
[INFO DRT-0033] via shape region query size = 41040.
[INFO DRT-0033] met2 shape region query size = 25033.
[INFO DRT-0033] via2 shape region query size = 32832.
[INFO DRT-0033] met3 shape region query size = 24986.
[INFO DRT-0033] via3 shape region query size = 32832.
[INFO DRT-0033] met4 shape region query size = 9890.
[INFO DRT-0033] via4 shape region query size = 1625.
[INFO DRT-0033] met5 shape region query size = 1682.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2677 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 332 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11292 groups.
#scanned instances     = 25214
#unique  instances     = 332
#stdCellGenAp          = 11907
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 7759
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67578
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:15:37, elapsed time = 00:02:02, memory = 452.20 (MB), peak = 466.70 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     185322

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53398.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51590.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33216.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9126.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2244.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 252.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 515.60 (MB), peak = 515.60 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88858 vertical wires in 3 frboxes and 60968 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14565 vertical wires in 3 frboxes and 17442 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:05, memory = 885.52 (MB), peak = 885.52 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 885.52 (MB), peak = 885.52 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:15, memory = 1137.95 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:30, memory = 1457.61 (MB).
    Completing 30% with 2736 violations.
    elapsed time = 00:00:39, memory = 1475.19 (MB).
    Completing 40% with 2736 violations.
    elapsed time = 00:01:07, memory = 1578.77 (MB).
    Completing 50% with 2736 violations.
    elapsed time = 00:01:20, memory = 1718.70 (MB).
    Completing 60% with 5726 violations.
    elapsed time = 00:01:39, memory = 1681.04 (MB).
    Completing 70% with 5726 violations.
    elapsed time = 00:01:58, memory = 1748.59 (MB).
    Completing 80% with 8633 violations.
    elapsed time = 00:02:20, memory = 1612.21 (MB).
    Completing 90% with 8633 violations.
    elapsed time = 00:02:51, memory = 1843.58 (MB).
    Completing 100% with 11495 violations.
    elapsed time = 00:03:09, memory = 1811.77 (MB).
[INFO DRT-0199]   Number of violations = 13511.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     54      0      2      0      0      0      0      2      0
Metal Spacing        4      0   2354      0    785    145      0     31      0     44
Min Hole             0      0     19      0      1      0      0      0      0      0
Recheck             26      0   1074      0    635    134      0    100      0     47
Short                0      3   5820      4   1979    204      2     23      1     18
[INFO DRT-0267] cpu time = 00:22:53, elapsed time = 00:03:10, memory = 1844.25 (MB), peak = 1849.29 (MB)
Total wire length = 1025313 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 279278 um.
Total wire length on LAYER met2 = 435652 um.
Total wire length on LAYER met3 = 197031 um.
Total wire length on LAYER met4 = 100925 um.
Total wire length on LAYER met5 = 12425 um.
Total number of vias = 165250.
Up-via summary (total 165250):

-------------------------
 FR_MASTERSLICE         0
            li1     64712
           met1     81174
           met2     15234
           met3      3788
           met4       342
-------------------------
               165250


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13511 violations.
    elapsed time = 00:00:12, memory = 1891.75 (MB).
    Completing 20% with 13511 violations.
    elapsed time = 00:00:28, memory = 1880.76 (MB).
    Completing 30% with 12038 violations.
    elapsed time = 00:00:44, memory = 1844.55 (MB).
    Completing 40% with 12038 violations.
    elapsed time = 00:01:08, memory = 1935.92 (MB).
    Completing 50% with 12038 violations.
    elapsed time = 00:01:20, memory = 1906.91 (MB).
    Completing 60% with 10504 violations.
    elapsed time = 00:01:36, memory = 1929.78 (MB).
    Completing 70% with 10504 violations.
    elapsed time = 00:01:53, memory = 1982.22 (MB).
    Completing 80% with 8436 violations.
    elapsed time = 00:02:17, memory = 1860.66 (MB).
    Completing 90% with 8436 violations.
    elapsed time = 00:02:46, memory = 1986.13 (MB).
    Completing 100% with 6336 violations.
    elapsed time = 00:03:01, memory = 1889.39 (MB).
[INFO DRT-0199]   Number of violations = 6336.
Viol/Layer        mcon   met1   met2   met3   met4   via4   met5
Cut Spacing         18      0      0      0      0      1      0
Metal Spacing        0   1235    421     67     13      0      0
Short                0   3889    662     24      4      0      2
[INFO DRT-0267] cpu time = 00:20:43, elapsed time = 00:03:02, memory = 1889.39 (MB), peak = 2003.22 (MB)
Total wire length = 1017741 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276896 um.
Total wire length on LAYER met2 = 432292 um.
Total wire length on LAYER met3 = 196788 um.
Total wire length on LAYER met4 = 100087 um.
Total wire length on LAYER met5 = 11677 um.
Total number of vias = 163547.
Up-via summary (total 163547):

-------------------------
 FR_MASTERSLICE         0
            li1     64672
           met1     79899
           met2     15006
           met3      3684
           met4       286
-------------------------
               163547


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6336 violations.
    elapsed time = 00:00:10, memory = 1959.52 (MB).
    Completing 20% with 6336 violations.
    elapsed time = 00:00:28, memory = 2017.83 (MB).
    Completing 30% with 6385 violations.
    elapsed time = 00:00:44, memory = 1862.56 (MB).
    Completing 40% with 6385 violations.
    elapsed time = 00:01:03, memory = 2030.77 (MB).
    Completing 50% with 6385 violations.
    elapsed time = 00:01:20, memory = 1927.03 (MB).
    Completing 60% with 6406 violations.
    elapsed time = 00:01:39, memory = 1986.84 (MB).
    Completing 70% with 6406 violations.
    elapsed time = 00:02:00, memory = 2050.60 (MB).
    Completing 80% with 6252 violations.
    elapsed time = 00:02:20, memory = 1899.89 (MB).
    Completing 90% with 6252 violations.
    elapsed time = 00:02:50, memory = 2044.41 (MB).
    Completing 100% with 6123 violations.
    elapsed time = 00:03:03, memory = 1899.97 (MB).
[INFO DRT-0199]   Number of violations = 6129.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         15      0      0      0      0
Metal Spacing        0   1174    384     62      7
Recheck              0      2      4      0      0
Short                0   3715    739     25      2
[INFO DRT-0267] cpu time = 00:20:41, elapsed time = 00:03:04, memory = 1905.38 (MB), peak = 2054.60 (MB)
Total wire length = 1015755 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276510 um.
Total wire length on LAYER met2 = 431867 um.
Total wire length on LAYER met3 = 196631 um.
Total wire length on LAYER met4 = 99788 um.
Total wire length on LAYER met5 = 10957 um.
Total number of vias = 162981.
Up-via summary (total 162981):

-------------------------
 FR_MASTERSLICE         0
            li1     64681
           met1     79533
           met2     14872
           met3      3651
           met4       244
-------------------------
               162981


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6129 violations.
    elapsed time = 00:00:14, memory = 1986.68 (MB).
    Completing 20% with 6129 violations.
    elapsed time = 00:00:28, memory = 2124.06 (MB).
    Completing 30% with 4984 violations.
    elapsed time = 00:00:37, memory = 2032.59 (MB).
    Completing 40% with 4984 violations.
    elapsed time = 00:00:57, memory = 2039.62 (MB).
    Completing 50% with 4984 violations.
    elapsed time = 00:01:05, memory = 2142.90 (MB).
    Completing 60% with 3874 violations.
    elapsed time = 00:01:19, memory = 2063.52 (MB).
    Completing 70% with 3874 violations.
    elapsed time = 00:01:31, memory = 2135.08 (MB).
    Completing 80% with 2411 violations.
    elapsed time = 00:01:53, memory = 2059.71 (MB).
    Completing 90% with 2411 violations.
    elapsed time = 00:02:09, memory = 2159.14 (MB).
    Completing 100% with 884 violations.
    elapsed time = 00:02:25, memory = 2107.31 (MB).
[INFO DRT-0199]   Number of violations = 884.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          2      0      1      0      0      0
Metal Spacing        0    268      0     77     12      1
Min Hole             0      2      0      0      0      0
Short                0    406      0    101     14      0
[INFO DRT-0267] cpu time = 00:16:19, elapsed time = 00:02:26, memory = 2057.30 (MB), peak = 2229.70 (MB)
Total wire length = 1015512 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268933 um.
Total wire length on LAYER met2 = 428661 um.
Total wire length on LAYER met3 = 203239 um.
Total wire length on LAYER met4 = 103851 um.
Total wire length on LAYER met5 = 10826 um.
Total number of vias = 166124.
Up-via summary (total 166124):

-------------------------
 FR_MASTERSLICE         0
            li1     64689
           met1     80430
           met2     16662
           met3      4104
           met4       239
-------------------------
               166124


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 884 violations.
    elapsed time = 00:00:01, memory = 2057.30 (MB).
    Completing 20% with 884 violations.
    elapsed time = 00:00:02, memory = 2112.38 (MB).
    Completing 30% with 711 violations.
    elapsed time = 00:00:06, memory = 2112.38 (MB).
    Completing 40% with 711 violations.
    elapsed time = 00:00:08, memory = 2115.22 (MB).
    Completing 50% with 711 violations.
    elapsed time = 00:00:10, memory = 2150.54 (MB).
    Completing 60% with 499 violations.
    elapsed time = 00:00:13, memory = 2060.52 (MB).
    Completing 70% with 499 violations.
    elapsed time = 00:00:16, memory = 2222.50 (MB).
    Completing 80% with 186 violations.
    elapsed time = 00:00:23, memory = 2060.69 (MB).
    Completing 90% with 186 violations.
    elapsed time = 00:00:25, memory = 2111.55 (MB).
    Completing 100% with 46 violations.
    elapsed time = 00:00:29, memory = 2111.55 (MB).
[INFO DRT-0199]   Number of violations = 46.
Viol/Layer        met1   met2
Metal Spacing       15      8
Short               23      0
[INFO DRT-0267] cpu time = 00:02:43, elapsed time = 00:00:29, memory = 2111.55 (MB), peak = 2256.75 (MB)
Total wire length = 1015218 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268477 um.
Total wire length on LAYER met2 = 428029 um.
Total wire length on LAYER met3 = 203491 um.
Total wire length on LAYER met4 = 104396 um.
Total wire length on LAYER met5 = 10822 um.
Total number of vias = 166202.
Up-via summary (total 166202):

-------------------------
 FR_MASTERSLICE         0
            li1     64690
           met1     80400
           met2     16707
           met3      4166
           met4       239
-------------------------
               166202


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 46 violations.
    elapsed time = 00:00:00, memory = 2111.55 (MB).
    Completing 20% with 46 violations.
    elapsed time = 00:00:00, memory = 2111.55 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:05, memory = 2111.67 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:05, memory = 2111.67 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:05, memory = 2111.67 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:06, memory = 2111.67 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:06, memory = 2111.67 (MB).
    Completing 80% with 18 violations.
    elapsed time = 00:00:06, memory = 2111.67 (MB).
    Completing 90% with 18 violations.
    elapsed time = 00:00:06, memory = 2111.67 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:08, memory = 2111.67 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        4
Short                5
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:08, memory = 2111.67 (MB), peak = 2256.75 (MB)
Total wire length = 1015223 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268421 um.
Total wire length on LAYER met2 = 428042 um.
Total wire length on LAYER met3 = 203540 um.
Total wire length on LAYER met4 = 104396 um.
Total wire length on LAYER met5 = 10822 um.
Total number of vias = 166206.
Up-via summary (total 166206):

-------------------------
 FR_MASTERSLICE         0
            li1     64690
           met1     80400
           met2     16711
           met3      4166
           met4       239
-------------------------
               166206


[INFO DRT-0195] Start 6th stubborn tiles iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:32, memory = 2370.12 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:43, memory = 2310.58 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:50, memory = 2316.68 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:01:04, memory = 2319.09 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:01:29, memory = 2389.98 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:01:36, memory = 2392.27 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:01:53, memory = 2331.41 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:02:07, memory = 2404.48 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:02:15, memory = 2382.03 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:02:25, memory = 2229.65 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:18:12, elapsed time = 00:02:25, memory = 2229.65 (MB), peak = 2469.30 (MB)
Total wire length = 1015218 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268376 um.
Total wire length on LAYER met2 = 428050 um.
Total wire length on LAYER met3 = 203572 um.
Total wire length on LAYER met4 = 104396 um.
Total wire length on LAYER met5 = 10822 um.
Total number of vias = 166216.
Up-via summary (total 166216):

-------------------------
 FR_MASTERSLICE         0
            li1     64688
           met1     80406
           met2     16717
           met3      4166
           met4       239
-------------------------
               166216


[INFO DRT-0198] Complete detail routing.
Total wire length = 1015218 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268376 um.
Total wire length on LAYER met2 = 428050 um.
Total wire length on LAYER met3 = 203572 um.
Total wire length on LAYER met4 = 104396 um.
Total wire length on LAYER met5 = 10822 um.
Total number of vias = 166216.
Up-via summary (total 166216):

-------------------------
 FR_MASTERSLICE         0
            li1     64688
           met1     80406
           met2     16717
           met3      4166
           met4       239
-------------------------
               166216


[INFO DRT-0267] cpu time = 01:41:48, elapsed time = 00:14:47, memory = 2229.65 (MB), peak = 2469.30 (MB)

[INFO DRT-0180] Post processing.
Took 1018 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 16 antenna violations.
[INFO GRT-0015] Inserted 22 diodes.
[WARNING DRT-0120] Large net _00906_ has 257 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net _06002_ has 116 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2677 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 332 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11292 groups.
#scanned instances     = 25236
#unique  instances     = 332
#stdCellGenAp          = 11907
#stdCellValidPlanarAp  = 189
#stdCellValidViaAp     = 7759
#stdCellPinNoAp        = 13
#stdCellPinCnt         = 67578
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:03, elapsed time = 00:02:06, memory = 2176.01 (MB), peak = 2469.30 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195004

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 113 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 113 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 53404.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 51591.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 33206.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9110.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2226.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 245.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2176.01 (MB), peak = 2469.30 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 88836 vertical wires in 3 frboxes and 60946 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 14663 vertical wires in 3 frboxes and 17431 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:05, memory = 2176.01 (MB), peak = 2469.30 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2176.01 (MB), peak = 2469.30 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 2176.01 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 2201.04 (MB).
    Completing 30% with 56 violations.
    elapsed time = 00:00:07, memory = 2201.04 (MB).
    Completing 40% with 56 violations.
    elapsed time = 00:00:12, memory = 2227.56 (MB).
    Completing 50% with 56 violations.
    elapsed time = 00:00:14, memory = 2255.82 (MB).
    Completing 60% with 90 violations.
    elapsed time = 00:00:17, memory = 2255.82 (MB).
    Completing 70% with 90 violations.
    elapsed time = 00:00:20, memory = 2289.86 (MB).
    Completing 80% with 129 violations.
    elapsed time = 00:00:22, memory = 2172.23 (MB).
    Completing 90% with 129 violations.
    elapsed time = 00:00:28, memory = 2256.75 (MB).
    Completing 100% with 154 violations.
    elapsed time = 00:00:31, memory = 2200.53 (MB).
[INFO DRT-0199]   Number of violations = 179.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing          1      0      0      0      0      0
Metal Spacing        0      4      7     15      0      1
Recheck              0      0      9     11      0      5
Short                0      5     68     45      3      5
[INFO DRT-0267] cpu time = 00:03:50, elapsed time = 00:00:31, memory = 2277.79 (MB), peak = 2469.30 (MB)
Total wire length = 1015033 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268306 um.
Total wire length on LAYER met2 = 428034 um.
Total wire length on LAYER met3 = 203090 um.
Total wire length on LAYER met4 = 104559 um.
Total wire length on LAYER met5 = 11043 um.
Total number of vias = 166219.
Up-via summary (total 166219):

-------------------------
 FR_MASTERSLICE         0
            li1     64713
           met1     80426
           met2     16687
           met3      4154
           met4       239
-------------------------
               166219


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 179 violations.
    elapsed time = 00:00:02, memory = 2277.79 (MB).
    Completing 20% with 179 violations.
    elapsed time = 00:00:05, memory = 2314.48 (MB).
    Completing 30% with 136 violations.
    elapsed time = 00:00:07, memory = 2277.95 (MB).
    Completing 40% with 136 violations.
    elapsed time = 00:00:11, memory = 2277.95 (MB).
    Completing 50% with 136 violations.
    elapsed time = 00:00:14, memory = 2278.03 (MB).
    Completing 60% with 93 violations.
    elapsed time = 00:00:16, memory = 2278.03 (MB).
    Completing 70% with 93 violations.
    elapsed time = 00:00:20, memory = 2322.54 (MB).
    Completing 80% with 57 violations.
    elapsed time = 00:00:22, memory = 2148.11 (MB).
    Completing 90% with 57 violations.
    elapsed time = 00:00:28, memory = 2211.68 (MB).
    Completing 100% with 32 violations.
    elapsed time = 00:00:30, memory = 2211.68 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met1   met2   met3
Metal Spacing        1      3      9
Short                1      9      9
[INFO DRT-0267] cpu time = 00:03:48, elapsed time = 00:00:30, memory = 2281.72 (MB), peak = 2469.30 (MB)
Total wire length = 1014983 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268288 um.
Total wire length on LAYER met2 = 428003 um.
Total wire length on LAYER met3 = 203109 um.
Total wire length on LAYER met4 = 104555 um.
Total wire length on LAYER met5 = 11025 um.
Total number of vias = 166223.
Up-via summary (total 166223):

-------------------------
 FR_MASTERSLICE         0
            li1     64714
           met1     80420
           met2     16695
           met3      4155
           met4       239
-------------------------
               166223


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:00, memory = 2281.72 (MB).
    Completing 20% with 32 violations.
    elapsed time = 00:00:00, memory = 2281.72 (MB).
    Completing 30% with 36 violations.
    elapsed time = 00:00:00, memory = 2281.72 (MB).
    Completing 40% with 36 violations.
    elapsed time = 00:00:00, memory = 2281.72 (MB).
    Completing 50% with 36 violations.
    elapsed time = 00:00:00, memory = 2281.72 (MB).
    Completing 60% with 34 violations.
    elapsed time = 00:00:02, memory = 2281.72 (MB).
    Completing 70% with 34 violations.
    elapsed time = 00:00:02, memory = 2281.72 (MB).
    Completing 80% with 34 violations.
    elapsed time = 00:00:02, memory = 2281.72 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:02, memory = 2281.72 (MB).
    Completing 100% with 36 violations.
    elapsed time = 00:00:03, memory = 2281.72 (MB).
[INFO DRT-0199]   Number of violations = 36.
Viol/Layer        met1   met2   met3
Metal Spacing        2      2      6
Short                4      5     17
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:03, memory = 2281.72 (MB), peak = 2469.30 (MB)
Total wire length = 1014974 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268291 um.
Total wire length on LAYER met2 = 427988 um.
Total wire length on LAYER met3 = 203107 um.
Total wire length on LAYER met4 = 104561 um.
Total wire length on LAYER met5 = 11025 um.
Total number of vias = 166220.
Up-via summary (total 166220):

-------------------------
 FR_MASTERSLICE         0
            li1     64714
           met1     80414
           met2     16696
           met3      4157
           met4       239
-------------------------
               166220


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 36 violations.
    elapsed time = 00:00:00, memory = 2281.72 (MB).
    Completing 20% with 36 violations.
    elapsed time = 00:00:00, memory = 2281.72 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:00, memory = 2281.72 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:00, memory = 2281.72 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:00, memory = 2281.72 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 2281.72 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:00, memory = 2281.72 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:01, memory = 2281.72 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:01, memory = 2281.72 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 2281.72 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:02, memory = 2281.98 (MB), peak = 2469.30 (MB)
Total wire length = 1014976 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268445 um.
Total wire length on LAYER met2 = 427981 um.
Total wire length on LAYER met3 = 202937 um.
Total wire length on LAYER met4 = 104586 um.
Total wire length on LAYER met5 = 11025 um.
Total number of vias = 166269.
Up-via summary (total 166269):

-------------------------
 FR_MASTERSLICE         0
            li1     64714
           met1     80444
           met2     16714
           met3      4158
           met4       239
-------------------------
               166269


[INFO DRT-0198] Complete detail routing.
Total wire length = 1014976 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 268445 um.
Total wire length on LAYER met2 = 427981 um.
Total wire length on LAYER met3 = 202937 um.
Total wire length on LAYER met4 = 104586 um.
Total wire length on LAYER met5 = 11025 um.
Total number of vias = 166269.
Up-via summary (total 166269):

-------------------------
 FR_MASTERSLICE         0
            li1     64714
           met1     80444
           met2     16714
           met3      4158
           met4       239
-------------------------
               166269


[INFO DRT-0267] cpu time = 00:08:00, elapsed time = 00:01:08, memory = 2281.98 (MB), peak = 2469.30 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 20:52.80[h:]min:sec. CPU time: user 8753.04 sys 7.77 (699%). Peak memory: 2528564KB.
