

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 20 16:04:55 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.40|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  895|  895|  896|  896|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_dct_2d_fu_196  |dct_2d  |  760|  760|  760|  760|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    224|    144|
|FIFO             |        -|      -|      -|      -|
|Instance         |        3|      8|   1061|    876|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    244|
|Register         |        -|      -|     83|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        5|      8|   1368|   1264|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        4|     10|      3|      7|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+------+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF  | LUT |
    +-------------------+--------+---------+-------+------+-----+
    |grp_dct_2d_fu_196  |dct_2d  |        3|      8|  1061|  876|
    +-------------------+--------+---------+-------+------+-----+
    |Total              |        |        3|      8|  1061|  876|
    +-------------------+--------+---------+-------+------+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_col_inbuf   |        1|  0|   0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |c_1_fu_398_p2                   |     +    |      0|  17|   9|           1|           4|
    |c_fu_283_p2                     |     +    |      0|  17|   9|           1|           4|
    |indvar_flatten_next2_fu_319_p2  |     +    |      0|  26|  12|           7|           1|
    |indvar_flatten_next_fu_224_p2   |     +    |      0|  26|  12|           7|           1|
    |r_1_fu_325_p2                   |     +    |      0|  17|   9|           1|           4|
    |r_fu_230_p2                     |     +    |      0|  17|   9|           1|           4|
    |sum3_i_fu_392_p2                |     +    |      0|  23|  11|           6|           6|
    |sum_i_fu_272_p2                 |     +    |      0|  23|  11|           6|           6|
    |tmp_32_fu_381_p2                |     +    |      0|  29|  13|           8|           8|
    |tmp_s_fu_302_p2                 |     +    |      0|  29|  13|           8|           8|
    |exitcond_flatten2_fu_313_p2     |   icmp   |      0|   0|   4|           7|           8|
    |exitcond_flatten_fu_218_p2      |   icmp   |      0|   0|   4|           7|           8|
    |exitcond_i1_fu_331_p2           |   icmp   |      0|   0|   2|           4|           5|
    |exitcond_i_fu_236_p2            |   icmp   |      0|   0|   2|           4|           5|
    |c_i5_mid2_fu_337_p3             |  select  |      0|   0|   4|           1|           1|
    |c_i_mid2_fu_242_p3              |  select  |      0|   0|   4|           1|           1|
    |r_i2_cast4_mid2_v_fu_345_p3     |  select  |      0|   0|   4|           1|           4|
    |r_i_cast8_mid2_v_fu_250_p3      |  select  |      0|   0|   4|           1|           4|
    |ap_enable_pp0                   |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_pp1                   |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1         |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 224| 144|          76|          90|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  40|          7|    1|          7|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |   9|          2|    1|          2|
    |buf_2d_in_address0       |  15|          3|    6|         18|
    |buf_2d_in_ce0            |  15|          3|    1|          3|
    |buf_2d_in_ce1            |   9|          2|    1|          2|
    |buf_2d_out_address0      |  15|          3|    6|         18|
    |buf_2d_out_ce0           |  15|          3|    1|          3|
    |buf_2d_out_we0           |   9|          2|    1|          2|
    |c_i5_phi_fu_189_p4       |   9|          2|    4|          8|
    |c_i5_reg_185             |   9|          2|    4|          8|
    |c_i_phi_fu_156_p4        |   9|          2|    4|          8|
    |c_i_reg_152              |   9|          2|    4|          8|
    |indvar_flatten2_reg_163  |   9|          2|    7|         14|
    |indvar_flatten_reg_130   |   9|          2|    7|         14|
    |r_i2_phi_fu_178_p4       |   9|          2|    4|          8|
    |r_i2_reg_174             |   9|          2|    4|          8|
    |r_i_phi_fu_145_p4        |   9|          2|    4|          8|
    |r_i_reg_141              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 244|         51|   67|        153|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                   |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                     |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                     |  1|   0|    1|          0|
    |ap_reg_grp_dct_2d_fu_196_ap_start           |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_c_i_mid2_reg_416           |  4|   0|    4|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_407   |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_r_i_cast8_mid2_v_reg_423   |  4|   0|    4|          0|
    |ap_reg_pp1_iter1_exitcond_flatten2_reg_444  |  1|   0|    1|          0|
    |c_i5_mid2_reg_453                           |  4|   0|    4|          0|
    |c_i5_reg_185                                |  4|   0|    4|          0|
    |c_i_mid2_reg_416                            |  4|   0|    4|          0|
    |c_i_reg_152                                 |  4|   0|    4|          0|
    |exitcond_flatten2_reg_444                   |  1|   0|    1|          0|
    |exitcond_flatten_reg_407                    |  1|   0|    1|          0|
    |indvar_flatten2_reg_163                     |  7|   0|    7|          0|
    |indvar_flatten_reg_130                      |  7|   0|    7|          0|
    |r_i2_cast4_mid2_v_reg_460                   |  4|   0|    4|          0|
    |r_i2_reg_174                                |  4|   0|    4|          0|
    |r_i_cast8_mid2_v_reg_423                    |  4|   0|    4|          0|
    |r_i_reg_141                                 |  4|   0|    4|          0|
    |sum3_i_reg_476                              |  6|   0|    6|          0|
    |tmp_1_reg_429                               |  3|   0|    3|          0|
    |tmp_2_reg_466                               |  3|   0|    3|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       | 83|   0|   83|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1: II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	10  / (exitcond_flatten2)
	8  / (!exitcond_flatten2)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: StgValue_11 (11)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_1: StgValue_12 (12)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_1: StgValue_13 (13)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_1: buf_2d_in (14)  [1/1] 3.25ns  loc: dct.c:81
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out (15)  [1/1] 3.25ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_16 (16)  [1/1] 1.59ns  loc: dct.c:59->dct.c:85
:5  br label %1


 <State 2>: 5.17ns
ST_2: indvar_flatten (18)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r_i (19)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:1  %r_i = phi i4 [ 0, %0 ], [ %r_i_cast8_mid2_v, %.reset ]

ST_2: c_i (20)  [1/1] 0.00ns
:2  %c_i = phi i4 [ 0, %0 ], [ %c, %.reset ]

ST_2: exitcond_flatten (21)  [1/1] 2.91ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next (22)  [1/1] 2.32ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: StgValue_22 (23)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %read_data.exit, label %.reset

ST_2: r (25)  [1/1] 2.35ns  loc: dct.c:59->dct.c:85
.reset:0  %r = add i4 1, %r_i

ST_2: exitcond_i (28)  [1/1] 3.10ns  loc: dct.c:61->dct.c:85
.reset:3  %exitcond_i = icmp eq i4 %c_i, -8

ST_2: c_i_mid2 (29)  [1/1] 2.07ns  loc: dct.c:61->dct.c:85
.reset:4  %c_i_mid2 = select i1 %exitcond_i, i4 0, i4 %c_i

ST_2: r_i_cast8_mid2_v (30)  [1/1] 2.07ns  loc: dct.c:59->dct.c:85
.reset:5  %r_i_cast8_mid2_v = select i1 %exitcond_i, i4 %r, i4 %r_i

ST_2: tmp_1 (33)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
.reset:8  %tmp_1 = trunc i4 %r_i_cast8_mid2_v to i3


 <State 3>: 5.57ns
ST_3: tmp_i_mid2 (34)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:9  %tmp_i_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_1, i3 0)

ST_3: c_i_cast6 (35)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
.reset:10  %c_i_cast6 = zext i4 %c_i_mid2 to i6

ST_3: sum_i (43)  [1/1] 2.31ns  loc: dct.c:62->dct.c:85
.reset:18  %sum_i = add i6 %tmp_i_mid2, %c_i_cast6

ST_3: sum_i_cast (44)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:19  %sum_i_cast = zext i6 %sum_i to i32

ST_3: input_addr (45)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:20  %input_addr = getelementptr [64 x i16]* %input_r, i32 0, i32 %sum_i_cast

ST_3: input_load (46)  [2/2] 3.25ns  loc: dct.c:62->dct.c:85
.reset:21  %input_load = load i16* %input_addr, align 2

ST_3: c (49)  [1/1] 2.35ns  loc: dct.c:61->dct.c:85
.reset:24  %c = add i4 1, %c_i_mid2


 <State 4>: 6.51ns
ST_4: StgValue_35 (26)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_s)

ST_4: empty (27)  [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_4: tmp (31)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
.reset:6  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i_cast8_mid2_v, i3 0)

ST_4: tmp_36_cast (32)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
.reset:7  %tmp_36_cast = zext i7 %tmp to i8

ST_4: c_i_cast5_cast (36)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:11  %c_i_cast5_cast = zext i4 %c_i_mid2 to i8

ST_4: tmp_s (37)  [1/1] 2.32ns  loc: dct.c:62->dct.c:85
.reset:12  %tmp_s = add i8 %tmp_36_cast, %c_i_cast5_cast

ST_4: tmp_38_cast (38)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:13  %tmp_38_cast = zext i8 %tmp_s to i32

ST_4: buf_2d_in_addr (39)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:14  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i32 0, i32 %tmp_38_cast

ST_4: StgValue_43 (40)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:15  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_4: tmp_4_i (41)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:16  %tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_4: StgValue_45 (42)  [1/1] 0.00ns  loc: dct.c:63->dct.c:85
.reset:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: input_load (46)  [1/2] 3.25ns  loc: dct.c:62->dct.c:85
.reset:21  %input_load = load i16* %input_addr, align 2

ST_4: StgValue_47 (47)  [1/1] 3.25ns  loc: dct.c:62->dct.c:85
.reset:22  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_4: empty_11 (48)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:23  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_4_i) nounwind

ST_4: StgValue_49 (50)  [1/1] 0.00ns
.reset:25  br label %1


 <State 5>: 0.00ns
ST_5: StgValue_50 (52)  [2/2] 0.00ns  loc: dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind


 <State 6>: 1.59ns
ST_6: StgValue_51 (52)  [1/2] 0.00ns  loc: dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind

ST_6: StgValue_52 (53)  [1/1] 1.59ns  loc: dct.c:71->dct.c:90
read_data.exit:1  br label %2


 <State 7>: 5.17ns
ST_7: indvar_flatten2 (55)  [1/1] 0.00ns
:0  %indvar_flatten2 = phi i7 [ 0, %read_data.exit ], [ %indvar_flatten_next2, %.reset10 ]

ST_7: r_i2 (56)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:1  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_i2_cast4_mid2_v, %.reset10 ]

ST_7: c_i5 (57)  [1/1] 0.00ns
:2  %c_i5 = phi i4 [ 0, %read_data.exit ], [ %c_1, %.reset10 ]

ST_7: exitcond_flatten2 (58)  [1/1] 2.91ns
:3  %exitcond_flatten2 = icmp eq i7 %indvar_flatten2, -64

ST_7: indvar_flatten_next2 (59)  [1/1] 2.32ns
:4  %indvar_flatten_next2 = add i7 %indvar_flatten2, 1

ST_7: StgValue_58 (60)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten2, label %write_data.exit, label %.reset10

ST_7: r_1 (62)  [1/1] 2.35ns  loc: dct.c:71->dct.c:90
.reset10:0  %r_1 = add i4 1, %r_i2

ST_7: exitcond_i1 (65)  [1/1] 3.10ns  loc: dct.c:73->dct.c:90
.reset10:3  %exitcond_i1 = icmp eq i4 %c_i5, -8

ST_7: c_i5_mid2 (66)  [1/1] 2.07ns  loc: dct.c:73->dct.c:90
.reset10:4  %c_i5_mid2 = select i1 %exitcond_i1, i4 0, i4 %c_i5

ST_7: r_i2_cast4_mid2_v (67)  [1/1] 2.07ns  loc: dct.c:71->dct.c:90
.reset10:5  %r_i2_cast4_mid2_v = select i1 %exitcond_i1, i4 %r_1, i4 %r_i2

ST_7: tmp_2 (70)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
.reset10:8  %tmp_2 = trunc i4 %r_i2_cast4_mid2_v to i3


 <State 8>: 5.57ns
ST_8: tmp_31 (68)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
.reset10:6  %tmp_31 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2_cast4_mid2_v, i3 0)

ST_8: tmp_40_cast (69)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
.reset10:7  %tmp_40_cast = zext i7 %tmp_31 to i8

ST_8: tmp_i4_mid2 (71)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:9  %tmp_i4_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_2, i3 0)

ST_8: c_i5_cast2 (72)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
.reset10:10  %c_i5_cast2 = zext i4 %c_i5_mid2 to i6

ST_8: c_i5_cast1_cast (73)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:11  %c_i5_cast1_cast = zext i4 %c_i5_mid2 to i8

ST_8: tmp_32 (74)  [1/1] 2.32ns  loc: dct.c:74->dct.c:90
.reset10:12  %tmp_32 = add i8 %tmp_40_cast, %c_i5_cast1_cast

ST_8: tmp_42_cast (75)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:13  %tmp_42_cast = zext i8 %tmp_32 to i32

ST_8: buf_2d_out_addr (76)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:14  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i32 0, i32 %tmp_42_cast

ST_8: buf_2d_out_load (80)  [2/2] 3.25ns  loc: dct.c:74->dct.c:90
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_8: sum3_i (81)  [1/1] 2.31ns  loc: dct.c:74->dct.c:90
.reset10:19  %sum3_i = add i6 %tmp_i4_mid2, %c_i5_cast2

ST_8: c_1 (86)  [1/1] 2.35ns  loc: dct.c:73->dct.c:90
.reset10:24  %c_1 = add i4 1, %c_i5_mid2


 <State 9>: 6.51ns
ST_9: StgValue_75 (63)  [1/1] 0.00ns
.reset10:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_s)

ST_9: empty_12 (64)  [1/1] 0.00ns
.reset10:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_9: StgValue_77 (77)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:15  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

ST_9: tmp_2_i (78)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:16  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind

ST_9: StgValue_79 (79)  [1/1] 0.00ns  loc: dct.c:75->dct.c:90
.reset10:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_9: buf_2d_out_load (80)  [1/2] 3.25ns  loc: dct.c:74->dct.c:90
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_9: sum3_i_cast (82)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:20  %sum3_i_cast = zext i6 %sum3_i to i32

ST_9: output_addr (83)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:21  %output_addr = getelementptr [64 x i16]* %output_r, i32 0, i32 %sum3_i_cast

ST_9: StgValue_83 (84)  [1/1] 3.25ns  loc: dct.c:74->dct.c:90
.reset10:22  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_9: empty_13 (85)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:23  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2_i) nounwind

ST_9: StgValue_85 (87)  [1/1] 0.00ns
.reset10:25  br label %2


 <State 10>: 0.00ns
ST_10: StgValue_86 (89)  [1/1] 0.00ns  loc: dct.c:91
write_data.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11          (specbitsmap      ) [ 00000000000]
StgValue_12          (specbitsmap      ) [ 00000000000]
StgValue_13          (spectopmodule    ) [ 00000000000]
buf_2d_in            (alloca           ) [ 00111110000]
buf_2d_out           (alloca           ) [ 00111111110]
StgValue_16          (br               ) [ 01111000000]
indvar_flatten       (phi              ) [ 00100000000]
r_i                  (phi              ) [ 00100000000]
c_i                  (phi              ) [ 00100000000]
exitcond_flatten     (icmp             ) [ 00111000000]
indvar_flatten_next  (add              ) [ 01111000000]
StgValue_22          (br               ) [ 00000000000]
r                    (add              ) [ 00000000000]
exitcond_i           (icmp             ) [ 00000000000]
c_i_mid2             (select           ) [ 00111000000]
r_i_cast8_mid2_v     (select           ) [ 01111000000]
tmp_1                (trunc            ) [ 00110000000]
tmp_i_mid2           (bitconcatenate   ) [ 00000000000]
c_i_cast6            (zext             ) [ 00000000000]
sum_i                (add              ) [ 00000000000]
sum_i_cast           (zext             ) [ 00000000000]
input_addr           (getelementptr    ) [ 00101000000]
c                    (add              ) [ 01101000000]
StgValue_35          (specloopname     ) [ 00000000000]
empty                (speclooptripcount) [ 00000000000]
tmp                  (bitconcatenate   ) [ 00000000000]
tmp_36_cast          (zext             ) [ 00000000000]
c_i_cast5_cast       (zext             ) [ 00000000000]
tmp_s                (add              ) [ 00000000000]
tmp_38_cast          (zext             ) [ 00000000000]
buf_2d_in_addr       (getelementptr    ) [ 00000000000]
StgValue_43          (specloopname     ) [ 00000000000]
tmp_4_i              (specregionbegin  ) [ 00000000000]
StgValue_45          (specpipeline     ) [ 00000000000]
input_load           (load             ) [ 00000000000]
StgValue_47          (store            ) [ 00000000000]
empty_11             (specregionend    ) [ 00000000000]
StgValue_49          (br               ) [ 01111000000]
StgValue_51          (call             ) [ 00000000000]
StgValue_52          (br               ) [ 00000011110]
indvar_flatten2      (phi              ) [ 00000001000]
r_i2                 (phi              ) [ 00000001000]
c_i5                 (phi              ) [ 00000001000]
exitcond_flatten2    (icmp             ) [ 00000001110]
indvar_flatten_next2 (add              ) [ 00000011110]
StgValue_58          (br               ) [ 00000000000]
r_1                  (add              ) [ 00000000000]
exitcond_i1          (icmp             ) [ 00000000000]
c_i5_mid2            (select           ) [ 00000001100]
r_i2_cast4_mid2_v    (select           ) [ 00000011110]
tmp_2                (trunc            ) [ 00000001100]
tmp_31               (bitconcatenate   ) [ 00000000000]
tmp_40_cast          (zext             ) [ 00000000000]
tmp_i4_mid2          (bitconcatenate   ) [ 00000000000]
c_i5_cast2           (zext             ) [ 00000000000]
c_i5_cast1_cast      (zext             ) [ 00000000000]
tmp_32               (add              ) [ 00000000000]
tmp_42_cast          (zext             ) [ 00000000000]
buf_2d_out_addr      (getelementptr    ) [ 00000001010]
sum3_i               (add              ) [ 00000001010]
c_1                  (add              ) [ 00000011010]
StgValue_75          (specloopname     ) [ 00000000000]
empty_12             (speclooptripcount) [ 00000000000]
StgValue_77          (specloopname     ) [ 00000000000]
tmp_2_i              (specregionbegin  ) [ 00000000000]
StgValue_79          (specpipeline     ) [ 00000000000]
buf_2d_out_load      (load             ) [ 00000000000]
sum3_i_cast          (zext             ) [ 00000000000]
output_addr          (getelementptr    ) [ 00000000000]
StgValue_83          (store            ) [ 00000000000]
empty_13             (specregionend    ) [ 00000000000]
StgValue_85          (br               ) [ 00000011110]
StgValue_86          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="buf_2d_in_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="buf_2d_out_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="92" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_2d_in_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_47_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_2d_out_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="output_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="6" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_83_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/9 "/>
</bind>
</comp>

<comp id="130" class="1005" name="indvar_flatten_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="1"/>
<pin id="132" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="r_i_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="1"/>
<pin id="143" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="r_i_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="c_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="1"/>
<pin id="154" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="c_i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="4" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="indvar_flatten2_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="1"/>
<pin id="165" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="indvar_flatten2_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/7 "/>
</bind>
</comp>

<comp id="174" class="1005" name="r_i2_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="1"/>
<pin id="176" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i2 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="r_i2_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i2/7 "/>
</bind>
</comp>

<comp id="185" class="1005" name="c_i5_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i5 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="c_i5_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="4" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i5/7 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_dct_2d_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="200" dir="0" index="3" bw="14" slack="0"/>
<pin id="201" dir="0" index="4" bw="15" slack="0"/>
<pin id="202" dir="0" index="5" bw="15" slack="0"/>
<pin id="203" dir="0" index="6" bw="15" slack="0"/>
<pin id="204" dir="0" index="7" bw="15" slack="0"/>
<pin id="205" dir="0" index="8" bw="15" slack="0"/>
<pin id="206" dir="0" index="9" bw="15" slack="0"/>
<pin id="207" dir="0" index="10" bw="15" slack="0"/>
<pin id="208" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_50/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="exitcond_flatten_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten_next_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="r_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="exitcond_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="c_i_mid2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i_mid2/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="r_i_cast8_mid2_v_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i_cast8_mid2_v/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_i_mid2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="1"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_mid2/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="c_i_cast6_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast6/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sum_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sum_i_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="c_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="4" slack="1"/>
<pin id="286" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="2"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_36_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_cast/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="c_i_cast5_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="2"/>
<pin id="301" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast5_cast/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_38_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38_cast/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="exitcond_flatten2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="0" index="1" bw="7" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="indvar_flatten_next2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="r_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="exitcond_i1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/7 "/>
</bind>
</comp>

<comp id="337" class="1004" name="c_i5_mid2_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="0"/>
<pin id="340" dir="0" index="2" bw="4" slack="0"/>
<pin id="341" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i5_mid2/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="r_i2_cast4_mid2_v_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="4" slack="0"/>
<pin id="348" dir="0" index="2" bw="4" slack="0"/>
<pin id="349" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i2_cast4_mid2_v/7 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_2_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_31_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="1"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_40_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40_cast/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_i4_mid2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="3" slack="1"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i4_mid2/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="c_i5_cast2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="4" slack="1"/>
<pin id="377" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i5_cast2/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="c_i5_cast1_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="1"/>
<pin id="380" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i5_cast1_cast/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_32_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="0" index="1" bw="4" slack="0"/>
<pin id="384" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/8 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_42_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sum3_i_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3_i/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="c_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="4" slack="1"/>
<pin id="401" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sum3_i_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_i_cast/9 "/>
</bind>
</comp>

<comp id="407" class="1005" name="exitcond_flatten_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="411" class="1005" name="indvar_flatten_next_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="0"/>
<pin id="413" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="416" class="1005" name="c_i_mid2_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="1"/>
<pin id="418" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i_mid2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="r_i_cast8_mid2_v_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_i_cast8_mid2_v "/>
</bind>
</comp>

<comp id="429" class="1005" name="tmp_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="1"/>
<pin id="431" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="input_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="1"/>
<pin id="436" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="c_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="1"/>
<pin id="441" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="444" class="1005" name="exitcond_flatten2_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="indvar_flatten_next2_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="453" class="1005" name="c_i5_mid2_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="1"/>
<pin id="455" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i5_mid2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="r_i2_cast4_mid2_v_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_i2_cast4_mid2_v "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_2_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="1"/>
<pin id="468" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="buf_2d_out_addr_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="1"/>
<pin id="473" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="476" class="1005" name="sum3_i_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="1"/>
<pin id="478" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sum3_i "/>
</bind>
</comp>

<comp id="481" class="1005" name="c_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="1"/>
<pin id="483" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="89" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="112" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="209"><net_src comp="68" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="196" pin=5"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="196" pin=6"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="215"><net_src comp="14" pin="0"/><net_sink comp="196" pin=8"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="196" pin=9"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="196" pin=10"/></net>

<net id="222"><net_src comp="134" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="134" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="145" pin="4"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="156" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="156" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="236" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="230" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="145" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="276"><net_src comp="262" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="287"><net_src comp="36" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="42" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="295" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="317"><net_src comp="167" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="167" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="178" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="189" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="30" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="189" pin="4"/><net_sink comp="337" pin=2"/></net>

<net id="350"><net_src comp="331" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="325" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="178" pin="4"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="54" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="367"><net_src comp="357" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="42" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="385"><net_src comp="364" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="396"><net_src comp="368" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="375" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="403" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="410"><net_src comp="218" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="224" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="419"><net_src comp="242" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="426"><net_src comp="250" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="432"><net_src comp="258" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="437"><net_src comp="82" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="442"><net_src comp="283" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="447"><net_src comp="313" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="319" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="456"><net_src comp="337" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="463"><net_src comp="345" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="469"><net_src comp="353" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="474"><net_src comp="106" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="479"><net_src comp="392" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="484"><net_src comp="398" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="189" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
 - Input state : 
	Port: dct : input_r | {3 4 }
	Port: dct : dct_coeff_table_0 | {5 6 }
	Port: dct : dct_coeff_table_1 | {5 6 }
	Port: dct : dct_coeff_table_2 | {5 6 }
	Port: dct : dct_coeff_table_3 | {5 6 }
	Port: dct : dct_coeff_table_4 | {5 6 }
	Port: dct : dct_coeff_table_5 | {5 6 }
	Port: dct : dct_coeff_table_6 | {5 6 }
	Port: dct : dct_coeff_table_7 | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_22 : 2
		r : 1
		exitcond_i : 1
		c_i_mid2 : 2
		r_i_cast8_mid2_v : 2
		tmp_1 : 3
	State 3
		sum_i : 1
		sum_i_cast : 2
		input_addr : 3
		input_load : 4
	State 4
		tmp_36_cast : 1
		tmp_s : 2
		tmp_38_cast : 3
		buf_2d_in_addr : 4
		StgValue_47 : 5
		empty_11 : 1
	State 5
	State 6
	State 7
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		StgValue_58 : 2
		r_1 : 1
		exitcond_i1 : 1
		c_i5_mid2 : 2
		r_i2_cast4_mid2_v : 2
		tmp_2 : 3
	State 8
		tmp_40_cast : 1
		tmp_32 : 2
		tmp_42_cast : 3
		buf_2d_out_addr : 4
		buf_2d_out_load : 5
		sum3_i : 1
	State 9
		output_addr : 1
		StgValue_83 : 2
		empty_13 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_dct_2d_fu_196      |    3    |    8    |   32.5  |   992   |   477   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |  indvar_flatten_next_fu_224 |    0    |    0    |    0    |    26   |    12   |
|          |           r_fu_230          |    0    |    0    |    0    |    17   |    9    |
|          |         sum_i_fu_272        |    0    |    0    |    0    |    23   |    11   |
|          |           c_fu_283          |    0    |    0    |    0    |    17   |    9    |
|    add   |         tmp_s_fu_302        |    0    |    0    |    0    |    26   |    12   |
|          | indvar_flatten_next2_fu_319 |    0    |    0    |    0    |    26   |    12   |
|          |          r_1_fu_325         |    0    |    0    |    0    |    17   |    9    |
|          |        tmp_32_fu_381        |    0    |    0    |    0    |    26   |    12   |
|          |        sum3_i_fu_392        |    0    |    0    |    0    |    23   |    11   |
|          |          c_1_fu_398         |    0    |    0    |    0    |    17   |    9    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_mid2_fu_242       |    0    |    0    |    0    |    0    |    4    |
|  select  |   r_i_cast8_mid2_v_fu_250   |    0    |    0    |    0    |    0    |    4    |
|          |       c_i5_mid2_fu_337      |    0    |    0    |    0    |    0    |    4    |
|          |   r_i2_cast4_mid2_v_fu_345  |    0    |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |   exitcond_flatten_fu_218   |    0    |    0    |    0    |    0    |    4    |
|   icmp   |      exitcond_i_fu_236      |    0    |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten2_fu_313  |    0    |    0    |    0    |    0    |    4    |
|          |      exitcond_i1_fu_331     |    0    |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   trunc  |         tmp_1_fu_258        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_2_fu_353        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      tmp_i_mid2_fu_262      |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_fu_288         |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_31_fu_357        |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_i4_mid2_fu_368     |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_cast6_fu_269      |    0    |    0    |    0    |    0    |    0    |
|          |      sum_i_cast_fu_278      |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_36_cast_fu_295     |    0    |    0    |    0    |    0    |    0    |
|          |    c_i_cast5_cast_fu_299    |    0    |    0    |    0    |    0    |    0    |
|   zext   |      tmp_38_cast_fu_308     |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_40_cast_fu_364     |    0    |    0    |    0    |    0    |    0    |
|          |      c_i5_cast2_fu_375      |    0    |    0    |    0    |    0    |    0    |
|          |    c_i5_cast1_cast_fu_378   |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_42_cast_fu_387     |    0    |    0    |    0    |    0    |    0    |
|          |      sum3_i_cast_fu_403     |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    3    |    8    |   32.5  |   1210  |   611   |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|    buf_2d_in    |    1   |    0   |    0   |
|    buf_2d_out   |    1   |    0   |    0   |
|dct_coeff_table_0|    0   |   14   |    2   |
|dct_coeff_table_1|    0   |   15   |    2   |
|dct_coeff_table_2|    0   |   15   |    2   |
|dct_coeff_table_3|    0   |   15   |    2   |
|dct_coeff_table_4|    0   |   15   |    2   |
|dct_coeff_table_5|    0   |   15   |    2   |
|dct_coeff_table_6|    0   |   15   |    2   |
|dct_coeff_table_7|    0   |   15   |    2   |
+-----------------+--------+--------+--------+
|      Total      |    2   |   119  |   16   |
+-----------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   buf_2d_out_addr_reg_471  |    6   |
|         c_1_reg_481        |    4   |
|      c_i5_mid2_reg_453     |    4   |
|        c_i5_reg_185        |    4   |
|      c_i_mid2_reg_416      |    4   |
|         c_i_reg_152        |    4   |
|          c_reg_439         |    4   |
|  exitcond_flatten2_reg_444 |    1   |
|  exitcond_flatten_reg_407  |    1   |
|   indvar_flatten2_reg_163  |    7   |
|indvar_flatten_next2_reg_448|    7   |
| indvar_flatten_next_reg_411|    7   |
|   indvar_flatten_reg_130   |    7   |
|     input_addr_reg_434     |    6   |
|  r_i2_cast4_mid2_v_reg_460 |    4   |
|        r_i2_reg_174        |    4   |
|  r_i_cast8_mid2_v_reg_423  |    4   |
|         r_i_reg_141        |    4   |
|       sum3_i_reg_476       |    6   |
|        tmp_1_reg_429       |    3   |
|        tmp_2_reg_466       |    3   |
+----------------------------+--------+
|            Total           |   94   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_112 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  3.176  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    8   |   32   |  1210  |   611  |
|   Memory  |    2   |    -   |    -   |   119  |   16   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   94   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    8   |   35   |  1423  |   645  |
+-----------+--------+--------+--------+--------+--------+
