$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module VCB4RE_tb $end
  $var wire 1 # clk $end
  $var wire 4 $ q [3:0] $end
  $var wire 1 % tc $end
  $var wire 1 % ceo $end
  $scope module counter $end
   $var wire 1 & ce $end
   $var wire 4 $ q [3:0] $end
   $var wire 1 # clk $end
   $var wire 1 % tc $end
   $var wire 1 ' r $end
   $var wire 1 % ceo $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b0000 $
0%
1&
0'
#1000
1#
b0001 $
#2000
0#
#3000
1#
b0010 $
#4000
0#
#5000
1#
b0011 $
#6000
0#
#7000
1#
b0100 $
#8000
0#
#9000
1#
b0101 $
#10000
0#
#11000
1#
b0110 $
#12000
0#
#13000
1#
b0111 $
#14000
0#
#15000
1#
b1000 $
#16000
0#
#17000
1#
b1001 $
#18000
0#
#19000
1#
b1010 $
#20000
0#
#21000
1#
b1011 $
#22000
0#
#23000
1#
b1100 $
#24000
0#
#25000
1#
b1101 $
#26000
0#
#27000
1#
b1110 $
#28000
0#
#29000
1#
b1111 $
1%
#30000
0#
#31000
1#
b0000 $
0%
#32000
0#
#33000
1#
b0001 $
#34000
0#
#35000
1#
b0010 $
#36000
0#
#37000
1#
b0011 $
#38000
0#
#39000
1#
b0100 $
#40000
0#
#41000
1#
b0101 $
#42000
0#
#43000
1#
b0110 $
#44000
0#
#45000
1#
b0111 $
#46000
0#
#47000
1#
b1000 $
#48000
0#
#49000
1#
b1001 $
#50000
0#
#51000
1#
b1010 $
#52000
0#
#53000
1#
b1011 $
#54000
0#
#55000
1#
b1100 $
#56000
0#
#57000
1#
b1101 $
#58000
0#
#59000
1#
b1110 $
#60000
0#
#61000
1#
b1111 $
1%
#62000
0#
#63000
1#
b0000 $
0%
#64000
0#
