{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 16:06:30 2008 " "Info: Processing started: Wed Nov 19 16:06:30 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_state_machine -c main_state_machine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main_state_machine -c main_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/spriteROM0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/spriteROM0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spriteROM0 " "Info: Found entity 1: spriteROM0" {  } { { "../SpriteMem/spriteROM0.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/spriteROM0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_digits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hex_digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_digits " "Info: Found entity 1: hex_digits" {  } { { "hex_digits.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/hex_digits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter26b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter26b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter26b " "Info: Found entity 1: counter26b" {  } { { "counter26b.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter26b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter20b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter20b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter20b " "Info: Found entity 1: counter20b" {  } { { "counter20b.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter20b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawSprite/drawSprite.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawSprite/drawSprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawSprite " "Info: Found entity 1: drawSprite" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/W_H_Mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/W_H_Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 W_H_Mux " "Info: Found entity 1: W_H_Mux" {  } { { "../SpriteMem/W_H_Mux.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/W_H_Mux.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/DataOut_Mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/DataOut_Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataOut_Mux " "Info: Found entity 1: DataOut_Mux" {  } { { "../SpriteMem/DataOut_Mux.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/DataOut_Mux.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/SpriteMem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/SpriteMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpriteMem " "Info: Found entity 1: SpriteMem" {  } { { "../SpriteMem/SpriteMem.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/SpriteMem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/SpriteRAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/SpriteRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpriteRAM " "Info: Found entity 1: SpriteRAM" {  } { { "../SpriteMem/SpriteRAM.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/SpriteRAM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/TriState.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file ../SpriteMem/TriState.v" { { "Info" "ISGN_ENTITY_NAME" "1 NBitTristate " "Info: Found entity 1: NBitTristate" {  } { { "../SpriteMem/TriState.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/TriState.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 Tristate " "Info: Found entity 2: Tristate" {  } { { "../SpriteMem/TriState.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/TriState.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/TristateRegBlock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/TristateRegBlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 TristateRegBlock " "Info: Found entity 1: TristateRegBlock" {  } { { "../SpriteMem/TristateRegBlock.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/TristateRegBlock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/AStep_Mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/AStep_Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 AStep_Mux " "Info: Found entity 1: AStep_Mux" {  } { { "../SpriteMem/AStep_Mux.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/AStep_Mux.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/addx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/addx.v" { { "Info" "ISGN_ENTITY_NAME" "1 addx " "Info: Found entity 1: addx" {  } { { "../drawTileMichael/addx.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addx.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/addy.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/addy.v" { { "Info" "ISGN_ENTITY_NAME" "1 addy " "Info: Found entity 1: addy" {  } { { "../drawTileMichael/addy.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addy.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/drawTile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/drawTile.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawTile " "Info: Found entity 1: drawTile" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/memCount.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/memCount.v" { { "Info" "ISGN_ENTITY_NAME" "1 memCount " "Info: Found entity 1: memCount" {  } { { "../drawTileMichael/memCount.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/memCount.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/nBitAddSub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/nBitAddSub.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubNbit " "Info: Found entity 1: AddSubNbit" {  } { { "../drawTileMichael/nBitAddSub.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/nBitAddSub.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/nBitRegister.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/nBitRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Info: Found entity 1: nBitRegister" {  } { { "../drawTileMichael/nBitRegister.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/nBitRegister.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/tileset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/tileset.v" { { "Info" "ISGN_ENTITY_NAME" "1 tileset " "Info: Found entity 1: tileset" {  } { { "../drawBackground/tileset.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tileset.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/tile1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/tile1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile1 " "Info: Found entity 1: tile1" {  } { { "../drawBackground/tile1.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tile1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/counter4b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4b " "Info: Found entity 1: counter4b" {  } { { "../drawBackground/counter4b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter4b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/counter5b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter5b " "Info: Found entity 1: counter5b" {  } { { "../drawBackground/counter5b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter5b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter32b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter32b " "Info: Found entity 1: counter32b" {  } { { "counter32b.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter32b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/level.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/level.v" { { "Info" "ISGN_ENTITY_NAME" "1 level " "Info: Found entity 1: level" {  } { { "../drawBackground/level.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/level.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/level1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/level1.v" { { "Info" "ISGN_ENTITY_NAME" "1 level1 " "Info: Found entity 1: level1" {  } { { "../drawBackground/level1.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/level1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/tile0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/tile0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile0 " "Info: Found entity 1: tile0" {  } { { "../drawBackground/tile0.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tile0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/counter3b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3b " "Info: Found entity 1: counter3b" {  } { { "../drawBackground/counter3b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter3b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info: Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info: Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info: Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(139) " "Warning (10273): Verilog HDL warning at drawBackground.v(139): extended using \"x\" or \"z\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/drawBackground.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/drawBackground.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawBackground " "Info: Found entity 1: drawBackground" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(432) " "Warning (10273): Verilog HDL warning at main_state_machine.v(432): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 432 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(518) " "Warning (10273): Verilog HDL warning at main_state_machine.v(518): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 518 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(519) " "Warning (10273): Verilog HDL warning at main_state_machine.v(519): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 519 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(520) " "Warning (10273): Verilog HDL warning at main_state_machine.v(520): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 520 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 main_state_machine.v(32) " "Info (10281): Verilog HDL Declaration information at main_state_machine.v(32): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 main_state_machine.v(32) " "Info (10281): Verilog HDL Declaration information at main_state_machine.v(32): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 main_state_machine.v(32) " "Info (10281): Verilog HDL Declaration information at main_state_machine.v(32): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_background DRAW_BACKGROUND main_state_machine.v(133) " "Info (10281): Verilog HDL Declaration information at main_state_machine.v(133): object \"draw_background\" differs only in case from object \"DRAW_BACKGROUND\" in the same scope" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_character DRAW_CHARACTER main_state_machine.v(168) " "Info (10281): Verilog HDL Declaration information at main_state_machine.v(168): object \"draw_character\" differs only in case from object \"DRAW_CHARACTER\" in the same scope" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_state_machine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_state_machine " "Info: Found entity 1: main_state_machine" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_state_machine " "Info: Elaborating entity \"main_state_machine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "draw_enemies_enable main_state_machine.v(391) " "Warning (10036): Verilog HDL or VHDL warning at main_state_machine.v(391): object \"draw_enemies_enable\" assigned a value but never read" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 391 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "detect_collisions_enable main_state_machine.v(394) " "Warning (10036): Verilog HDL or VHDL warning at main_state_machine.v(394): object \"detect_collisions_enable\" assigned a value but never read" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 main_state_machine.v(72) " "Warning (10230): Verilog HDL assignment warning at main_state_machine.v(72): truncated value with size 4 to match size of target (3)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_state_machine.v(518) " "Warning (10230): Verilog HDL assignment warning at main_state_machine.v(518): truncated value with size 32 to match size of target (8)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main_state_machine.v(519) " "Warning (10230): Verilog HDL assignment warning at main_state_machine.v(519): truncated value with size 32 to match size of target (7)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 main_state_machine.v(520) " "Warning (10230): Verilog HDL assignment warning at main_state_machine.v(520): truncated value with size 32 to match size of target (9)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[11\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDR\[11\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[10\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDR\[10\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDR\[9\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDR\[8\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDR\[7\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDR\[6\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[5\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDR\[5\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDR\[4\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3\] main_state_machine.v(30) " "Warning (10034): Output port \"LEDR\[3\]\" at main_state_machine.v(30) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] main_state_machine.v(31) " "Warning (10034): Output port \"LEDG\[7\]\" at main_state_machine.v(31) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6\] main_state_machine.v(31) " "Warning (10034): Output port \"LEDG\[6\]\" at main_state_machine.v(31) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5\] main_state_machine.v(31) " "Warning (10034): Output port \"LEDG\[5\]\" at main_state_machine.v(31) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[4\] main_state_machine.v(31) " "Warning (10034): Output port \"LEDG\[4\]\" at main_state_machine.v(31) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[3\] main_state_machine.v(31) " "Warning (10034): Output port \"LEDG\[3\]\" at main_state_machine.v(31) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] main_state_machine.v(31) " "Warning (10034): Output port \"LEDG\[2\]\" at main_state_machine.v(31) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[1\] main_state_machine.v(31) " "Warning (10034): Output port \"LEDG\[1\]\" at main_state_machine.v(31) has no driver" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Info: Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "main_state_machine.v" "VGA" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info: Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Info: Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info: Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p3g1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p3g1 " "Info: Found entity 1: altsyncram_p3g1" {  } { { "db/altsyncram_p3g1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_p3g1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p3g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated " "Info: Elaborating entity \"altsyncram_p3g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptq1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ptq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptq1 " "Info: Found entity 1: altsyncram_ptq1" {  } { { "db/altsyncram_ptq1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptq1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1 " "Info: Elaborating entity \"altsyncram_ptq1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\"" {  } { { "db/altsyncram_p3g1.tdf" "altsyncram1" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_p3g1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning: Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_ptq1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 46 2 0 } } { "db/altsyncram_p3g1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_p3g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 213 0 0 } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 60 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Info: Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/decode_6oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|decode_6oa:decode3 " "Info: Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_ptq1.tdf" "decode3" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|decode_6oa:decode_a " "Info: Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_ptq1.tdf" "decode_a" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_nib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nib " "Info: Found entity 1: mux_nib" {  } { { "db/mux_nib.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/mux_nib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|mux_nib:mux5 " "Info: Elaborating entity \"mux_nib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|mux_nib:mux5\"" {  } { { "db/altsyncram_ptq1.tdf" "mux5" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Info: Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 462 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Info: Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level1 level1:level_mem " "Info: Elaborating entity \"level1\" for hierarchy \"level1:level_mem\"" {  } { { "main_state_machine.v" "level_mem" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram level1:level_mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\"" {  } { { "../drawBackground/level1.v" "altsyncram_component" { Text "W:/quartus/fpga2dsidescroller/drawBackground/level1.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "level1:level_mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"level1:level_mem\|altsyncram:altsyncram_component\"" {  } { { "../drawBackground/level1.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/level1.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7391.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7391 " "Info: Found entity 1: altsyncram_7391" {  } { { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_7391.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7391 level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated " "Info: Elaborating entity \"altsyncram_7391\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info: Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/decode_9oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|decode_9oa:deep_decode " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_7391.tdf" "deep_decode" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_7391.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Info: Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/mux_kib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|mux_kib:mux2 " "Info: Elaborating entity \"mux_kib\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|mux_kib:mux2\"" {  } { { "db/altsyncram_7391.tdf" "mux2" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_7391.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpriteMem SpriteMem:character_mem " "Info: Elaborating entity \"SpriteMem\" for hierarchy \"SpriteMem:character_mem\"" {  } { { "main_state_machine.v" "character_mem" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "W_H_Mux SpriteMem:character_mem\|W_H_Mux:InfoWidthMux " "Info: Elaborating entity \"W_H_Mux\" for hierarchy \"SpriteMem:character_mem\|W_H_Mux:InfoWidthMux\"" {  } { { "../SpriteMem/SpriteMem.v" "InfoWidthMux" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/SpriteMem.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux SpriteMem:character_mem\|W_H_Mux:InfoWidthMux\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"SpriteMem:character_mem\|W_H_Mux:InfoWidthMux\|lpm_mux:lpm_mux_component\"" {  } { { "../SpriteMem/W_H_Mux.v" "lpm_mux_component" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/W_H_Mux.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SpriteMem:character_mem\|W_H_Mux:InfoWidthMux\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"SpriteMem:character_mem\|W_H_Mux:InfoWidthMux\|lpm_mux:lpm_mux_component\"" {  } { { "../SpriteMem/W_H_Mux.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/W_H_Mux.v" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1nc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_1nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1nc " "Info: Found entity 1: mux_1nc" {  } { { "db/mux_1nc.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/mux_1nc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1nc SpriteMem:character_mem\|W_H_Mux:InfoWidthMux\|lpm_mux:lpm_mux_component\|mux_1nc:auto_generated " "Info: Elaborating entity \"mux_1nc\" for hierarchy \"SpriteMem:character_mem\|W_H_Mux:InfoWidthMux\|lpm_mux:lpm_mux_component\|mux_1nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AStep_Mux SpriteMem:character_mem\|AStep_Mux:AnimStepsMux " "Info: Elaborating entity \"AStep_Mux\" for hierarchy \"SpriteMem:character_mem\|AStep_Mux:AnimStepsMux\"" {  } { { "../SpriteMem/SpriteMem.v" "AnimStepsMux" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/SpriteMem.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux SpriteMem:character_mem\|AStep_Mux:AnimStepsMux\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"SpriteMem:character_mem\|AStep_Mux:AnimStepsMux\|lpm_mux:lpm_mux_component\"" {  } { { "../SpriteMem/AStep_Mux.v" "lpm_mux_component" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/AStep_Mux.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SpriteMem:character_mem\|AStep_Mux:AnimStepsMux\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"SpriteMem:character_mem\|AStep_Mux:AnimStepsMux\|lpm_mux:lpm_mux_component\"" {  } { { "../SpriteMem/AStep_Mux.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/AStep_Mux.v" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmc " "Info: Found entity 1: mux_vmc" {  } { { "db/mux_vmc.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/mux_vmc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmc SpriteMem:character_mem\|AStep_Mux:AnimStepsMux\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated " "Info: Elaborating entity \"mux_vmc\" for hierarchy \"SpriteMem:character_mem\|AStep_Mux:AnimStepsMux\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spriteROM0 SpriteMem:character_mem\|spriteROM0:MEM0 " "Info: Elaborating entity \"spriteROM0\" for hierarchy \"SpriteMem:character_mem\|spriteROM0:MEM0\"" {  } { { "../SpriteMem/SpriteMem.v" "MEM0" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/SpriteMem.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SpriteMem:character_mem\|spriteROM0:MEM0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SpriteMem:character_mem\|spriteROM0:MEM0\|altsyncram:altsyncram_component\"" {  } { { "../SpriteMem/spriteROM0.v" "altsyncram_component" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/spriteROM0.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SpriteMem:character_mem\|spriteROM0:MEM0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"SpriteMem:character_mem\|spriteROM0:MEM0\|altsyncram:altsyncram_component\"" {  } { { "../SpriteMem/spriteROM0.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/spriteROM0.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u491.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u491 " "Info: Found entity 1: altsyncram_u491" {  } { { "db/altsyncram_u491.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_u491.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u491 SpriteMem:character_mem\|spriteROM0:MEM0\|altsyncram:altsyncram_component\|altsyncram_u491:auto_generated " "Info: Elaborating entity \"altsyncram_u491\" for hierarchy \"SpriteMem:character_mem\|spriteROM0:MEM0\|altsyncram:altsyncram_component\|altsyncram_u491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 128 " "Critical Warning: Memory depth value (4096) in design file differs from memory depth value (128) in Memory Initialization File -- setting initial value for remaining addresses to 0" {  } { { "../SpriteMem/spriteROM0.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/spriteROM0.v" 74 0 0 } }  } 1 0 "Memory depth value (%1!d!) in design file differs from memory depth value (%2!d!) in Memory Initialization File -- setting initial value for remaining addresses to 0" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataOut_Mux SpriteMem:character_mem\|DataOut_Mux:ColorMux " "Info: Elaborating entity \"DataOut_Mux\" for hierarchy \"SpriteMem:character_mem\|DataOut_Mux:ColorMux\"" {  } { { "../SpriteMem/SpriteMem.v" "ColorMux" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/SpriteMem.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux SpriteMem:character_mem\|DataOut_Mux:ColorMux\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"SpriteMem:character_mem\|DataOut_Mux:ColorMux\|lpm_mux:lpm_mux_component\"" {  } { { "../SpriteMem/DataOut_Mux.v" "lpm_mux_component" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/DataOut_Mux.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "SpriteMem:character_mem\|DataOut_Mux:ColorMux\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"SpriteMem:character_mem\|DataOut_Mux:ColorMux\|lpm_mux:lpm_mux_component\"" {  } { { "../SpriteMem/DataOut_Mux.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/DataOut_Mux.v" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5nc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5nc " "Info: Found entity 1: mux_5nc" {  } { { "db/mux_5nc.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/mux_5nc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5nc SpriteMem:character_mem\|DataOut_Mux:ColorMux\|lpm_mux:lpm_mux_component\|mux_5nc:auto_generated " "Info: Elaborating entity \"mux_5nc\" for hierarchy \"SpriteMem:character_mem\|DataOut_Mux:ColorMux\|lpm_mux:lpm_mux_component\|mux_5nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawBackground drawBackground:draw_background " "Info: Elaborating entity \"drawBackground\" for hierarchy \"drawBackground:draw_background\"" {  } { { "main_state_machine.v" "draw_background" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 drawBackground.v(100) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(100): truncated value with size 32 to match size of target (15)" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tileset drawBackground:draw_background\|tileset:tileset0 " "Info: Elaborating entity \"tileset\" for hierarchy \"drawBackground:draw_background\|tileset:tileset0\"" {  } { { "../drawBackground/drawBackground.v" "tileset0" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram drawBackground:draw_background\|tileset:tileset0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"drawBackground:draw_background\|tileset:tileset0\|altsyncram:altsyncram_component\"" {  } { { "../drawBackground/tileset.v" "altsyncram_component" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tileset.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|tileset:tileset0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|tileset:tileset0\|altsyncram:altsyncram_component\"" {  } { { "../drawBackground/tileset.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tileset.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tu81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tu81 " "Info: Found entity 1: altsyncram_tu81" {  } { { "db/altsyncram_tu81.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_tu81.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tu81 drawBackground:draw_background\|tileset:tileset0\|altsyncram:altsyncram_component\|altsyncram_tu81:auto_generated " "Info: Elaborating entity \"altsyncram_tu81\" for hierarchy \"drawBackground:draw_background\|tileset:tileset0\|altsyncram:altsyncram_component\|altsyncram_tu81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter5b drawBackground:draw_background\|counter5b:tile_counterx " "Info: Elaborating entity \"counter5b\" for hierarchy \"drawBackground:draw_background\|counter5b:tile_counterx\"" {  } { { "../drawBackground/drawBackground.v" "tile_counterx" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "../drawBackground/counter5b.v" "lpm_counter_component" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter5b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "../drawBackground/counter5b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter5b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4oi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4oi " "Info: Found entity 1: cntr_4oi" {  } { { "db/cntr_4oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_4oi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4oi drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated " "Info: Elaborating entity \"cntr_4oi\" for hierarchy \"drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4b drawBackground:draw_background\|counter4b:tile_countery " "Info: Elaborating entity \"counter4b\" for hierarchy \"drawBackground:draw_background\|counter4b:tile_countery\"" {  } { { "../drawBackground/drawBackground.v" "tile_countery" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component\"" {  } { { "../drawBackground/counter4b.v" "lpm_counter_component" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter4b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component\"" {  } { { "../drawBackground/counter4b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter4b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3oi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3oi " "Info: Found entity 1: cntr_3oi" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_3oi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3oi drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated " "Info: Elaborating entity \"cntr_3oi\" for hierarchy \"drawBackground:draw_background\|counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawTile drawBackground:draw_background\|drawTile:tile_drawing_module " "Info: Elaborating entity \"drawTile\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\"" {  } { { "../drawBackground/drawBackground.v" "tile_drawing_module" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addx drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder " "Info: Elaborating entity \"addx\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder\"" {  } { { "../drawTileMichael/drawTile.v" "XoffAdder" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" 102 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/addx.v" "lpm_add_sub_component" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addx.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/addx.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addx.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_big.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_big.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_big " "Info: Found entity 1: add_sub_big" {  } { { "db/add_sub_big.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/add_sub_big.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_big drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated " "Info: Elaborating entity \"add_sub_big\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addx:XoffAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_big:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister drawBackground:draw_background\|drawTile:tile_drawing_module\|nBitRegister:XOffsetReg " "Info: Elaborating entity \"nBitRegister\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|nBitRegister:XOffsetReg\"" {  } { { "../drawTileMichael/drawTile.v" "XOffsetReg" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addy drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder " "Info: Elaborating entity \"addy\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder\"" {  } { { "../drawTileMichael/drawTile.v" "YoffAdder" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/addy.v" "lpm_add_sub_component" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addy.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/addy.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addy.v" 67 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aig.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_aig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aig " "Info: Found entity 1: add_sub_aig" {  } { { "db/add_sub_aig.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/add_sub_aig.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aig drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_aig:auto_generated " "Info: Elaborating entity \"add_sub_aig\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|addy:YoffAdder\|lpm_add_sub:lpm_add_sub_component\|add_sub_aig:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister drawBackground:draw_background\|drawTile:tile_drawing_module\|nBitRegister:YOffsetReg " "Info: Elaborating entity \"nBitRegister\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|nBitRegister:YOffsetReg\"" {  } { { "../drawTileMichael/drawTile.v" "YOffsetReg" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memCount drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter " "Info: Elaborating entity \"memCount\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter\"" {  } { { "../drawTileMichael/drawTile.v" "AddressCounter" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/memCount.v" "lpm_add_sub_component" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/memCount.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "../drawTileMichael/memCount.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/memCount.v" 65 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_llh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_llh " "Info: Found entity 1: add_sub_llh" {  } { { "db/add_sub_llh.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/add_sub_llh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_llh drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated " "Info: Elaborating entity \"add_sub_llh\" for hierarchy \"drawBackground:draw_background\|drawTile:tile_drawing_module\|memCount:AddressCounter\|lpm_add_sub:lpm_add_sub_component\|add_sub_llh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawSprite drawSprite:draw_character " "Info: Elaborating entity \"drawSprite\" for hierarchy \"drawSprite:draw_character\"" {  } { { "main_state_machine.v" "draw_character" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter32b counter32b:x_position_counter " "Info: Elaborating entity \"counter32b\" for hierarchy \"counter32b:x_position_counter\"" {  } { { "main_state_machine.v" "x_position_counter" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 224 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter32b:x_position_counter\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter32b:x_position_counter\|lpm_counter:lpm_counter_component\"" {  } { { "counter32b.v" "lpm_counter_component" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter32b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter32b:x_position_counter\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter32b:x_position_counter\|lpm_counter:lpm_counter_component\"" {  } { { "counter32b.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter32b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kpi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_kpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kpi " "Info: Found entity 1: cntr_kpi" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_kpi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kpi counter32b:x_position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated " "Info: Elaborating entity \"cntr_kpi\" for hierarchy \"counter32b:x_position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter20b counter20b:count60fps " "Info: Elaborating entity \"counter20b\" for hierarchy \"counter20b:count60fps\"" {  } { { "main_state_machine.v" "count60fps" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 239 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter20b:count60fps\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter20b:count60fps\|lpm_counter:lpm_counter_component\"" {  } { { "counter20b.v" "lpm_counter_component" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter20b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter20b:count60fps\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter20b:count60fps\|lpm_counter:lpm_counter_component\"" {  } { { "counter20b.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter20b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hpi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_hpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hpi " "Info: Found entity 1: cntr_hpi" {  } { { "db/cntr_hpi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_hpi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hpi counter20b:count60fps\|lpm_counter:lpm_counter_component\|cntr_hpi:auto_generated " "Info: Elaborating entity \"cntr_hpi\" for hierarchy \"counter20b:count60fps\|lpm_counter:lpm_counter_component\|cntr_hpi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter26b counter26b:score_counter " "Info: Elaborating entity \"counter26b\" for hierarchy \"counter26b:score_counter\"" {  } { { "main_state_machine.v" "score_counter" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 278 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter26b:score_counter\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter26b:score_counter\|lpm_counter:lpm_counter_component\"" {  } { { "counter26b.v" "lpm_counter_component" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter26b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter26b:score_counter\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter26b:score_counter\|lpm_counter:lpm_counter_component\"" {  } { { "counter26b.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter26b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_npi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_npi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_npi " "Info: Found entity 1: cntr_npi" {  } { { "db/cntr_npi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_npi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_npi counter26b:score_counter\|lpm_counter:lpm_counter_component\|cntr_npi:auto_generated " "Info: Elaborating entity \"cntr_npi\" for hierarchy \"counter26b:score_counter\|lpm_counter:lpm_counter_component\|cntr_npi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_digits hex_digits:hex0 " "Info: Elaborating entity \"hex_digits\" for hierarchy \"hex_digits:hex0\"" {  } { { "main_state_machine.v" "hex0" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 375 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "Xin draw_character 32 8 " "Warning: Port \"Xin\" on the entity instantiation of \"draw_character\" is connected to a signal of width 32. The formal width of the signal in the module is 8.  Extra bits will be ignored." {  } { { "main_state_machine.v" "draw_character" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 168 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 0 AddressCounter 7 10 " "Warning: Port \"ordered port 0\" on the entity instantiation of \"AddressCounter\" is connected to a signal of width 7. The formal width of the signal in the module is 10.  Extra bits will be driven by GND." {  } { { "../drawTileMichael/drawTile.v" "AddressCounter" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 184 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "x_offset draw_background 32 11 " "Warning: Port \"x_offset\" on the entity instantiation of \"draw_background\" is connected to a signal of width 32. The formal width of the signal in the module is 11.  Extra bits will be ignored." {  } { { "main_state_machine.v" "draw_background" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 133 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be ignored." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q level_mem 4 3 " "Warning: Port \"q\" on the entity instantiation of \"level_mem\" is connected to a signal of width 4. The formal width of the signal in the module is 3.  Extra bits will be left dangling without any fanout logic." {  } { { "main_state_machine.v" "level_mem" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 90 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tile_code\[3\] " "Warning: Net \"tile_code\[3\]\"" {  } { { "main_state_machine.v" "tile_code\[3\]" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 84 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tile_code\[3\] " "Warning: Net \"tile_code\[3\]\"" {  } { { "main_state_machine.v" "tile_code\[3\]" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 84 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|main_state_machine\|main_Q 6 " "Info: State machine \"\|main_state_machine\|main_Q\" contains 6 states" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|main_state_machine\|drawSprite:draw_character\|Q 6 " "Info: State machine \"\|main_state_machine\|drawSprite:draw_character\|Q\" contains 6 states" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q 6 " "Info: State machine \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q\" contains 6 states" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|main_state_machine\|main_Q " "Info: Selected Auto state machine encoding method for state machine \"\|main_state_machine\|main_Q\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|main_state_machine\|main_Q " "Info: Encoding result for state machine \"\|main_state_machine\|main_Q\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "main_Q.WAIT " "Info: Encoded state bit \"main_Q.WAIT\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "main_Q.DRAW_CHARACTER " "Info: Encoded state bit \"main_Q.DRAW_CHARACTER\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "main_Q.DRAW_ENEMIES " "Info: Encoded state bit \"main_Q.DRAW_ENEMIES\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "main_Q.DETECT_COLLISIONS " "Info: Encoded state bit \"main_Q.DETECT_COLLISIONS\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "main_Q.MOVEMENT " "Info: Encoded state bit \"main_Q.MOVEMENT\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "main_Q.000 " "Info: Encoded state bit \"main_Q.000\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|main_Q.000 000000 " "Info: State \"\|main_state_machine\|main_Q.000\" uses code string \"000000\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|main_Q.MOVEMENT 000011 " "Info: State \"\|main_state_machine\|main_Q.MOVEMENT\" uses code string \"000011\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|main_Q.DETECT_COLLISIONS 000101 " "Info: State \"\|main_state_machine\|main_Q.DETECT_COLLISIONS\" uses code string \"000101\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|main_Q.DRAW_ENEMIES 001001 " "Info: State \"\|main_state_machine\|main_Q.DRAW_ENEMIES\" uses code string \"001001\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|main_Q.DRAW_CHARACTER 010001 " "Info: State \"\|main_state_machine\|main_Q.DRAW_CHARACTER\" uses code string \"010001\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|main_Q.WAIT 100001 " "Info: State \"\|main_state_machine\|main_Q.WAIT\" uses code string \"100001\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|main_state_machine\|drawSprite:draw_character\|Q " "Info: Selected Auto state machine encoding method for state machine \"\|main_state_machine\|drawSprite:draw_character\|Q\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|main_state_machine\|drawSprite:draw_character\|Q " "Info: Encoding result for state machine \"\|main_state_machine\|drawSprite:draw_character\|Q\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawSprite:draw_character\|Q.INC_Y " "Info: Encoded state bit \"drawSprite:draw_character\|Q.INC_Y\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawSprite:draw_character\|Q.IDLE " "Info: Encoded state bit \"drawSprite:draw_character\|Q.IDLE\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawSprite:draw_character\|Q.READ " "Info: Encoded state bit \"drawSprite:draw_character\|Q.READ\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawSprite:draw_character\|Q.DRAW " "Info: Encoded state bit \"drawSprite:draw_character\|Q.DRAW\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawSprite:draw_character\|Q.INC_X " "Info: Encoded state bit \"drawSprite:draw_character\|Q.INC_X\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawSprite:draw_character\|Q.000 " "Info: Encoded state bit \"drawSprite:draw_character\|Q.000\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawSprite:draw_character\|Q.000 000000 " "Info: State \"\|main_state_machine\|drawSprite:draw_character\|Q.000\" uses code string \"000000\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawSprite:draw_character\|Q.INC_X 000011 " "Info: State \"\|main_state_machine\|drawSprite:draw_character\|Q.INC_X\" uses code string \"000011\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawSprite:draw_character\|Q.DRAW 000101 " "Info: State \"\|main_state_machine\|drawSprite:draw_character\|Q.DRAW\" uses code string \"000101\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawSprite:draw_character\|Q.READ 001001 " "Info: State \"\|main_state_machine\|drawSprite:draw_character\|Q.READ\" uses code string \"001001\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawSprite:draw_character\|Q.IDLE 010001 " "Info: State \"\|main_state_machine\|drawSprite:draw_character\|Q.IDLE\" uses code string \"010001\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawSprite:draw_character\|Q.INC_Y 100001 " "Info: State \"\|main_state_machine\|drawSprite:draw_character\|Q.INC_Y\" uses code string \"100001\"" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q " "Info: Selected Auto state machine encoding method for state machine \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q " "Info: Encoding result for state machine \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "6 " "Info: Completed encoding using 6 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_Y " "Info: Encoded state bit \"drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_Y\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.IDLE " "Info: Encoded state bit \"drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.IDLE\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.READ " "Info: Encoded state bit \"drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.READ\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.DRAW " "Info: Encoded state bit \"drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.DRAW\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_X " "Info: Encoded state bit \"drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_X\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.000 " "Info: Encoded state bit \"drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.000\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.000 000000 " "Info: State \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.000\" uses code string \"000000\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_X 000011 " "Info: State \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_X\" uses code string \"000011\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.DRAW 000101 " "Info: State \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.DRAW\" uses code string \"000101\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.READ 001001 " "Info: State \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.READ\" uses code string \"001001\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.IDLE 010001 " "Info: State \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.IDLE\" uses code string \"010001\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_Y 100001 " "Info: State \"\|main_state_machine\|drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_Y\" uses code string \"100001\"" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "drawBackground:draw_background\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"drawBackground:draw_background\|lpm_mult:Mult0\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 100 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6111.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_6111.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6111 " "Info: Found entity 1: mult_6111" {  } { { "db/mult_6111.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/mult_6111.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning: Pin \"VGA_SYNC\" stuck at VCC" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 26 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Warning: Pin \"VGA_R\[0\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 27 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Warning: Pin \"VGA_G\[0\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 28 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Warning: Pin \"VGA_B\[0\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning: Pin \"LEDR\[3\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning: Pin \"LEDR\[4\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning: Pin \"LEDR\[5\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning: Pin \"LEDR\[6\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning: Pin \"LEDR\[7\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning: Pin \"LEDR\[8\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning: Pin \"LEDR\[9\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning: Pin \"LEDR\[10\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning: Pin \"LEDR\[11\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning: Pin \"LEDG\[1\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning: Pin \"LEDG\[2\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning: Pin \"LEDG\[3\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning: Pin \"LEDG\[4\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning: Pin \"LEDG\[5\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning: Pin \"LEDG\[6\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning: Pin \"LEDG\[7\]\" stuck at GND" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 30 " "Info: 30 registers lost all their fanouts during netlist optimizations. The first 30 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[31\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[30\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[29\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[28\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[27\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[26\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[25\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[24\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[23\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[22\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[21\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[20\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[19\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[18\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[17\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[16\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[15\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[14\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[13\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[12\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "x_position_counter/lpm_counter_component/auto_generated/safe_q\[11\] " "Info: Register \"x_position_counter/lpm_counter_component/auto_generated/safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_Q~14 " "Info: Register \"main_Q~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_Q~15 " "Info: Register \"main_Q~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "main_Q~16 " "Info: Register \"main_Q~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "draw_character/Q~22 " "Info: Register \"draw_character/Q~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "draw_character/Q~23 " "Info: Register \"draw_character/Q~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "draw_character/Q~24 " "Info: Register \"draw_character/Q~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "draw_background/tile_drawing_module/Q~22 " "Info: Register \"draw_background/tile_drawing_module/Q~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "draw_background/tile_drawing_module/Q~23 " "Info: Register \"draw_background/tile_drawing_module/Q~23\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "draw_background/tile_drawing_module/Q~24 " "Info: Register \"draw_background/tile_drawing_module/Q~24\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "SpriteMem:character_mem\|spriteROM0:MEM0\|altsyncram:altsyncram_component\|altsyncram_u491:auto_generated\|ALTSYNCRAM 1 " "Info: Removed 1 MSB VCC or GND address nodes from RAM block \"SpriteMem:character_mem\|spriteROM0:MEM0\|altsyncram:altsyncram_component\|altsyncram_u491:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_u491.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_u491.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "../SpriteMem/spriteROM0.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/spriteROM0.v" 74 0 0 } } { "../SpriteMem/SpriteMem.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/SpriteMem.v" 32 0 0 } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 110 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "main_D.DETECT_COLLISIONS " "Info: Logic cell \"main_D.DETECT_COLLISIONS\"" {  } { { "main_state_machine.v" "main_D.DETECT_COLLISIONS" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "main_D.MOVEMENT " "Info: Logic cell \"main_D.MOVEMENT\"" {  } { { "main_state_machine.v" "main_D.MOVEMENT" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "Logic cell \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.map.smsg " "Info: Generated suppressed messages file W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning: No output dependent on input pin \"KEY\[0\]\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 20 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning: No output dependent on input pin \"KEY\[1\]\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 20 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning: No output dependent on input pin \"KEY\[2\]\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 20 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "651 " "Info: Implemented 651 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info: Implemented 82 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "473 " "Info: Implemented 473 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "87 " "Info: Implemented 87 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info: Implemented 2 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Allocated 150 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 16:07:08 2008 " "Info: Processing ended: Wed Nov 19 16:07:08 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Info: Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 16:07:10 2008 " "Info: Processing started: Wed Nov 19 16:07:10 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main_state_machine -c main_state_machine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off main_state_machine -c main_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "main_state_machine EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"main_state_machine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "801 Top " "Info: Previous placement does not exist for 801 of 801 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 504 3 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q~84 " "Info: Destination node drawBackground:draw_background\|drawTile:tile_drawing_module\|Q~84" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|drawTile:tile_drawing_module|Q~84 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|drawTile:tile_drawing_module|Q~84 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawSprite:draw_character\|Q.000 " "Info: Destination node drawSprite:draw_character\|Q.000" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "drawSprite:draw_character\|Q.000" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawSprite:draw_character|Q.000 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawSprite:draw_character|Q.000 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.000 " "Info: Destination node drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.000" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.000" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|drawTile:tile_drawing_module|Q.000 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|drawTile:tile_drawing_module|Q.000 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawSprite:draw_character\|Q~84 " "Info: Destination node drawSprite:draw_character\|Q~84" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawSprite:draw_character|Q~84 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawSprite:draw_character|Q~84 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q~85 " "Info: Destination node drawBackground:draw_background\|drawTile:tile_drawing_module\|Q~85" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|drawTile:tile_drawing_module|Q~85 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|drawTile:tile_drawing_module|Q~85 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawSprite:draw_character\|Q~85 " "Info: Destination node drawSprite:draw_character\|Q~85" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawSprite:draw_character|Q~85 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawSprite:draw_character|Q~85 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawSprite:draw_character\|Q~86 " "Info: Destination node drawSprite:draw_character\|Q~86" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawSprite:draw_character|Q~86 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawSprite:draw_character|Q~86 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q~86 " "Info: Destination node drawBackground:draw_background\|drawTile:tile_drawing_module\|Q~86" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|drawTile:tile_drawing_module|Q~86 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|drawTile:tile_drawing_module|Q~86 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawSprite:draw_character\|Q~87 " "Info: Destination node drawSprite:draw_character\|Q~87" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 23 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawSprite:draw_character|Q~87 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawSprite:draw_character|Q~87 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q~87 " "Info: Destination node drawBackground:draw_background\|drawTile:tile_drawing_module\|Q~87" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|drawTile:tile_drawing_module|Q~87 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|drawTile:tile_drawing_module|Q~87 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll clk\[0\] VGA_CLK " "Warning: PLL \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } } { "vga_adapter/vga_pll.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_pll.v" 53 0 0 } } { "vga_adapter/vga_adapter.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 231 0 0 } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 62 0 0 } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 22 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Warning: Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning: Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning: Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning: Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning: Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning: Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning: Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning: Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning: Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning: Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning: Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning: Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning: Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning: Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning: Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Warning: Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Warning: Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Warning: Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Warning: Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Warning: Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Warning: Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Warning: Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning: Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning: Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning: Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning: Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning: Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning: Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning: Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning: Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning: Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning: Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning: Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning: Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning: Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning: Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning: Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning: Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning: Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning: Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning: Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning: Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Warning: Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Warning: Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Warning: Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Warning: Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Warning: Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Warning: Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Warning: Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Warning: Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Warning: Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Warning: Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Warning: Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "15.074 ns register memory " "Info: Estimated most critical path is register to memory delay of 15.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter20b:count60fps\|lpm_counter:lpm_counter_component\|cntr_hpi:auto_generated\|safe_q\[14\] 1 REG LAB_X35_Y18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X35_Y18; Fanout = 3; REG Node = 'counter20b:count60fps\|lpm_counter:lpm_counter_component\|cntr_hpi:auto_generated\|safe_q\[14\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter20b:count60fps|lpm_counter:lpm_counter_component|cntr_hpi:auto_generated|safe_q[14] } "NODE_NAME" } } { "db/cntr_hpi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_hpi.tdf" 142 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.150 ns) 1.098 ns Equal0~223 2 COMB LAB_X34_Y19 1 " "Info: 2: + IC(0.948 ns) + CELL(0.150 ns) = 1.098 ns; Loc. = LAB_X34_Y19; Fanout = 1; COMB Node = 'Equal0~223'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { counter20b:count60fps|lpm_counter:lpm_counter_component|cntr_hpi:auto_generated|safe_q[14] Equal0~223 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 1.663 ns Equal0~224 3 COMB LAB_X34_Y19 1 " "Info: 3: + IC(0.145 ns) + CELL(0.420 ns) = 1.663 ns; Loc. = LAB_X34_Y19; Fanout = 1; COMB Node = 'Equal0~224'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Equal0~223 Equal0~224 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.410 ns) 2.200 ns Equal0~228 4 COMB LAB_X34_Y19 6 " "Info: 4: + IC(0.127 ns) + CELL(0.410 ns) = 2.200 ns; Loc. = LAB_X34_Y19; Fanout = 6; COMB Node = 'Equal0~228'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Equal0~224 Equal0~228 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.646 ns) 6.846 ns drawBackground:draw_background\|Mux2~51 5 COMB LOOP LAB_X28_Y19 7 " "Info: 5: + IC(0.000 ns) + CELL(4.646 ns) = 6.846 ns; Loc. = LAB_X28_Y19; Fanout = 7; COMB LOOP Node = 'drawBackground:draw_background\|Mux2~51'" { { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux2~51 LAB_X28_Y19 " "Info: Loc. = LAB_X28_Y19; Node \"drawBackground:draw_background\|Mux2~51\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "main_D.DRAW_BACKGROUND LAB_X34_Y19 " "Info: Loc. = LAB_X34_Y19; Node \"main_D.DRAW_BACKGROUND\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_D.DRAW_BACKGROUND } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux1~600 LAB_X34_Y19 " "Info: Loc. = LAB_X34_Y19; Node \"drawBackground:draw_background\|Mux1~600\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~600 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux1~597 LAB_X34_Y19 " "Info: Loc. = LAB_X34_Y19; Node \"drawBackground:draw_background\|Mux1~597\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~597 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~51 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 146 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_D.DRAW_BACKGROUND } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~600 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 127 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~597 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 127 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.646 ns" { Equal0~228 drawBackground:draw_background|Mux2~51 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 7.411 ns main_D.DRAW_CHARACTER 6 COMB LAB_X28_Y19 31 " "Info: 6: + IC(0.145 ns) + CELL(0.420 ns) = 7.411 ns; Loc. = LAB_X28_Y19; Fanout = 31; COMB Node = 'main_D.DRAW_CHARACTER'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { drawBackground:draw_background|Mux2~51 main_D.DRAW_CHARACTER } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.150 ns) 8.456 ns Selector13~32 7 COMB LAB_X24_Y19 3 " "Info: 7: + IC(0.895 ns) + CELL(0.150 ns) = 8.456 ns; Loc. = LAB_X24_Y19; Fanout = 3; COMB Node = 'Selector13~32'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { main_D.DRAW_CHARACTER Selector13~32 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.393 ns) 9.744 ns vga_adapter:VGA\|vga_address_translator:user_input_translator\|Add0~105 8 COMB LAB_X28_Y19 2 " "Info: 8: + IC(0.895 ns) + CELL(0.393 ns) = 9.744 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_address_translator:user_input_translator\|Add0~105'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { Selector13~32 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~105 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.154 ns vga_adapter:VGA\|vga_address_translator:user_input_translator\|Add0~106 9 COMB LAB_X28_Y19 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 10.154 ns; Loc. = LAB_X28_Y19; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_address_translator:user_input_translator\|Add0~106'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~105 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~106 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 11.156 ns vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[12\]~64 10 COMB LAB_X27_Y19 2 " "Info: 10: + IC(0.588 ns) + CELL(0.414 ns) = 11.156 ns; Loc. = LAB_X27_Y19; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[12\]~64'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~106 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[12]~64 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.227 ns vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[13\]~66 11 COMB LAB_X27_Y19 1 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 11.227 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[13\]~66'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[12]~64 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[13]~66 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 11.637 ns vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[14\]~67 12 COMB LAB_X27_Y19 10 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 11.637 ns; Loc. = LAB_X27_Y19; Fanout = 10; COMB Node = 'vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[14\]~67'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[13]~66 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[14]~67 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.275 ns) 12.677 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|decode_6oa:decode4\|w_anode262w\[3\] 13 COMB LAB_X27_Y20 9 " "Info: 13: + IC(0.765 ns) + CELL(0.275 ns) = 12.677 ns; Loc. = LAB_X27_Y20; Fanout = 9; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|decode_6oa:decode4\|w_anode262w\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[14]~67 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|decode_6oa:decode4|w_anode262w[3] } "NODE_NAME" } } { "db/decode_6oa.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/decode_6oa.tdf" 35 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.085 ns) + CELL(0.312 ns) 15.074 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|ram_block2a18~portb_we_reg 14 MEM M4K_X13_Y34 0 " "Info: 14: + IC(2.085 ns) + CELL(0.312 ns) = 15.074 ns; Loc. = M4K_X13_Y34; Fanout = 0; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|ram_block2a18~portb_we_reg'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.397 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|decode_6oa:decode4|w_anode262w[3] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a18~portb_we_reg } "NODE_NAME" } } { "db/altsyncram_ptq1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 676 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.481 ns ( 56.26 % ) " "Info: Total cell delay = 8.481 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.593 ns ( 43.74 % ) " "Info: Total interconnect delay = 6.593 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "15.074 ns" { counter20b:count60fps|lpm_counter:lpm_counter_component|cntr_hpi:auto_generated|safe_q[14] Equal0~223 Equal0~224 Equal0~228 drawBackground:draw_background|Mux2~51 main_D.DRAW_CHARACTER Selector13~32 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~105 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~106 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[12]~64 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[13]~66 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[14]~67 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|decode_6oa:decode4|w_anode262w[3] vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a18~portb_we_reg } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 9 " "Info: Average interconnect usage is 2% of the available device resources. Peak interconnect usage is 9%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X22_Y12 X32_Y23 " "Info: The peak interconnect region extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info: Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "82 " "Warning: Found 82 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "20 " "Warning: Following 20 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC VCC " "Info: Pin VGA_SYNC has VCC driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 26 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[0\] GND " "Info: Pin VGA_R\[0\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 27 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[0\] GND " "Info: Pin VGA_G\[0\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 28 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[0\] GND " "Info: Pin VGA_B\[0\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 29 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[3\] GND " "Info: Pin LEDR\[3\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[4\] GND " "Info: Pin LEDR\[4\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[5\] GND " "Info: Pin LEDR\[5\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[6\] GND " "Info: Pin LEDR\[6\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[7\] GND " "Info: Pin LEDR\[7\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[8\] GND " "Info: Pin LEDR\[8\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[9\] GND " "Info: Pin LEDR\[9\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[10\] GND " "Info: Pin LEDR\[10\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDR\[11\] GND " "Info: Pin LEDR\[11\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[1\] GND " "Info: Pin LEDG\[1\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[2\] GND " "Info: Pin LEDG\[2\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[3\] GND " "Info: Pin LEDG\[3\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[4\] GND " "Info: Pin LEDG\[4\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[5\] GND " "Info: Pin LEDG\[5\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[6\] GND " "Info: Pin LEDG\[6\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDG\[7\] GND " "Info: Pin LEDG\[7\] has GND driving its datain port" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 31 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.fit.smsg " "Info: Generated suppressed messages file W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 342 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 342 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Allocated 243 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 16:07:59 2008 " "Info: Processing ended: Wed Nov 19 16:07:59 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Info: Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 16:08:01 2008 " "Info: Processing started: Wed Nov 19 16:08:01 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main_state_machine -c main_state_machine " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off main_state_machine -c main_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Allocated 192 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 16:08:30 2008 " "Info: Processing ended: Wed Nov 19 16:08:30 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 16:08:32 2008 " "Info: Processing started: Wed Nov 19 16:08:32 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main_state_machine -c main_state_machine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main_state_machine -c main_state_machine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux2~51 " "Warning: Node \"drawBackground:draw_background\|Mux2~51\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 146 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "main_D.DRAW_BACKGROUND " "Warning: Node \"main_D.DRAW_BACKGROUND\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux1~597 " "Warning: Node \"drawBackground:draw_background\|Mux1~597\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 127 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "drawBackground:draw_background\|Mux1~600 " "Warning: Node \"drawBackground:draw_background\|Mux1~600\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 127 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 146 -1 0 } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 127 -1 0 } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 127 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 register vga_adapter:VGA\|vga_controller:controller\|yCounter\[2\] memory vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|ram_block2a23~porta_address_reg9 30.144 ns " "Info: Slack time is 30.144 ns for clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" between source register \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[2\]\" and destination memory \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|ram_block2a23~porta_address_reg9\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "101.46 MHz 9.856 ns " "Info: Fmax is 101.46 MHz (period= 9.856 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.751 ns + Largest register memory " "Info: + Largest register to memory requirement is 39.751 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.642 ns " "Info: + Latch edge is 37.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.036 ns + Largest " "Info: + Largest clock skew is 0.036 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 destination 2.688 ns + Shortest memory " "Info: + Shortest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to destination memory is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 618 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 618; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.661 ns) 2.688 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|ram_block2a23~porta_address_reg9 3 MEM M4K_X26_Y10 1 " "Info: 3: + IC(0.936 ns) + CELL(0.661 ns) = 2.688 ns; Loc. = M4K_X26_Y10; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|ram_block2a23~porta_address_reg9'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a23~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_ptq1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 846 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.59 % ) " "Info: Total cell delay = 0.661 ns ( 24.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.027 ns ( 75.41 % ) " "Info: Total interconnect delay = 2.027 ns ( 75.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a23~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a23~porta_address_reg9 } { 0.000ns 1.091ns 0.936ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.652 ns - Longest register " "Info: - Longest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 618 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 618; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.652 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[2\] 3 REG LCFF_X46_Y16_N29 8 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X46_Y16_N29; Fanout = 8; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.25 % ) " "Info: Total cell delay = 0.537 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.115 ns ( 79.75 % ) " "Info: Total interconnect delay = 2.115 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[2] } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a23~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a23~porta_address_reg9 } { 0.000ns 1.091ns 0.936ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[2] } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_ptq1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 846 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a23~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a23~porta_address_reg9 } { 0.000ns 1.091ns 0.936ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[2] } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.607 ns - Longest register memory " "Info: - Longest register to memory delay is 9.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_controller:controller\|yCounter\[2\] 1 REG LCFF_X46_Y16_N29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y16_N29; Fanout = 8; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|yCounter\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.414 ns) 1.184 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~97 2 COMB LCCOMB_X47_Y16_N2 2 " "Info: 2: + IC(0.770 ns) + CELL(0.414 ns) = 1.184 ns; Loc. = LCCOMB_X47_Y16_N2; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~97'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.184 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[2] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.594 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~98 3 COMB LCCOMB_X47_Y16_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 1.594 ns; Loc. = LCCOMB_X47_Y16_N4; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|Add0~98'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~98 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.414 ns) 2.464 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[8\]~56 4 COMB LCCOMB_X46_Y16_N10 2 " "Info: 4: + IC(0.456 ns) + CELL(0.414 ns) = 2.464 ns; Loc. = LCCOMB_X46_Y16_N10; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[8\]~56'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~98 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~56 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.874 ns vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[9\]~57 5 COMB LCCOMB_X46_Y16_N12 45 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 2.874 ns; Loc. = LCCOMB_X46_Y16_N12; Fanout = 45; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[9\]~57'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~56 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~57 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.591 ns) + CELL(0.142 ns) 9.607 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|ram_block2a23~porta_address_reg9 6 MEM M4K_X26_Y10 1 " "Info: 6: + IC(6.591 ns) + CELL(0.142 ns) = 9.607 ns; Loc. = M4K_X26_Y10; Fanout = 1; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|ram_block2a23~porta_address_reg9'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.733 ns" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~57 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a23~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_ptq1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 846 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.790 ns ( 18.63 % ) " "Info: Total cell delay = 1.790 ns ( 18.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.817 ns ( 81.37 % ) " "Info: Total interconnect delay = 7.817 ns ( 81.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.607 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[2] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~98 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~56 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~57 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a23~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.607 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[2] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~98 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~56 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~57 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a23~porta_address_reg9 } { 0.000ns 0.770ns 0.000ns 0.456ns 0.000ns 6.591ns } { 0.000ns 0.414ns 0.410ns 0.414ns 0.410ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a23~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a23~porta_address_reg9 } { 0.000ns 1.091ns 0.936ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.652 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.652 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|yCounter[2] } { 0.000ns 1.091ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.607 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[2] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~98 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~56 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~57 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a23~porta_address_reg9 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "9.607 ns" { vga_adapter:VGA|vga_controller:controller|yCounter[2] vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~97 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|Add0~98 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~56 vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~57 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a23~porta_address_reg9 } { 0.000ns 0.770ns 0.000ns 0.456ns 0.000ns 6.591ns } { 0.000ns 0.414ns 0.410ns 0.414ns 0.410ns 0.142ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[0\] memory vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|ram_block2a13~portb_address_reg11 5.843 ns " "Info: Slack time is 5.843 ns for clock \"CLOCK_50\" between source register \"drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[0\]\" and destination memory \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|ram_block2a13~portb_address_reg11\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "70.64 MHz 14.157 ns " "Info: Fmax is 70.64 MHz (period= 14.157 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.823 ns + Largest register memory " "Info: + Largest register to memory requirement is 19.823 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.108 ns + Largest " "Info: + Largest clock skew is 0.108 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.780 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination memory is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1173 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1173; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.689 ns) 2.780 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|ram_block2a13~portb_address_reg11 3 MEM M4K_X13_Y5 0 " "Info: 3: + IC(0.974 ns) + CELL(0.689 ns) = 2.780 ns; Loc. = M4K_X13_Y5; Fanout = 0; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|ram_block2a13~portb_address_reg11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.663 ns" { CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a13~portb_address_reg11 } "NODE_NAME" } } { "db/altsyncram_ptq1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 506 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 60.72 % ) " "Info: Total cell delay = 1.688 ns ( 60.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 39.28 % ) " "Info: Total interconnect delay = 1.092 ns ( 39.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a13~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a13~portb_address_reg11 } { 0.000ns 0.000ns 0.118ns 0.974ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.672 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1173 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1173; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.672 ns drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[0\] 3 REG LCFF_X36_Y19_N19 7 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X36_Y19_N19; Fanout = 7; REG Node = 'drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_4oi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.49 % ) " "Info: Total cell delay = 1.536 ns ( 57.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.136 ns ( 42.51 % ) " "Info: Total interconnect delay = 1.136 ns ( 42.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a13~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a13~portb_address_reg11 } { 0.000ns 0.000ns 0.118ns 0.974ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_4oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_4oi.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_ptq1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 506 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a13~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a13~portb_address_reg11 } { 0.000ns 0.000ns 0.118ns 0.974ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.980 ns - Longest register memory " "Info: - Longest register to memory delay is 13.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[0\] 1 REG LCFF_X36_Y19_N19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y19_N19; Fanout = 7; REG Node = 'drawBackground:draw_background\|counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_4oi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4oi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_4oi.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.408 ns) 1.181 ns drawBackground:draw_background\|Mux1~598 2 COMB LCCOMB_X33_Y19_N18 1 " "Info: 2: + IC(0.773 ns) + CELL(0.408 ns) = 1.181 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 1; COMB Node = 'drawBackground:draw_background\|Mux1~598'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] drawBackground:draw_background|Mux1~598 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.584 ns drawBackground:draw_background\|Mux1~599 3 COMB LCCOMB_X33_Y19_N12 4 " "Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 1.584 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 4; COMB Node = 'drawBackground:draw_background\|Mux1~599'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { drawBackground:draw_background|Mux1~598 drawBackground:draw_background|Mux1~599 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.930 ns) 5.514 ns main_D.DRAW_BACKGROUND 4 COMB LOOP LCCOMB_X34_Y19_N2 27 " "Info: 4: + IC(0.000 ns) + CELL(3.930 ns) = 5.514 ns; Loc. = LCCOMB_X34_Y19_N2; Fanout = 27; COMB LOOP Node = 'main_D.DRAW_BACKGROUND'" { { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux1~600 LCCOMB_X34_Y19_N10 " "Info: Loc. = LCCOMB_X34_Y19_N10; Node \"drawBackground:draw_background\|Mux1~600\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~600 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux1~597 LCCOMB_X34_Y19_N16 " "Info: Loc. = LCCOMB_X34_Y19_N16; Node \"drawBackground:draw_background\|Mux1~597\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~597 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "main_D.DRAW_BACKGROUND LCCOMB_X34_Y19_N2 " "Info: Loc. = LCCOMB_X34_Y19_N2; Node \"main_D.DRAW_BACKGROUND\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_D.DRAW_BACKGROUND } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "drawBackground:draw_background\|Mux2~51 LCCOMB_X28_Y19_N0 " "Info: Loc. = LCCOMB_X28_Y19_N0; Node \"drawBackground:draw_background\|Mux2~51\"" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~51 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~600 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 127 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux1~597 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 127 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_D.DRAW_BACKGROUND } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { drawBackground:draw_background|Mux2~51 } "NODE_NAME" } } { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 146 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.930 ns" { drawBackground:draw_background|Mux1~599 main_D.DRAW_BACKGROUND } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.149 ns) 5.936 ns y_out~0 5 COMB LCCOMB_X34_Y19_N6 24 " "Info: 5: + IC(0.273 ns) + CELL(0.149 ns) = 5.936 ns; Loc. = LCCOMB_X34_Y19_N6; Fanout = 24; COMB Node = 'y_out~0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { main_D.DRAW_BACKGROUND y_out~0 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 398 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.275 ns) 7.180 ns Selector18~38 6 COMB LCCOMB_X28_Y19_N28 4 " "Info: 6: + IC(0.969 ns) + CELL(0.275 ns) = 7.180 ns; Loc. = LCCOMB_X28_Y19_N28; Fanout = 4; COMB Node = 'Selector18~38'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.244 ns" { y_out~0 Selector18~38 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 439 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.414 ns) 8.316 ns vga_adapter:VGA\|vga_address_translator:user_input_translator\|Add0~99 7 COMB LCCOMB_X28_Y19_N6 2 " "Info: 7: + IC(0.722 ns) + CELL(0.414 ns) = 8.316 ns; Loc. = LCCOMB_X28_Y19_N6; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_address_translator:user_input_translator\|Add0~99'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { Selector18~38 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~99 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.387 ns vga_adapter:VGA\|vga_address_translator:user_input_translator\|Add0~101 8 COMB LCCOMB_X28_Y19_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.387 ns; Loc. = LCCOMB_X28_Y19_N8; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_address_translator:user_input_translator\|Add0~101'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~99 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~101 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.797 ns vga_adapter:VGA\|vga_address_translator:user_input_translator\|Add0~102 9 COMB LCCOMB_X28_Y19_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 8.797 ns; Loc. = LCCOMB_X28_Y19_N10; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_address_translator:user_input_translator\|Add0~102'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~101 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~102 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.393 ns) 9.628 ns vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[10\]~60 10 COMB LCCOMB_X27_Y19_N12 2 " "Info: 10: + IC(0.438 ns) + CELL(0.393 ns) = 9.628 ns; Loc. = LCCOMB_X27_Y19_N12; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[10\]~60'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~102 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[10]~60 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.787 ns vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[11\]~62 11 COMB LCCOMB_X27_Y19_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 9.787 ns; Loc. = LCCOMB_X27_Y19_N14; Fanout = 2; COMB Node = 'vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[11\]~62'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[10]~60 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[11]~62 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.197 ns vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[12\]~63 12 COMB LCCOMB_X27_Y19_N16 10 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 10.197 ns; Loc. = LCCOMB_X27_Y19_N16; Fanout = 10; COMB Node = 'vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[12\]~63'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[11]~62 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[12]~63 } "NODE_NAME" } } { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.438 ns) 10.968 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|decode_6oa:decode_b\|w_anode252w\[2\]~45 13 COMB LCCOMB_X27_Y19_N0 126 " "Info: 13: + IC(0.333 ns) + CELL(0.438 ns) = 10.968 ns; Loc. = LCCOMB_X27_Y19_N0; Fanout = 126; COMB Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|decode_6oa:decode_b\|w_anode252w\[2\]~45'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[12]~63 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]~45 } "NODE_NAME" } } { "db/decode_6oa.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/decode_6oa.tdf" 34 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(0.660 ns) 13.980 ns vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|ram_block2a13~portb_address_reg11 14 MEM M4K_X13_Y5 0 " "Info: 14: + IC(2.352 ns) + CELL(0.660 ns) = 13.980 ns; Loc. = M4K_X13_Y5; Fanout = 0; MEM Node = 'vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_p3g1:auto_generated\|altsyncram_ptq1:altsyncram1\|ram_block2a13~portb_address_reg11'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]~45 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a13~portb_address_reg11 } "NODE_NAME" } } { "db/altsyncram_ptq1.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_ptq1.tdf" 506 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.867 ns ( 56.27 % ) " "Info: Total cell delay = 7.867 ns ( 56.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.113 ns ( 43.73 % ) " "Info: Total interconnect delay = 6.113 ns ( 43.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "13.980 ns" { drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] drawBackground:draw_background|Mux1~598 drawBackground:draw_background|Mux1~599 main_D.DRAW_BACKGROUND y_out~0 Selector18~38 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~99 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~101 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~102 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[10]~60 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[11]~62 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[12]~63 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]~45 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a13~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "13.980 ns" { drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] drawBackground:draw_background|Mux1~598 drawBackground:draw_background|Mux1~599 main_D.DRAW_BACKGROUND y_out~0 Selector18~38 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~99 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~101 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~102 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[10]~60 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[11]~62 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[12]~63 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]~45 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a13~portb_address_reg11 } { 0.000ns 0.773ns 0.253ns 0.000ns 0.273ns 0.969ns 0.722ns 0.000ns 0.000ns 0.438ns 0.000ns 0.000ns 0.333ns 2.352ns } { 0.000ns 0.408ns 0.150ns 3.930ns 0.149ns 0.275ns 0.414ns 0.071ns 0.410ns 0.393ns 0.159ns 0.410ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.780 ns" { CLOCK_50 CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a13~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.780 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a13~portb_address_reg11 } { 0.000ns 0.000ns 0.118ns 0.974ns } { 0.000ns 0.999ns 0.000ns 0.689ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { CLOCK_50 CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "13.980 ns" { drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] drawBackground:draw_background|Mux1~598 drawBackground:draw_background|Mux1~599 main_D.DRAW_BACKGROUND y_out~0 Selector18~38 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~99 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~101 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~102 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[10]~60 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[11]~62 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[12]~63 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]~45 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a13~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "13.980 ns" { drawBackground:draw_background|counter5b:tile_counterx|lpm_counter:lpm_counter_component|cntr_4oi:auto_generated|safe_q[0] drawBackground:draw_background|Mux1~598 drawBackground:draw_background|Mux1~599 main_D.DRAW_BACKGROUND y_out~0 Selector18~38 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~99 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~101 vga_adapter:VGA|vga_address_translator:user_input_translator|Add0~102 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[10]~60 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[11]~62 vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[12]~63 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|decode_6oa:decode_b|w_anode252w[2]~45 vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_p3g1:auto_generated|altsyncram_ptq1:altsyncram1|ram_block2a13~portb_address_reg11 } { 0.000ns 0.773ns 0.253ns 0.000ns 0.273ns 0.969ns 0.722ns 0.000ns 0.000ns 0.438ns 0.000ns 0.000ns 0.333ns 2.352ns } { 0.000ns 0.408ns 0.150ns 3.930ns 0.149ns 0.275ns 0.414ns 0.071ns 0.410ns 0.393ns 0.159ns 0.410ns 0.438ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 register vga_adapter:VGA\|vga_controller:controller\|xCounter\[9\] register vga_adapter:VGA\|vga_controller:controller\|VGA_HS1 663 ps " "Info: Minimum slack time is 663 ps for clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" between source register \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[9\]\" and destination register \"vga_adapter:VGA\|vga_controller:controller\|VGA_HS1\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.679 ns + Shortest register register " "Info: + Shortest register to register delay is 0.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_controller:controller\|xCounter\[9\] 1 REG LCFF_X49_Y16_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y16_N5; Fanout = 6; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|xCounter\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_controller:controller|xCounter[9] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.271 ns) 0.595 ns vga_adapter:VGA\|vga_controller:controller\|VGA_HS1~225 2 COMB LCCOMB_X49_Y16_N0 1 " "Info: 2: + IC(0.324 ns) + CELL(0.271 ns) = 0.595 ns; Loc. = LCCOMB_X49_Y16_N0; Fanout = 1; COMB Node = 'vga_adapter:VGA\|vga_controller:controller\|VGA_HS1~225'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[9] vga_adapter:VGA|vga_controller:controller|VGA_HS1~225 } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.679 ns vga_adapter:VGA\|vga_controller:controller\|VGA_HS1 3 REG LCFF_X49_Y16_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.679 ns; Loc. = LCFF_X49_Y16_N1; Fanout = 1; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|VGA_HS1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_adapter:VGA|vga_controller:controller|VGA_HS1~225 vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 52.28 % ) " "Info: Total cell delay = 0.355 ns ( 52.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.324 ns ( 47.72 % ) " "Info: Total interconnect delay = 0.324 ns ( 47.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[9] vga_adapter:VGA|vga_controller:controller|VGA_HS1~225 vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.679 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[9] vga_adapter:VGA|vga_controller:controller|VGA_HS1~225 vga_adapter:VGA|vga_controller:controller|VGA_HS1 } { 0.000ns 0.324ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 destination 2.654 ns + Longest register " "Info: + Longest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 618 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 618; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns vga_adapter:VGA\|vga_controller:controller\|VGA_HS1 3 REG LCFF_X49_Y16_N1 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X49_Y16_N1; Fanout = 1; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|VGA_HS1'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 source 2.654 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 618 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 618; COMB Node = 'vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.654 ns vga_adapter:VGA\|vga_controller:controller\|xCounter\[9\] 3 REG LCFF_X49_Y16_N5 6 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X49_Y16_N5; Fanout = 6; REG Node = 'vga_adapter:VGA\|vga_controller:controller\|xCounter\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[9] } "NODE_NAME" } } { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[9] } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[9] } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 71 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[9] } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[9] vga_adapter:VGA|vga_controller:controller|VGA_HS1~225 vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.679 ns" { vga_adapter:VGA|vga_controller:controller|xCounter[9] vga_adapter:VGA|vga_controller:controller|VGA_HS1~225 vga_adapter:VGA|vga_controller:controller|VGA_HS1 } { 0.000ns 0.324ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|VGA_HS1 } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0 vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl vga_adapter:VGA|vga_controller:controller|xCounter[9] } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register main_Q.DRAW_CHARACTER register main_Q.DRAW_CHARACTER 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"main_Q.DRAW_CHARACTER\" and destination register \"main_Q.DRAW_CHARACTER\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns main_Q.DRAW_CHARACTER 1 REG LCFF_X28_Y19_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y19_N3; Fanout = 3; REG Node = 'main_Q.DRAW_CHARACTER'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_Q.DRAW_CHARACTER } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns main_D.DRAW_CHARACTER 2 COMB LCCOMB_X28_Y19_N2 31 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X28_Y19_N2; Fanout = 31; COMB Node = 'main_D.DRAW_CHARACTER'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { main_Q.DRAW_CHARACTER main_D.DRAW_CHARACTER } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns main_Q.DRAW_CHARACTER 3 REG LCFF_X28_Y19_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X28_Y19_N3; Fanout = 3; REG Node = 'main_Q.DRAW_CHARACTER'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { main_D.DRAW_CHARACTER main_Q.DRAW_CHARACTER } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { main_Q.DRAW_CHARACTER main_D.DRAW_CHARACTER main_Q.DRAW_CHARACTER } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { main_Q.DRAW_CHARACTER main_D.DRAW_CHARACTER main_Q.DRAW_CHARACTER } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.697 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1173 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1173; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns main_Q.DRAW_CHARACTER 3 REG LCFF_X28_Y19_N3 3 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X28_Y19_N3; Fanout = 3; REG Node = 'main_Q.DRAW_CHARACTER'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.697 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1173 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1173; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns main_Q.DRAW_CHARACTER 3 REG LCFF_X28_Y19_N3 3 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X28_Y19_N3; Fanout = 3; REG Node = 'main_Q.DRAW_CHARACTER'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { main_Q.DRAW_CHARACTER main_D.DRAW_CHARACTER main_Q.DRAW_CHARACTER } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { main_Q.DRAW_CHARACTER main_D.DRAW_CHARACTER main_Q.DRAW_CHARACTER } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl main_Q.DRAW_CHARACTER } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "counter32b:x_position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\] KEY\[3\] CLOCK_50 5.122 ns register " "Info: tsu for register \"counter32b:x_position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 5.122 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.836 ns + Longest pin register " "Info: + Longest pin to register delay is 7.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.756 ns) + CELL(0.150 ns) 6.768 ns x_position_cnt_enable 2 COMB LCCOMB_X38_Y18_N4 11 " "Info: 2: + IC(5.756 ns) + CELL(0.150 ns) = 6.768 ns; Loc. = LCCOMB_X38_Y18_N4; Fanout = 11; COMB Node = 'x_position_cnt_enable'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.906 ns" { KEY[3] x_position_cnt_enable } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.660 ns) 7.836 ns counter32b:x_position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\] 3 REG LCFF_X38_Y18_N9 4 " "Info: 3: + IC(0.408 ns) + CELL(0.660 ns) = 7.836 ns; Loc. = LCFF_X38_Y18_N9; Fanout = 4; REG Node = 'counter32b:x_position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { x_position_cnt_enable counter32b:x_position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_kpi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 21.34 % ) " "Info: Total cell delay = 1.672 ns ( 21.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.164 ns ( 78.66 % ) " "Info: Total interconnect delay = 6.164 ns ( 78.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.836 ns" { KEY[3] x_position_cnt_enable counter32b:x_position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.836 ns" { KEY[3] KEY[3]~combout x_position_cnt_enable counter32b:x_position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 5.756ns 0.408ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_kpi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.678 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1173 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1173; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns counter32b:x_position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\] 3 REG LCFF_X38_Y18_N9 4 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X38_Y18_N9; Fanout = 4; REG Node = 'counter32b:x_position_counter\|lpm_counter:lpm_counter_component\|cntr_kpi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { CLOCK_50~clkctrl counter32b:x_position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_kpi.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/cntr_kpi.tdf" 202 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLOCK_50 CLOCK_50~clkctrl counter32b:x_position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl counter32b:x_position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.836 ns" { KEY[3] x_position_cnt_enable counter32b:x_position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.836 ns" { KEY[3] KEY[3]~combout x_position_cnt_enable counter32b:x_position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 5.756ns 0.408ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLOCK_50 CLOCK_50~clkctrl counter32b:x_position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl counter32b:x_position_counter|lpm_counter:lpm_counter_component|cntr_kpi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[2\] level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a14~porta_address_reg0 17.824 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[2\]\" through memory \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a14~porta_address_reg0\" is 17.824 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.730 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1173 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1173; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.661 ns) 2.730 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a14~porta_address_reg0 3 MEM M4K_X52_Y14 1 " "Info: 3: + IC(0.952 ns) + CELL(0.661 ns) = 2.730 ns; Loc. = M4K_X52_Y14; Fanout = 1; MEM Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a14~porta_address_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { CLOCK_50~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_7391.tdf" 316 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.81 % ) " "Info: Total cell delay = 1.660 ns ( 60.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.070 ns ( 39.19 % ) " "Info: Total interconnect delay = 1.070 ns ( 39.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { CLOCK_50 CLOCK_50~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14~porta_address_reg0 } { 0.000ns 0.000ns 0.118ns 0.952ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_7391.tdf" 316 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.885 ns + Longest memory pin " "Info: + Longest memory to pin delay is 14.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a14~porta_address_reg0 1 MEM M4K_X52_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y14; Fanout = 1; MEM Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a14~porta_address_reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_7391.tdf" 316 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a14 2 MEM M4K_X52_Y14 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y14; Fanout = 1; MEM Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|ram_block1a14'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14~porta_address_reg0 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14 } "NODE_NAME" } } { "db/altsyncram_7391.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/altsyncram_7391.tdf" 316 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.419 ns) 4.812 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|mux_kib:mux2\|w_result440w~57 3 COMB LCCOMB_X40_Y17_N0 1 " "Info: 3: + IC(1.400 ns) + CELL(0.419 ns) = 4.812 ns; Loc. = LCCOMB_X40_Y17_N0; Fanout = 1; COMB Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|mux_kib:mux2\|w_result440w~57'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~57 } "NODE_NAME" } } { "db/mux_kib.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/mux_kib.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 5.487 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|mux_kib:mux2\|w_result440w~58 4 COMB LCCOMB_X40_Y17_N30 1 " "Info: 4: + IC(0.255 ns) + CELL(0.420 ns) = 5.487 ns; Loc. = LCCOMB_X40_Y17_N30; Fanout = 1; COMB Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|mux_kib:mux2\|w_result440w~58'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~57 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~58 } "NODE_NAME" } } { "db/mux_kib.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/mux_kib.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.271 ns) 7.485 ns level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|mux_kib:mux2\|w_result440w~61 5 COMB LCCOMB_X25_Y21_N14 3 " "Info: 5: + IC(1.727 ns) + CELL(0.271 ns) = 7.485 ns; Loc. = LCCOMB_X25_Y21_N14; Fanout = 3; COMB Node = 'level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_7391:auto_generated\|mux_kib:mux2\|w_result440w~61'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.998 ns" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~58 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~61 } "NODE_NAME" } } { "db/mux_kib.tdf" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/db/mux_kib.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.612 ns) + CELL(2.788 ns) 14.885 ns LEDR\[2\] 6 PIN PIN_AB21 0 " "Info: 6: + IC(4.612 ns) + CELL(2.788 ns) = 14.885 ns; Loc. = PIN_AB21; Fanout = 0; PIN Node = 'LEDR\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~61 LEDR[2] } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.891 ns ( 46.29 % ) " "Info: Total cell delay = 6.891 ns ( 46.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.994 ns ( 53.71 % ) " "Info: Total interconnect delay = 7.994 ns ( 53.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.885 ns" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14~porta_address_reg0 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~57 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~58 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~61 LEDR[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.885 ns" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14~porta_address_reg0 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~57 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~58 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~61 LEDR[2] } { 0.000ns 0.000ns 1.400ns 0.255ns 1.727ns 4.612ns } { 0.000ns 2.993ns 0.419ns 0.420ns 0.271ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { CLOCK_50 CLOCK_50~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14~porta_address_reg0 } { 0.000ns 0.000ns 0.118ns 0.952ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.885 ns" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14~porta_address_reg0 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~57 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~58 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~61 LEDR[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "14.885 ns" { level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14~porta_address_reg0 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|ram_block1a14 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~57 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~58 level1:level_mem|altsyncram:altsyncram_component|altsyncram_7391:auto_generated|mux_kib:mux2|w_result440w~61 LEDR[2] } { 0.000ns 0.000ns 1.400ns 0.255ns 1.727ns 4.612ns } { 0.000ns 2.993ns 0.419ns 0.420ns 0.271ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_X SW\[0\] CLOCK_50 0.227 ns register " "Info: th for register \"drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_X\" (data pin = \"SW\[0\]\", clock pin = \"CLOCK_50\") is 0.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.697 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 1173 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1173; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_X 3 REG LCFF_X27_Y18_N31 3 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X27_Y18_N31; Fanout = 3; REG Node = 'drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLOCK_50~clkctrl drawBackground:draw_background|drawTile:tile_drawing_module|Q.INC_X } "NODE_NAME" } } { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl drawBackground:draw_background|drawTile:tile_drawing_module|Q.INC_X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl drawBackground:draw_background|drawTile:tile_drawing_module|Q.INC_X } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.736 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 13; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.503 ns) + CELL(0.150 ns) 2.652 ns drawBackground:draw_background\|drawTile:tile_drawing_module\|Q~87 2 COMB LCCOMB_X27_Y18_N30 1 " "Info: 2: + IC(1.503 ns) + CELL(0.150 ns) = 2.652 ns; Loc. = LCCOMB_X27_Y18_N30; Fanout = 1; COMB Node = 'drawBackground:draw_background\|drawTile:tile_drawing_module\|Q~87'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { SW[0] drawBackground:draw_background|drawTile:tile_drawing_module|Q~87 } "NODE_NAME" } } { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.736 ns drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_X 3 REG LCFF_X27_Y18_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.736 ns; Loc. = LCFF_X27_Y18_N31; Fanout = 3; REG Node = 'drawBackground:draw_background\|drawTile:tile_drawing_module\|Q.INC_X'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { drawBackground:draw_background|drawTile:tile_drawing_module|Q~87 drawBackground:draw_background|drawTile:tile_drawing_module|Q.INC_X } "NODE_NAME" } } { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 45.07 % ) " "Info: Total cell delay = 1.233 ns ( 45.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.503 ns ( 54.93 % ) " "Info: Total interconnect delay = 1.503 ns ( 54.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { SW[0] drawBackground:draw_background|drawTile:tile_drawing_module|Q~87 drawBackground:draw_background|drawTile:tile_drawing_module|Q.INC_X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { SW[0] SW[0]~combout drawBackground:draw_background|drawTile:tile_drawing_module|Q~87 drawBackground:draw_background|drawTile:tile_drawing_module|Q.INC_X } { 0.000ns 0.000ns 1.503ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLOCK_50 CLOCK_50~clkctrl drawBackground:draw_background|drawTile:tile_drawing_module|Q.INC_X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl drawBackground:draw_background|drawTile:tile_drawing_module|Q.INC_X } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { SW[0] drawBackground:draw_background|drawTile:tile_drawing_module|Q~87 drawBackground:draw_background|drawTile:tile_drawing_module|Q.INC_X } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.736 ns" { SW[0] SW[0]~combout drawBackground:draw_background|drawTile:tile_drawing_module|Q~87 drawBackground:draw_background|drawTile:tile_drawing_module|Q.INC_X } { 0.000ns 0.000ns 1.503ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "123 " "Info: Allocated 123 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 16:08:41 2008 " "Info: Processing ended: Wed Nov 19 16:08:41 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 16:08:43 2008 " "Info: Processing started: Wed Nov 19 16:08:43 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off main_state_machine -c main_state_machine " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off main_state_machine -c main_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Critical Warning" "WDRC_COMB_LOOP" "Rule A101: Design should not contain combinational loops 1 " "Critical Warning: (Critical) Rule A101: Design should not contain combinational loops. Found 1 combinational loop(s) related to this rule." { { "Critical Warning" "WDRC_COMB_LOOP_CHILD" "1 4  " "Critical Warning: Combinational loop 1 contains 4 node(s)" { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " main_D.DRAW_BACKGROUND " "Critical Warning: Node  \"main_D.DRAW_BACKGROUND\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { main_D.DRAW_BACKGROUND } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { main_D.DRAW_BACKGROUND } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "main_D.DRAW_BACKGROUND" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " drawBackground:draw_background\|Mux2~51 " "Critical Warning: Node  \"drawBackground:draw_background\|Mux2~51\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 146 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { drawBackground:draw_background|Mux2~51 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { drawBackground:draw_background|Mux2~51 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "drawBackground:draw_background\|Mux2~51" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " drawBackground:draw_background\|Mux1~600 " "Critical Warning: Node  \"drawBackground:draw_background\|Mux1~600\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 127 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { drawBackground:draw_background|Mux1~600 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { drawBackground:draw_background|Mux1~600 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "drawBackground:draw_background\|Mux1~600" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " drawBackground:draw_background\|Mux1~597 " "Critical Warning: Node  \"drawBackground:draw_background\|Mux1~597\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 127 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { drawBackground:draw_background|Mux1~597 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { drawBackground:draw_background|Mux1~597 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "drawBackground:draw_background\|Mux1~597" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0}  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { main_D.DRAW_BACKGROUND drawBackground:draw_background|Mux2~51 drawBackground:draw_background|Mux1~600 drawBackground:draw_background|Mux1~597 } {     } {     } "DRC_MODE" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { main_D.DRAW_BACKGROUND drawBackground:draw_background|Mux2~51 drawBackground:draw_background|Mux1~600 drawBackground:draw_background|Mux1~597 } "DRC_MODE" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "main_D.DRAW_BACKGROUND" } } } }  } 1 0 "Combinational loop %1!d! contains %2!d! node(s)%3!s!" 0 0 "" 0}  } {  } 1 0 "(Critical) %1!s!. Found %2!d! combinational loop(s) related to this rule." 0 0 "" 0}
{ "Critical Warning" "WDRC_DELAY_CHAIN" "Rule A103: Design should not contain delay chains 2 " "Critical Warning: (High) Rule A103: Design should not contain delay chains. Found 2 delay chains." { { "Critical Warning" "WDRC_DELAY_CHAIN_CHILD" "1 1 " "Critical Warning: Delay chain 1 contains 1 node(s)" { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " main_D.MOVEMENT " "Critical Warning: Node  \"main_D.MOVEMENT\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { main_D.MOVEMENT } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { main_D.MOVEMENT } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "main_D.MOVEMENT" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0}  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { main_D.MOVEMENT } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { main_D.MOVEMENT } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "main_D.MOVEMENT" } } } }  } 1 0 "Delay chain %1!d! contains %2!d! node(s)" 0 0 "" 0} { "Critical Warning" "WDRC_DELAY_CHAIN_CHILD" "2 1 " "Critical Warning: Delay chain 2 contains 1 node(s)" { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " main_D.DETECT_COLLISIONS " "Critical Warning: Node  \"main_D.DETECT_COLLISIONS\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { main_D.DETECT_COLLISIONS } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { main_D.DETECT_COLLISIONS } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "main_D.DETECT_COLLISIONS" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0}  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { main_D.DETECT_COLLISIONS } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { main_D.DETECT_COLLISIONS } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "main_D.DETECT_COLLISIONS" } } } }  } 1 0 "Delay chain %1!d! contains %2!d! node(s)" 0 0 "" 0}  } {  } 1 0 "(High) %1!s!. Found %2!d! delay chains." 0 0 "" 0}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset should be synchronized using two cascaded registers 1 " "Warning: (Medium) Rule R102: External reset should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " SW\[0\] " "Warning: Node  \"SW\[0\]\"" { { "Warning" "WDRC_DETAILED_NODES_LIST_WARNING" "Reset signal destination " "Warning: Reset signal destination node(s) list" { { "Warning" "WDRC_NODES_WARNING" " main_Q.DRAW_ENEMIES " "Warning: Node  \"main_Q.DRAW_ENEMIES\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { main_Q.DRAW_ENEMIES } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { main_Q.DRAW_ENEMIES } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "main_Q.DRAW_ENEMIES" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Warning" "WDRC_NODES_WARNING" " main_Q.DETECT_COLLISIONS " "Warning: Node  \"main_Q.DETECT_COLLISIONS\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { main_Q.DETECT_COLLISIONS } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { main_Q.DETECT_COLLISIONS } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "main_Q.DETECT_COLLISIONS" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Warning" "WDRC_NODES_WARNING" " main_Q.MOVEMENT " "Warning: Node  \"main_Q.MOVEMENT\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { main_Q.MOVEMENT } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { main_Q.MOVEMENT } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "main_Q.MOVEMENT" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Warning" "WDRC_NODES_WARNING" " vga_adapter:VGA\|vga_controller:controller\|yCounter\[0\] " "Warning: Node  \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[0\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|yCounter[0] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|yCounter[0] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|yCounter\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Warning" "WDRC_NODES_WARNING" " vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\] " "Warning: Node  \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|yCounter[1] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|yCounter[1] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|yCounter\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Warning" "WDRC_NODES_WARNING" " vga_adapter:VGA\|vga_controller:controller\|yCounter\[9\] " "Warning: Node  \"vga_adapter:VGA\|vga_controller:controller\|yCounter\[9\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 108 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|yCounter[9] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|yCounter[9] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|yCounter\[9\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Warning" "WDRC_NODES_WARNING" " vga_adapter:VGA\|vga_controller:controller\|xCounter\[0\] " "Warning: Node  \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[0\]\"" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[0] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[0] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|xCounter\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Warning" "WDRC_NODES_WARNING" " drawBackground:draw_background\|p_Q\[1\] " "Warning: Node  \"drawBackground:draw_background\|p_Q\[1\]\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 119 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { drawBackground:draw_background|p_Q[1] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { drawBackground:draw_background|p_Q[1] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "drawBackground:draw_background\|p_Q\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Warning" "WDRC_NODES_WARNING" " drawBackground:draw_background\|p_Q\[2\] " "Warning: Node  \"drawBackground:draw_background\|p_Q\[2\]\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 119 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { drawBackground:draw_background|p_Q[2] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { drawBackground:draw_background|p_Q[2] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "drawBackground:draw_background\|p_Q\[2\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Warning" "WDRC_NODES_WARNING" " drawBackground:draw_background\|p_Q\[0\] " "Warning: Node  \"drawBackground:draw_background\|p_Q\[0\]\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 119 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { drawBackground:draw_background|p_Q[0] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { drawBackground:draw_background|p_Q[0] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "drawBackground:draw_background\|p_Q\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0} { "Info" "IDRC_REPORT_TRUNCATE_DETAILED_MESSAGE" "10 29 " "Info: Truncated list of Design Assistant detail messages to 10 messages. (Total 29 messages)" {  } {  } 0 0 "Truncated list of Design Assistant detail messages to %1!d! messages. (Total %2!d! messages)" 0 0 "" 0}  } {  } 0 0 "%1!s! node(s) list" 0 0 "" 0}  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { SW[0] main_Q.DRAW_ENEMIES main_Q.DETECT_COLLISIONS main_Q.MOVEMENT vga_adapter:VGA|vga_controller:controller|yCounter[0] vga_adapter:VGA|vga_controller:controller|yCounter[1] vga_adapter:VGA|vga_controller:controller|yCounter[9] vga_adapter:VGA|vga_controller:controller|xCounter[0] drawBackground:draw_background|p_Q[1] drawBackground:draw_background|p_Q[2] drawBackground:draw_background|p_Q[0] } {            } {            } "DRC_MODE" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { SW[0] main_Q.DRAW_ENEMIES main_Q.DETECT_COLLISIONS main_Q.MOVEMENT vga_adapter:VGA|vga_controller:controller|yCounter[0] vga_adapter:VGA|vga_controller:controller|yCounter[1] vga_adapter:VGA|vga_controller:controller|yCounter[9] vga_adapter:VGA|vga_controller:controller|xCounter[0] drawBackground:draw_background|p_Q[1] drawBackground:draw_background|p_Q[2] drawBackground:draw_background|p_Q[0] } "DRC_MODE" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 29 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 29 node(s) with highest fan-out." { { "Info" "IDRC_HIGH_FANOUT_NODE" "CLOCK_50~clkctrl 215 " "Info: Node \"CLOCK_50~clkctrl\" has 215 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { CLOCK_50~clkctrl } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { CLOCK_50~clkctrl } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50~clkctrl" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 78 " "Info: Node \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl\" has 78 fan-out(s)" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|xCounter\[2\] 48 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[2\]\" has 48 fan-out(s)" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[2] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[2] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|xCounter\[2\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|xCounter\[3\] 48 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[3\]\" has 48 fan-out(s)" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[3] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[3] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|xCounter\[3\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\] 48 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\]\" has 48 fan-out(s)" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[4] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[4] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|xCounter\[5\] 48 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[5\]\" has 48 fan-out(s)" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[5] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[5] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|xCounter\[5\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|xCounter\[6\] 48 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[6\]\" has 48 fan-out(s)" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[6] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[6] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|xCounter\[6\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[5\]~49 45 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[5\]~49\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[5]~49 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[5]~49 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[5\]~49" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[6\]~51 45 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[6\]~51\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[6]~51 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[6]~51 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[6\]~51" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[7\]~53 45 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[7\]~53\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[7]~53 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[7]~53 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[7\]~53" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[8\]~55 45 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[8\]~55\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~55 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~55 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[8\]~55" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[9\]~57 45 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[9\]~57\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~57 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~57 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[9\]~57" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[10\]~59 45 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[10\]~59\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~59 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~59 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[10\]~59" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[11\]~61 45 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[11\]~61\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~61 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~61 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[11\]~61" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "Selector12~38 45 " "Info: Node \"Selector12~38\" has 45 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 439 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Selector12~38 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Selector12~38 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector12~38" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "Selector11~38 45 " "Info: Node \"Selector11~38\" has 45 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 439 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Selector11~38 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Selector11~38 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector11~38" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "Selector10~38 45 " "Info: Node \"Selector10~38\" has 45 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 439 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Selector10~38 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Selector10~38 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector10~38" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "Selector9~24 45 " "Info: Node \"Selector9~24\" has 45 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 439 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Selector9~24 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Selector9~24 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector9~24" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "Selector8~24 45 " "Info: Node \"Selector8~24\" has 45 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 439 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Selector8~24 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Selector8~24 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector8~24" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[5\]~49 45 " "Info: Node \"vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[5\]~49\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[5]~49 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[5]~49 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[5\]~49" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[6\]~51 45 " "Info: Node \"vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[6\]~51\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[6]~51 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[6]~51 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[6\]~51" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[7\]~53 45 " "Info: Node \"vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[7\]~53\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[7]~53 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[7]~53 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[7\]~53" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[8\]~55 45 " "Info: Node \"vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[8\]~55\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[8]~55 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[8]~55 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[8\]~55" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[9\]~57 45 " "Info: Node \"vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[9\]~57\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[9]~57 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[9]~57 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[9\]~57" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[10\]~59 45 " "Info: Node \"vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[10\]~59\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[10]~59 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[10]~59 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[10\]~59" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[11\]~61 45 " "Info: Node \"vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[11\]~61\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[11]~61 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[11]~61 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[11\]~61" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "main_D.DRAW_CHARACTER 31 " "Info: Node \"main_D.DRAW_CHARACTER\" has 31 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { main_D.DRAW_CHARACTER } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { main_D.DRAW_CHARACTER } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "main_D.DRAW_CHARACTER" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "~GND 65 " "Info: Node \"~GND\" has 65 fan-out(s)" {  } { { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { ~GND } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { ~GND } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "~GND" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_HIGH_FANOUT_NODE" "Equal1~296 53 " "Info: Node \"Equal1~296\" has 53 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 281 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Equal1~296 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Equal1~296 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~296" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_TOP_FANOUT_NODE" "CLOCK_50~clkctrl 215 " "Info: Node \"CLOCK_50~clkctrl\" has 215 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 19 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { CLOCK_50~clkctrl } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { CLOCK_50~clkctrl } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50~clkctrl" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl 78 " "Info: Node \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl\" has 78 fan-out(s)" {  } { { "altpll.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altpll.tdf" 880 3 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|_clk0~clkctrl } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|_clk0~clkctrl" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "~GND 65 " "Info: Node \"~GND\" has 65 fan-out(s)" {  } { { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { ~GND } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { ~GND } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "~GND" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Equal1~296 53 " "Info: Node \"Equal1~296\" has 53 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 281 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Equal1~296 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Equal1~296 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~296" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|xCounter\[5\] 48 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[5\]\" has 48 fan-out(s)" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[5] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[5] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|xCounter\[5\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|xCounter\[6\] 48 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[6\]\" has 48 fan-out(s)" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[6] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[6] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|xCounter\[6\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|xCounter\[2\] 48 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[2\]\" has 48 fan-out(s)" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[2] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[2] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|xCounter\[2\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|xCounter\[3\] 48 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[3\]\" has 48 fan-out(s)" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[3] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[3] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|xCounter\[3\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\] 48 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\]\" has 48 fan-out(s)" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 94 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[4] } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|xCounter[4] } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|xCounter\[4\]" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[10\]~59 45 " "Info: Node \"vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[10\]~59\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[10]~59 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[10]~59 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[10\]~59" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[10\]~59 45 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[10\]~59\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~59 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[10]~59 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[10\]~59" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[11\]~61 45 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[11\]~61\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~61 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[11]~61 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[11\]~61" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[5\]~49 45 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[5\]~49\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[5]~49 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[5]~49 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[5\]~49" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Selector9~24 45 " "Info: Node \"Selector9~24\" has 45 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 439 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Selector9~24 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Selector9~24 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector9~24" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Selector12~38 45 " "Info: Node \"Selector12~38\" has 45 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 439 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Selector12~38 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Selector12~38 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector12~38" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Selector11~38 45 " "Info: Node \"Selector11~38\" has 45 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 439 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Selector11~38 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Selector11~38 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector11~38" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[11\]~61 45 " "Info: Node \"vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[11\]~61\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[11]~61 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[11]~61 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[11\]~61" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Selector10~38 45 " "Info: Node \"Selector10~38\" has 45 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 439 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Selector10~38 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Selector10~38 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector10~38" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[9\]~57 45 " "Info: Node \"vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[9\]~57\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[9]~57 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[9]~57 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[9\]~57" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[8\]~55 45 " "Info: Node \"vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[8\]~55\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[8]~55 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[8]~55 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[8\]~55" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[7\]~53 45 " "Info: Node \"vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[7\]~53\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[7]~53 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[7]~53 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[7\]~53" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[6\]~51 45 " "Info: Node \"vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[6\]~51\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[6]~51 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[6]~51 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[6\]~51" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[5\]~49 45 " "Info: Node \"vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[5\]~49\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[5]~49 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_address_translator:user_input_translator|mem_address[5]~49 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_address_translator:user_input_translator\|mem_address\[5\]~49" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "Selector8~24 45 " "Info: Node \"Selector8~24\" has 45 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 439 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { Selector8~24 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { Selector8~24 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector8~24" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[6\]~51 45 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[6\]~51\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[6]~51 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[6]~51 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[6\]~51" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[7\]~53 45 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[7\]~53\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[7]~53 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[7]~53 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[7\]~53" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[8\]~55 45 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[8\]~55\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~55 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[8]~55 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[8\]~55" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[9\]~57 45 " "Info: Node \"vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[9\]~57\" has 45 fan-out(s)" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 15 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~57 } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator|mem_address[9]~57 } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[9\]~57" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "main_D.DRAW_CHARACTER 31 " "Info: Node \"main_D.DRAW_CHARACTER\" has 31 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 407 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { main_D.DRAW_CHARACTER } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { main_D.DRAW_CHARACTER } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "main_D.DRAW_CHARACTER" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_TOP_FANOUT_NODE" "SW\[0\]~clkctrl 29 " "Info: Node \"SW\[0\]~clkctrl\" has 29 fan-out(s)" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 21 -1 0 } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { SW[0]~clkctrl } {  } {  } "" } } { "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { "RTL Viewer" "c:/altera/71/quartus/bin/RTL_Viewer.qrui" "" { SW[0]~clkctrl } "" } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]~clkctrl" } } } }  } 0 0 "Node \"%1!s!\" has %2!d! fan-out(s)" 0 0 "" 0} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "79 4 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 79 information messages and 4 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 24 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "109 " "Info: Allocated 109 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 16:08:56 2008 " "Info: Processing ended: Wed Nov 19 16:08:56 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 430 s " "Info: Quartus II Full Compilation was successful. 0 errors, 430 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
