

================================================================
== Vivado HLS Report for 'claswp_s'
================================================================
* Date:           Sun May 24 20:24:44 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.numpynumpylinalglapack_litef2c_c_lapack.c_claswp__with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         4|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         4|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      9|       0|    1080|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     407|    -|
|Register         |        -|      -|    1267|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      9|    1267|    1487|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln120_fu_664_p2     |     *    |      3|  0|  21|          32|          32|
    |mul_ln146_fu_783_p2     |     *    |      3|  0|  21|          32|          32|
    |mul_ln99_fu_447_p2      |     *    |      3|  0|  21|          32|          32|
    |add_ln110_fu_641_p2     |     +    |      0|  0|  39|          32|           6|
    |add_ln114_fu_695_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln116_fu_630_p2     |     +    |      0|  0|  18|           2|          11|
    |add_ln119_fu_689_p2     |     +    |      0|  0|  39|           1|          32|
    |add_ln141_fu_814_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln142_fu_761_p2     |     +    |      0|  0|  18|           2|          11|
    |add_ln145_fu_808_p2     |     +    |      0|  0|  39|           1|          32|
    |add_ln93_fu_421_p2      |     +    |      0|  0|  18|           1|          11|
    |add_ln99_fu_453_p2      |     +    |      0|  0|  39|          32|           1|
    |grp_fu_406_p2           |     +    |      0|  0|  39|          32|          32|
    |i_4_1_fu_788_p2         |     +    |      0|  0|  39|          32|          32|
    |i_4_fu_653_p2           |     +    |      0|  0|  39|          32|           5|
    |i_5_3_fu_798_p2         |     +    |      0|  0|  39|          32|          32|
    |i_5_fu_669_p2           |     +    |      0|  0|  39|          32|          32|
    |i_6_fu_679_p2           |     +    |      0|  0|  39|          32|          32|
    |sub_ln107_1_fu_501_p2   |     -    |      0|  0|  34|           1|          27|
    |sub_ln107_fu_485_p2     |     -    |      0|  0|  39|           1|          32|
    |sub_ln121_fu_700_p2     |     -    |      0|  0|  18|          11|          11|
    |sub_ln124_fu_710_p2     |     -    |      0|  0|  18|          11|          11|
    |sub_ln147_fu_819_p2     |     -    |      0|  0|  18|          11|          11|
    |sub_ln150_fu_829_p2     |     -    |      0|  0|  18|          11|          11|
    |sub_ln99_fu_441_p2      |     -    |      0|  0|  39|           1|          32|
    |grp_fu_363_p2           |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln108_fu_533_p2    |   icmp   |      0|  0|  18|          27|           1|
    |icmp_ln110_fu_549_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln114_1_fu_597_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln114_2_fu_608_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln117_fu_647_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln119_fu_659_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln136_fu_576_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln141_1_fu_726_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln141_2_fu_738_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln143_fu_772_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln145_fu_778_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln93_fu_427_p2     |   icmp   |      0|  0|  18|          32|           1|
    |or_ln137_fu_580_p2      |    or    |      0|  0|  32|          32|           1|
    |select_ln107_fu_517_p3  |  select  |      0|  0|  27|           1|          27|
    |select_ln114_fu_619_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln141_fu_750_p3  |  select  |      0|  0|   2|           1|           1|
    |xor_ln114_1_fu_613_p2   |    xor   |      0|  0|   6|           1|           2|
    |xor_ln114_fu_602_p2     |    xor   |      0|  0|   6|           1|           2|
    |xor_ln141_1_fu_744_p2   |    xor   |      0|  0|   6|           1|           2|
    |xor_ln141_fu_732_p2     |    xor   |      0|  0|   6|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      9|  0|1080|         890|         926|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |a_i_address0                           |  27|          5|   10|         50|
    |a_i_address1                           |  27|          5|   10|         50|
    |a_r_address0                           |  27|          5|   10|         50|
    |a_r_address1                           |  27|          5|   10|         50|
    |ap_NS_fsm                              |  65|         16|    1|         16|
    |ap_phi_mux_i1_load_1_phi_fu_292_p4     |   9|          2|   32|         64|
    |ap_phi_mux_i_3_1_phi_fu_239_p4         |   9|          2|    1|          2|
    |ap_phi_mux_ix0_load_1_phi_fu_316_p4    |   9|          2|   32|         64|
    |ap_phi_mux_storemerge27_phi_fu_228_p4  |   9|          2|   32|         64|
    |ap_phi_mux_storemerge49_phi_fu_208_p4  |   9|          2|   32|         64|
    |ap_phi_mux_storemerge_phi_fu_218_p4    |   9|          2|   32|         64|
    |empty_4_reg_343                        |   9|          2|   32|         64|
    |empty_reg_324                          |   9|          2|   32|         64|
    |grp_fu_363_p0                          |  15|          3|    2|          6|
    |i1_load_137_reg_248                    |   9|          2|   32|         64|
    |i1_load_1_reg_289                      |   9|          2|   32|         64|
    |i_1_133_reg_258                        |   9|          2|   32|         64|
    |i_1_1_reg_301                          |   9|          2|   32|         64|
    |i_s                                    |   9|          2|   32|         64|
    |ipiv_address0                          |  15|          3|   10|         30|
    |ix                                     |  15|          3|   32|         96|
    |ix0_load_130_reg_268                   |   9|          2|   32|         64|
    |ix0_load_1_reg_313                     |   9|          2|   32|         64|
    |k_load_1_reg_334                       |   9|          2|   32|         64|
    |k_load_3_reg_354                       |   9|          2|   32|         64|
    |storemerge10_reg_278                   |   9|          2|   32|         64|
    |storemerge27_reg_225                   |   9|          2|   32|         64|
    |storemerge49_reg_205                   |   9|          2|   32|         64|
    |storemerge_reg_215                     |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 407|         87|  726|       1630|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |a_i_addr_1_reg_1016   |  10|   0|   10|          0|
    |a_i_addr_2_reg_1061   |  10|   0|   10|          0|
    |a_i_addr_3_reg_1071   |  10|   0|   10|          0|
    |a_i_addr_reg_1006     |  10|   0|   10|          0|
    |a_r_addr_1_reg_1011   |  10|   0|   10|          0|
    |a_r_addr_2_reg_1056   |  10|   0|   10|          0|
    |a_r_addr_3_reg_1066   |  10|   0|   10|          0|
    |a_r_addr_reg_1001     |  10|   0|   10|          0|
    |add_ln119_reg_991     |  32|   0|   32|          0|
    |add_ln145_reg_1046    |  32|   0|   32|          0|
    |add_ln93_reg_845      |  11|   0|   11|          0|
    |ap_CS_fsm             |  15|   0|   15|          0|
    |empty_4_reg_343       |  32|   0|   32|          0|
    |empty_reg_324         |  32|   0|   32|          0|
    |i1                    |  32|   0|   32|          0|
    |i1_load_137_reg_248   |  32|   0|   32|          0|
    |i1_load_1_reg_289     |  32|   0|   32|          0|
    |i1_load_reg_926       |  32|   0|   32|          0|
    |i2                    |  32|   0|   32|          0|
    |i_1_133_reg_258       |  32|   0|   32|          0|
    |i_1_1_reg_301         |  32|   0|   32|          0|
    |i_1_reg_890           |  27|   0|   32|          5|
    |i_2_reg_919           |  32|   0|   32|          0|
    |i_3_1_reg_235         |   1|   0|    2|          1|
    |i_3_reg_901           |  31|   0|   32|          1|
    |i_4_reg_973           |  32|   0|   32|          0|
    |i_s                   |  32|   0|   32|          0|
    |icmp_ln108_reg_897    |   1|   0|    1|          0|
    |icmp_ln114_reg_906    |   1|   0|    1|          0|
    |icmp_ln117_reg_964    |   1|   0|    1|          0|
    |icmp_ln136_reg_937    |   1|   0|    1|          0|
    |icmp_ln141_reg_946    |   1|   0|    1|          0|
    |icmp_ln143_reg_1029   |   1|   0|    1|          0|
    |icmp_ln93_reg_858     |   1|   0|    1|          0|
    |ip                    |  32|   0|   32|          0|
    |ix                    |  32|   0|   32|          0|
    |ix0                   |  32|   0|   32|          0|
    |ix0_load_130_reg_268  |  32|   0|   32|          0|
    |ix0_load_1_reg_313    |  32|   0|   32|          0|
    |ix0_load_reg_914      |  32|   0|   32|          0|
    |j                     |  32|   0|   32|          0|
    |k_load_1_reg_334      |  32|   0|   32|          0|
    |k_load_3_reg_354      |  32|   0|   32|          0|
    |mul_ln99_reg_879      |  32|   0|   32|          0|
    |or_ln137_reg_941      |  27|   0|   32|          5|
    |reg_392               |  32|   0|   32|          0|
    |reg_396               |  32|   0|   32|          0|
    |reg_401               |  32|   0|   32|          0|
    |sext_ln136_reg_932    |  31|   0|   32|          1|
    |storemerge10_reg_278  |  32|   0|   32|          0|
    |storemerge27_reg_225  |  32|   0|   32|          0|
    |storemerge49_reg_205  |  32|   0|   32|          0|
    |storemerge_reg_215    |  32|   0|   32|          0|
    |tmp_reg_875           |   1|   0|    1|          0|
    |trunc_ln121_reg_981   |  11|   0|   11|          0|
    |trunc_ln124_reg_986   |  11|   0|   11|          0|
    |trunc_ln147_reg_1036  |  11|   0|   11|          0|
    |trunc_ln150_reg_1041  |  11|   0|   11|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |1267|   0| 1280|         13|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |    claswp_   | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |    claswp_   | return value |
|ap_start       |  in |    1| ap_ctrl_hs |    claswp_   | return value |
|ap_done        | out |    1| ap_ctrl_hs |    claswp_   | return value |
|ap_idle        | out |    1| ap_ctrl_hs |    claswp_   | return value |
|ap_ready       | out |    1| ap_ctrl_hs |    claswp_   | return value |
|ap_return      | out |   32| ap_ctrl_hs |    claswp_   | return value |
|n              |  in |   32|   ap_none  |       n      |    pointer   |
|a_i_address0   | out |   10|  ap_memory |      a_i     |     array    |
|a_i_ce0        | out |    1|  ap_memory |      a_i     |     array    |
|a_i_we0        | out |    1|  ap_memory |      a_i     |     array    |
|a_i_d0         | out |   32|  ap_memory |      a_i     |     array    |
|a_i_q0         |  in |   32|  ap_memory |      a_i     |     array    |
|a_i_address1   | out |   10|  ap_memory |      a_i     |     array    |
|a_i_ce1        | out |    1|  ap_memory |      a_i     |     array    |
|a_i_we1        | out |    1|  ap_memory |      a_i     |     array    |
|a_i_d1         | out |   32|  ap_memory |      a_i     |     array    |
|a_i_q1         |  in |   32|  ap_memory |      a_i     |     array    |
|a_r_address0   | out |   10|  ap_memory |      a_r     |     array    |
|a_r_ce0        | out |    1|  ap_memory |      a_r     |     array    |
|a_r_we0        | out |    1|  ap_memory |      a_r     |     array    |
|a_r_d0         | out |   32|  ap_memory |      a_r     |     array    |
|a_r_q0         |  in |   32|  ap_memory |      a_r     |     array    |
|a_r_address1   | out |   10|  ap_memory |      a_r     |     array    |
|a_r_ce1        | out |    1|  ap_memory |      a_r     |     array    |
|a_r_we1        | out |    1|  ap_memory |      a_r     |     array    |
|a_r_d1         | out |   32|  ap_memory |      a_r     |     array    |
|a_r_q1         |  in |   32|  ap_memory |      a_r     |     array    |
|lda            |  in |   32|   ap_none  |      lda     |    pointer   |
|k1             |  in |   32|   ap_none  |      k1      |    pointer   |
|k2             |  in |   32|   ap_none  |      k2      |    pointer   |
|ipiv_address0  | out |   10|  ap_memory |     ipiv     |     array    |
|ipiv_ce0       | out |    1|  ap_memory |     ipiv     |     array    |
|ipiv_q0        |  in |   32|  ap_memory |     ipiv     |     array    |
|incx           |  in |   32|   ap_none  |     incx     |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

