{
  "design": {
    "design_info": {
      "boundary_crc": "0xA79D4224F0328FEE",
      "device": "xcvu9p-flga2104-1-e",
      "gen_directory": "../../../../nova_project.gen/sources_1/bd/nova_project",
      "name": "nova_project",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_dwidth_converter_0": "",
      "axi_protocol_convert_0": "",
      "axi_crossbar_0": "",
      "axi_bram_ctrl_0": "",
      "blk_mem_gen_0": "",
      "axi_protocol_convert_1": "",
      "axi_dwidth_converter_1": "",
      "axi_crossbar_1": "",
      "axi_uartlite_0": "",
      "axi_uartlite_1": "",
      "axi_dwidth_converter_2": "",
      "axi_crossbar_2": ""
    },
    "interface_ports": {
      "S_AXI_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "nova_project_s_axi_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFFFFFFFFFF",
          "width": "64"
        }
      },
      "S01_AXI_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "nova_project_s_axi_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "2"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S01_AXI_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFFFFFFFFFF",
          "width": "64"
        }
      },
      "UART_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "S_AXI_1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "16"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "nova_project_s_axi_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI_1",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0000FFFF",
          "width": "16"
        }
      },
      "UART_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "DMA_PCIS_AXI4": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "nova_project_s_axi_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "6"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "DMA_PCIS_AXI4",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFFFFFFFFFF",
          "width": "64"
        }
      },
      "DDR_AXI4": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "nova_project_s_axi_aclk_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "16",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "DDR_AXI4"
      }
    },
    "ports": {
      "s_axi_aclk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_0:S01_AXI_0:S_AXI_1:DMA_PCIS_AXI4:DDR_AXI4",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axi_aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "nova_project_s_axi_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "s_axi_aresetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "interrupt_0": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      },
      "interrupt_1": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "axi_dwidth_converter_0": {
        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
        "xci_name": "nova_project_axi_dwidth_converter_0_0",
        "xci_path": "ip/nova_project_axi_dwidth_converter_0_0/nova_project_axi_dwidth_converter_0_0.xci",
        "inst_hier_path": "axi_dwidth_converter_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SI_DATA_WIDTH": {
            "value": "32"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_protocol_convert_0": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "xci_name": "nova_project_axi_protocol_convert_0_0",
        "xci_path": "ip/nova_project_axi_protocol_convert_0_0/nova_project_axi_protocol_convert_0_0.xci",
        "inst_hier_path": "axi_protocol_convert_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "MI_PROTOCOL": {
            "value": "AXI4"
          },
          "SI_PROTOCOL": {
            "value": "AXI4LITE"
          },
          "TRANSLATION_MODE": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_crossbar_0": {
        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
        "xci_name": "nova_project_axi_crossbar_0_0",
        "xci_path": "ip/nova_project_axi_crossbar_0_0/nova_project_axi_crossbar_0_0.xci",
        "inst_hier_path": "axi_crossbar_0",
        "parameters": {
          "ADDR_RANGES": {
            "value": "1"
          },
          "ADDR_WIDTH": {
            "value": "64"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "ID_WIDTH": {
            "value": "5"
          },
          "M00_A00_ADDR_WIDTH": {
            "value": "16"
          },
          "M00_A00_BASE_ADDR": {
            "value": "0x0000000000000000"
          },
          "M01_A00_ADDR_WIDTH": {
            "value": "19"
          },
          "M01_A00_BASE_ADDR": {
            "value": "0x0000000000000000"
          },
          "M02_A00_ADDR_WIDTH": {
            "value": "19"
          },
          "M02_A00_BASE_ADDR": {
            "value": "0x0000000001800000"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S01_BASE_ID": {
            "value": "0x00000010"
          },
          "S02_BASE_ID": {
            "value": "0x00000020"
          },
          "S03_BASE_ID": {
            "value": "0x00000030"
          },
          "S04_BASE_ID": {
            "value": "0x00000040"
          },
          "S05_BASE_ID": {
            "value": "0x00000050"
          },
          "S06_BASE_ID": {
            "value": "0x00000060"
          },
          "S07_BASE_ID": {
            "value": "0x00000070"
          },
          "S08_BASE_ID": {
            "value": "0x00000080"
          },
          "S09_BASE_ID": {
            "value": "0x00000090"
          },
          "S10_BASE_ID": {
            "value": "0x000000a0"
          },
          "S11_BASE_ID": {
            "value": "0x000000b0"
          },
          "S12_BASE_ID": {
            "value": "0x000000c0"
          },
          "S13_BASE_ID": {
            "value": "0x000000d0"
          },
          "S14_BASE_ID": {
            "value": "0x000000e0"
          },
          "S15_BASE_ID": {
            "value": "0x000000f0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXI"
            ]
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "nova_project_axi_bram_ctrl_0_0",
        "xci_path": "ip/nova_project_axi_bram_ctrl_0_0/nova_project_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "64"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "nova_project_blk_mem_gen_0_0",
        "xci_path": "ip/nova_project_blk_mem_gen_0_0/nova_project_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Read_Width_A": {
            "value": "64"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "64"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "axi_protocol_convert_1": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "xci_name": "nova_project_axi_protocol_convert_1_0",
        "xci_path": "ip/nova_project_axi_protocol_convert_1_0/nova_project_axi_protocol_convert_1_0.xci",
        "inst_hier_path": "axi_protocol_convert_1",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "ID_WIDTH": {
            "value": "5"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_dwidth_converter_1": {
        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
        "xci_name": "nova_project_axi_dwidth_converter_1_0",
        "xci_path": "ip/nova_project_axi_dwidth_converter_1_0/nova_project_axi_dwidth_converter_1_0.xci",
        "inst_hier_path": "axi_dwidth_converter_1",
        "parameters": {
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "SI_DATA_WIDTH": {
            "value": "64"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_crossbar_1": {
        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
        "xci_name": "nova_project_axi_crossbar_1_0",
        "xci_path": "ip/nova_project_axi_crossbar_1_0/nova_project_axi_crossbar_1_0.xci",
        "inst_hier_path": "axi_crossbar_1",
        "parameters": {
          "ADDR_RANGES": {
            "value": "1"
          },
          "ADDR_WIDTH": {
            "value": "64"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "ID_WIDTH": {
            "value": "5"
          },
          "M00_A00_BASE_ADDR": {
            "value": "0x0000000080000000"
          },
          "M01_A00_BASE_ADDR": {
            "value": "0x0000000000080000"
          },
          "M02_A00_ADDR_WIDTH": {
            "value": "19"
          },
          "M02_A00_BASE_ADDR": {
            "value": "0x0000000000000000"
          },
          "NUM_MI": {
            "value": "3"
          },
          "S01_BASE_ID": {
            "value": "0x00000020"
          },
          "S02_BASE_ID": {
            "value": "0x00000040"
          },
          "S03_BASE_ID": {
            "value": "0x00000060"
          },
          "S04_BASE_ID": {
            "value": "0x00000080"
          },
          "S05_BASE_ID": {
            "value": "0x000000a0"
          },
          "S06_BASE_ID": {
            "value": "0x000000c0"
          },
          "S07_BASE_ID": {
            "value": "0x000000e0"
          },
          "S08_BASE_ID": {
            "value": "0x00000100"
          },
          "S09_BASE_ID": {
            "value": "0x00000120"
          },
          "S10_BASE_ID": {
            "value": "0x00000140"
          },
          "S11_BASE_ID": {
            "value": "0x00000160"
          },
          "S12_BASE_ID": {
            "value": "0x00000180"
          },
          "S13_BASE_ID": {
            "value": "0x000001a0"
          },
          "S14_BASE_ID": {
            "value": "0x000001c0"
          },
          "S15_BASE_ID": {
            "value": "0x000001e0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI"
            ]
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "nova_project_axi_uartlite_0_1",
        "xci_path": "ip/nova_project_axi_uartlite_0_1/nova_project_axi_uartlite_0_1.xci",
        "inst_hier_path": "axi_uartlite_0"
      },
      "axi_uartlite_1": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "nova_project_axi_uartlite_0_2",
        "xci_path": "ip/nova_project_axi_uartlite_0_2/nova_project_axi_uartlite_0_2.xci",
        "inst_hier_path": "axi_uartlite_1"
      },
      "axi_dwidth_converter_2": {
        "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
        "xci_name": "nova_project_axi_dwidth_converter_2_0",
        "xci_path": "ip/nova_project_axi_dwidth_converter_2_0/nova_project_axi_dwidth_converter_2_0.xci",
        "inst_hier_path": "axi_dwidth_converter_2",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "MI_DATA_WIDTH": {
            "value": "512"
          },
          "SI_DATA_WIDTH": {
            "value": "64"
          },
          "SI_ID_WIDTH": {
            "value": "16"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "axi_crossbar_2": {
        "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
        "xci_name": "nova_project_axi_crossbar_2_0",
        "xci_path": "ip/nova_project_axi_crossbar_2_0/nova_project_axi_crossbar_2_0.xci",
        "inst_hier_path": "axi_crossbar_2",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "ID_WIDTH": {
            "value": "16"
          },
          "M00_A00_ADDR_WIDTH": {
            "value": "19"
          },
          "M00_A00_BASE_ADDR": {
            "value": "0x0000000000000000"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S01_BASE_ID": {
            "value": "0x00008000"
          },
          "S02_BASE_ID": {
            "value": "0x00010000"
          },
          "S03_BASE_ID": {
            "value": "0x00018000"
          },
          "S04_BASE_ID": {
            "value": "0x00020000"
          },
          "S05_BASE_ID": {
            "value": "0x00028000"
          },
          "S06_BASE_ID": {
            "value": "0x00030000"
          },
          "S07_BASE_ID": {
            "value": "0x00038000"
          },
          "S08_BASE_ID": {
            "value": "0x00040000"
          },
          "S09_BASE_ID": {
            "value": "0x00048000"
          },
          "S10_BASE_ID": {
            "value": "0x00050000"
          },
          "S11_BASE_ID": {
            "value": "0x00058000"
          },
          "S12_BASE_ID": {
            "value": "0x00060000"
          },
          "S13_BASE_ID": {
            "value": "0x00068000"
          },
          "S14_BASE_ID": {
            "value": "0x00070000"
          },
          "S15_BASE_ID": {
            "value": "0x00078000"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M00_AXI"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S01_AXI_0_1": {
        "interface_ports": [
          "S01_AXI_0",
          "axi_crossbar_0/S01_AXI"
        ]
      },
      "S01_AXI_1_1": {
        "interface_ports": [
          "DMA_PCIS_AXI4",
          "axi_crossbar_2/S01_AXI"
        ]
      },
      "S_AXI_0_1": {
        "interface_ports": [
          "S_AXI_0",
          "axi_dwidth_converter_0/S_AXI"
        ]
      },
      "S_AXI_1_1": {
        "interface_ports": [
          "S_AXI_1",
          "axi_uartlite_1/S_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_crossbar_0_M00_AXI": {
        "interface_ports": [
          "axi_crossbar_0/M00_AXI",
          "axi_crossbar_1/S00_AXI"
        ]
      },
      "axi_crossbar_1_M00_AXI": {
        "interface_ports": [
          "axi_crossbar_1/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_crossbar_1_M01_AXI": {
        "interface_ports": [
          "axi_protocol_convert_1/S_AXI",
          "axi_crossbar_1/M01_AXI"
        ]
      },
      "axi_crossbar_1_M02_AXI": {
        "interface_ports": [
          "axi_dwidth_converter_2/S_AXI",
          "axi_crossbar_1/M02_AXI"
        ]
      },
      "axi_crossbar_2_M00_AXI": {
        "interface_ports": [
          "DDR_AXI4",
          "axi_crossbar_2/M00_AXI"
        ]
      },
      "axi_dwidth_converter_0_M_AXI": {
        "interface_ports": [
          "axi_dwidth_converter_0/M_AXI",
          "axi_protocol_convert_0/S_AXI"
        ]
      },
      "axi_dwidth_converter_1_M_AXI": {
        "interface_ports": [
          "axi_dwidth_converter_1/M_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "axi_dwidth_converter_2_M_AXI": {
        "interface_ports": [
          "axi_dwidth_converter_2/M_AXI",
          "axi_crossbar_2/S00_AXI"
        ]
      },
      "axi_protocol_convert_0_M_AXI": {
        "interface_ports": [
          "axi_protocol_convert_0/M_AXI",
          "axi_crossbar_0/S00_AXI"
        ]
      },
      "axi_protocol_convert_1_M_AXI": {
        "interface_ports": [
          "axi_protocol_convert_1/M_AXI",
          "axi_dwidth_converter_1/S_AXI"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "UART_0",
          "axi_uartlite_0/UART"
        ]
      },
      "axi_uartlite_1_UART": {
        "interface_ports": [
          "UART_1",
          "axi_uartlite_1/UART"
        ]
      }
    },
    "nets": {
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "interrupt_0"
        ]
      },
      "axi_uartlite_1_interrupt": {
        "ports": [
          "axi_uartlite_1/interrupt",
          "interrupt_1"
        ]
      },
      "s_axi_aclk_0_1": {
        "ports": [
          "s_axi_aclk_0",
          "axi_dwidth_converter_0/s_axi_aclk",
          "axi_protocol_convert_0/aclk",
          "axi_crossbar_0/aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_protocol_convert_1/aclk",
          "axi_dwidth_converter_1/s_axi_aclk",
          "axi_crossbar_1/aclk",
          "axi_uartlite_0/s_axi_aclk",
          "axi_uartlite_1/s_axi_aclk",
          "axi_dwidth_converter_2/s_axi_aclk",
          "axi_crossbar_2/aclk"
        ]
      },
      "s_axi_aresetn_0_1": {
        "ports": [
          "s_axi_aresetn_0",
          "axi_dwidth_converter_0/s_axi_aresetn",
          "axi_protocol_convert_0/aresetn",
          "axi_crossbar_0/aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_protocol_convert_1/aresetn",
          "axi_dwidth_converter_1/s_axi_aresetn",
          "axi_crossbar_1/aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "axi_uartlite_1/s_axi_aresetn",
          "axi_dwidth_converter_2/s_axi_aresetn",
          "axi_crossbar_2/aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_0": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000000000000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x0000000040600000",
                "range": "64K"
              }
            }
          },
          "S01_AXI_0": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000000000000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x0000000000080000",
                "range": "64K"
              }
            }
          },
          "S_AXI_1": {
            "range": "64K",
            "width": "16",
            "segments": {
              "SEG_axi_uartlite_1_Reg": {
                "address_block": "/axi_uartlite_1/S_AXI/Reg",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          },
          "DMA_PCIS_AXI4": {
            "range": "16E",
            "width": "64"
          }
        },
        "memory_maps": {
          "DDR_AXI4": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      }
    }
  }
}