module not_add(
  input wire clk,
  input wire [31:0] x,
  input wire [31:0] y,
  output wire [31:0] out
);
  // ===== Pipe stage 0:

  // Registers for pipe stage 0:
  reg [31:0] p0_x;
  reg [31:0] p0_y;
  always_ff @ (posedge clk) begin
    p0_x <= x;
    p0_y <= y;
  end

  // ===== Pipe stage 1:
  wire [31:0] p1_add_13_comb;
  wire [31:0] p1_not_14_comb;
  assign p1_add_13_comb = p0_x + p0_y;
  assign p1_not_14_comb = ~p1_add_13_comb;

  // Registers for pipe stage 1:
  reg [31:0] p1_not_14;
  always_ff @ (posedge clk) begin
    p1_not_14 <= p1_not_14_comb;
  end
  assign out = p1_not_14;
endmodule
