
*** Running vivado
    with args -log tb_test_mcs3201.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_test_mcs3201.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tb_test_mcs3201.tcl -notrace
Command: synth_design -top tb_test_mcs3201 -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1746.992 ; gain = 152.688 ; free physical = 3743 ; free virtual = 36188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_test_mcs3201' [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/tb_test_mcs3201.v:23]
INFO: [Synth 8-6157] synthesizing module 'test_mcp3201' [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/test_mcp3201.v:23]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/test_mcp3201.v:32]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "true" *) [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/test_mcp3201.v:33]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/krekker/spi_adc/spi_adc.runs/synth_1/.Xil/Vivado-2399-ls12-nvm-oma1/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-638] synthesizing module 'mcp3201_bram' [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/mcp3201_bram.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'mcp3201_bram' (2#1) [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/mcp3201_bram.vhd:27]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'inst_mcp3201_bram'. This will prevent further optimization [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/test_mcp3201.v:45]
INFO: [Synth 8-6155] done synthesizing module 'test_mcp3201' (3#1) [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/test_mcp3201.v:23]
INFO: [Synth 8-6157] synthesizing module 'mcp3201_beh_model' [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/mcp3201_beh_model.v:23]
WARNING: [Synth 8-639] system function call 'urandom_range' not supported [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/mcp3201_beh_model.v:40]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/mcp3201_beh_model.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mcp3201_beh_model' (4#1) [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/mcp3201_beh_model.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tb_test_mcs3201' (5#1) [/home/krekker/spi_adc/spi_adc.srcs/sources_1/new/tb_test_mcs3201.v:23]
WARNING: [Synth 8-3331] design mcp3201_beh_model has unconnected port odout
WARNING: [Synth 8-3331] design mcp3201_beh_model has unconnected port iclk
WARNING: [Synth 8-3331] design mcp3201_beh_model has unconnected port incs
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1802.742 ; gain = 208.438 ; free physical = 3763 ; free virtual = 36209
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1808.680 ; gain = 214.375 ; free physical = 3758 ; free virtual = 36203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1808.680 ; gain = 214.375 ; free physical = 3758 ; free virtual = 36203
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/krekker/spi_adc/spi_adc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'inst_test_mcp3201/inst_clk_wiz'
Finished Parsing XDC File [/home/krekker/spi_adc/spi_adc.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'inst_test_mcp3201/inst_clk_wiz'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1966.398 ; gain = 0.000 ; free physical = 3664 ; free virtual = 36109
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1966.398 ; gain = 0.000 ; free physical = 3664 ; free virtual = 36109
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3723 ; free virtual = 36168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3723 ; free virtual = 36168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst_test_mcp3201/inst_clk_wiz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3725 ; free virtual = 36170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3709 ; free virtual = 36155
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mcp3201_bram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3691 ; free virtual = 36138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|mcp3201_bram | p_0_out    | 64x2          | LUT            | 
|mcp3201_bram | p_0_out    | 64x2          | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst_test_mcp3201/inst_clk_wiz/clk_in1' to pin 'sys_clk0_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'inst_test_mcp3201/inst_clk_wiz/clk_out1' to pin 'inst_test_mcp3201/inst_clk_wiz/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'inst_test_mcp3201/inst_clk_wiz/clk_in1' to 'sys_clk0_inferred/i_0/I'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3580 ; free virtual = 36028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3580 ; free virtual = 36028
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3580 ; free virtual = 36028
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst_test_mcp3201/inst_mcp3201_bram:ispi_din to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3577 ; free virtual = 36025
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3577 ; free virtual = 36025
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3577 ; free virtual = 36025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3577 ; free virtual = 36025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3577 ; free virtual = 36025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3577 ; free virtual = 36025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |LUT1             |     2|
|3     |LUT2             |     5|
|4     |LUT3             |     4|
|5     |LUT4             |     4|
|6     |LUT5             |     1|
|7     |LUT6             |     6|
|8     |FDRE             |    28|
+------+-----------------+------+

Report Instance Areas: 
+------+----------------------+-------------+------+
|      |Instance              |Module       |Cells |
+------+----------------------+-------------+------+
|1     |top                   |             |    51|
|2     |  inst_test_mcp3201   |test_mcp3201 |    50|
|3     |    inst_mcp3201_bram |mcp3201_bram |    38|
|4     |    inst_clk_div      |clk_div      |    11|
+------+----------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3577 ; free virtual = 36025
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1966.398 ; gain = 214.375 ; free physical = 3631 ; free virtual = 36079
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1966.398 ; gain = 372.094 ; free physical = 3631 ; free virtual = 36079
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1969.367 ; gain = 0.000 ; free physical = 3579 ; free virtual = 36027
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1969.367 ; gain = 565.156 ; free physical = 3678 ; free virtual = 36126
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1969.367 ; gain = 0.000 ; free physical = 3678 ; free virtual = 36126
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/krekker/spi_adc/spi_adc.runs/synth_1/tb_test_mcs3201.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tb_test_mcs3201_utilization_synth.rpt -pb tb_test_mcs3201_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 12 15:36:48 2021...
